/*
** ###################################################################
**     Processors:          MCXL255VDF_cm33
**                          MCXL255VLL_cm33
**
**     Compilers:           GNU C Compiler
**                          IAR ANSI C/C++ Compiler for ARM
**                          Keil ARM C/C++ Compiler
**                          MCUXpresso Compiler
**
**     Reference manual:    MCXL25xRM DraftF
**     Version:             rev. 1.0, 2023-01-09
**     Build:               b250121
**
**     Abstract:
**         CMSIS Peripheral Access Layer for MCXL255_cm33
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-09)
**         Generated based on Rev1 DraftI.
**
** ###################################################################
*/

/*!
 * @file MCXL255_cm33.h
 * @version 1.0
 * @date 2023-01-09
 * @brief CMSIS Peripheral Access Layer for MCXL255_cm33
 *
 * CMSIS Peripheral Access Layer for MCXL255_cm33
 */

#if !defined(MCXL255_CM33_H_)
#define MCXL255_CM33_H_                          /**< Symbol preventing repeated inclusion */

/** Memory map major version (memory maps with equal major version number are
 * compatible) */
#define MCU_MEM_MAP_VERSION 0x0100U
/** Memory map minor version */
#define MCU_MEM_MAP_VERSION_MINOR 0x0000U


/* ----------------------------------------------------------------------------
   -- Interrupt vector numbers
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Interrupt_vector_numbers Interrupt vector numbers
 * @{
 */

/** Interrupt Number Definitions */
#define NUMBER_OF_INT_VECTORS 178                /**< Number of interrupts in the Vector table */

typedef enum IRQn {
  /* Auxiliary constants */
  NotAvail_IRQn                = -128,             /**< Not available device specific interrupt */

  /* Core interrupts */
  NonMaskableInt_IRQn          = -14,              /**< Non Maskable Interrupt */
  HardFault_IRQn               = -13,              /**< Cortex-M33 SV Hard Fault Interrupt */
  MemoryManagement_IRQn        = -12,              /**< Cortex-M33 Memory Management Interrupt */
  BusFault_IRQn                = -11,              /**< Cortex-M33 Bus Fault Interrupt */
  UsageFault_IRQn              = -10,              /**< Cortex-M33 Usage Fault Interrupt */
  SecureFault_IRQn             = -9,               /**< Cortex-M33 Secure Fault Interrupt */
  SVCall_IRQn                  = -5,               /**< Cortex-M33 SV Call Interrupt */
  DebugMonitor_IRQn            = -4,               /**< Cortex-M33 Debug Monitor Interrupt */
  PendSV_IRQn                  = -2,               /**< Cortex-M33 Pend SV Interrupt */
  SysTick_IRQn                 = -1,               /**< Cortex-M33 System Tick Interrupt */

  /* Device specific interrupts */
  Reserved16_IRQn              = 0,                /**< OR IRQ1 to IRQ79 */
  CMC_IRQn                     = 1,                /**< Core Mode Controller interrupt */
  DMA0_CH0_IRQn                = 2,                /**< DMA3_0_CH0 error or transfer complete */
  DMA0_CH1_IRQn                = 3,                /**< DMA3_0_CH1 error or transfer complete */
  DMA0_CH2_IRQn                = 4,                /**< DMA3_0_CH2 error or transfer complete */
  DMA0_CH3_IRQn                = 5,                /**< DMA3_0_CH3 error or transfer complete */
  ERM0_IRQn                    = 10,               /**< ERM Single Bit error interrupt */
  FMU0_IRQn                    = 12,               /**< Flash Management Unit interrupt */
  GLIKEY0_IRQn                 = 13,               /**< GLIKEY Interrupt  */
  MBC0_IRQn                    = 14,               /**< MBC secure violation interrupt */
  SCG0_IRQn                    = 15,               /**< System Clock Generator interrupt */
  WUU0_IRQn                    = 18,               /**< Wake Up Unit interrupt */
  LPI2C0_IRQn                  = 26,               /**< Low-Power Inter Integrated Circuit interrupt */
  LPI2C1_IRQn                  = 27,               /**< Low-Power Inter Integrated Circuit interrupt */
  LPSPI0_IRQn                  = 28,               /**< Low-Power Serial Peripheral Interface interrupt */
  LPSPI1_IRQn                  = 29,               /**< Low-Power Serial Peripheral Interface interrupt */
  LPUART0_IRQn                 = 31,               /**< Low-Power Universal Asynchronous Receive/Transmit interrupt */
  LPUART1_IRQn                 = 32,               /**< Low-Power Universal Asynchronous Receive/Transmit interrupt */
  CDOG0_IRQn                   = 38,               /**< Code Watchdog Timer 0 interrupt */
  CTIMER0_IRQn                 = 39,               /**< Standard counter/timer 0 interrupt */
  CTIMER1_IRQn                 = 40,               /**< Standard counter/timer 1 interrupt */
  CTIMER2_IRQn                 = 41,               /**< Standard counter/timer 2 interrupt */
  FREQME0_IRQn                 = 54,               /**< Frequency Measurement interrupt */
  OS_EVENT_IRQn                = 57,               /**< OS event timer interrupt */
  UTICK0_IRQn                  = 59,               /**< Micro-Tick Timer interrupt */
  WWDT0_IRQn                   = 60,               /**< Windowed Watchdog Timer 0 interrupt */
  ADC0_IRQn                    = 62,               /**< Analog-to-Digital Converter interrupt */
  CMP0_IRQn                    = 64,               /**< Comparator interrupt */
  GPIO10_IRQn                  = 71,               /**< General Purpose Input/Output 1 interrupt 0 */
  GPIO11_IRQn                  = 72,               /**< General Purpose Input/Output 1 interrupt 1 */
  GPIO20_IRQn                  = 73,               /**< General Purpose Input/Output 2 interrupt 0 */
  GPIO21_IRQn                  = 74,               /**< General Purpose Input/Output 2 interrupt 1 */
  GPIO30_IRQn                  = 75,               /**< General Purpose Input/Output 3 interrupt 0 */
  GPIO31_IRQn                  = 76,               /**< General Purpose Input/Output 3 interrupt 1 */
  MU_A_TX_IRQn                 = 80,               /**< Ored tx interrupt to MUA */
  MU_A_RX_IRQn                 = 81,               /**< Ored rx interrupt to MUA */
  MU_A_INT_IRQn                = 82,               /**< ORed general purpose interrupt request to MUA */
  CDOG1_IRQn                   = 83,               /**< Code Watchdog Timer 1 interrupt */
  DMA1_CH0_IRQn                = 96,               /**< DMA3_1_CH0 error or transfer complete */
  DMA1_CH1_IRQn                = 97,               /**< DMA3_1_CH1 error or transfer complete */
  DMA1_CH2_IRQn                = 98,               /**< DMA3_1_CH2 error or transfer complete */
  DMA1_CH3_IRQn                = 99,               /**< DMA3_1_CH3 error or transfer complete */
  PKC_IRQn                     = 110,              /**< PKC interrupt */
  SGI_IRQn                     = 111,              /**< SGI interrupt */
  TRNG_IRQn                    = 112,              /**< TRNG interrupt */
  ERR_SGI_UDF_TRNG_PKC_IRQn    = 113,              /**< ORed Error Interrupt from SGI, UDF,TRNG and PKC */
  HYPERVISOR_IRQn              = 114,              /**< Hypervisor interrupt */
  LPI2C0_AON_IRQn              = 128,              /**< Low-Power Inter Integrated Circuit interrupt */
  LPUART0_AON_IRQn             = 130,              /**< Low-Power Universal Asynchronous Receive/Transmit interrupt */
  GPIO00_AON_IRQn              = 132,              /**< General Purpose Input/Output interrupt 0 */
  GPIO01_AON_IRQn              = 133,              /**< General Purpose Input/Output interrupt 1 */
  LPCMP_IRQn                   = 139,              /**< Comparator */
  RTC_ALARM0_IRQn              = 140,              /**< RTC alarm 0 */
  RTC_ALARM1_IRQn              = 141,              /**< RTC alarm 1 */
  RTC_ALARM2_IRQn              = 142,              /**< RTC alarm 2 */
  RTC_WDT_IRQn                 = 143,              /**< RTC watchdog */
  RTC_XTAL_IRQn                = 144,              /**< RTC XTAL Fail */
  KPP_AON_IRQn                 = 148,              /**< Keypad Interrupt */
  LPADC_AON_IRQn               = 149,              /**< ADC Summary Interrupt */
  QTMR0_AON_IRQn               = 151,              /**< ORed QTMR Interrupts */
  QTMR1_AON_IRQn               = 152,              /**< ORed QTMR Interrupts */
  LCSENSE_IRQn                 = 154,              /**< LCSense Fault/Tamper Interrupt */
  LPTMR_AON_IRQn               = 155,              /**< Low Power Timer 0 interrupt */
  ACMP_AON_IRQn                = 157,              /**< Comparator interrupt */
  ADVC_IRQn                    = 158,              /**< ADVC_2.0 Controller Interrupt */
  SGLCD_FRAME_AON_IRQn         = 160,              /**< Frame Update Interrupt */
  SGLCD_FFAULT_AON_IRQn        = 161               /**< Fault Detect Interrupt */
} IRQn_Type;

/*!
 * @}
 */ /* end of group Interrupt_vector_numbers */


/* ----------------------------------------------------------------------------
   -- Cortex M33 Core Configuration
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Cortex_Core_Configuration Cortex M33 Core Configuration
 * @{
 */

#define __MPU_PRESENT                  1         /**< Defines if an MPU is present or not */
#define __NVIC_PRIO_BITS               3         /**< Number of priority bits implemented in the NVIC */
#define __Vendor_SysTickConfig         0         /**< Vendor specific implementation of SysTickConfig is defined */
#define __FPU_PRESENT                  1         /**< Defines if an FPU is present or not */
#define __DSP_PRESENT                  1         /**< Defines if Armv8-M Mainline core supports DSP instructions */
#define __SAUREGION_PRESENT            1         /**< Defines if an SAU is present or not */

#include "core_cm33.h"                 /* Core Peripheral Access Layer */
#include "system_MCXL255_cm33.h"       /* Device specific configuration file */

/*!
 * @}
 */ /* end of group Cortex_Core_Configuration */


/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- ACMP Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ACMP_Peripheral_Access_Layer ACMP Peripheral Access Layer
 * @{
 */

/** ACMP - Register Layout Typedef */
typedef struct {
  __I  uint32_t VERID;                             /**< Version ID, offset: 0x0 */
  __I  uint32_t PARAM;                             /**< Parameter, offset: 0x4 */
  __IO uint32_t CCR0;                              /**< Comparator Control Register 0, offset: 0x8 */
  __IO uint32_t CCR1;                              /**< Comparator Control Register 1, offset: 0xC */
  __IO uint32_t CCR2;                              /**< Comparator Control Register 2, offset: 0x10 */
       uint8_t RESERVED_0[4];
  __IO uint32_t DCR;                               /**< DAC Control, offset: 0x18 */
  __IO uint32_t IER;                               /**< Interrupt Enable, offset: 0x1C */
  __IO uint32_t CSR;                               /**< Comparator Status, offset: 0x20 */
  __IO uint32_t RRCR0;                             /**< Round Robin Control Register 0, offset: 0x24 */
  __IO uint32_t RRCR1;                             /**< Round Robin Control Register 1, offset: 0x28 */
  __IO uint32_t RRCSR;                             /**< Round Robin Control and Status, offset: 0x2C */
  __IO uint32_t RRSR;                              /**< Round Robin Status, offset: 0x30 */
       uint8_t RESERVED_1[4];
  __IO uint32_t RRCR2;                             /**< Round Robin Control Register 2, offset: 0x38 */
} ACMP_Type;

/* ----------------------------------------------------------------------------
   -- ACMP Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ACMP_Register_Masks ACMP Register Masks
 * @{
 */

/*! @name VERID - Version ID */
/*! @{ */

#define ACMP_VERID_FEATURE_MASK                  (0xFFFFU)
#define ACMP_VERID_FEATURE_SHIFT                 (0U)
/*! FEATURE - Feature Specification Number
 *  0b0000000000000001..Round robin feature
 */
#define ACMP_VERID_FEATURE(x)                    (((uint32_t)(((uint32_t)(x)) << ACMP_VERID_FEATURE_SHIFT)) & ACMP_VERID_FEATURE_MASK)

#define ACMP_VERID_MINOR_MASK                    (0xFF0000U)
#define ACMP_VERID_MINOR_SHIFT                   (16U)
/*! MINOR - Minor Version Number */
#define ACMP_VERID_MINOR(x)                      (((uint32_t)(((uint32_t)(x)) << ACMP_VERID_MINOR_SHIFT)) & ACMP_VERID_MINOR_MASK)

#define ACMP_VERID_MAJOR_MASK                    (0xFF000000U)
#define ACMP_VERID_MAJOR_SHIFT                   (24U)
/*! MAJOR - Major Version Number */
#define ACMP_VERID_MAJOR(x)                      (((uint32_t)(((uint32_t)(x)) << ACMP_VERID_MAJOR_SHIFT)) & ACMP_VERID_MAJOR_MASK)
/*! @} */

/*! @name PARAM - Parameter */
/*! @{ */

#define ACMP_PARAM_DAC_RES_MASK                  (0xFU)
#define ACMP_PARAM_DAC_RES_SHIFT                 (0U)
/*! DAC_RES - DAC Resolution
 *  0b0000..4-bit DAC
 *  0b0001..6-bit DAC
 *  0b0010..8-bit DAC
 *  0b0011..10-bit DAC
 *  0b0100..12-bit DAC
 *  0b0101..14-bit DAC
 *  0b0110..16-bit DAC
 */
#define ACMP_PARAM_DAC_RES(x)                    (((uint32_t)(((uint32_t)(x)) << ACMP_PARAM_DAC_RES_SHIFT)) & ACMP_PARAM_DAC_RES_MASK)
/*! @} */

/*! @name CCR0 - Comparator Control Register 0 */
/*! @{ */

#define ACMP_CCR0_CMP_EN_MASK                    (0x1U)
#define ACMP_CCR0_CMP_EN_SHIFT                   (0U)
/*! CMP_EN - Comparator Enable
 *  0b0..Disable (The analog logic remains off and consumes no power.)
 *  0b1..Enable
 */
#define ACMP_CCR0_CMP_EN(x)                      (((uint32_t)(((uint32_t)(x)) << ACMP_CCR0_CMP_EN_SHIFT)) & ACMP_CCR0_CMP_EN_MASK)

#define ACMP_CCR0_CMP_STOP_EN_MASK               (0x2U)
#define ACMP_CCR0_CMP_STOP_EN_SHIFT              (1U)
/*! CMP_STOP_EN - Comparator Deep Sleep Mode Enable
 *  0b0..Disables the analog comparator regardless of CMP_EN.
 *  0b1..Allows CMP_EN to enable the analog comparator.
 */
#define ACMP_CCR0_CMP_STOP_EN(x)                 (((uint32_t)(((uint32_t)(x)) << ACMP_CCR0_CMP_STOP_EN_SHIFT)) & ACMP_CCR0_CMP_STOP_EN_MASK)
/*! @} */

/*! @name CCR1 - Comparator Control Register 1 */
/*! @{ */

#define ACMP_CCR1_WINDOW_EN_MASK                 (0x1U)
#define ACMP_CCR1_WINDOW_EN_SHIFT                (0U)
/*! WINDOW_EN - Windowing Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define ACMP_CCR1_WINDOW_EN(x)                   (((uint32_t)(((uint32_t)(x)) << ACMP_CCR1_WINDOW_EN_SHIFT)) & ACMP_CCR1_WINDOW_EN_MASK)

#define ACMP_CCR1_SAMPLE_EN_MASK                 (0x2U)
#define ACMP_CCR1_SAMPLE_EN_SHIFT                (1U)
/*! SAMPLE_EN - Sampling Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define ACMP_CCR1_SAMPLE_EN(x)                   (((uint32_t)(((uint32_t)(x)) << ACMP_CCR1_SAMPLE_EN_SHIFT)) & ACMP_CCR1_SAMPLE_EN_MASK)

#define ACMP_CCR1_DMA_EN_MASK                    (0x4U)
#define ACMP_CCR1_DMA_EN_SHIFT                   (2U)
/*! DMA_EN - DMA Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define ACMP_CCR1_DMA_EN(x)                      (((uint32_t)(((uint32_t)(x)) << ACMP_CCR1_DMA_EN_SHIFT)) & ACMP_CCR1_DMA_EN_MASK)

#define ACMP_CCR1_COUT_INV_MASK                  (0x8U)
#define ACMP_CCR1_COUT_INV_SHIFT                 (3U)
/*! COUT_INV - Comparator Invert
 *  0b0..Do not invert
 *  0b1..Invert
 */
#define ACMP_CCR1_COUT_INV(x)                    (((uint32_t)(((uint32_t)(x)) << ACMP_CCR1_COUT_INV_SHIFT)) & ACMP_CCR1_COUT_INV_MASK)

#define ACMP_CCR1_COUT_SEL_MASK                  (0x10U)
#define ACMP_CCR1_COUT_SEL_SHIFT                 (4U)
/*! COUT_SEL - Comparator Output Select
 *  0b0..Use COUT (filtered)
 *  0b1..Use COUTA (unfiltered)
 */
#define ACMP_CCR1_COUT_SEL(x)                    (((uint32_t)(((uint32_t)(x)) << ACMP_CCR1_COUT_SEL_SHIFT)) & ACMP_CCR1_COUT_SEL_MASK)

#define ACMP_CCR1_COUT_PEN_MASK                  (0x20U)
#define ACMP_CCR1_COUT_PEN_SHIFT                 (5U)
/*! COUT_PEN - Comparator Output Pin Enable
 *  0b0..Not available
 *  0b1..Available
 */
#define ACMP_CCR1_COUT_PEN(x)                    (((uint32_t)(((uint32_t)(x)) << ACMP_CCR1_COUT_PEN_SHIFT)) & ACMP_CCR1_COUT_PEN_MASK)

#define ACMP_CCR1_COUTA_OWEN_MASK                (0x40U)
#define ACMP_CCR1_COUTA_OWEN_SHIFT               (6U)
/*! COUTA_OWEN - COUTA_OW Enable
 *  0b0..COUTA holds the last sampled value.
 *  0b1..Enables the COUTA signal value to be defined by COUTA_OW.
 */
#define ACMP_CCR1_COUTA_OWEN(x)                  (((uint32_t)(((uint32_t)(x)) << ACMP_CCR1_COUTA_OWEN_SHIFT)) & ACMP_CCR1_COUTA_OWEN_MASK)

#define ACMP_CCR1_COUTA_OW_MASK                  (0x80U)
#define ACMP_CCR1_COUTA_OW_SHIFT                 (7U)
/*! COUTA_OW - COUTA Output Level for Closed Window
 *  0b0..COUTA is 0
 *  0b1..COUTA is 1
 */
#define ACMP_CCR1_COUTA_OW(x)                    (((uint32_t)(((uint32_t)(x)) << ACMP_CCR1_COUTA_OW_SHIFT)) & ACMP_CCR1_COUTA_OW_MASK)

#define ACMP_CCR1_WINDOW_INV_MASK                (0x100U)
#define ACMP_CCR1_WINDOW_INV_SHIFT               (8U)
/*! WINDOW_INV - WINDOW/SAMPLE Signal Invert
 *  0b0..Do not invert
 *  0b1..Invert
 */
#define ACMP_CCR1_WINDOW_INV(x)                  (((uint32_t)(((uint32_t)(x)) << ACMP_CCR1_WINDOW_INV_SHIFT)) & ACMP_CCR1_WINDOW_INV_MASK)

#define ACMP_CCR1_WINDOW_CLS_MASK                (0x200U)
#define ACMP_CCR1_WINDOW_CLS_SHIFT               (9U)
/*! WINDOW_CLS - COUT Event Window Close
 *  0b0..COUT event cannot close the window
 *  0b1..COUT event can close the window
 */
#define ACMP_CCR1_WINDOW_CLS(x)                  (((uint32_t)(((uint32_t)(x)) << ACMP_CCR1_WINDOW_CLS_SHIFT)) & ACMP_CCR1_WINDOW_CLS_MASK)

#define ACMP_CCR1_EVT_SEL_MASK                   (0xC00U)
#define ACMP_CCR1_EVT_SEL_SHIFT                  (10U)
/*! EVT_SEL - COUT Event Select
 *  0b00..Rising edge
 *  0b01..Falling edge
 *  0b1x..Both edges
 */
#define ACMP_CCR1_EVT_SEL(x)                     (((uint32_t)(((uint32_t)(x)) << ACMP_CCR1_EVT_SEL_SHIFT)) & ACMP_CCR1_EVT_SEL_MASK)

#define ACMP_CCR1_FUNC_CLK_SEL_MASK              (0x3000U)
#define ACMP_CCR1_FUNC_CLK_SEL_SHIFT             (12U)
/*! FUNC_CLK_SEL - Functional Clock Source Select
 *  0b00..Select functional clock source 0
 *  0b01..Select functional clock source 1
 *  0b10..Select functional clock source 2
 *  0b11..Select functional clock source 3
 */
#define ACMP_CCR1_FUNC_CLK_SEL(x)                (((uint32_t)(((uint32_t)(x)) << ACMP_CCR1_FUNC_CLK_SEL_SHIFT)) & ACMP_CCR1_FUNC_CLK_SEL_MASK)

#define ACMP_CCR1_FILT_CNT_MASK                  (0x70000U)
#define ACMP_CCR1_FILT_CNT_SHIFT                 (16U)
/*! FILT_CNT - Filter Sample Count
 *  0b000..Filter is bypassed: COUT = COUTA
 *  0b001..1 consecutive sample (Comparator output is simply sampled.)
 *  0b010..2 consecutive samples
 *  0b011..3 consecutive samples
 *  0b100..4 consecutive samples
 *  0b101..5 consecutive samples
 *  0b110..6 consecutive samples
 *  0b111..7 consecutive samples
 */
#define ACMP_CCR1_FILT_CNT(x)                    (((uint32_t)(((uint32_t)(x)) << ACMP_CCR1_FILT_CNT_SHIFT)) & ACMP_CCR1_FILT_CNT_MASK)

#define ACMP_CCR1_FILT_PER_MASK                  (0xFF000000U)
#define ACMP_CCR1_FILT_PER_SHIFT                 (24U)
/*! FILT_PER - Filter Sample Period */
#define ACMP_CCR1_FILT_PER(x)                    (((uint32_t)(((uint32_t)(x)) << ACMP_CCR1_FILT_PER_SHIFT)) & ACMP_CCR1_FILT_PER_MASK)
/*! @} */

/*! @name CCR2 - Comparator Control Register 2 */
/*! @{ */

#define ACMP_CCR2_CMP_HPMD_MASK                  (0x1U)
#define ACMP_CCR2_CMP_HPMD_SHIFT                 (0U)
/*! CMP_HPMD - CMP High Power Mode Select
 *  0b0..Low power (speed) comparison mode
 *  0b1..High power (speed) comparison mode
 */
#define ACMP_CCR2_CMP_HPMD(x)                    (((uint32_t)(((uint32_t)(x)) << ACMP_CCR2_CMP_HPMD_SHIFT)) & ACMP_CCR2_CMP_HPMD_MASK)

#define ACMP_CCR2_CMP_NPMD_MASK                  (0x2U)
#define ACMP_CCR2_CMP_NPMD_SHIFT                 (1U)
/*! CMP_NPMD - CMP Nano Power Mode Select
 *  0b0..Disables CMP Nano power mode. CCR2[CMP_HPMD] determines the mode for the comparator.
 *  0b1..Enables CMP Nano power mode.
 */
#define ACMP_CCR2_CMP_NPMD(x)                    (((uint32_t)(((uint32_t)(x)) << ACMP_CCR2_CMP_NPMD_SHIFT)) & ACMP_CCR2_CMP_NPMD_MASK)

#define ACMP_CCR2_HYSTCTR_MASK                   (0x30U)
#define ACMP_CCR2_HYSTCTR_SHIFT                  (4U)
/*! HYSTCTR - Comparator Hysteresis Control
 *  0b00..Level 0: Analog comparator hysteresis 0 mV.
 *  0b01..Level 1: Analog comparator hysteresis 10 mV.
 *  0b10..Level 2: Analog comparator hysteresis 20 mV.
 *  0b11..Level 3: Analog comparator hysteresis 30 mV.
 */
#define ACMP_CCR2_HYSTCTR(x)                     (((uint32_t)(((uint32_t)(x)) << ACMP_CCR2_HYSTCTR_SHIFT)) & ACMP_CCR2_HYSTCTR_MASK)

#define ACMP_CCR2_PSEL_MASK                      (0x70000U)
#define ACMP_CCR2_PSEL_SHIFT                     (16U)
/*! PSEL - Plus Input MUX Select
 *  0b000..Input 0p
 *  0b001..Input 1p
 *  0b010..Input 2p
 *  0b011..Input 3p
 *  0b100..Input 4p
 *  0b101..Input 5p
 *  0b110..Test
 *  0b111..Internal DAC output
 */
#define ACMP_CCR2_PSEL(x)                        (((uint32_t)(((uint32_t)(x)) << ACMP_CCR2_PSEL_SHIFT)) & ACMP_CCR2_PSEL_MASK)

#define ACMP_CCR2_MSEL_MASK                      (0x700000U)
#define ACMP_CCR2_MSEL_SHIFT                     (20U)
/*! MSEL - Minus Input MUX Select
 *  0b000..Input 0m
 *  0b001..Input 1m
 *  0b010..Input 2m
 *  0b011..Input 3m
 *  0b100..Input 4m
 *  0b101..Input 5m
 *  0b110..Test
 *  0b111..Internal DAC output
 */
#define ACMP_CCR2_MSEL(x)                        (((uint32_t)(((uint32_t)(x)) << ACMP_CCR2_MSEL_SHIFT)) & ACMP_CCR2_MSEL_MASK)
/*! @} */

/*! @name DCR - DAC Control */
/*! @{ */

#define ACMP_DCR_DAC_EN_MASK                     (0x1U)
#define ACMP_DCR_DAC_EN_SHIFT                    (0U)
/*! DAC_EN - DAC Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define ACMP_DCR_DAC_EN(x)                       (((uint32_t)(((uint32_t)(x)) << ACMP_DCR_DAC_EN_SHIFT)) & ACMP_DCR_DAC_EN_MASK)

#define ACMP_DCR_DAC_HPMD_MASK                   (0x2U)
#define ACMP_DCR_DAC_HPMD_SHIFT                  (1U)
/*! DAC_HPMD - DAC High Power Mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define ACMP_DCR_DAC_HPMD(x)                     (((uint32_t)(((uint32_t)(x)) << ACMP_DCR_DAC_HPMD_SHIFT)) & ACMP_DCR_DAC_HPMD_MASK)

#define ACMP_DCR_VRSEL_MASK                      (0x100U)
#define ACMP_DCR_VRSEL_SHIFT                     (8U)
/*! VRSEL - DAC Reference High Voltage Source Select
 *  0b0..VREFH0
 *  0b1..VREFH1
 */
#define ACMP_DCR_VRSEL(x)                        (((uint32_t)(((uint32_t)(x)) << ACMP_DCR_VRSEL_SHIFT)) & ACMP_DCR_VRSEL_MASK)

#define ACMP_DCR_DAC_DATA_MASK                   (0xFF0000U)
#define ACMP_DCR_DAC_DATA_SHIFT                  (16U)
/*! DAC_DATA - DAC Output Voltage Select */
#define ACMP_DCR_DAC_DATA(x)                     (((uint32_t)(((uint32_t)(x)) << ACMP_DCR_DAC_DATA_SHIFT)) & ACMP_DCR_DAC_DATA_MASK)
/*! @} */

/*! @name IER - Interrupt Enable */
/*! @{ */

#define ACMP_IER_CFR_IE_MASK                     (0x1U)
#define ACMP_IER_CFR_IE_SHIFT                    (0U)
/*! CFR_IE - Comparator Flag Rising Interrupt Enable
 *  0b0..Disables the comparator flag rising interrupt.
 *  0b1..Enables the comparator flag rising interrupt when CFR is set.
 */
#define ACMP_IER_CFR_IE(x)                       (((uint32_t)(((uint32_t)(x)) << ACMP_IER_CFR_IE_SHIFT)) & ACMP_IER_CFR_IE_MASK)

#define ACMP_IER_CFF_IE_MASK                     (0x2U)
#define ACMP_IER_CFF_IE_SHIFT                    (1U)
/*! CFF_IE - Comparator Flag Falling Interrupt Enable
 *  0b0..Disables the comparator flag falling interrupt.
 *  0b1..Enables the comparator flag falling interrupt when CFF is set.
 */
#define ACMP_IER_CFF_IE(x)                       (((uint32_t)(((uint32_t)(x)) << ACMP_IER_CFF_IE_SHIFT)) & ACMP_IER_CFF_IE_MASK)

#define ACMP_IER_RRF_IE_MASK                     (0x4U)
#define ACMP_IER_RRF_IE_SHIFT                    (2U)
/*! RRF_IE - Round-Robin Flag Interrupt Enable
 *  0b0..Disables the round-robin flag interrupt.
 *  0b1..Enables the round-robin flag interrupt when the comparison result changes for a given channel.
 */
#define ACMP_IER_RRF_IE(x)                       (((uint32_t)(((uint32_t)(x)) << ACMP_IER_RRF_IE_SHIFT)) & ACMP_IER_RRF_IE_MASK)
/*! @} */

/*! @name CSR - Comparator Status */
/*! @{ */

#define ACMP_CSR_CFR_MASK                        (0x1U)
#define ACMP_CSR_CFR_SHIFT                       (0U)
/*! CFR - Analog Comparator Flag Rising
 *  0b0..Not detected
 *  0b1..Detected
 */
#define ACMP_CSR_CFR(x)                          (((uint32_t)(((uint32_t)(x)) << ACMP_CSR_CFR_SHIFT)) & ACMP_CSR_CFR_MASK)

#define ACMP_CSR_CFF_MASK                        (0x2U)
#define ACMP_CSR_CFF_SHIFT                       (1U)
/*! CFF - Analog Comparator Flag Falling
 *  0b0..Not detected
 *  0b1..Detected
 */
#define ACMP_CSR_CFF(x)                          (((uint32_t)(((uint32_t)(x)) << ACMP_CSR_CFF_SHIFT)) & ACMP_CSR_CFF_MASK)

#define ACMP_CSR_RRF_MASK                        (0x4U)
#define ACMP_CSR_RRF_SHIFT                       (2U)
/*! RRF - Round-Robin Flag
 *  0b0..Not detected
 *  0b1..Detected
 */
#define ACMP_CSR_RRF(x)                          (((uint32_t)(((uint32_t)(x)) << ACMP_CSR_RRF_SHIFT)) & ACMP_CSR_RRF_MASK)

#define ACMP_CSR_COUT_MASK                       (0x100U)
#define ACMP_CSR_COUT_SHIFT                      (8U)
/*! COUT - Analog Comparator Output */
#define ACMP_CSR_COUT(x)                         (((uint32_t)(((uint32_t)(x)) << ACMP_CSR_COUT_SHIFT)) & ACMP_CSR_COUT_MASK)
/*! @} */

/*! @name RRCR0 - Round Robin Control Register 0 */
/*! @{ */

#define ACMP_RRCR0_RR_EN_MASK                    (0x1U)
#define ACMP_RRCR0_RR_EN_SHIFT                   (0U)
/*! RR_EN - Round-Robin Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define ACMP_RRCR0_RR_EN(x)                      (((uint32_t)(((uint32_t)(x)) << ACMP_RRCR0_RR_EN_SHIFT)) & ACMP_RRCR0_RR_EN_MASK)

#define ACMP_RRCR0_RR_TRG_SEL_MASK               (0x2U)
#define ACMP_RRCR0_RR_TRG_SEL_SHIFT              (1U)
/*! RR_TRG_SEL - Round-Robin Trigger Select
 *  0b0..External trigger
 *  0b1..Internal trigger
 */
#define ACMP_RRCR0_RR_TRG_SEL(x)                 (((uint32_t)(((uint32_t)(x)) << ACMP_RRCR0_RR_TRG_SEL_SHIFT)) & ACMP_RRCR0_RR_TRG_SEL_MASK)

#define ACMP_RRCR0_RR_NSAM_MASK                  (0x300U)
#define ACMP_RRCR0_RR_NSAM_SHIFT                 (8U)
/*! RR_NSAM - Number of Sample Clocks
 *  0b00..0 clock
 *  0b01..1 clock
 *  0b10..2 clocks
 *  0b11..3 clocks
 */
#define ACMP_RRCR0_RR_NSAM(x)                    (((uint32_t)(((uint32_t)(x)) << ACMP_RRCR0_RR_NSAM_SHIFT)) & ACMP_RRCR0_RR_NSAM_MASK)

#define ACMP_RRCR0_RR_CLK_SEL_MASK               (0x3000U)
#define ACMP_RRCR0_RR_CLK_SEL_SHIFT              (12U)
/*! RR_CLK_SEL - Round Robin Clock Source Select
 *  0b00..Select Round Robin clock Source 0
 *  0b01..Select Round Robin clock Source 1
 *  0b10..Select Round Robin clock Source 2
 *  0b11..Select Round Robin clock Source 3
 */
#define ACMP_RRCR0_RR_CLK_SEL(x)                 (((uint32_t)(((uint32_t)(x)) << ACMP_RRCR0_RR_CLK_SEL_SHIFT)) & ACMP_RRCR0_RR_CLK_SEL_MASK)

#define ACMP_RRCR0_RR_INITMOD_MASK               (0x3F0000U)
#define ACMP_RRCR0_RR_INITMOD_SHIFT              (16U)
/*! RR_INITMOD - Initialization Delay Modulus
 *  0b000000..63 cycles (same as 111111b)
 *  0b000001-0b111111..1 to 63 cycles
 */
#define ACMP_RRCR0_RR_INITMOD(x)                 (((uint32_t)(((uint32_t)(x)) << ACMP_RRCR0_RR_INITMOD_SHIFT)) & ACMP_RRCR0_RR_INITMOD_MASK)

#define ACMP_RRCR0_RR_SAMPLE_CNT_MASK            (0xF000000U)
#define ACMP_RRCR0_RR_SAMPLE_CNT_SHIFT           (24U)
/*! RR_SAMPLE_CNT - Number of Sample for One Channel
 *  0b0000..1 samples
 *  0b0001..2 samples
 *  0b0010..3 samples
 *  0b0011..4 samples
 *  0b0100..5 samples
 *  0b0101..6 samples
 *  0b0110..7 samples
 *  0b0111..8 samples
 *  0b1000..9 samples
 *  0b1001..10 samples
 *  0b1010..11 samples
 *  0b1011..12 samples
 *  0b1100..13 samples
 *  0b1101..14 samples
 *  0b1110..15 samples
 *  0b1111..16 samples
 */
#define ACMP_RRCR0_RR_SAMPLE_CNT(x)              (((uint32_t)(((uint32_t)(x)) << ACMP_RRCR0_RR_SAMPLE_CNT_SHIFT)) & ACMP_RRCR0_RR_SAMPLE_CNT_MASK)

#define ACMP_RRCR0_RR_SAMPLE_THRESHOLD_MASK      (0xF0000000U)
#define ACMP_RRCR0_RR_SAMPLE_THRESHOLD_SHIFT     (28U)
/*! RR_SAMPLE_THRESHOLD - Sample Time Threshold
 *  0b0000..At least 1 sampled "1", the final result is "1"
 *  0b0001..At least 2 sampled "1", the final result is "1"
 *  0b0010..At least 3 sampled "1", the final result is "1"
 *  0b0011..At least 4 sampled "1", the final result is "1"
 *  0b0100..At least 5 sampled "1", the final result is "1"
 *  0b0101..At least 6 sampled "1", the final result is "1"
 *  0b0110..At least 7 sampled "1", the final result is "1"
 *  0b0111..At least 8 sampled "1", the final result is "1"
 *  0b1000..At least 9 sampled "1", the final result is "1"
 *  0b1001..At least 10 sampled "1", the final result is "1"
 *  0b1010..At least 11 sampled "1", the final result is "1"
 *  0b1011..At least 12 sampled "1", the final result is "1"
 *  0b1100..At least 13 sampled "1", the final result is "1"
 *  0b1101..At least 14 sampled "1", the final result is "1"
 *  0b1110..At least 15 sampled "1", the final result is "1"
 *  0b1111..At least 16 sampled "1", the final result is "1"
 */
#define ACMP_RRCR0_RR_SAMPLE_THRESHOLD(x)        (((uint32_t)(((uint32_t)(x)) << ACMP_RRCR0_RR_SAMPLE_THRESHOLD_SHIFT)) & ACMP_RRCR0_RR_SAMPLE_THRESHOLD_MASK)
/*! @} */

/*! @name RRCR1 - Round Robin Control Register 1 */
/*! @{ */

#define ACMP_RRCR1_RR_CH0EN_MASK                 (0x1U)
#define ACMP_RRCR1_RR_CH0EN_SHIFT                (0U)
/*! RR_CH0EN - Channel 0 Input Enable in Trigger Mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define ACMP_RRCR1_RR_CH0EN(x)                   (((uint32_t)(((uint32_t)(x)) << ACMP_RRCR1_RR_CH0EN_SHIFT)) & ACMP_RRCR1_RR_CH0EN_MASK)

#define ACMP_RRCR1_RR_CH1EN_MASK                 (0x2U)
#define ACMP_RRCR1_RR_CH1EN_SHIFT                (1U)
/*! RR_CH1EN - Channel 1 Input Enable in Trigger Mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define ACMP_RRCR1_RR_CH1EN(x)                   (((uint32_t)(((uint32_t)(x)) << ACMP_RRCR1_RR_CH1EN_SHIFT)) & ACMP_RRCR1_RR_CH1EN_MASK)

#define ACMP_RRCR1_RR_CH2EN_MASK                 (0x4U)
#define ACMP_RRCR1_RR_CH2EN_SHIFT                (2U)
/*! RR_CH2EN - Channel 2 Input Enable in Trigger Mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define ACMP_RRCR1_RR_CH2EN(x)                   (((uint32_t)(((uint32_t)(x)) << ACMP_RRCR1_RR_CH2EN_SHIFT)) & ACMP_RRCR1_RR_CH2EN_MASK)

#define ACMP_RRCR1_RR_CH3EN_MASK                 (0x8U)
#define ACMP_RRCR1_RR_CH3EN_SHIFT                (3U)
/*! RR_CH3EN - Channel 3 Input Enable in Trigger Mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define ACMP_RRCR1_RR_CH3EN(x)                   (((uint32_t)(((uint32_t)(x)) << ACMP_RRCR1_RR_CH3EN_SHIFT)) & ACMP_RRCR1_RR_CH3EN_MASK)

#define ACMP_RRCR1_RR_CH4EN_MASK                 (0x10U)
#define ACMP_RRCR1_RR_CH4EN_SHIFT                (4U)
/*! RR_CH4EN - Channel 4 Input Enable in Trigger Mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define ACMP_RRCR1_RR_CH4EN(x)                   (((uint32_t)(((uint32_t)(x)) << ACMP_RRCR1_RR_CH4EN_SHIFT)) & ACMP_RRCR1_RR_CH4EN_MASK)

#define ACMP_RRCR1_RR_CH5EN_MASK                 (0x20U)
#define ACMP_RRCR1_RR_CH5EN_SHIFT                (5U)
/*! RR_CH5EN - Channel 5 Input Enable in Trigger Mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define ACMP_RRCR1_RR_CH5EN(x)                   (((uint32_t)(((uint32_t)(x)) << ACMP_RRCR1_RR_CH5EN_SHIFT)) & ACMP_RRCR1_RR_CH5EN_MASK)

#define ACMP_RRCR1_RR_CH6EN_MASK                 (0x40U)
#define ACMP_RRCR1_RR_CH6EN_SHIFT                (6U)
/*! RR_CH6EN - Channel 6 Input Enable in Trigger Mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define ACMP_RRCR1_RR_CH6EN(x)                   (((uint32_t)(((uint32_t)(x)) << ACMP_RRCR1_RR_CH6EN_SHIFT)) & ACMP_RRCR1_RR_CH6EN_MASK)

#define ACMP_RRCR1_RR_CH7EN_MASK                 (0x80U)
#define ACMP_RRCR1_RR_CH7EN_SHIFT                (7U)
/*! RR_CH7EN - Channel 7 Input Enable in Trigger Mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define ACMP_RRCR1_RR_CH7EN(x)                   (((uint32_t)(((uint32_t)(x)) << ACMP_RRCR1_RR_CH7EN_SHIFT)) & ACMP_RRCR1_RR_CH7EN_MASK)

#define ACMP_RRCR1_FIXP_MASK                     (0x10000U)
#define ACMP_RRCR1_FIXP_SHIFT                    (16U)
/*! FIXP - Fixed Port
 *  0b0..Fix the plus port. Sweep only the inputs to the minus port.
 *  0b1..Fix the minus port. Sweep only the inputs to the plus port.
 */
#define ACMP_RRCR1_FIXP(x)                       (((uint32_t)(((uint32_t)(x)) << ACMP_RRCR1_FIXP_SHIFT)) & ACMP_RRCR1_FIXP_MASK)

#define ACMP_RRCR1_FIXCH_MASK                    (0x700000U)
#define ACMP_RRCR1_FIXCH_SHIFT                   (20U)
/*! FIXCH - Fixed Channel Select
 *  0b000..Channel 0
 *  0b001..Channel 1
 *  0b010..Channel 2
 *  0b011..Channel 3
 *  0b100..Channel 4
 *  0b101..Channel 5
 *  0b110..Channel 6
 *  0b111..Channel 7
 */
#define ACMP_RRCR1_FIXCH(x)                      (((uint32_t)(((uint32_t)(x)) << ACMP_RRCR1_FIXCH_SHIFT)) & ACMP_RRCR1_FIXCH_MASK)
/*! @} */

/*! @name RRCSR - Round Robin Control and Status */
/*! @{ */

#define ACMP_RRCSR_RR_CH0OUT_MASK                (0x1U)
#define ACMP_RRCSR_RR_CH0OUT_SHIFT               (0U)
/*! RR_CH0OUT - Comparison Result for Channel 0 */
#define ACMP_RRCSR_RR_CH0OUT(x)                  (((uint32_t)(((uint32_t)(x)) << ACMP_RRCSR_RR_CH0OUT_SHIFT)) & ACMP_RRCSR_RR_CH0OUT_MASK)

#define ACMP_RRCSR_RR_CH1OUT_MASK                (0x2U)
#define ACMP_RRCSR_RR_CH1OUT_SHIFT               (1U)
/*! RR_CH1OUT - Comparison Result for Channel 1 */
#define ACMP_RRCSR_RR_CH1OUT(x)                  (((uint32_t)(((uint32_t)(x)) << ACMP_RRCSR_RR_CH1OUT_SHIFT)) & ACMP_RRCSR_RR_CH1OUT_MASK)

#define ACMP_RRCSR_RR_CH2OUT_MASK                (0x4U)
#define ACMP_RRCSR_RR_CH2OUT_SHIFT               (2U)
/*! RR_CH2OUT - Comparison Result for Channel 2 */
#define ACMP_RRCSR_RR_CH2OUT(x)                  (((uint32_t)(((uint32_t)(x)) << ACMP_RRCSR_RR_CH2OUT_SHIFT)) & ACMP_RRCSR_RR_CH2OUT_MASK)

#define ACMP_RRCSR_RR_CH3OUT_MASK                (0x8U)
#define ACMP_RRCSR_RR_CH3OUT_SHIFT               (3U)
/*! RR_CH3OUT - Comparison Result for Channel 3 */
#define ACMP_RRCSR_RR_CH3OUT(x)                  (((uint32_t)(((uint32_t)(x)) << ACMP_RRCSR_RR_CH3OUT_SHIFT)) & ACMP_RRCSR_RR_CH3OUT_MASK)

#define ACMP_RRCSR_RR_CH4OUT_MASK                (0x10U)
#define ACMP_RRCSR_RR_CH4OUT_SHIFT               (4U)
/*! RR_CH4OUT - Comparison Result for Channel 4 */
#define ACMP_RRCSR_RR_CH4OUT(x)                  (((uint32_t)(((uint32_t)(x)) << ACMP_RRCSR_RR_CH4OUT_SHIFT)) & ACMP_RRCSR_RR_CH4OUT_MASK)

#define ACMP_RRCSR_RR_CH5OUT_MASK                (0x20U)
#define ACMP_RRCSR_RR_CH5OUT_SHIFT               (5U)
/*! RR_CH5OUT - Comparison Result for Channel 5 */
#define ACMP_RRCSR_RR_CH5OUT(x)                  (((uint32_t)(((uint32_t)(x)) << ACMP_RRCSR_RR_CH5OUT_SHIFT)) & ACMP_RRCSR_RR_CH5OUT_MASK)

#define ACMP_RRCSR_RR_CH6OUT_MASK                (0x40U)
#define ACMP_RRCSR_RR_CH6OUT_SHIFT               (6U)
/*! RR_CH6OUT - Comparison Result for Channel 6 */
#define ACMP_RRCSR_RR_CH6OUT(x)                  (((uint32_t)(((uint32_t)(x)) << ACMP_RRCSR_RR_CH6OUT_SHIFT)) & ACMP_RRCSR_RR_CH6OUT_MASK)

#define ACMP_RRCSR_RR_CH7OUT_MASK                (0x80U)
#define ACMP_RRCSR_RR_CH7OUT_SHIFT               (7U)
/*! RR_CH7OUT - Comparison Result for Channel 7 */
#define ACMP_RRCSR_RR_CH7OUT(x)                  (((uint32_t)(((uint32_t)(x)) << ACMP_RRCSR_RR_CH7OUT_SHIFT)) & ACMP_RRCSR_RR_CH7OUT_MASK)
/*! @} */

/*! @name RRSR - Round Robin Status */
/*! @{ */

#define ACMP_RRSR_RR_CH0F_MASK                   (0x1U)
#define ACMP_RRSR_RR_CH0F_SHIFT                  (0U)
/*! RR_CH0F - Channel 0 Input Changed Flag
 *  0b0..No different
 *  0b1..Different
 */
#define ACMP_RRSR_RR_CH0F(x)                     (((uint32_t)(((uint32_t)(x)) << ACMP_RRSR_RR_CH0F_SHIFT)) & ACMP_RRSR_RR_CH0F_MASK)

#define ACMP_RRSR_RR_CH1F_MASK                   (0x2U)
#define ACMP_RRSR_RR_CH1F_SHIFT                  (1U)
/*! RR_CH1F - Channel 1 Input Changed Flag
 *  0b0..No different
 *  0b1..Different
 */
#define ACMP_RRSR_RR_CH1F(x)                     (((uint32_t)(((uint32_t)(x)) << ACMP_RRSR_RR_CH1F_SHIFT)) & ACMP_RRSR_RR_CH1F_MASK)

#define ACMP_RRSR_RR_CH2F_MASK                   (0x4U)
#define ACMP_RRSR_RR_CH2F_SHIFT                  (2U)
/*! RR_CH2F - Channel 2 Input Changed Flag
 *  0b0..No different
 *  0b1..Different
 */
#define ACMP_RRSR_RR_CH2F(x)                     (((uint32_t)(((uint32_t)(x)) << ACMP_RRSR_RR_CH2F_SHIFT)) & ACMP_RRSR_RR_CH2F_MASK)

#define ACMP_RRSR_RR_CH3F_MASK                   (0x8U)
#define ACMP_RRSR_RR_CH3F_SHIFT                  (3U)
/*! RR_CH3F - Channel 3 Input Changed Flag
 *  0b0..No different
 *  0b1..Different
 */
#define ACMP_RRSR_RR_CH3F(x)                     (((uint32_t)(((uint32_t)(x)) << ACMP_RRSR_RR_CH3F_SHIFT)) & ACMP_RRSR_RR_CH3F_MASK)

#define ACMP_RRSR_RR_CH4F_MASK                   (0x10U)
#define ACMP_RRSR_RR_CH4F_SHIFT                  (4U)
/*! RR_CH4F - Channel 4 Input Changed Flag
 *  0b0..No different
 *  0b1..Different
 */
#define ACMP_RRSR_RR_CH4F(x)                     (((uint32_t)(((uint32_t)(x)) << ACMP_RRSR_RR_CH4F_SHIFT)) & ACMP_RRSR_RR_CH4F_MASK)

#define ACMP_RRSR_RR_CH5F_MASK                   (0x20U)
#define ACMP_RRSR_RR_CH5F_SHIFT                  (5U)
/*! RR_CH5F - Channel 5 Input Changed Flag
 *  0b0..No different
 *  0b1..Different
 */
#define ACMP_RRSR_RR_CH5F(x)                     (((uint32_t)(((uint32_t)(x)) << ACMP_RRSR_RR_CH5F_SHIFT)) & ACMP_RRSR_RR_CH5F_MASK)

#define ACMP_RRSR_RR_CH6F_MASK                   (0x40U)
#define ACMP_RRSR_RR_CH6F_SHIFT                  (6U)
/*! RR_CH6F - Channel 6 Input Changed Flag
 *  0b0..No different
 *  0b1..Different
 */
#define ACMP_RRSR_RR_CH6F(x)                     (((uint32_t)(((uint32_t)(x)) << ACMP_RRSR_RR_CH6F_SHIFT)) & ACMP_RRSR_RR_CH6F_MASK)

#define ACMP_RRSR_RR_CH7F_MASK                   (0x80U)
#define ACMP_RRSR_RR_CH7F_SHIFT                  (7U)
/*! RR_CH7F - Channel 7 Input Changed Flag
 *  0b0..No different
 *  0b1..Different
 */
#define ACMP_RRSR_RR_CH7F(x)                     (((uint32_t)(((uint32_t)(x)) << ACMP_RRSR_RR_CH7F_SHIFT)) & ACMP_RRSR_RR_CH7F_MASK)
/*! @} */

/*! @name RRCR2 - Round Robin Control Register 2 */
/*! @{ */

#define ACMP_RRCR2_RR_TIMER_RELOAD_MASK          (0xFFFFFFFU)
#define ACMP_RRCR2_RR_TIMER_RELOAD_SHIFT         (0U)
/*! RR_TIMER_RELOAD - Number of Sample Clocks */
#define ACMP_RRCR2_RR_TIMER_RELOAD(x)            (((uint32_t)(((uint32_t)(x)) << ACMP_RRCR2_RR_TIMER_RELOAD_SHIFT)) & ACMP_RRCR2_RR_TIMER_RELOAD_MASK)

#define ACMP_RRCR2_RR_TIMER_EN_MASK              (0x80000000U)
#define ACMP_RRCR2_RR_TIMER_EN_SHIFT             (31U)
/*! RR_TIMER_EN - Round-Robin Internal Timer Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define ACMP_RRCR2_RR_TIMER_EN(x)                (((uint32_t)(((uint32_t)(x)) << ACMP_RRCR2_RR_TIMER_EN_SHIFT)) & ACMP_RRCR2_RR_TIMER_EN_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group ACMP_Register_Masks */


/* ACMP - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral AON__ACMP0 base address */
  #define AON__ACMP0_BASE                          (0xB0086000u)
  /** Peripheral AON__ACMP0 base address */
  #define AON__ACMP0_BASE_NS                       (0xA0086000u)
  /** Peripheral AON__ACMP0 base pointer */
  #define AON__ACMP0                               ((ACMP_Type *)AON__ACMP0_BASE)
  /** Peripheral AON__ACMP0 base pointer */
  #define AON__ACMP0_NS                            ((ACMP_Type *)AON__ACMP0_BASE_NS)
  /** Array initializer of ACMP peripheral base addresses */
  #define ACMP_BASE_ADDRS                          { AON__ACMP0_BASE }
  /** Array initializer of ACMP peripheral base pointers */
  #define ACMP_BASE_PTRS                           { AON__ACMP0 }
  /** Array initializer of ACMP peripheral base addresses */
  #define ACMP_BASE_ADDRS_NS                       { AON__ACMP0_BASE_NS }
  /** Array initializer of ACMP peripheral base pointers */
  #define ACMP_BASE_PTRS_NS                        { AON__ACMP0_NS }
#else
  /** Peripheral AON__ACMP0 base address */
  #define AON__ACMP0_BASE                          (0xA0086000u)
  /** Peripheral AON__ACMP0 base pointer */
  #define AON__ACMP0                               ((ACMP_Type *)AON__ACMP0_BASE)
  /** Array initializer of ACMP peripheral base addresses */
  #define ACMP_BASE_ADDRS                          { AON__ACMP0_BASE }
  /** Array initializer of ACMP peripheral base pointers */
  #define ACMP_BASE_PTRS                           { AON__ACMP0 }
#endif

/*!
 * @}
 */ /* end of group ACMP_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- ADC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ADC_Peripheral_Access_Layer ADC Peripheral Access Layer
 * @{
 */

/** ADC - Register Layout Typedef */
typedef struct {
  __I  uint32_t VERID;                             /**< Version ID Register, offset: 0x0 */
  __I  uint32_t PARAM;                             /**< Parameter Register, offset: 0x4 */
       uint8_t RESERVED_0[8];
  __IO uint32_t CTRL;                              /**< Control Register, offset: 0x10 */
  __IO uint32_t STAT;                              /**< Status Register, offset: 0x14 */
  __IO uint32_t IE;                                /**< Interrupt Enable Register, offset: 0x18 */
  __IO uint32_t DE;                                /**< DMA Enable Register, offset: 0x1C */
  __IO uint32_t CFG;                               /**< Configuration Register, offset: 0x20 */
  __IO uint32_t PAUSE;                             /**< Pause Register, offset: 0x24 */
       uint8_t RESERVED_1[12];
  __IO uint32_t SWTRIG;                            /**< Software Trigger Register, offset: 0x34 */
  __IO uint32_t TSTAT;                             /**< Trigger Status Register, offset: 0x38 */
       uint8_t RESERVED_2[4];
  __IO uint32_t OFSTRIM;                           /**< Offset Trim Register, offset: 0x40 */
       uint8_t RESERVED_3[4];
  __IO uint32_t HSTRIM;                            /**< High Speed Trim Register, offset: 0x48 */
       uint8_t RESERVED_4[84];
  __IO uint32_t TCTRL[4];                          /**< Trigger Control Register, array offset: 0xA0, array step: 0x4 */
       uint8_t RESERVED_5[48];
  __IO uint32_t FCTRL;                             /**< FIFO Control Register, offset: 0xE0 */
       uint8_t RESERVED_6[12];
  __I  uint32_t GCC[1];                            /**< Gain Calibration Control, array offset: 0xF0, array step: 0x4 */
       uint8_t RESERVED_7[4];
  __IO uint32_t GCR[1];                            /**< Gain Calculation Result, array offset: 0xF8, array step: 0x4 */
       uint8_t RESERVED_8[4];
  struct {                                         /* offset: 0x100, array step: 0x8 */
    __IO uint32_t CMDL;                              /**< Command Low Buffer Register, array offset: 0x100, array step: 0x8 */
    __IO uint32_t CMDH;                              /**< Command High Buffer Register, array offset: 0x104, array step: 0x8 */
  } CMD[7];
       uint8_t RESERVED_9[200];
  __IO uint32_t CV[15];                            /**< Compare Value Register, array offset: 0x200, array step: 0x4 */
       uint8_t RESERVED_10[196];
  __I  uint32_t RESFIFO;                           /**< Data Result FIFO Register, offset: 0x300 */
       uint8_t RESERVED_11[252];
  __IO uint32_t CAL_GAR[33];                       /**< Calibration General A-Side Registers, array offset: 0x400, array step: 0x4 */
       uint8_t RESERVED_12[2932];
  __IO uint32_t CFG2;                              /**< Configuration 2 Register, offset: 0xFF8 */
  __IO uint32_t TST;                               /**< ADC Test Register, offset: 0xFFC */
} ADC_Type;

/* ----------------------------------------------------------------------------
   -- ADC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ADC_Register_Masks ADC Register Masks
 * @{
 */

/*! @name VERID - Version ID Register */
/*! @{ */

#define ADC_VERID_RES_MASK                       (0x1U)
#define ADC_VERID_RES_SHIFT                      (0U)
/*! RES - Resolution
 *  0b0..Up to 12-bit single ended resolution supported (and 13-bit differential resolution if VERID[DIFFEN] = 1b).
 *  0b1..Up to 16-bit single ended resolution supported (and 16-bit differential resolution if VERID[DIFFEN] = 1b).
 */
#define ADC_VERID_RES(x)                         (((uint32_t)(((uint32_t)(x)) << ADC_VERID_RES_SHIFT)) & ADC_VERID_RES_MASK)

#define ADC_VERID_DIFFEN_MASK                    (0x2U)
#define ADC_VERID_DIFFEN_SHIFT                   (1U)
/*! DIFFEN - Differential Supported
 *  0b0..Differential operation not supported.
 *  0b1..Differential operation supported.
 */
#define ADC_VERID_DIFFEN(x)                      (((uint32_t)(((uint32_t)(x)) << ADC_VERID_DIFFEN_SHIFT)) & ADC_VERID_DIFFEN_MASK)

#define ADC_VERID_MVI_MASK                       (0x8U)
#define ADC_VERID_MVI_SHIFT                      (3U)
/*! MVI - Multi Vref Implemented
 *  0b0..Single voltage reference high (VREFH) input supported.
 *  0b1..Multiple voltage reference high (VREFH) inputs supported.
 */
#define ADC_VERID_MVI(x)                         (((uint32_t)(((uint32_t)(x)) << ADC_VERID_MVI_SHIFT)) & ADC_VERID_MVI_MASK)

#define ADC_VERID_CSW_MASK                       (0x70U)
#define ADC_VERID_CSW_SHIFT                      (4U)
/*! CSW - Channel Scale Width
 *  0b000..Channel scaling not supported.
 *  0b001..Channel scaling supported. 1-bit CSCALE control field.
 *  0b110..Channel scaling supported. 6-bit CSCALE control field.
 */
#define ADC_VERID_CSW(x)                         (((uint32_t)(((uint32_t)(x)) << ADC_VERID_CSW_SHIFT)) & ADC_VERID_CSW_MASK)

#define ADC_VERID_VR1RNGI_MASK                   (0x100U)
#define ADC_VERID_VR1RNGI_SHIFT                  (8U)
/*! VR1RNGI - Voltage Reference 1 Range Control Bit Implemented
 *  0b0..Range control not required. CFG[VREF1RNG] is not implemented.
 *  0b1..Range control required. CFG[VREF1RNG] is implemented.
 */
#define ADC_VERID_VR1RNGI(x)                     (((uint32_t)(((uint32_t)(x)) << ADC_VERID_VR1RNGI_SHIFT)) & ADC_VERID_VR1RNGI_MASK)

#define ADC_VERID_IADCKI_MASK                    (0x200U)
#define ADC_VERID_IADCKI_SHIFT                   (9U)
/*! IADCKI - Internal ADC Clock Implemented
 *  0b0..Internal clock source not implemented.
 *  0b1..Internal clock source (and CFG[ADCKEN]) implemented.
 */
#define ADC_VERID_IADCKI(x)                      (((uint32_t)(((uint32_t)(x)) << ADC_VERID_IADCKI_SHIFT)) & ADC_VERID_IADCKI_MASK)

#define ADC_VERID_CALOFSI_MASK                   (0x400U)
#define ADC_VERID_CALOFSI_SHIFT                  (10U)
/*! CALOFSI - Calibration Function Implemented
 *  0b0..Calibration Not Implemented.
 *  0b1..Calibration Implemented.
 */
#define ADC_VERID_CALOFSI(x)                     (((uint32_t)(((uint32_t)(x)) << ADC_VERID_CALOFSI_SHIFT)) & ADC_VERID_CALOFSI_MASK)

#define ADC_VERID_NUM_SEC_MASK                   (0x800U)
#define ADC_VERID_NUM_SEC_SHIFT                  (11U)
/*! NUM_SEC - Number of Single Ended Outputs Supported
 *  0b0..This design supports one single ended conversion at a time.
 *  0b1..This design supports two simultaneous single ended conversions.
 */
#define ADC_VERID_NUM_SEC(x)                     (((uint32_t)(((uint32_t)(x)) << ADC_VERID_NUM_SEC_SHIFT)) & ADC_VERID_NUM_SEC_MASK)

#define ADC_VERID_NUM_FIFO_MASK                  (0x7000U)
#define ADC_VERID_NUM_FIFO_SHIFT                 (12U)
/*! NUM_FIFO - Number of FIFOs
 *  0b000..N/A
 *  0b001..This design supports one result FIFO.
 *  0b010..This design supports two result FIFOs.
 *  0b011..This design supports three result FIFOs.
 *  0b100..This design supports four result FIFOs.
 */
#define ADC_VERID_NUM_FIFO(x)                    (((uint32_t)(((uint32_t)(x)) << ADC_VERID_NUM_FIFO_SHIFT)) & ADC_VERID_NUM_FIFO_MASK)

#define ADC_VERID_MINOR_MASK                     (0xFF0000U)
#define ADC_VERID_MINOR_SHIFT                    (16U)
/*! MINOR - Minor Version Number */
#define ADC_VERID_MINOR(x)                       (((uint32_t)(((uint32_t)(x)) << ADC_VERID_MINOR_SHIFT)) & ADC_VERID_MINOR_MASK)

#define ADC_VERID_MAJOR_MASK                     (0xFF000000U)
#define ADC_VERID_MAJOR_SHIFT                    (24U)
/*! MAJOR - Major Version Number */
#define ADC_VERID_MAJOR(x)                       (((uint32_t)(((uint32_t)(x)) << ADC_VERID_MAJOR_SHIFT)) & ADC_VERID_MAJOR_MASK)
/*! @} */

/*! @name PARAM - Parameter Register */
/*! @{ */

#define ADC_PARAM_TRIG_NUM_MASK                  (0xFFU)
#define ADC_PARAM_TRIG_NUM_SHIFT                 (0U)
/*! TRIG_NUM - Trigger Number */
#define ADC_PARAM_TRIG_NUM(x)                    (((uint32_t)(((uint32_t)(x)) << ADC_PARAM_TRIG_NUM_SHIFT)) & ADC_PARAM_TRIG_NUM_MASK)

#define ADC_PARAM_FIFOSIZE_MASK                  (0xFF00U)
#define ADC_PARAM_FIFOSIZE_SHIFT                 (8U)
/*! FIFOSIZE - Result FIFO Depth
 *  0b00000001..Result FIFO depth = 2 dataword.
 *  0b00000100..Result FIFO depth = 4 datawords.
 *  0b00001000..Result FIFO depth = 8 datawords.
 *  0b00010000..Result FIFO depth = 16 datawords.
 *  0b00100000..Result FIFO depth = 32 datawords.
 *  0b01000000..Result FIFO depth = 64 datawords.
 */
#define ADC_PARAM_FIFOSIZE(x)                    (((uint32_t)(((uint32_t)(x)) << ADC_PARAM_FIFOSIZE_SHIFT)) & ADC_PARAM_FIFOSIZE_MASK)

#define ADC_PARAM_CV_NUM_MASK                    (0xFF0000U)
#define ADC_PARAM_CV_NUM_SHIFT                   (16U)
/*! CV_NUM - Compare Value Number */
#define ADC_PARAM_CV_NUM(x)                      (((uint32_t)(((uint32_t)(x)) << ADC_PARAM_CV_NUM_SHIFT)) & ADC_PARAM_CV_NUM_MASK)

#define ADC_PARAM_CMD_NUM_MASK                   (0xFF000000U)
#define ADC_PARAM_CMD_NUM_SHIFT                  (24U)
/*! CMD_NUM - Command Buffer Number */
#define ADC_PARAM_CMD_NUM(x)                     (((uint32_t)(((uint32_t)(x)) << ADC_PARAM_CMD_NUM_SHIFT)) & ADC_PARAM_CMD_NUM_MASK)
/*! @} */

/*! @name CTRL - Control Register */
/*! @{ */

#define ADC_CTRL_ADCEN_MASK                      (0x1U)
#define ADC_CTRL_ADCEN_SHIFT                     (0U)
/*! ADCEN - ADC Enable
 *  0b0..ADC is disabled.
 *  0b1..ADC is enabled.
 */
#define ADC_CTRL_ADCEN(x)                        (((uint32_t)(((uint32_t)(x)) << ADC_CTRL_ADCEN_SHIFT)) & ADC_CTRL_ADCEN_MASK)

#define ADC_CTRL_RST_MASK                        (0x2U)
#define ADC_CTRL_RST_SHIFT                       (1U)
/*! RST - Software Reset
 *  0b0..ADC logic is not reset.
 *  0b1..ADC logic is reset.
 */
#define ADC_CTRL_RST(x)                          (((uint32_t)(((uint32_t)(x)) << ADC_CTRL_RST_SHIFT)) & ADC_CTRL_RST_MASK)

#define ADC_CTRL_DOZEN_MASK                      (0x4U)
#define ADC_CTRL_DOZEN_SHIFT                     (2U)
/*! DOZEN - Doze Enable
 *  0b0..ADC is enabled in low power mode.
 *  0b1..ADC is disabled in low power mode.
 */
#define ADC_CTRL_DOZEN(x)                        (((uint32_t)(((uint32_t)(x)) << ADC_CTRL_DOZEN_SHIFT)) & ADC_CTRL_DOZEN_MASK)

#define ADC_CTRL_CAL_REQ_MASK                    (0x8U)
#define ADC_CTRL_CAL_REQ_SHIFT                   (3U)
/*! CAL_REQ - Auto-Calibration Request
 *  0b0..No request for hardware calibration has been made
 *  0b1..A request for hardware calibration has been made
 */
#define ADC_CTRL_CAL_REQ(x)                      (((uint32_t)(((uint32_t)(x)) << ADC_CTRL_CAL_REQ_SHIFT)) & ADC_CTRL_CAL_REQ_MASK)

#define ADC_CTRL_CALOFS_MASK                     (0x10U)
#define ADC_CTRL_CALOFS_SHIFT                    (4U)
/*! CALOFS - Offset Calibration Request
 *  0b0..No request for offset calibration has been made
 *  0b1..Request for offset calibration function
 */
#define ADC_CTRL_CALOFS(x)                       (((uint32_t)(((uint32_t)(x)) << ADC_CTRL_CALOFS_SHIFT)) & ADC_CTRL_CALOFS_MASK)

#define ADC_CTRL_CALHS_MASK                      (0x40U)
#define ADC_CTRL_CALHS_SHIFT                     (6U)
/*! CALHS - High Speed Mode Trim Request
 *  0b0..No request for high speed mode trim has been made
 *  0b1..Request for high speed mode trim has been made
 */
#define ADC_CTRL_CALHS(x)                        (((uint32_t)(((uint32_t)(x)) << ADC_CTRL_CALHS_SHIFT)) & ADC_CTRL_CALHS_MASK)

#define ADC_CTRL_RSTFIFO0_MASK                   (0x100U)
#define ADC_CTRL_RSTFIFO0_SHIFT                  (8U)
/*! RSTFIFO0 - Reset FIFO 0
 *  0b0..No effect.
 *  0b1..FIFO 0 is reset.
 */
#define ADC_CTRL_RSTFIFO0(x)                     (((uint32_t)(((uint32_t)(x)) << ADC_CTRL_RSTFIFO0_SHIFT)) & ADC_CTRL_RSTFIFO0_MASK)

#define ADC_CTRL_CAL_AVGS_MASK                   (0xF0000U)
#define ADC_CTRL_CAL_AVGS_SHIFT                  (16U)
/*! CAL_AVGS - Auto-Calibration Averages
 *  0b0000..Single conversion.
 *  0b0001..2 conversions averaged.
 *  0b0010..4 conversions averaged.
 *  0b0011..8 conversions averaged.
 *  0b0100..16 conversions averaged.
 *  0b0101..32 conversions averaged.
 *  0b0110..64 conversions averaged.
 *  0b0111..128 conversions averaged.
 *  0b1000..256 conversions averaged.
 *  0b1001..512 conversions averaged.
 *  0b1010..1024 conversions averaged.
 */
#define ADC_CTRL_CAL_AVGS(x)                     (((uint32_t)(((uint32_t)(x)) << ADC_CTRL_CAL_AVGS_SHIFT)) & ADC_CTRL_CAL_AVGS_MASK)
/*! @} */

/*! @name STAT - Status Register */
/*! @{ */

#define ADC_STAT_RDY0_MASK                       (0x1U)
#define ADC_STAT_RDY0_SHIFT                      (0U)
/*! RDY0 - Result FIFO 0 Ready Flag
 *  0b0..Result FIFO 0 data level not above watermark level.
 *  0b1..Result FIFO 0 holding data above watermark level.
 */
#define ADC_STAT_RDY0(x)                         (((uint32_t)(((uint32_t)(x)) << ADC_STAT_RDY0_SHIFT)) & ADC_STAT_RDY0_MASK)

#define ADC_STAT_FOF0_MASK                       (0x2U)
#define ADC_STAT_FOF0_SHIFT                      (1U)
/*! FOF0 - Result FIFO 0 Overflow Flag
 *  0b0..No result FIFO 0 overflow has occurred since the last time the flag was cleared.
 *  0b1..At least one result FIFO 0 overflow has occurred since the last time the flag was cleared.
 */
#define ADC_STAT_FOF0(x)                         (((uint32_t)(((uint32_t)(x)) << ADC_STAT_FOF0_SHIFT)) & ADC_STAT_FOF0_MASK)

#define ADC_STAT_TEXC_INT_MASK                   (0x100U)
#define ADC_STAT_TEXC_INT_SHIFT                  (8U)
/*! TEXC_INT - Interrupt Flag For High Priority Trigger Exception
 *  0b0..No trigger exceptions have occurred.
 *  0b1..A trigger exception has occurred and is pending acknowledgement.
 */
#define ADC_STAT_TEXC_INT(x)                     (((uint32_t)(((uint32_t)(x)) << ADC_STAT_TEXC_INT_SHIFT)) & ADC_STAT_TEXC_INT_MASK)

#define ADC_STAT_TCOMP_INT_MASK                  (0x200U)
#define ADC_STAT_TCOMP_INT_SHIFT                 (9U)
/*! TCOMP_INT - Interrupt Flag For Trigger Completion
 *  0b0..Either IE[TCOMP_IE] is set to 0, or no trigger sequences have run to completion.
 *  0b1..Trigger sequence has been completed and all data is stored in the associated FIFO.
 */
#define ADC_STAT_TCOMP_INT(x)                    (((uint32_t)(((uint32_t)(x)) << ADC_STAT_TCOMP_INT_SHIFT)) & ADC_STAT_TCOMP_INT_MASK)

#define ADC_STAT_CAL_RDY_MASK                    (0x400U)
#define ADC_STAT_CAL_RDY_SHIFT                   (10U)
/*! CAL_RDY - Calibration Ready
 *  0b0..Calibration is incomplete or hasn't been ran.
 *  0b1..The ADC is calibrated.
 */
#define ADC_STAT_CAL_RDY(x)                      (((uint32_t)(((uint32_t)(x)) << ADC_STAT_CAL_RDY_SHIFT)) & ADC_STAT_CAL_RDY_MASK)

#define ADC_STAT_ADC_ACTIVE_MASK                 (0x800U)
#define ADC_STAT_ADC_ACTIVE_SHIFT                (11U)
/*! ADC_ACTIVE - ADC Active
 *  0b0..The ADC is IDLE. There are no pending triggers to service and no active commands are being processed.
 *  0b1..The ADC is processing a conversion, running through the power up delay, or servicing a trigger.
 */
#define ADC_STAT_ADC_ACTIVE(x)                   (((uint32_t)(((uint32_t)(x)) << ADC_STAT_ADC_ACTIVE_SHIFT)) & ADC_STAT_ADC_ACTIVE_MASK)

#define ADC_STAT_TRGACT_MASK                     (0x30000U)
#define ADC_STAT_TRGACT_SHIFT                    (16U)
/*! TRGACT - Trigger Active
 *  0b00..Command (sequence) associated with Trigger 0 currently being executed.
 *  0b01..Command (sequence) associated with Trigger 1 currently being executed.
 *  0b10..Command (sequence) associated with Trigger 2 currently being executed.
 *  0b11..Command (sequence) associated with Trigger 3 currently being executed.
 */
#define ADC_STAT_TRGACT(x)                       (((uint32_t)(((uint32_t)(x)) << ADC_STAT_TRGACT_SHIFT)) & ADC_STAT_TRGACT_MASK)

#define ADC_STAT_CMDACT_MASK                     (0x7000000U)
#define ADC_STAT_CMDACT_SHIFT                    (24U)
/*! CMDACT - Command Active
 *  0b000..No command is currently in progress.
 *  0b001..Command 1 currently being executed.
 *  0b010..Command 2 currently being executed.
 *  0b011-0b111..Associated command number is currently being executed.
 */
#define ADC_STAT_CMDACT(x)                       (((uint32_t)(((uint32_t)(x)) << ADC_STAT_CMDACT_SHIFT)) & ADC_STAT_CMDACT_MASK)
/*! @} */

/*! @name IE - Interrupt Enable Register */
/*! @{ */

#define ADC_IE_FWMIE0_MASK                       (0x1U)
#define ADC_IE_FWMIE0_SHIFT                      (0U)
/*! FWMIE0 - FIFO 0 Watermark Interrupt Enable
 *  0b0..FIFO 0 watermark interrupts are not enabled.
 *  0b1..FIFO 0 watermark interrupts are enabled.
 */
#define ADC_IE_FWMIE0(x)                         (((uint32_t)(((uint32_t)(x)) << ADC_IE_FWMIE0_SHIFT)) & ADC_IE_FWMIE0_MASK)

#define ADC_IE_FOFIE0_MASK                       (0x2U)
#define ADC_IE_FOFIE0_SHIFT                      (1U)
/*! FOFIE0 - Result FIFO 0 Overflow Interrupt Enable
 *  0b0..FIFO 0 overflow interrupts are not enabled.
 *  0b1..FIFO 0 overflow interrupts are enabled.
 */
#define ADC_IE_FOFIE0(x)                         (((uint32_t)(((uint32_t)(x)) << ADC_IE_FOFIE0_SHIFT)) & ADC_IE_FOFIE0_MASK)

#define ADC_IE_TEXC_IE_MASK                      (0x100U)
#define ADC_IE_TEXC_IE_SHIFT                     (8U)
/*! TEXC_IE - Trigger Exception Interrupt Enable
 *  0b0..Trigger exception interrupts are disabled.
 *  0b1..Trigger exception interrupts are enabled.
 */
#define ADC_IE_TEXC_IE(x)                        (((uint32_t)(((uint32_t)(x)) << ADC_IE_TEXC_IE_SHIFT)) & ADC_IE_TEXC_IE_MASK)

#define ADC_IE_TCOMP_IE_MASK                     (0xF0000U)
#define ADC_IE_TCOMP_IE_SHIFT                    (16U)
/*! TCOMP_IE - Trigger Completion Interrupt Enable
 *  0b0000..Trigger completion interrupts are disabled.
 *  0b0001..Trigger completion interrupts are enabled for trigger source 0 only.
 *  0b0010..Trigger completion interrupts are enabled for trigger source 1 only.
 *  0b0011-0b1110..Associated trigger completion interrupts are enabled.
 *  0b1111..Trigger completion interrupts are enabled for every trigger source.
 */
#define ADC_IE_TCOMP_IE(x)                       (((uint32_t)(((uint32_t)(x)) << ADC_IE_TCOMP_IE_SHIFT)) & ADC_IE_TCOMP_IE_MASK)
/*! @} */

/*! @name DE - DMA Enable Register */
/*! @{ */

#define ADC_DE_FWMDE0_MASK                       (0x1U)
#define ADC_DE_FWMDE0_SHIFT                      (0U)
/*! FWMDE0 - FIFO 0 Watermark DMA Enable
 *  0b0..DMA request disabled.
 *  0b1..DMA request enabled.
 */
#define ADC_DE_FWMDE0(x)                         (((uint32_t)(((uint32_t)(x)) << ADC_DE_FWMDE0_SHIFT)) & ADC_DE_FWMDE0_MASK)
/*! @} */

/*! @name CFG - Configuration Register */
/*! @{ */

#define ADC_CFG_TPRICTRL_MASK                    (0x3U)
#define ADC_CFG_TPRICTRL_SHIFT                   (0U)
/*! TPRICTRL - ADC Trigger Priority Control
 *  0b00..If a higher priority trigger is detected during command processing, the current conversion is aborted
 *        and the new command specified by the trigger is started.
 *  0b01..If a higher priority trigger is received during command processing, the current command is stopped after
 *        completing the current conversion. If averaging is enabled, the averaging loop will be completed.
 *        However, CMDHa[LOOP] will be ignored and the higher priority trigger will be serviced.
 *  0b10..If a higher priority trigger is received during command processing, the current command will be
 *        completed (averaging, looping, compare) before servicing the higher priority trigger.
 *  0b11..
 */
#define ADC_CFG_TPRICTRL(x)                      (((uint32_t)(((uint32_t)(x)) << ADC_CFG_TPRICTRL_SHIFT)) & ADC_CFG_TPRICTRL_MASK)

#define ADC_CFG_PWRSEL_MASK                      (0x20U)
#define ADC_CFG_PWRSEL_SHIFT                     (5U)
/*! PWRSEL - Power Configuration Select
 *  0b0..Low power
 *  0b1..High power
 */
#define ADC_CFG_PWRSEL(x)                        (((uint32_t)(((uint32_t)(x)) << ADC_CFG_PWRSEL_SHIFT)) & ADC_CFG_PWRSEL_MASK)

#define ADC_CFG_REFSEL_MASK                      (0xC0U)
#define ADC_CFG_REFSEL_SHIFT                     (6U)
/*! REFSEL - Voltage Reference Selection
 *  0b00..(Default) Option 1 setting.
 *  0b01..Option 2 setting.
 *  0b10..Option 3 setting.
 *  0b11..Reserved
 */
#define ADC_CFG_REFSEL(x)                        (((uint32_t)(((uint32_t)(x)) << ADC_CFG_REFSEL_SHIFT)) & ADC_CFG_REFSEL_MASK)

#define ADC_CFG_TRES_MASK                        (0x100U)
#define ADC_CFG_TRES_SHIFT                       (8U)
/*! TRES - Trigger Resume Enable
 *  0b0..Trigger sequences interrupted by a high priority trigger exception are not automatically resumed or restarted.
 *  0b1..Trigger sequences interrupted by a high priority trigger exception are automatically resumed or restarted.
 */
#define ADC_CFG_TRES(x)                          (((uint32_t)(((uint32_t)(x)) << ADC_CFG_TRES_SHIFT)) & ADC_CFG_TRES_MASK)

#define ADC_CFG_TCMDRES_MASK                     (0x200U)
#define ADC_CFG_TCMDRES_SHIFT                    (9U)
/*! TCMDRES - Trigger Command Resume
 *  0b0..Trigger sequences interrupted by a high priority trigger exception is automatically restarted.
 *  0b1..Trigger sequences interrupted by a high priority trigger exception is resumed from the command executing before the exception.
 */
#define ADC_CFG_TCMDRES(x)                       (((uint32_t)(((uint32_t)(x)) << ADC_CFG_TCMDRES_SHIFT)) & ADC_CFG_TCMDRES_MASK)

#define ADC_CFG_HPT_EXDI_MASK                    (0x400U)
#define ADC_CFG_HPT_EXDI_SHIFT                   (10U)
/*! HPT_EXDI - High Priority Trigger Exception Disable
 *  0b0..High priority trigger exceptions are enabled.
 *  0b1..High priority trigger exceptions are disabled.
 */
#define ADC_CFG_HPT_EXDI(x)                      (((uint32_t)(((uint32_t)(x)) << ADC_CFG_HPT_EXDI_SHIFT)) & ADC_CFG_HPT_EXDI_MASK)

#define ADC_CFG_PUDLY_MASK                       (0xFF0000U)
#define ADC_CFG_PUDLY_SHIFT                      (16U)
/*! PUDLY - Power Up Delay */
#define ADC_CFG_PUDLY(x)                         (((uint32_t)(((uint32_t)(x)) << ADC_CFG_PUDLY_SHIFT)) & ADC_CFG_PUDLY_MASK)

#define ADC_CFG_PWREN_MASK                       (0x10000000U)
#define ADC_CFG_PWREN_SHIFT                      (28U)
/*! PWREN - ADC Analog Pre-Enable
 *  0b0..ADC analog circuits are only enabled while conversions are active. Performance is affected due to analog startup delays.
 *  0b1..ADC analog circuits are pre-enabled and ready to execute conversions without startup delays (at the cost
 *       of higher DC current consumption). Note that a single power up delay (CFG[PUDLY]) is executed immediately
 *       once PWREN is set, and any detected trigger does not begin ADC operation until the power up delay time has
 *       passed. After this initial delay expires the analog remains pre-enabled and no additional delays are
 *       executed.
 */
#define ADC_CFG_PWREN(x)                         (((uint32_t)(((uint32_t)(x)) << ADC_CFG_PWREN_SHIFT)) & ADC_CFG_PWREN_MASK)
/*! @} */

/*! @name PAUSE - Pause Register */
/*! @{ */

#define ADC_PAUSE_PAUSEDLY_MASK                  (0x1FFU)
#define ADC_PAUSE_PAUSEDLY_SHIFT                 (0U)
/*! PAUSEDLY - Pause Delay */
#define ADC_PAUSE_PAUSEDLY(x)                    (((uint32_t)(((uint32_t)(x)) << ADC_PAUSE_PAUSEDLY_SHIFT)) & ADC_PAUSE_PAUSEDLY_MASK)

#define ADC_PAUSE_PAUSEEN_MASK                   (0x80000000U)
#define ADC_PAUSE_PAUSEEN_SHIFT                  (31U)
/*! PAUSEEN - PAUSE Option Enable
 *  0b0..Pause operation disabled
 *  0b1..Pause operation enabled
 */
#define ADC_PAUSE_PAUSEEN(x)                     (((uint32_t)(((uint32_t)(x)) << ADC_PAUSE_PAUSEEN_SHIFT)) & ADC_PAUSE_PAUSEEN_MASK)
/*! @} */

/*! @name SWTRIG - Software Trigger Register */
/*! @{ */

#define ADC_SWTRIG_SWT0_MASK                     (0x1U)
#define ADC_SWTRIG_SWT0_SHIFT                    (0U)
/*! SWT0 - Software Trigger 0 Event
 *  0b0..No trigger 0 event generated.
 *  0b1..Trigger 0 event generated.
 */
#define ADC_SWTRIG_SWT0(x)                       (((uint32_t)(((uint32_t)(x)) << ADC_SWTRIG_SWT0_SHIFT)) & ADC_SWTRIG_SWT0_MASK)

#define ADC_SWTRIG_SWT1_MASK                     (0x2U)
#define ADC_SWTRIG_SWT1_SHIFT                    (1U)
/*! SWT1 - Software Trigger 1 Event
 *  0b0..No trigger 1 event generated.
 *  0b1..Trigger 1 event generated.
 */
#define ADC_SWTRIG_SWT1(x)                       (((uint32_t)(((uint32_t)(x)) << ADC_SWTRIG_SWT1_SHIFT)) & ADC_SWTRIG_SWT1_MASK)

#define ADC_SWTRIG_SWT2_MASK                     (0x4U)
#define ADC_SWTRIG_SWT2_SHIFT                    (2U)
/*! SWT2 - Software Trigger 2 Event
 *  0b0..No trigger 2 event generated.
 *  0b1..Trigger 2 event generated.
 */
#define ADC_SWTRIG_SWT2(x)                       (((uint32_t)(((uint32_t)(x)) << ADC_SWTRIG_SWT2_SHIFT)) & ADC_SWTRIG_SWT2_MASK)

#define ADC_SWTRIG_SWT3_MASK                     (0x8U)
#define ADC_SWTRIG_SWT3_SHIFT                    (3U)
/*! SWT3 - Software Trigger 3 Event
 *  0b0..No trigger 3 event generated.
 *  0b1..Trigger 3 event generated.
 */
#define ADC_SWTRIG_SWT3(x)                       (((uint32_t)(((uint32_t)(x)) << ADC_SWTRIG_SWT3_SHIFT)) & ADC_SWTRIG_SWT3_MASK)
/*! @} */

/*! @name TSTAT - Trigger Status Register */
/*! @{ */

#define ADC_TSTAT_TEXC_NUM_MASK                  (0xFU)
#define ADC_TSTAT_TEXC_NUM_SHIFT                 (0U)
/*! TEXC_NUM - Trigger Exception Number
 *  0b0000..No triggers have been interrupted by a high priority exception. Or CFG[TRES] = 1.
 *  0b0001..Trigger 0 has been interrupted by a high priority exception.
 *  0b0010..Trigger 1 has been interrupted by a high priority exception.
 *  0b0011-0b1110..Associated trigger sequence has interrupted by a high priority exception.
 *  0b1111..Every trigger sequence has been interrupted by a high priority exception.
 */
#define ADC_TSTAT_TEXC_NUM(x)                    (((uint32_t)(((uint32_t)(x)) << ADC_TSTAT_TEXC_NUM_SHIFT)) & ADC_TSTAT_TEXC_NUM_MASK)

#define ADC_TSTAT_TCOMP_FLAG_MASK                (0xF0000U)
#define ADC_TSTAT_TCOMP_FLAG_SHIFT               (16U)
/*! TCOMP_FLAG - Trigger Completion Flag
 *  0b0000..No triggers have been completed. Trigger completion interrupts are disabled.
 *  0b0001..Trigger 0 has been completed and trigger 0 has enabled completion interrupts.
 *  0b0010..Trigger 1 has been completed and trigger 1 has enabled completion interrupts.
 *  0b0011-0b1110..Associated trigger sequence has completed and has enabled completion interrupts.
 *  0b1111..Every trigger sequence has been completed and every trigger has enabled completion interrupts.
 */
#define ADC_TSTAT_TCOMP_FLAG(x)                  (((uint32_t)(((uint32_t)(x)) << ADC_TSTAT_TCOMP_FLAG_SHIFT)) & ADC_TSTAT_TCOMP_FLAG_MASK)
/*! @} */

/*! @name OFSTRIM - Offset Trim Register */
/*! @{ */

#define ADC_OFSTRIM_OFSTRIM_MASK                 (0x3FFU)
#define ADC_OFSTRIM_OFSTRIM_SHIFT                (0U)
/*! OFSTRIM - Trim for Offset */
#define ADC_OFSTRIM_OFSTRIM(x)                   (((uint32_t)(((uint32_t)(x)) << ADC_OFSTRIM_OFSTRIM_SHIFT)) & ADC_OFSTRIM_OFSTRIM_MASK)
/*! @} */

/*! @name HSTRIM - High Speed Trim Register */
/*! @{ */

#define ADC_HSTRIM_HSTRIM_MASK                   (0x1FU)
#define ADC_HSTRIM_HSTRIM_SHIFT                  (0U)
/*! HSTRIM - Trim for High Speed Conversions */
#define ADC_HSTRIM_HSTRIM(x)                     (((uint32_t)(((uint32_t)(x)) << ADC_HSTRIM_HSTRIM_SHIFT)) & ADC_HSTRIM_HSTRIM_MASK)
/*! @} */

/*! @name TCTRL - Trigger Control Register */
/*! @{ */

#define ADC_TCTRL_HTEN_MASK                      (0x1U)
#define ADC_TCTRL_HTEN_SHIFT                     (0U)
/*! HTEN - Trigger Enable
 *  0b0..Hardware trigger source disabled
 *  0b1..Hardware trigger source enabled
 */
#define ADC_TCTRL_HTEN(x)                        (((uint32_t)(((uint32_t)(x)) << ADC_TCTRL_HTEN_SHIFT)) & ADC_TCTRL_HTEN_MASK)

#define ADC_TCTRL_TPRI_MASK                      (0x300U)
#define ADC_TCTRL_TPRI_SHIFT                     (8U)
/*! TPRI - Trigger Priority Setting
 *  0b00..Set to highest priority, Level 1
 *  0b01-0b10..Set to corresponding priority level
 *  0b11..Set to lowest priority, Level 4
 */
#define ADC_TCTRL_TPRI(x)                        (((uint32_t)(((uint32_t)(x)) << ADC_TCTRL_TPRI_SHIFT)) & ADC_TCTRL_TPRI_MASK)

#define ADC_TCTRL_RSYNC_MASK                     (0x8000U)
#define ADC_TCTRL_RSYNC_SHIFT                    (15U)
/*! RSYNC - Trigger Resync */
#define ADC_TCTRL_RSYNC(x)                       (((uint32_t)(((uint32_t)(x)) << ADC_TCTRL_RSYNC_SHIFT)) & ADC_TCTRL_RSYNC_MASK)

#define ADC_TCTRL_TDLY_MASK                      (0xF0000U)
#define ADC_TCTRL_TDLY_SHIFT                     (16U)
/*! TDLY - Trigger Delay Select */
#define ADC_TCTRL_TDLY(x)                        (((uint32_t)(((uint32_t)(x)) << ADC_TCTRL_TDLY_SHIFT)) & ADC_TCTRL_TDLY_MASK)

#define ADC_TCTRL_TCMD_MASK                      (0x7000000U)
#define ADC_TCTRL_TCMD_SHIFT                     (24U)
/*! TCMD - Trigger Command Select
 *  0b000..Not a valid selection from the command buffer. Trigger event is ignored.
 *  0b001..CMD1 is executed
 *  0b010-0b110..Corresponding CMD is executed
 *  0b111..CMD7 is executed
 */
#define ADC_TCTRL_TCMD(x)                        (((uint32_t)(((uint32_t)(x)) << ADC_TCTRL_TCMD_SHIFT)) & ADC_TCTRL_TCMD_MASK)
/*! @} */

/* The count of ADC_TCTRL */
#define ADC_TCTRL_COUNT                          (4U)

/*! @name FCTRL - FIFO Control Register */
/*! @{ */

#define ADC_FCTRL_FCOUNT_MASK                    (0xFU)
#define ADC_FCTRL_FCOUNT_SHIFT                   (0U)
/*! FCOUNT - Result FIFO Counter */
#define ADC_FCTRL_FCOUNT(x)                      (((uint32_t)(((uint32_t)(x)) << ADC_FCTRL_FCOUNT_SHIFT)) & ADC_FCTRL_FCOUNT_MASK)

#define ADC_FCTRL_FWMARK_MASK                    (0x70000U)
#define ADC_FCTRL_FWMARK_SHIFT                   (16U)
/*! FWMARK - Watermark Level Selection */
#define ADC_FCTRL_FWMARK(x)                      (((uint32_t)(((uint32_t)(x)) << ADC_FCTRL_FWMARK_SHIFT)) & ADC_FCTRL_FWMARK_MASK)
/*! @} */

/*! @name GCC - Gain Calibration Control */
/*! @{ */

#define ADC_GCC_GAIN_CAL_MASK                    (0xFFFFU)
#define ADC_GCC_GAIN_CAL_SHIFT                   (0U)
/*! GAIN_CAL - Gain Calibration Value */
#define ADC_GCC_GAIN_CAL(x)                      (((uint32_t)(((uint32_t)(x)) << ADC_GCC_GAIN_CAL_SHIFT)) & ADC_GCC_GAIN_CAL_MASK)

#define ADC_GCC_RDY_MASK                         (0x1000000U)
#define ADC_GCC_RDY_SHIFT                        (24U)
/*! RDY - Gain Calibration Value Valid
 *  0b0..The GAIN_CAL value is invalid. Run the hardware calibration routine for this value to be set.
 *  0b1..The GAIN_CAL value is valid. GAIN_CAL should be used by software to derive GCRa[GCALR].
 */
#define ADC_GCC_RDY(x)                           (((uint32_t)(((uint32_t)(x)) << ADC_GCC_RDY_SHIFT)) & ADC_GCC_RDY_MASK)
/*! @} */

/* The count of ADC_GCC */
#define ADC_GCC_COUNT                            (1U)

/*! @name GCR - Gain Calculation Result */
/*! @{ */

#define ADC_GCR_GCALR_MASK                       (0x1FFFFU)
#define ADC_GCR_GCALR_SHIFT                      (0U)
/*! GCALR - Gain Calculation Result */
#define ADC_GCR_GCALR(x)                         (((uint32_t)(((uint32_t)(x)) << ADC_GCR_GCALR_SHIFT)) & ADC_GCR_GCALR_MASK)

#define ADC_GCR_RDY_MASK                         (0x1000000U)
#define ADC_GCR_RDY_SHIFT                        (24U)
/*! RDY - Gain Calculation Ready
 *  0b0..The GCALR value is invalid.
 *  0b1..The GCALR value is valid.
 */
#define ADC_GCR_RDY(x)                           (((uint32_t)(((uint32_t)(x)) << ADC_GCR_RDY_SHIFT)) & ADC_GCR_RDY_MASK)
/*! @} */

/* The count of ADC_GCR */
#define ADC_GCR_COUNT                            (1U)

/*! @name CMDL - Command Low Buffer Register */
/*! @{ */

#define ADC_CMDL_ADCH_MASK                       (0x1FU)
#define ADC_CMDL_ADCH_SHIFT                      (0U)
/*! ADCH - Input Channel Select
 *  0b00000..Select CH0A.
 *  0b00001..Select CH1A.
 *  0b00010..Select CH2A.
 *  0b00011..Select CH3A.
 *  0b00100-0b11101..Select corresponding channel CHnA.
 *  0b11110..Select CH30A.
 *  0b11111..Select CH31A.
 */
#define ADC_CMDL_ADCH(x)                         (((uint32_t)(((uint32_t)(x)) << ADC_CMDL_ADCH_SHIFT)) & ADC_CMDL_ADCH_MASK)

#define ADC_CMDL_CTYPE_MASK                      (0x60U)
#define ADC_CMDL_CTYPE_SHIFT                     (5U)
/*! CTYPE - Conversion Type
 *  0b00..Single-Ended Mode. Only A side channel is converted.
 *  0b01-0b11..Reserved.
 */
#define ADC_CMDL_CTYPE(x)                        (((uint32_t)(((uint32_t)(x)) << ADC_CMDL_CTYPE_SHIFT)) & ADC_CMDL_CTYPE_MASK)

#define ADC_CMDL_MODE_MASK                       (0x80U)
#define ADC_CMDL_MODE_SHIFT                      (7U)
/*! MODE - Select Resolution of Conversions
 *  0b0..Standard resolution. Single-ended 12-bit conversion.
 *  0b1..High resolution. Single-ended 16-bit conversion.
 */
#define ADC_CMDL_MODE(x)                         (((uint32_t)(((uint32_t)(x)) << ADC_CMDL_MODE_SHIFT)) & ADC_CMDL_MODE_MASK)
/*! @} */

/* The count of ADC_CMDL */
#define ADC_CMDL_COUNT                           (7U)

/*! @name CMDH - Command High Buffer Register */
/*! @{ */

#define ADC_CMDH_CMPEN_MASK                      (0x3U)
#define ADC_CMDH_CMPEN_SHIFT                     (0U)
/*! CMPEN - Compare Function Enable
 *  0b00..Compare disabled.
 *  0b01..Reserved
 *  0b10..Compare enabled. Store on true.
 *  0b11..Compare enabled. Repeat channel acquisition (sample/convert/compare) until true.
 */
#define ADC_CMDH_CMPEN(x)                        (((uint32_t)(((uint32_t)(x)) << ADC_CMDH_CMPEN_SHIFT)) & ADC_CMDH_CMPEN_MASK)

#define ADC_CMDH_WAIT_TRIG_MASK                  (0x4U)
#define ADC_CMDH_WAIT_TRIG_SHIFT                 (2U)
/*! WAIT_TRIG - Wait for Trigger Assertion before Execution.
 *  0b0..This command will be automatically executed.
 *  0b1..The active trigger must be asserted again before executing this command.
 */
#define ADC_CMDH_WAIT_TRIG(x)                    (((uint32_t)(((uint32_t)(x)) << ADC_CMDH_WAIT_TRIG_SHIFT)) & ADC_CMDH_WAIT_TRIG_MASK)

#define ADC_CMDH_LWI_MASK                        (0x80U)
#define ADC_CMDH_LWI_SHIFT                       (7U)
/*! LWI - Loop with Increment
 *  0b0..Auto channel increment disabled
 *  0b1..Auto channel increment enabled
 */
#define ADC_CMDH_LWI(x)                          (((uint32_t)(((uint32_t)(x)) << ADC_CMDH_LWI_SHIFT)) & ADC_CMDH_LWI_MASK)

#define ADC_CMDH_STS_MASK                        (0x700U)
#define ADC_CMDH_STS_SHIFT                       (8U)
/*! STS - Sample Time Select
 *  0b000..Minimum sample time of 3.5 ADCK cycles.
 *  0b001..3.5 + 21 ADCK cycles; 5.5 ADCK cycles total sample time.
 *  0b010..3.5 + 22 ADCK cycles; 7.5 ADCK cycles total sample time.
 *  0b011..3.5 + 23 ADCK cycles; 11.5 ADCK cycles total sample time.
 *  0b100..3.5 + 24 ADCK cycles; 19.5 ADCK cycles total sample time.
 *  0b101..3.5 + 25 ADCK cycles; 35.5 ADCK cycles total sample time.
 *  0b110..3.5 + 26 ADCK cycles; 67.5 ADCK cycles total sample time.
 *  0b111..3.5 + 27 ADCK cycles; 131.5 ADCK cycles total sample time.
 */
#define ADC_CMDH_STS(x)                          (((uint32_t)(((uint32_t)(x)) << ADC_CMDH_STS_SHIFT)) & ADC_CMDH_STS_MASK)

#define ADC_CMDH_AVGS_MASK                       (0xF000U)
#define ADC_CMDH_AVGS_SHIFT                      (12U)
/*! AVGS - Hardware Average Select
 *  0b0000..Single conversion.
 *  0b0001..2 conversions averaged.
 *  0b0010..4 conversions averaged.
 *  0b0011..8 conversions averaged.
 *  0b0100..16 conversions averaged.
 *  0b0101..32 conversions averaged.
 *  0b0110..64 conversions averaged.
 *  0b0111..128 conversions averaged.
 *  0b1000..256 conversions averaged.
 *  0b1001..512 conversions averaged.
 *  0b1010..1024 conversions averaged.
 */
#define ADC_CMDH_AVGS(x)                         (((uint32_t)(((uint32_t)(x)) << ADC_CMDH_AVGS_SHIFT)) & ADC_CMDH_AVGS_MASK)

#define ADC_CMDH_LOOP_MASK                       (0xF0000U)
#define ADC_CMDH_LOOP_SHIFT                      (16U)
/*! LOOP - Loop Count Select
 *  0b0000..Looping not enabled. Command executes 1 time.
 *  0b0001..Loop 1 time. Command executes 2 times.
 *  0b0010..Loop 2 times. Command executes 3 times.
 *  0b0011-0b1110..Loop corresponding number of times. Command executes LOOP+1 times.
 *  0b1111..Loop 15 times. Command executes 16 times.
 */
#define ADC_CMDH_LOOP(x)                         (((uint32_t)(((uint32_t)(x)) << ADC_CMDH_LOOP_SHIFT)) & ADC_CMDH_LOOP_MASK)

#define ADC_CMDH_NEXT_MASK                       (0x7000000U)
#define ADC_CMDH_NEXT_SHIFT                      (24U)
/*! NEXT - Next Command Select
 *  0b000..No next command defined. Terminate conversions at completion of current command. If lower priority
 *         trigger pending, begin command associated with lower priority trigger.
 *  0b001..Select CMD1 command buffer register as next command.
 *  0b010-0b110..Select corresponding CMD command buffer register as next command
 *  0b111..Select CMD7 command buffer register as next command.
 */
#define ADC_CMDH_NEXT(x)                         (((uint32_t)(((uint32_t)(x)) << ADC_CMDH_NEXT_SHIFT)) & ADC_CMDH_NEXT_MASK)
/*! @} */

/* The count of ADC_CMDH */
#define ADC_CMDH_COUNT                           (7U)

/*! @name CV - Compare Value Register */
/*! @{ */

#define ADC_CV_CVL_MASK                          (0xFFFFU)
#define ADC_CV_CVL_SHIFT                         (0U)
/*! CVL - Compare Value Low */
#define ADC_CV_CVL(x)                            (((uint32_t)(((uint32_t)(x)) << ADC_CV_CVL_SHIFT)) & ADC_CV_CVL_MASK)

#define ADC_CV_CVH_MASK                          (0xFFFF0000U)
#define ADC_CV_CVH_SHIFT                         (16U)
/*! CVH - Compare Value High */
#define ADC_CV_CVH(x)                            (((uint32_t)(((uint32_t)(x)) << ADC_CV_CVH_SHIFT)) & ADC_CV_CVH_MASK)
/*! @} */

/* The count of ADC_CV */
#define ADC_CV_COUNT                             (15U)

/*! @name RESFIFO - Data Result FIFO Register */
/*! @{ */

#define ADC_RESFIFO_D_MASK                       (0xFFFFU)
#define ADC_RESFIFO_D_SHIFT                      (0U)
/*! D - Data Result */
#define ADC_RESFIFO_D(x)                         (((uint32_t)(((uint32_t)(x)) << ADC_RESFIFO_D_SHIFT)) & ADC_RESFIFO_D_MASK)

#define ADC_RESFIFO_TSRC_MASK                    (0x30000U)
#define ADC_RESFIFO_TSRC_SHIFT                   (16U)
/*! TSRC - Trigger Source
 *  0b00..Trigger source 0 initiated this conversion.
 *  0b01..Trigger source 1 initiated this conversion.
 *  0b10..Trigger source 2 initiated this conversion.
 *  0b11..Trigger source 3 initiated this conversion.
 */
#define ADC_RESFIFO_TSRC(x)                      (((uint32_t)(((uint32_t)(x)) << ADC_RESFIFO_TSRC_SHIFT)) & ADC_RESFIFO_TSRC_MASK)

#define ADC_RESFIFO_LOOPCNT_MASK                 (0xF00000U)
#define ADC_RESFIFO_LOOPCNT_SHIFT                (20U)
/*! LOOPCNT - Loop Count Value
 *  0b0000..Result is from initial conversion in command.
 *  0b0001..Result is from second conversion in command.
 *  0b0010-0b1110..Result is from LOOPCNT+1 conversion in command.
 *  0b1111..Result is from 16th conversion in command.
 */
#define ADC_RESFIFO_LOOPCNT(x)                   (((uint32_t)(((uint32_t)(x)) << ADC_RESFIFO_LOOPCNT_SHIFT)) & ADC_RESFIFO_LOOPCNT_MASK)

#define ADC_RESFIFO_CMDSRC_MASK                  (0x7000000U)
#define ADC_RESFIFO_CMDSRC_SHIFT                 (24U)
/*! CMDSRC - Command Buffer Source
 *  0b000..Not a valid value CMDSRC value for a dataword in RESFIFO. 0x0 is only found in initial FIFO state prior
 *         to an ADC conversion result dataword being stored to a RESFIFO buffer.
 *  0b001..CMD1 buffer used as control settings for this conversion.
 *  0b010-0b110..Corresponding command buffer used as control settings for this conversion.
 *  0b111..CMD7 buffer used as control settings for this conversion.
 */
#define ADC_RESFIFO_CMDSRC(x)                    (((uint32_t)(((uint32_t)(x)) << ADC_RESFIFO_CMDSRC_SHIFT)) & ADC_RESFIFO_CMDSRC_MASK)

#define ADC_RESFIFO_VALID_MASK                   (0x80000000U)
#define ADC_RESFIFO_VALID_SHIFT                  (31U)
/*! VALID - FIFO Entry is Valid
 *  0b0..FIFO is empty. Discard any read from RESFIFO.
 *  0b1..FIFO record read from RESFIFO is valid.
 */
#define ADC_RESFIFO_VALID(x)                     (((uint32_t)(((uint32_t)(x)) << ADC_RESFIFO_VALID_SHIFT)) & ADC_RESFIFO_VALID_MASK)
/*! @} */

/*! @name CAL_GAR - Calibration General A-Side Registers */
/*! @{ */

#define ADC_CAL_GAR_CAL_GAR_VAL_MASK             (0xFFFFU)
#define ADC_CAL_GAR_CAL_GAR_VAL_SHIFT            (0U)
/*! CAL_GAR_VAL - Calibration General A Side Register Element */
#define ADC_CAL_GAR_CAL_GAR_VAL(x)               (((uint32_t)(((uint32_t)(x)) << ADC_CAL_GAR_CAL_GAR_VAL_SHIFT)) & ADC_CAL_GAR_CAL_GAR_VAL_MASK)
/*! @} */

/* The count of ADC_CAL_GAR */
#define ADC_CAL_GAR_COUNT                        (33U)

/*! @name CFG2 - Configuration 2 Register */
/*! @{ */

#define ADC_CFG2_AS_SETTLE_MASK                  (0x3U)
#define ADC_CFG2_AS_SETTLE_SHIFT                 (0U)
/*! AS_SETTLE - Async SAR settling delay
 *  0b00..Shortest delay
 *  0b01..Mid 1 delay
 *  0b10..Mid 2 delay
 *  0b11..Longest delay
 */
#define ADC_CFG2_AS_SETTLE(x)                    (((uint32_t)(((uint32_t)(x)) << ADC_CFG2_AS_SETTLE_SHIFT)) & ADC_CFG2_AS_SETTLE_MASK)

#define ADC_CFG2_AS_LTO_MASK                     (0xCU)
#define ADC_CFG2_AS_LTO_SHIFT                    (2U)
/*! AS_LTO - Async SAR latch time out delay
 *  0b00..Shortest delay
 *  0b01..Mid 1 delay
 *  0b10..Mid 2 delay
 *  0b11..Longest delay
 */
#define ADC_CFG2_AS_LTO(x)                       (((uint32_t)(((uint32_t)(x)) << ADC_CFG2_AS_LTO_SHIFT)) & ADC_CFG2_AS_LTO_MASK)

#define ADC_CFG2_NOISE_CANCEL_MASK               (0x30U)
#define ADC_CFG2_NOISE_CANCEL_SHIFT              (4U)
/*! NOISE_CANCEL - Noise cancellation delay selection
 *  0b00..Noise cancelling disabled
 *  0b01..Shortest delay
 *  0b10..Mid delay
 *  0b11..Longest delay
 */
#define ADC_CFG2_NOISE_CANCEL(x)                 (((uint32_t)(((uint32_t)(x)) << ADC_CFG2_NOISE_CANCEL_SHIFT)) & ADC_CFG2_NOISE_CANCEL_MASK)

#define ADC_CFG2_JLEFT_MASK                      (0x100U)
#define ADC_CFG2_JLEFT_SHIFT                     (8U)
/*! JLEFT - Justified Left Enable register */
#define ADC_CFG2_JLEFT(x)                        (((uint32_t)(((uint32_t)(x)) << ADC_CFG2_JLEFT_SHIFT)) & ADC_CFG2_JLEFT_MASK)

#define ADC_CFG2_HS_MASK                         (0x200U)
#define ADC_CFG2_HS_SHIFT                        (9U)
/*! HS - High Speed Enable register
 *  0b0..High speed conversion mode disabled
 *  0b1..High speed conversion mode enabled
 */
#define ADC_CFG2_HS(x)                           (((uint32_t)(((uint32_t)(x)) << ADC_CFG2_HS_SHIFT)) & ADC_CFG2_HS_MASK)

#define ADC_CFG2_HSEXTRA_MASK                    (0x400U)
#define ADC_CFG2_HSEXTRA_SHIFT                   (10U)
/*! HSEXTRA - High Speed Extra register
 *  0b0..No extra cycle added. Allow 2 ADCK cycles for async SAR operation.
 *  0b1..Extra cycle added. Allow 3 ADCK cycles for async SAR operation.
 */
#define ADC_CFG2_HSEXTRA(x)                      (((uint32_t)(((uint32_t)(x)) << ADC_CFG2_HSEXTRA_SHIFT)) & ADC_CFG2_HSEXTRA_MASK)

#define ADC_CFG2_TUNE_MASK                       (0x3000U)
#define ADC_CFG2_TUNE_SHIFT                      (12U)
/*! TUNE - Tune Mode register */
#define ADC_CFG2_TUNE(x)                         (((uint32_t)(((uint32_t)(x)) << ADC_CFG2_TUNE_SHIFT)) & ADC_CFG2_TUNE_MASK)
/*! @} */

/*! @name TST - ADC Test Register */
/*! @{ */

#define ADC_TST_CST_LONG_MASK                    (0x1U)
#define ADC_TST_CST_LONG_SHIFT                   (0U)
/*! CST_LONG - Calibration Sample Time Long
 *  0b0..Normal sample time. Minimum sample time of 3.5 ADCK cycles.
 *  0b1..Increased sample time. 67.5 ADCK cycles total sample time.
 */
#define ADC_TST_CST_LONG(x)                      (((uint32_t)(((uint32_t)(x)) << ADC_TST_CST_LONG_SHIFT)) & ADC_TST_CST_LONG_MASK)

#define ADC_TST_FOFFP_MASK                       (0x200U)
#define ADC_TST_FOFFP_SHIFT                      (9U)
/*! FOFFP - Force P-side positive offset
 *  0b0..Normal operation. No forced offset.
 *  0b1..Test configuration. Forced positive offset on PDAC.
 */
#define ADC_TST_FOFFP(x)                         (((uint32_t)(((uint32_t)(x)) << ADC_TST_FOFFP_SHIFT)) & ADC_TST_FOFFP_MASK)

#define ADC_TST_FOFFP2_MASK                      (0x800U)
#define ADC_TST_FOFFP2_SHIFT                     (11U)
/*! FOFFP2 - Force P-side negative offset
 *  0b0..Normal operation. No forced offset.
 *  0b1..Test configuration. Forced negative offset on PDAC.
 */
#define ADC_TST_FOFFP2(x)                        (((uint32_t)(((uint32_t)(x)) << ADC_TST_FOFFP2_SHIFT)) & ADC_TST_FOFFP2_MASK)

#define ADC_TST_IPP_DO_EN_MASK                   (0x400000U)
#define ADC_TST_IPP_DO_EN_SHIFT                  (22U)
/*! IPP_DO_EN - Enable FIFO Data out to Pin
 *  0b0..Fifo data not driven out to port.
 *  0b1..Fifo data output to pin - 2 strobes/conversion (Bit 7:0, bit 15:8).
 */
#define ADC_TST_IPP_DO_EN(x)                     (((uint32_t)(((uint32_t)(x)) << ADC_TST_IPP_DO_EN_SHIFT)) & ADC_TST_IPP_DO_EN_MASK)

#define ADC_TST_TESTEN_MASK                      (0x800000U)
#define ADC_TST_TESTEN_SHIFT                     (23U)
/*! TESTEN - Enable test configuration
 *  0b0..Normal operation. Test configuration not enabled.
 *  0b1..Hardware BIST Test in progress.
 */
#define ADC_TST_TESTEN(x)                        (((uint32_t)(((uint32_t)(x)) << ADC_TST_TESTEN_SHIFT)) & ADC_TST_TESTEN_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group ADC_Register_Masks */


/* ADC - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral ADC0 base address */
  #define ADC0_BASE                                (0x500AF000u)
  /** Peripheral ADC0 base address */
  #define ADC0_BASE_NS                             (0x400AF000u)
  /** Peripheral ADC0 base pointer */
  #define ADC0                                     ((ADC_Type *)ADC0_BASE)
  /** Peripheral ADC0 base pointer */
  #define ADC0_NS                                  ((ADC_Type *)ADC0_BASE_NS)
  /** Array initializer of ADC peripheral base addresses */
  #define ADC_BASE_ADDRS                           { ADC0_BASE }
  /** Array initializer of ADC peripheral base pointers */
  #define ADC_BASE_PTRS                            { ADC0 }
  /** Array initializer of ADC peripheral base addresses */
  #define ADC_BASE_ADDRS_NS                        { ADC0_BASE_NS }
  /** Array initializer of ADC peripheral base pointers */
  #define ADC_BASE_PTRS_NS                         { ADC0_NS }
#else
  /** Peripheral ADC0 base address */
  #define ADC0_BASE                                (0x400AF000u)
  /** Peripheral ADC0 base pointer */
  #define ADC0                                     ((ADC_Type *)ADC0_BASE)
  /** Array initializer of ADC peripheral base addresses */
  #define ADC_BASE_ADDRS                           { ADC0_BASE }
  /** Array initializer of ADC peripheral base pointers */
  #define ADC_BASE_PTRS                            { ADC0 }
#endif
/** Interrupt vectors for the ADC peripheral type */
#define ADC_IRQS                                 { ADC0_IRQn }
/* Backward compatibility */
#define ADC_CTRL_RSTFIFO_MASK                     ADC_CTRL_RSTFIFO0_MASK
#define ADC_CTRL_RSTFIFO_SHIFT                    ADC_CTRL_RSTFIFO0_SHIFT
#define ADC_CTRL_RSTFIFO(x)                       ADC_CTRL_RSTFIFO0(x)
#define ADC_STAT_RDY_MASK                         ADC_STAT_RDY0_MASK
#define ADC_STAT_RDY_SHIFT                        ADC_STAT_RDY0_SHIFT
#define ADC_STAT_RDY(x)                           ADC_STAT_RDY0(x)
#define ADC_STAT_FOF_MASK                         ADC_STAT_FOF0_MASK
#define ADC_STAT_FOF_SHIFT                        ADC_STAT_FOF0_SHIFT
#define ADC_STAT_FOF(x)                           ADC_STAT_FOF0(x)
#define ADC_IE_FWMIE_MASK                         ADC_IE_FWMIE0_MASK
#define ADC_IE_FWMIE_SHIFT                        ADC_IE_FWMIE0_SHIFT
#define ADC_IE_FWMIE(x)                           ADC_IE_FWMIE0(x)
#define ADC_IE_FOFIE_MASK                         ADC_IE_FOFIE0_MASK
#define ADC_IE_FOFIE_SHIFT                        ADC_IE_FOFIE0_SHIFT
#define ADC_IE_FOFIE(x)                           ADC_IE_FOFIE0(x)
#define ADC_DE_FWMDE_MASK                         ADC_DE_FWMDE0_MASK
#define ADC_DE_FWMDE_SHIFT                        ADC_DE_FWMDE0_SHIFT
#define ADC_DE_FWMDE(x)                           ADC_DE_FWMDE0(x)
/* ADC temperature sensor related parameters */
/* @brief Temperature sensor parameter A (slope). */
#define TEMP_PARAMETER_A (783.0f)
/* @brief Temperature sensor parameter B (offset). */
#define TEMP_PARAMETER_B (297.0f)
/* @brief Temperature sensor parameter Alpha. */
#define TEMP_PARAMETER_ALPHA (9.63f)


/*!
 * @}
 */ /* end of group ADC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- AHBSC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup AHBSC_Peripheral_Access_Layer AHBSC Peripheral Access Layer
 * @{
 */

/** AHBSC - Register Layout Typedef */
typedef struct {
  __IO uint32_t AHB_SLAVE_PORT_P0_SLAVE_RULE[4];   /**< AHB Slave Port 0 Rule, array offset: 0x0, array step: 0x4 */
  __IO uint32_t FLASH00_MEM_RULE[4];               /**< Flash Memory Rule, array offset: 0x10, array step: 0x4 */
  __IO uint32_t FLASH01_MEM_RULE[1];               /**< Flash Memory Rule, array offset: 0x20, array step: 0x4 */
       uint8_t RESERVED_0[12];
  __IO uint32_t FLASH02_MEM_RULE[1];               /**< Flash Memory Rule, array offset: 0x30, array step: 0x4 */
       uint8_t RESERVED_1[12];
  __IO uint32_t AHB_SLAVE_PORT_P1_SLAVE_RULE[4];   /**< AHB Slave Port 1 Rule, array offset: 0x40, array step: 0x4 */
  __IO uint32_t ROM_MEM_RULE[4];                   /**< ROM Memory Rule, array offset: 0x50, array step: 0x4 */
  __IO uint32_t AHB_SLAVE_PORT_P2_SLAVE_RULE[4];   /**< AHB Slave Port 2 Rule, array offset: 0x60, array step: 0x4 */
  __IO uint32_t RAMX_MEM_RULE[1];                  /**< RAMX Memory Rule, array offset: 0x70, array step: 0x4 */
       uint8_t RESERVED_2[12];
  __IO uint32_t AHB_SLAVE_PORT_P3_SLAVE_RULE[4];   /**< AHB Slave Port 3 Rule, array offset: 0x80, array step: 0x4 */
  __IO uint32_t RAMA_MEM_RULE[4];                  /**< RAMA Memory Rule, array offset: 0x90, array step: 0x4 */
  __IO uint32_t AHB_SLAVE_PORT_P4_SLAVE_RULE[4];   /**< AHB Slave Port 4 Rule, array offset: 0xA0, array step: 0x4 */
  __IO uint32_t RAMB_MEM_RULE[4];                  /**< RAMB Memory Rule, array offset: 0xB0, array step: 0x4 */
  __IO uint32_t AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0; /**< AHB Peripheral Slave Port 5 Slave Rule 0, offset: 0xC0 */
  __IO uint32_t AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE1; /**< AHB Peripheral Slave Port 5 Slave Rule 1, offset: 0xC4 */
       uint8_t RESERVED_3[8];
  __IO uint32_t APB_PERIPHERAL_GROUP0_MEM_RULE0;   /**< APB Bridge Group 0 Memory Rule 0, offset: 0xD0 */
  __IO uint32_t APB_PERIPHERAL_GROUP0_MEM_RULE1;   /**< APB Bridge Group 0 Memory Rule 1, offset: 0xD4 */
       uint32_t APB_PERIPHERAL_GROUP0_MEM_RULE2;   /**< APB Bridge Group 0 Rule 2, offset: 0xD8 */
       uint32_t APB_PERIPHERAL_GROUP0_MEM_RULE3;   /**< APB Bridge Group 0 Memory Rule 3, offset: 0xDC */
  __IO uint32_t AIPS_BRIDGE_GROUP0_MEM_RULE0;      /**< AIPS Bridge Group 0 Memory Rule 0, offset: 0xE0 */
  __IO uint32_t AIPS_BRIDGE_GROUP0_MEM_RULE1;      /**< AIPS Bridge Group 0 Memory Rule 1, offset: 0xE4 */
  __IO uint32_t AIPS_BRIDGE_GROUP0_MEM_RULE2;      /**< AIPS Bridge Group 0 Memory Rule 2, offset: 0xE8 */
  __IO uint32_t AIPS_BRIDGE_GROUP0_MEM_RULE3;      /**< AIPS Bridge Group 0 Memory Rule 3, offset: 0xEC */
  __IO uint32_t AIPS_BRIDGE_GROUP2_MEM_RULE0;      /**< AIPS Bridge Group 2 Memory Rule 0, offset: 0xF0 */
  __IO uint32_t AIPS_BRIDGE_GROUP2_MEM_RULE1;      /**< AIPS Bridge Group 2 Memory Rule 1, offset: 0xF4 */
  __IO uint32_t AIPS_BRIDGE_GROUP2_MEM_RULE2;      /**< AIPS Bridge Group 2 Memory Rule 2, offset: 0xF8 */
  __IO uint32_t AIPS_BRIDGE_GROUP2_MEM_RULE3;      /**< AIPS Bridge Group 2 Memory Rule 3, offset: 0xFC */
  __IO uint32_t AIPS_BRIDGE_GROUP3_MEM_RULE0;      /**< AIPS Bridge Group 3 Rule 0, offset: 0x100 */
       uint32_t AIPS_BRIDGE_GROUP3_MEM_RULE1;      /**< AIPS Bridge Group 3 Memory Rule 1, offset: 0x104 */
  __IO uint32_t AIPS_BRIDGE_GROUP3_MEM_RULE2;      /**< AIPS Bridge Group 3 Rule 2, offset: 0x108 */
  __IO uint32_t AIPS_BRIDGE_GROUP3_MEM_RULE3;      /**< AIPS Bridge Group 3 Rule 3, offset: 0x10C */
  __IO uint32_t AHB_SECURE_CTRL_PERIPHERAL_RULE0;  /**< AHB Secure Control Peripheral Rule 0, offset: 0x110 */
       uint8_t RESERVED_4[12];
  __IO uint32_t AHB_SLAVE_PORT_P6_SLAVE_RULE[4];   /**< AHB Slave Port 6 Rule, array offset: 0x120, array step: 0x4 */
  __IO uint32_t AON_DOMAIN_PERIPHERAL_MEM_RULE0;   /**< AON Domain Peripheral Rule 0, offset: 0x130 */
  __IO uint32_t AON_DOMAIN_PERIPHERAL_MEM_RULE1;   /**< AON Domain Peripheral Rule 1, offset: 0x134 */
  __IO uint32_t AON_DOMAIN_PERIPHERAL_MEM_RULE2;   /**< AON Domain Peripheral Rule 2, offset: 0x138 */
  __IO uint32_t AON_DOMAIN_PERIPHERAL_MEM_RULE3;   /**< AON Domain Peripheral Rule 3, offset: 0x13C */
  __IO uint32_t AHB_SLAVE_PORT_P7_SLAVE_RULE[4];   /**< AHB Slave Port 6 Rule, array offset: 0x140, array step: 0x4 */
  __IO uint32_t AON_DOMAIN_SRAM_MEM_RULE[1];       /**< AON Domain SRAM Memory Rule, array offset: 0x150, array step: 0x4 */
       uint8_t RESERVED_5[3244];
  __I  uint32_t SEC_VIO_ADDR[8];                   /**< Security Violation Address, array offset: 0xE00, array step: 0x4 */
       uint8_t RESERVED_6[96];
  __I  uint32_t SEC_VIO_MISC_INFO[8];              /**< Security Violation Miscellaneous Information at Address, array offset: 0xE80, array step: 0x4 */
       uint8_t RESERVED_7[96];
  __IO uint32_t SEC_VIO_INFO_VALID;                /**< Security Violation Info Validity for Address, offset: 0xF00 */
       uint8_t RESERVED_8[124];
  __IO uint32_t SEC_GP_REG[9];                     /**< Secure general purpose registers, array offset: 0xF80, array step: 0x4 */
       uint8_t RESERVED_9[44];
  __IO uint32_t MASTER_SEC_LEVEL;                  /**< Master Secure Level, offset: 0xFD0 */
  __IO uint32_t MASTER_SEC_ANTI_POL_REG;           /**< Master Secure Level, offset: 0xFD4 */
       uint8_t RESERVED_10[20];
  __IO uint32_t CPU0_LOCK_REG;                     /**< Miscellaneous CPU0 Control Signals, offset: 0xFEC */
       uint8_t RESERVED_11[8];
  __IO uint32_t MISC_CTRL_DP_REG;                  /**< Secure Control Duplicate, offset: 0xFF8 */
  __IO uint32_t MISC_CTRL_REG;                     /**< Secure Control, offset: 0xFFC */
} AHBSC_Type;

/* ----------------------------------------------------------------------------
   -- AHBSC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup AHBSC_Register_Masks AHBSC Register Masks
 * @{
 */

/*! @name AHB_SLAVE_PORT_P0_SLAVE_RULE - AHB Slave Port 0 Rule */
/*! @{ */

#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE0_MASK (0x3U)
#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE0_SHIFT (0U)
/*! RULE0 - Rule 0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE0_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE0_MASK)

#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE1_MASK (0x30U)
#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE1_SHIFT (4U)
/*! RULE1 - Rule 1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE1_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE1_MASK)

#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE2_MASK (0x300U)
#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE2_SHIFT (8U)
/*! RULE2 - Rule 2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE2_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE2_MASK)

#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE3_MASK (0x3000U)
#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE3_SHIFT (12U)
/*! RULE3 - Rule 3
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE3(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE3_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE3_MASK)

#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE4_MASK (0x30000U)
#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE4_SHIFT (16U)
/*! RULE4 - Rule 4
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE4(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE4_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE4_MASK)

#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE5_MASK (0x300000U)
#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE5_SHIFT (20U)
/*! RULE5 - Rule 5
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE5(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE5_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE5_MASK)

#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE6_MASK (0x3000000U)
#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE6_SHIFT (24U)
/*! RULE6 - Rule 6
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE6(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE6_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE6_MASK)

#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE7_MASK (0x30000000U)
#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE7_SHIFT (28U)
/*! RULE7 - Rule 7
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE7(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE7_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_RULE7_MASK)
/*! @} */

/* The count of AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE */
#define AHBSC_AHB_SLAVE_PORT_P0_SLAVE_RULE_COUNT (4U)

/*! @name FLASH00_MEM_RULE - Flash Memory Rule */
/*! @{ */

#define AHBSC_FLASH00_MEM_RULE_RULE0_MASK        (0x3U)
#define AHBSC_FLASH00_MEM_RULE_RULE0_SHIFT       (0U)
/*! RULE0 - Rule 0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_FLASH00_MEM_RULE_RULE0(x)          (((uint32_t)(((uint32_t)(x)) << AHBSC_FLASH00_MEM_RULE_RULE0_SHIFT)) & AHBSC_FLASH00_MEM_RULE_RULE0_MASK)

#define AHBSC_FLASH00_MEM_RULE_RULE1_MASK        (0x30U)
#define AHBSC_FLASH00_MEM_RULE_RULE1_SHIFT       (4U)
/*! RULE1 - Rule 1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_FLASH00_MEM_RULE_RULE1(x)          (((uint32_t)(((uint32_t)(x)) << AHBSC_FLASH00_MEM_RULE_RULE1_SHIFT)) & AHBSC_FLASH00_MEM_RULE_RULE1_MASK)

#define AHBSC_FLASH00_MEM_RULE_RULE2_MASK        (0x300U)
#define AHBSC_FLASH00_MEM_RULE_RULE2_SHIFT       (8U)
/*! RULE2 - Rule 2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_FLASH00_MEM_RULE_RULE2(x)          (((uint32_t)(((uint32_t)(x)) << AHBSC_FLASH00_MEM_RULE_RULE2_SHIFT)) & AHBSC_FLASH00_MEM_RULE_RULE2_MASK)

#define AHBSC_FLASH00_MEM_RULE_RULE3_MASK        (0x3000U)
#define AHBSC_FLASH00_MEM_RULE_RULE3_SHIFT       (12U)
/*! RULE3 - Rule 3
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_FLASH00_MEM_RULE_RULE3(x)          (((uint32_t)(((uint32_t)(x)) << AHBSC_FLASH00_MEM_RULE_RULE3_SHIFT)) & AHBSC_FLASH00_MEM_RULE_RULE3_MASK)

#define AHBSC_FLASH00_MEM_RULE_RULE4_MASK        (0x30000U)
#define AHBSC_FLASH00_MEM_RULE_RULE4_SHIFT       (16U)
/*! RULE4 - Rule 4
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_FLASH00_MEM_RULE_RULE4(x)          (((uint32_t)(((uint32_t)(x)) << AHBSC_FLASH00_MEM_RULE_RULE4_SHIFT)) & AHBSC_FLASH00_MEM_RULE_RULE4_MASK)

#define AHBSC_FLASH00_MEM_RULE_RULE5_MASK        (0x300000U)
#define AHBSC_FLASH00_MEM_RULE_RULE5_SHIFT       (20U)
/*! RULE5 - Rule 5
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_FLASH00_MEM_RULE_RULE5(x)          (((uint32_t)(((uint32_t)(x)) << AHBSC_FLASH00_MEM_RULE_RULE5_SHIFT)) & AHBSC_FLASH00_MEM_RULE_RULE5_MASK)

#define AHBSC_FLASH00_MEM_RULE_RULE6_MASK        (0x3000000U)
#define AHBSC_FLASH00_MEM_RULE_RULE6_SHIFT       (24U)
/*! RULE6 - Rule 6
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_FLASH00_MEM_RULE_RULE6(x)          (((uint32_t)(((uint32_t)(x)) << AHBSC_FLASH00_MEM_RULE_RULE6_SHIFT)) & AHBSC_FLASH00_MEM_RULE_RULE6_MASK)

#define AHBSC_FLASH00_MEM_RULE_RULE7_MASK        (0x30000000U)
#define AHBSC_FLASH00_MEM_RULE_RULE7_SHIFT       (28U)
/*! RULE7 - Rule 7
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_FLASH00_MEM_RULE_RULE7(x)          (((uint32_t)(((uint32_t)(x)) << AHBSC_FLASH00_MEM_RULE_RULE7_SHIFT)) & AHBSC_FLASH00_MEM_RULE_RULE7_MASK)
/*! @} */

/* The count of AHBSC_FLASH00_MEM_RULE */
#define AHBSC_FLASH00_MEM_RULE_COUNT             (4U)

/*! @name FLASH01_MEM_RULE - Flash Memory Rule */
/*! @{ */

#define AHBSC_FLASH01_MEM_RULE_RULE0_MASK        (0x3U)
#define AHBSC_FLASH01_MEM_RULE_RULE0_SHIFT       (0U)
/*! RULE0 - Rule 0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_FLASH01_MEM_RULE_RULE0(x)          (((uint32_t)(((uint32_t)(x)) << AHBSC_FLASH01_MEM_RULE_RULE0_SHIFT)) & AHBSC_FLASH01_MEM_RULE_RULE0_MASK)

#define AHBSC_FLASH01_MEM_RULE_RULE1_MASK        (0x30U)
#define AHBSC_FLASH01_MEM_RULE_RULE1_SHIFT       (4U)
/*! RULE1 - Rule 1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_FLASH01_MEM_RULE_RULE1(x)          (((uint32_t)(((uint32_t)(x)) << AHBSC_FLASH01_MEM_RULE_RULE1_SHIFT)) & AHBSC_FLASH01_MEM_RULE_RULE1_MASK)

#define AHBSC_FLASH01_MEM_RULE_RULE2_MASK        (0x300U)
#define AHBSC_FLASH01_MEM_RULE_RULE2_SHIFT       (8U)
/*! RULE2 - Rule 2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_FLASH01_MEM_RULE_RULE2(x)          (((uint32_t)(((uint32_t)(x)) << AHBSC_FLASH01_MEM_RULE_RULE2_SHIFT)) & AHBSC_FLASH01_MEM_RULE_RULE2_MASK)

#define AHBSC_FLASH01_MEM_RULE_RULE3_MASK        (0x3000U)
#define AHBSC_FLASH01_MEM_RULE_RULE3_SHIFT       (12U)
/*! RULE3 - Rule 3
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_FLASH01_MEM_RULE_RULE3(x)          (((uint32_t)(((uint32_t)(x)) << AHBSC_FLASH01_MEM_RULE_RULE3_SHIFT)) & AHBSC_FLASH01_MEM_RULE_RULE3_MASK)
/*! @} */

/* The count of AHBSC_FLASH01_MEM_RULE */
#define AHBSC_FLASH01_MEM_RULE_COUNT             (1U)

/*! @name FLASH02_MEM_RULE - Flash Memory Rule */
/*! @{ */

#define AHBSC_FLASH02_MEM_RULE_RULE0_MASK        (0x3U)
#define AHBSC_FLASH02_MEM_RULE_RULE0_SHIFT       (0U)
/*! RULE0 - Rule 0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_FLASH02_MEM_RULE_RULE0(x)          (((uint32_t)(((uint32_t)(x)) << AHBSC_FLASH02_MEM_RULE_RULE0_SHIFT)) & AHBSC_FLASH02_MEM_RULE_RULE0_MASK)

#define AHBSC_FLASH02_MEM_RULE_RULE1_MASK        (0x30U)
#define AHBSC_FLASH02_MEM_RULE_RULE1_SHIFT       (4U)
/*! RULE1 - Rule 1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_FLASH02_MEM_RULE_RULE1(x)          (((uint32_t)(((uint32_t)(x)) << AHBSC_FLASH02_MEM_RULE_RULE1_SHIFT)) & AHBSC_FLASH02_MEM_RULE_RULE1_MASK)

#define AHBSC_FLASH02_MEM_RULE_RULE2_MASK        (0x300U)
#define AHBSC_FLASH02_MEM_RULE_RULE2_SHIFT       (8U)
/*! RULE2 - Rule 2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_FLASH02_MEM_RULE_RULE2(x)          (((uint32_t)(((uint32_t)(x)) << AHBSC_FLASH02_MEM_RULE_RULE2_SHIFT)) & AHBSC_FLASH02_MEM_RULE_RULE2_MASK)

#define AHBSC_FLASH02_MEM_RULE_RULE3_MASK        (0x3000U)
#define AHBSC_FLASH02_MEM_RULE_RULE3_SHIFT       (12U)
/*! RULE3 - Rule 3
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_FLASH02_MEM_RULE_RULE3(x)          (((uint32_t)(((uint32_t)(x)) << AHBSC_FLASH02_MEM_RULE_RULE3_SHIFT)) & AHBSC_FLASH02_MEM_RULE_RULE3_MASK)
/*! @} */

/* The count of AHBSC_FLASH02_MEM_RULE */
#define AHBSC_FLASH02_MEM_RULE_COUNT             (1U)

/*! @name AHB_SLAVE_PORT_P1_SLAVE_RULE - AHB Slave Port 1 Rule */
/*! @{ */

#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE0_MASK (0x3U)
#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE0_SHIFT (0U)
/*! RULE0 - Rule 0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE0_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE0_MASK)

#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE1_MASK (0x30U)
#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE1_SHIFT (4U)
/*! RULE1 - Rule 1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE1_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE1_MASK)

#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE2_MASK (0x300U)
#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE2_SHIFT (8U)
/*! RULE2 - Rule 2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE2_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE2_MASK)

#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE3_MASK (0x3000U)
#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE3_SHIFT (12U)
/*! RULE3 - Rule 3
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE3(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE3_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE3_MASK)

#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE4_MASK (0x30000U)
#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE4_SHIFT (16U)
/*! RULE4 - Rule 4
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE4(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE4_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE4_MASK)

#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE5_MASK (0x300000U)
#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE5_SHIFT (20U)
/*! RULE5 - Rule 5
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE5(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE5_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE5_MASK)

#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE6_MASK (0x3000000U)
#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE6_SHIFT (24U)
/*! RULE6 - Rule 6
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE6(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE6_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE6_MASK)

#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE7_MASK (0x30000000U)
#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE7_SHIFT (28U)
/*! RULE7 - Rule 7
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE7(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE7_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_RULE7_MASK)
/*! @} */

/* The count of AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE */
#define AHBSC_AHB_SLAVE_PORT_P1_SLAVE_RULE_COUNT (4U)

/*! @name ROM_MEM_RULE - ROM Memory Rule */
/*! @{ */

#define AHBSC_ROM_MEM_RULE_RULE0_MASK            (0x3U)
#define AHBSC_ROM_MEM_RULE_RULE0_SHIFT           (0U)
/*! RULE0 - Rule 0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_ROM_MEM_RULE_RULE0(x)              (((uint32_t)(((uint32_t)(x)) << AHBSC_ROM_MEM_RULE_RULE0_SHIFT)) & AHBSC_ROM_MEM_RULE_RULE0_MASK)

#define AHBSC_ROM_MEM_RULE_RULE1_MASK            (0x30U)
#define AHBSC_ROM_MEM_RULE_RULE1_SHIFT           (4U)
/*! RULE1 - Rule 1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_ROM_MEM_RULE_RULE1(x)              (((uint32_t)(((uint32_t)(x)) << AHBSC_ROM_MEM_RULE_RULE1_SHIFT)) & AHBSC_ROM_MEM_RULE_RULE1_MASK)

#define AHBSC_ROM_MEM_RULE_RULE2_MASK            (0x300U)
#define AHBSC_ROM_MEM_RULE_RULE2_SHIFT           (8U)
/*! RULE2 - Rule 2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_ROM_MEM_RULE_RULE2(x)              (((uint32_t)(((uint32_t)(x)) << AHBSC_ROM_MEM_RULE_RULE2_SHIFT)) & AHBSC_ROM_MEM_RULE_RULE2_MASK)

#define AHBSC_ROM_MEM_RULE_RULE3_MASK            (0x3000U)
#define AHBSC_ROM_MEM_RULE_RULE3_SHIFT           (12U)
/*! RULE3 - Rule 3
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_ROM_MEM_RULE_RULE3(x)              (((uint32_t)(((uint32_t)(x)) << AHBSC_ROM_MEM_RULE_RULE3_SHIFT)) & AHBSC_ROM_MEM_RULE_RULE3_MASK)

#define AHBSC_ROM_MEM_RULE_RULE4_MASK            (0x30000U)
#define AHBSC_ROM_MEM_RULE_RULE4_SHIFT           (16U)
/*! RULE4 - Rule 4
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_ROM_MEM_RULE_RULE4(x)              (((uint32_t)(((uint32_t)(x)) << AHBSC_ROM_MEM_RULE_RULE4_SHIFT)) & AHBSC_ROM_MEM_RULE_RULE4_MASK)

#define AHBSC_ROM_MEM_RULE_RULE5_MASK            (0x300000U)
#define AHBSC_ROM_MEM_RULE_RULE5_SHIFT           (20U)
/*! RULE5 - Rule 5
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_ROM_MEM_RULE_RULE5(x)              (((uint32_t)(((uint32_t)(x)) << AHBSC_ROM_MEM_RULE_RULE5_SHIFT)) & AHBSC_ROM_MEM_RULE_RULE5_MASK)

#define AHBSC_ROM_MEM_RULE_RULE6_MASK            (0x3000000U)
#define AHBSC_ROM_MEM_RULE_RULE6_SHIFT           (24U)
/*! RULE6 - Rule 6
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_ROM_MEM_RULE_RULE6(x)              (((uint32_t)(((uint32_t)(x)) << AHBSC_ROM_MEM_RULE_RULE6_SHIFT)) & AHBSC_ROM_MEM_RULE_RULE6_MASK)

#define AHBSC_ROM_MEM_RULE_RULE7_MASK            (0x30000000U)
#define AHBSC_ROM_MEM_RULE_RULE7_SHIFT           (28U)
/*! RULE7 - Rule 7
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_ROM_MEM_RULE_RULE7(x)              (((uint32_t)(((uint32_t)(x)) << AHBSC_ROM_MEM_RULE_RULE7_SHIFT)) & AHBSC_ROM_MEM_RULE_RULE7_MASK)
/*! @} */

/* The count of AHBSC_ROM_MEM_RULE */
#define AHBSC_ROM_MEM_RULE_COUNT                 (4U)

/*! @name AHB_SLAVE_PORT_P2_SLAVE_RULE - AHB Slave Port 2 Rule */
/*! @{ */

#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE0_MASK (0x3U)
#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE0_SHIFT (0U)
/*! RULE0 - Rule 0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE0_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE0_MASK)

#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE1_MASK (0x30U)
#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE1_SHIFT (4U)
/*! RULE1 - Rule 1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE1_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE1_MASK)

#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE2_MASK (0x300U)
#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE2_SHIFT (8U)
/*! RULE2 - Rule 2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE2_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE2_MASK)

#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE3_MASK (0x3000U)
#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE3_SHIFT (12U)
/*! RULE3 - Rule 3
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE3(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE3_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE3_MASK)

#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE4_MASK (0x30000U)
#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE4_SHIFT (16U)
/*! RULE4 - Rule 4
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE4(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE4_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE4_MASK)

#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE5_MASK (0x300000U)
#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE5_SHIFT (20U)
/*! RULE5 - Rule 5
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE5(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE5_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE5_MASK)

#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE6_MASK (0x3000000U)
#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE6_SHIFT (24U)
/*! RULE6 - Rule 6
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE6(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE6_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE6_MASK)

#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE7_MASK (0x30000000U)
#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE7_SHIFT (28U)
/*! RULE7 - Rule 7
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE7(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE7_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_RULE7_MASK)
/*! @} */

/* The count of AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE */
#define AHBSC_AHB_SLAVE_PORT_P2_SLAVE_RULE_COUNT (4U)

/*! @name RAMX_MEM_RULE0_RAMX_MEM_RULE - RAMX Memory Rule */
/*! @{ */

#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE0_MASK (0x3U)
#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE0_SHIFT (0U)
/*! RULE0 - Rule 0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE0_SHIFT)) & AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE0_MASK)

#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE1_MASK (0x30U)
#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE1_SHIFT (4U)
/*! RULE1 - Rule 1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE1_MASK)

#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE2_MASK (0x300U)
#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE2_SHIFT (8U)
/*! RULE2 - Rule 2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE2_SHIFT)) & AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE2_MASK)

#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE3_MASK (0x3000U)
#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE3_SHIFT (12U)
/*! RULE3 - Rule 3
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE3(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE3_SHIFT)) & AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE3_MASK)

#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE4_MASK (0x30000U)
#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE4_SHIFT (16U)
/*! RULE4 - Rule 4
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE4(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE4_SHIFT)) & AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE4_MASK)

#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE5_MASK (0x300000U)
#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE5_SHIFT (20U)
/*! RULE5 - Rule 5
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE5(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE5_SHIFT)) & AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE5_MASK)

#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE6_MASK (0x3000000U)
#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE6_SHIFT (24U)
/*! RULE6 - Rule 6
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE6(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE6_SHIFT)) & AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE6_MASK)

#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE7_MASK (0x30000000U)
#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE7_SHIFT (28U)
/*! RULE7 - Rule 7
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE7(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE7_SHIFT)) & AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_RULE7_MASK)
/*! @} */

/* The count of AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE */
#define AHBSC_RAMX_MEM_RULE0_RAMX_MEM_RULE_COUNT (1U)

/*! @name AHB_SLAVE_PORT_P3_SLAVE_RULE - AHB Slave Port 3 Rule */
/*! @{ */

#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE0_MASK (0x3U)
#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE0_SHIFT (0U)
/*! RULE0 - Rule 0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE0_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE0_MASK)

#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE1_MASK (0x30U)
#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE1_SHIFT (4U)
/*! RULE1 - Rule 1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE1_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE1_MASK)

#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE2_MASK (0x300U)
#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE2_SHIFT (8U)
/*! RULE2 - Rule 2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE2_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE2_MASK)

#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE3_MASK (0x3000U)
#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE3_SHIFT (12U)
/*! RULE3 - Rule 3
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE3(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE3_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE3_MASK)

#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE4_MASK (0x30000U)
#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE4_SHIFT (16U)
/*! RULE4 - Rule 4
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE4(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE4_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE4_MASK)

#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE5_MASK (0x300000U)
#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE5_SHIFT (20U)
/*! RULE5 - Rule 5
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE5(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE5_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE5_MASK)

#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE6_MASK (0x3000000U)
#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE6_SHIFT (24U)
/*! RULE6 - Rule 6
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE6(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE6_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE6_MASK)

#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE7_MASK (0x30000000U)
#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE7_SHIFT (28U)
/*! RULE7 - Rule 7
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE7(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE7_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_RULE7_MASK)
/*! @} */

/* The count of AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE */
#define AHBSC_AHB_SLAVE_PORT_P3_SLAVE_RULE_COUNT (4U)

/*! @name RAMA_MEM_RULE - RAMA Memory Rule */
/*! @{ */

#define AHBSC_RAMA_MEM_RULE_RULE0_MASK           (0x3U)
#define AHBSC_RAMA_MEM_RULE_RULE0_SHIFT          (0U)
/*! RULE0 - Rule 0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMA_MEM_RULE_RULE0(x)             (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMA_MEM_RULE_RULE0_SHIFT)) & AHBSC_RAMA_MEM_RULE_RULE0_MASK)

#define AHBSC_RAMA_MEM_RULE_RULE1_MASK           (0x30U)
#define AHBSC_RAMA_MEM_RULE_RULE1_SHIFT          (4U)
/*! RULE1 - Rule 1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMA_MEM_RULE_RULE1(x)             (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMA_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMA_MEM_RULE_RULE1_MASK)

#define AHBSC_RAMA_MEM_RULE_RULE2_MASK           (0x300U)
#define AHBSC_RAMA_MEM_RULE_RULE2_SHIFT          (8U)
/*! RULE2 - Rule 2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMA_MEM_RULE_RULE2(x)             (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMA_MEM_RULE_RULE2_SHIFT)) & AHBSC_RAMA_MEM_RULE_RULE2_MASK)

#define AHBSC_RAMA_MEM_RULE_RULE3_MASK           (0x3000U)
#define AHBSC_RAMA_MEM_RULE_RULE3_SHIFT          (12U)
/*! RULE3 - Rule 3
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMA_MEM_RULE_RULE3(x)             (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMA_MEM_RULE_RULE3_SHIFT)) & AHBSC_RAMA_MEM_RULE_RULE3_MASK)

#define AHBSC_RAMA_MEM_RULE_RULE4_MASK           (0x30000U)
#define AHBSC_RAMA_MEM_RULE_RULE4_SHIFT          (16U)
/*! RULE4 - Rule 4
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMA_MEM_RULE_RULE4(x)             (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMA_MEM_RULE_RULE4_SHIFT)) & AHBSC_RAMA_MEM_RULE_RULE4_MASK)

#define AHBSC_RAMA_MEM_RULE_RULE5_MASK           (0x300000U)
#define AHBSC_RAMA_MEM_RULE_RULE5_SHIFT          (20U)
/*! RULE5 - Rule 5
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMA_MEM_RULE_RULE5(x)             (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMA_MEM_RULE_RULE5_SHIFT)) & AHBSC_RAMA_MEM_RULE_RULE5_MASK)

#define AHBSC_RAMA_MEM_RULE_RULE6_MASK           (0x3000000U)
#define AHBSC_RAMA_MEM_RULE_RULE6_SHIFT          (24U)
/*! RULE6 - Rule 6
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMA_MEM_RULE_RULE6(x)             (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMA_MEM_RULE_RULE6_SHIFT)) & AHBSC_RAMA_MEM_RULE_RULE6_MASK)

#define AHBSC_RAMA_MEM_RULE_RULE7_MASK           (0x30000000U)
#define AHBSC_RAMA_MEM_RULE_RULE7_SHIFT          (28U)
/*! RULE7 - Rule 7
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMA_MEM_RULE_RULE7(x)             (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMA_MEM_RULE_RULE7_SHIFT)) & AHBSC_RAMA_MEM_RULE_RULE7_MASK)
/*! @} */

/* The count of AHBSC_RAMA_MEM_RULE */
#define AHBSC_RAMA_MEM_RULE_COUNT                (4U)

/*! @name AHB_SLAVE_PORT_P4_SLAVE_RULE - AHB Slave Port 4 Rule */
/*! @{ */

#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE0_MASK (0x3U)
#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE0_SHIFT (0U)
/*! RULE0 - Rule 0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE0_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE0_MASK)

#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE1_MASK (0x30U)
#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE1_SHIFT (4U)
/*! RULE1 - Rule 1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE1_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE1_MASK)

#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE2_MASK (0x300U)
#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE2_SHIFT (8U)
/*! RULE2 - Rule 2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE2_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE2_MASK)

#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE3_MASK (0x3000U)
#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE3_SHIFT (12U)
/*! RULE3 - Rule 3
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE3(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE3_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE3_MASK)

#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE4_MASK (0x30000U)
#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE4_SHIFT (16U)
/*! RULE4 - Rule 4
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE4(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE4_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE4_MASK)

#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE5_MASK (0x300000U)
#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE5_SHIFT (20U)
/*! RULE5 - Rule 5
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE5(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE5_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE5_MASK)

#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE6_MASK (0x3000000U)
#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE6_SHIFT (24U)
/*! RULE6 - Rule 6
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE6(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE6_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE6_MASK)

#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE7_MASK (0x30000000U)
#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE7_SHIFT (28U)
/*! RULE7 - Rule 7
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE7(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE7_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_RULE7_MASK)
/*! @} */

/* The count of AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE */
#define AHBSC_AHB_SLAVE_PORT_P4_SLAVE_RULE_COUNT (4U)

/*! @name RAMB_MEM_RULE - RAMB Memory Rule */
/*! @{ */

#define AHBSC_RAMB_MEM_RULE_RULE0_MASK           (0x3U)
#define AHBSC_RAMB_MEM_RULE_RULE0_SHIFT          (0U)
/*! RULE0 - Rule 0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMB_MEM_RULE_RULE0(x)             (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMB_MEM_RULE_RULE0_SHIFT)) & AHBSC_RAMB_MEM_RULE_RULE0_MASK)

#define AHBSC_RAMB_MEM_RULE_RULE1_MASK           (0x30U)
#define AHBSC_RAMB_MEM_RULE_RULE1_SHIFT          (4U)
/*! RULE1 - Rule 1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMB_MEM_RULE_RULE1(x)             (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMB_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMB_MEM_RULE_RULE1_MASK)

#define AHBSC_RAMB_MEM_RULE_RULE2_MASK           (0x300U)
#define AHBSC_RAMB_MEM_RULE_RULE2_SHIFT          (8U)
/*! RULE2 - Rule 2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMB_MEM_RULE_RULE2(x)             (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMB_MEM_RULE_RULE2_SHIFT)) & AHBSC_RAMB_MEM_RULE_RULE2_MASK)

#define AHBSC_RAMB_MEM_RULE_RULE3_MASK           (0x3000U)
#define AHBSC_RAMB_MEM_RULE_RULE3_SHIFT          (12U)
/*! RULE3 - Rule 3
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMB_MEM_RULE_RULE3(x)             (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMB_MEM_RULE_RULE3_SHIFT)) & AHBSC_RAMB_MEM_RULE_RULE3_MASK)

#define AHBSC_RAMB_MEM_RULE_RULE4_MASK           (0x30000U)
#define AHBSC_RAMB_MEM_RULE_RULE4_SHIFT          (16U)
/*! RULE4 - Rule 4
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMB_MEM_RULE_RULE4(x)             (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMB_MEM_RULE_RULE4_SHIFT)) & AHBSC_RAMB_MEM_RULE_RULE4_MASK)

#define AHBSC_RAMB_MEM_RULE_RULE5_MASK           (0x300000U)
#define AHBSC_RAMB_MEM_RULE_RULE5_SHIFT          (20U)
/*! RULE5 - Rule 5
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMB_MEM_RULE_RULE5(x)             (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMB_MEM_RULE_RULE5_SHIFT)) & AHBSC_RAMB_MEM_RULE_RULE5_MASK)

#define AHBSC_RAMB_MEM_RULE_RULE6_MASK           (0x3000000U)
#define AHBSC_RAMB_MEM_RULE_RULE6_SHIFT          (24U)
/*! RULE6 - Rule 6
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMB_MEM_RULE_RULE6(x)             (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMB_MEM_RULE_RULE6_SHIFT)) & AHBSC_RAMB_MEM_RULE_RULE6_MASK)

#define AHBSC_RAMB_MEM_RULE_RULE7_MASK           (0x30000000U)
#define AHBSC_RAMB_MEM_RULE_RULE7_SHIFT          (28U)
/*! RULE7 - Rule 7
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_RAMB_MEM_RULE_RULE7(x)             (((uint32_t)(((uint32_t)(x)) << AHBSC_RAMB_MEM_RULE_RULE7_SHIFT)) & AHBSC_RAMB_MEM_RULE_RULE7_MASK)
/*! @} */

/* The count of AHBSC_RAMB_MEM_RULE */
#define AHBSC_RAMB_MEM_RULE_COUNT                (4U)

/*! @name AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0 - AHB Peripheral Slave Port 5 Slave Rule 0 */
/*! @{ */

#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_AIPS4_SLAVES_MASK (0x30000U)
#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_AIPS4_SLAVES_SHIFT (16U)
/*! AIPS4_SLAVES - AIPS4 slaves
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_AIPS4_SLAVES(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_AIPS4_SLAVES_SHIFT)) & AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_AIPS4_SLAVES_MASK)

#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_CDOG0_MASK (0x300000U)
#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_CDOG0_SHIFT (20U)
/*! CDOG0 - CDOG0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_CDOG0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_CDOG0_SHIFT)) & AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_CDOG0_MASK)

#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_DEBUG_MAILBOX_MASK (0x3000000U)
#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_DEBUG_MAILBOX_SHIFT (24U)
/*! DEBUG_MAILBOX - DEBUG_MAILBOX
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_DEBUG_MAILBOX(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_DEBUG_MAILBOX_SHIFT)) & AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_DEBUG_MAILBOX_MASK)

#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_GPIO1_MASK (0x30000000U)
#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_GPIO1_SHIFT (28U)
/*! GPIO1 - GPIO1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_GPIO1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_GPIO1_SHIFT)) & AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE0_GPIO1_MASK)
/*! @} */

/*! @name AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE1 - AHB Peripheral Slave Port 5 Slave Rule 1 */
/*! @{ */

#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE1_GPIO2_MASK (0x3U)
#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE1_GPIO2_SHIFT (0U)
/*! GPIO2 - GPIO2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE1_GPIO2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE1_GPIO2_SHIFT)) & AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE1_GPIO2_MASK)

#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE1_GPIO3_MASK (0x30U)
#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE1_GPIO3_SHIFT (4U)
/*! GPIO3 - GPIO3
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE1_GPIO3(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE1_GPIO3_SHIFT)) & AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE1_GPIO3_MASK)

#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE1_CDOG1_MASK (0x300U)
#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE1_CDOG1_SHIFT (8U)
/*! CDOG1 - CDOG1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE1_CDOG1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE1_CDOG1_SHIFT)) & AHBSC_AHB_PERIPHERAL_SLAVE_PORT_P5_SLAVE_RULE1_CDOG1_MASK)
/*! @} */

/*! @name APB_PERIPHERAL_GROUP0_MEM_RULE0 - APB Bridge Group 0 Memory Rule 0 */
/*! @{ */

#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_INPUTMUX0_MASK (0x30U)
#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_INPUTMUX0_SHIFT (4U)
/*! INPUTMUX0 - INPUTMUX0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_INPUTMUX0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_INPUTMUX0_SHIFT)) & AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_INPUTMUX0_MASK)

#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_CTIMER0_MASK (0x30000U)
#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_CTIMER0_SHIFT (16U)
/*! CTIMER0 - CTIMER0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_CTIMER0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_CTIMER0_SHIFT)) & AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_CTIMER0_MASK)

#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_CTIMER1_MASK (0x300000U)
#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_CTIMER1_SHIFT (20U)
/*! CTIMER1 - CTIMER1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_CTIMER1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_CTIMER1_SHIFT)) & AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_CTIMER1_MASK)

#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_CTIMER2_MASK (0x3000000U)
#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_CTIMER2_SHIFT (24U)
/*! CTIMER2 - CTIMER2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_CTIMER2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_CTIMER2_SHIFT)) & AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE0_CTIMER2_MASK)
/*! @} */

/*! @name APB_PERIPHERAL_GROUP0_MEM_RULE1 - APB Bridge Group 0 Memory Rule 1 */
/*! @{ */

#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE1_FREQME00_MASK (0x30U)
#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE1_FREQME00_SHIFT (4U)
/*! FREQME00 - FREQME00
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE1_FREQME00(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE1_FREQME00_SHIFT)) & AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE1_FREQME00_MASK)

#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE1_UTICK0_MASK (0x3000U)
#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE1_UTICK0_SHIFT (12U)
/*! UTICK0 - UTICK0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE1_UTICK0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE1_UTICK0_SHIFT)) & AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE1_UTICK0_MASK)

#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE1_WWDT0_MASK (0x30000U)
#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE1_WWDT0_SHIFT (16U)
/*! WWDT0 - WWDT0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE1_WWDT0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE1_WWDT0_SHIFT)) & AHBSC_APB_PERIPHERAL_GROUP0_MEM_RULE1_WWDT0_MASK)
/*! @} */

/*! @name AIPS_BRIDGE_GROUP0_MEM_RULE0 - AIPS Bridge Group 0 Memory Rule 0 */
/*! @{ */

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_MP_MASK (0x3U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_MP_SHIFT (0U)
/*! eDMA_0_MP - eDMA_0_MP
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_MP(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_MP_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_MP_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD0_MASK (0x30U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD0_SHIFT (4U)
/*! eDMA_0_TCD0 - eDMA_0_TCD0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD1_MASK (0x300U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD1_SHIFT (8U)
/*! eDMA_0_TCD1 - eDMA_0_TCD1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD1_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD1_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD2_MASK (0x3000U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD2_SHIFT (12U)
/*! eDMA_0_TCD2 - eDMA_0_TCD2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD2_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD2_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD3_MASK (0x30000U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD3_SHIFT (16U)
/*! eDMA_0_TCD3 - FLEXSPI0 Registers
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD3(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD3_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD3_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD4_MASK (0x300000U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD4_SHIFT (20U)
/*! eDMA_0_TCD4 - eDMA_0_TCD4 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD4(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD4_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD4_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD5_MASK (0x3000000U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD5_SHIFT (24U)
/*! eDMA_0_TCD5 - eDMA_0_TCD5 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD5(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD5_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD5_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD6_MASK (0x30000000U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD6_SHIFT (28U)
/*! eDMA_0_TCD6 - eDMA_0_TCD6 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD6(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD6_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE0_eDMA_0_TCD6_MASK)
/*! @} */

/*! @name AIPS_BRIDGE_GROUP0_MEM_RULE1 - AIPS Bridge Group 0 Memory Rule 1 */
/*! @{ */

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_eDMA_0_TCD7_MASK (0x3U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_eDMA_0_TCD7_SHIFT (0U)
/*! eDMA_0_TCD7 - eDMA_0_TCD7 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_eDMA_0_TCD7(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_eDMA_0_TCD7_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_eDMA_0_TCD7_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_AOI0_MASK (0x30U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_AOI0_SHIFT (4U)
/*! AOI0 - AOI0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_AOI0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_AOI0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_AOI0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_CRC0_MASK (0x300U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_CRC0_SHIFT (8U)
/*! CRC0 - CRC0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_CRC0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_CRC0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_CRC0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_CMC0_MASK (0x3000U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_CMC0_SHIFT (12U)
/*! CMC0 - CMC0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_CMC0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_CMC0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_CMC0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_ERM0_MASK (0x300000U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_ERM0_SHIFT (20U)
/*! ERM0 - ERM0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_ERM0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_ERM0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_ERM0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_MBC0_MASK (0x3000000U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_MBC0_SHIFT (24U)
/*! MBC0 - MBC0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_MBC0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_MBC0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_MBC0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_SCG0_MASK (0x30000000U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_SCG0_SHIFT (28U)
/*! SCG0 - SCG0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_SCG0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_SCG0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE1_SCG0_MASK)
/*! @} */

/*! @name AIPS_BRIDGE_GROUP0_MEM_RULE2 - AIPS Bridge Group 0 Memory Rule 2 */
/*! @{ */

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_SYSCON_MASK (0x30U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_SYSCON_SHIFT (4U)
/*! SYSCON - SYSCON
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_SYSCON(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_SYSCON_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_SYSCON_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_WUU0_MASK (0x300U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_WUU0_SHIFT (8U)
/*! WUU0 - WUU0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_WUU0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_WUU0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_WUU0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_FMC0_MASK (0x30000U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_FMC0_SHIFT (16U)
/*! FMC0 - FMC0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_FMC0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_FMC0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_FMC0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_FMU0_MASK (0x300000U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_FMU0_SHIFT (20U)
/*! FMU0 - FMU0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_FMU0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_FMU0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_FMU0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_FMU0_TST_MASK (0x3000000U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_FMU0_TST_SHIFT (24U)
/*! FMU0_TST - FMU0_TST
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_FMU0_TST(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_FMU0_TST_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_FMU0_TST_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_BCANXL_MASK (0x30000000U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_BCANXL_SHIFT (28U)
/*! BCANXL - BCANXL (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_BCANXL(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_BCANXL_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE2_BCANXL_MASK)
/*! @} */

/*! @name AIPS_BRIDGE_GROUP0_MEM_RULE3 - AIPS Bridge Group 0 Memory Rule 3 */
/*! @{ */

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_CANDMA_MASK (0x3U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_CANDMA_SHIFT (0U)
/*! CANDMA - CANDMA (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_CANDMA(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_CANDMA_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_CANDMA_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_FLEXIO_MASK (0x30U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_FLEXIO_SHIFT (4U)
/*! FLEXIO - FLEXIO (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_FLEXIO(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_FLEXIO_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_FLEXIO_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPI2C0_MASK (0x300U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPI2C0_SHIFT (8U)
/*! LPI2C0 - LPI2C0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPI2C0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPI2C0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPI2C0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPI2C1_MASK (0x3000U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPI2C1_SHIFT (12U)
/*! LPI2C1 - LPI2C1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPI2C1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPI2C1_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPI2C1_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPSPI0_MASK (0x30000U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPSPI0_SHIFT (16U)
/*! LPSPI0 - LPSPI0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPSPI0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPSPI0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPSPI0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPSPI1_MASK (0x300000U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPSPI1_SHIFT (20U)
/*! LPSPI1 - LPSPI1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPSPI1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPSPI1_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPSPI1_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPSPI2_MASK (0x3000000U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPSPI2_SHIFT (24U)
/*! LPSPI2 - LPSPI2 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPSPI2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPSPI2_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPSPI2_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPUART0_MASK (0x30000000U)
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPUART0_SHIFT (28U)
/*! LPUART0 - LPUART0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPUART0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPUART0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP0_MEM_RULE3_LPUART0_MASK)
/*! @} */

/*! @name AIPS_BRIDGE_GROUP2_MEM_RULE0 - AIPS Bridge Group 2 Memory Rule 0 */
/*! @{ */

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART1_MASK (0x3U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART1_SHIFT (0U)
/*! LPUART1 - LPUART1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART1_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART1_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART2_MASK (0x30U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART2_SHIFT (4U)
/*! LPUART2 - LPUART2 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART2_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART2_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART3_MASK (0x300U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART3_SHIFT (8U)
/*! LPUART3 - LPUART3 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART3(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART3_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART3_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART4_MASK (0x3000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART4_SHIFT (12U)
/*! LPUART4 - LPUART4 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART4(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART4_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_LPUART4_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_USB_FS_OTG_MASK (0x30000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_USB_FS_OTG_SHIFT (16U)
/*! USB_FS_OTG - USB_FS_OTG (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_USB_FS_OTG(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_USB_FS_OTG_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_USB_FS_OTG_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_USB_FS_DCD_MASK (0x300000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_USB_FS_DCD_SHIFT (20U)
/*! USB_FS_DCD - USB_FS_DCD (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_USB_FS_DCD(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_USB_FS_DCD_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_USB_FS_DCD_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_USB_TYPEC_PD_MASK (0x3000000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_USB_TYPEC_PD_SHIFT (24U)
/*! USB_TYPEC_PD - USB_TYPEC_PD (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_USB_TYPEC_PD(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_USB_TYPEC_PD_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_USB_TYPEC_PD_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_QUAD_DECODER0_MASK (0x30000000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_QUAD_DECODER0_SHIFT (28U)
/*! QUAD_DECODER0 - QUAD_DECODER0 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_QUAD_DECODER0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_QUAD_DECODER0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE0_QUAD_DECODER0_MASK)
/*! @} */

/*! @name AIPS_BRIDGE_GROUP2_MEM_RULE1 - AIPS Bridge Group 2 Memory Rule 1 */
/*! @{ */

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_QUAD_DECODER1_MASK (0x3U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_QUAD_DECODER1_SHIFT (0U)
/*! QUAD_DECODER1 - QUAD_DECODER1 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_QUAD_DECODER1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_QUAD_DECODER1_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_QUAD_DECODER1_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_FLEXPWM0_MASK (0x30U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_FLEXPWM0_SHIFT (4U)
/*! FLEXPWM0 - FLEXPWM0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_FLEXPWM0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_FLEXPWM0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_FLEXPWM0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_FLEXPWM1_MASK (0x300U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_FLEXPWM1_SHIFT (8U)
/*! FLEXPWM1 - FLEXPWM1 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_FLEXPWM1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_FLEXPWM1_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_FLEXPWM1_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_LPTMR0_MASK (0x3000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_LPTMR0_SHIFT (12U)
/*! LPTMR0 - LPTMR0 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_LPTMR0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_LPTMR0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_LPTMR0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_LPTMR1_MASK (0x30000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_LPTMR1_SHIFT (16U)
/*! LPTMR1 - LPTMR1 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_LPTMR1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_LPTMR1_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_LPTMR1_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_OSTIMER0_MASK (0x300000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_OSTIMER0_SHIFT (20U)
/*! OSTIMER0 - OSTIMER0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_OSTIMER0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_OSTIMER0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_OSTIMER0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_WAKE_TIMER_MASK (0x3000000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_WAKE_TIMER_SHIFT (24U)
/*! WAKE_TIMER - WAKE_TIMER (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_WAKE_TIMER(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_WAKE_TIMER_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_WAKE_TIMER_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_HSADC0_MASK (0x30000000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_HSADC0_SHIFT (28U)
/*! HSADC0 - HSADC0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_HSADC0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_HSADC0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE1_HSADC0_MASK)
/*! @} */

/*! @name AIPS_BRIDGE_GROUP2_MEM_RULE2 - AIPS Bridge Group 2 Memory Rule 2 */
/*! @{ */

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_ADC1_MASK (0x3U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_ADC1_SHIFT (0U)
/*! ADC1 - ADC1 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_ADC1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_ADC1_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_ADC1_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_CMP0_MASK (0x30U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_CMP0_SHIFT (4U)
/*! CMP0 - CMP0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_CMP0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_CMP0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_CMP0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_CMP1_MASK (0x300U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_CMP1_SHIFT (8U)
/*! CMP1 - CMP1 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_CMP1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_CMP1_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_CMP1_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_CMP2_MASK (0x3000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_CMP2_SHIFT (12U)
/*! CMP2 - CMP2 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_CMP2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_CMP2_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_CMP2_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_DAC0_MASK (0x30000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_DAC0_SHIFT (16U)
/*! DAC0 - DAC0 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_DAC0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_DAC0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_DAC0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_DAC1_MASK (0x300000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_DAC1_SHIFT (20U)
/*! DAC1 - DAC1 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_DAC1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_DAC1_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_DAC1_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_DAC2_MASK (0x3000000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_DAC2_SHIFT (24U)
/*! DAC2 - DAC2 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_DAC2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_DAC2_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_DAC2_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_OPAMP0_MASK (0x30000000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_OPAMP0_SHIFT (28U)
/*! OPAMP0 - OPAMP0 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_OPAMP0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_OPAMP0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE2_OPAMP0_MASK)
/*! @} */

/*! @name AIPS_BRIDGE_GROUP2_MEM_RULE3 - AIPS Bridge Group 2 Memory Rule 3 */
/*! @{ */

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_OPAMP1_MASK (0x3U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_OPAMP1_SHIFT (0U)
/*! OPAMP1 - OPAMP1 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_OPAMP1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_OPAMP1_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_OPAMP1_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_OPAMP2_MASK (0x30U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_OPAMP2_SHIFT (4U)
/*! OPAMP2 - OPAMP2 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_OPAMP2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_OPAMP2_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_OPAMP2_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_SD_ADC0_MASK (0x300U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_SD_ADC0_SHIFT (8U)
/*! SD_ADC0 - SD_ADC0 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_SD_ADC0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_SD_ADC0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_SD_ADC0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_DGO_GPIO1_3_MASK (0x3000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_DGO_GPIO1_3_SHIFT (12U)
/*! DGO_GPIO1_3 - DGO_GPIO1_3 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_DGO_GPIO1_3(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_DGO_GPIO1_3_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_DGO_GPIO1_3_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT1_MASK (0x30000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT1_SHIFT (16U)
/*! PORT1 - PORT1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT1_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT1_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT2_MASK (0x300000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT2_SHIFT (20U)
/*! PORT2 - PORT2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT2_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT2_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT3_MASK (0x3000000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT3_SHIFT (24U)
/*! PORT3 - PORT3
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT3(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT3_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT3_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT4_MASK (0x30000000U)
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT4_SHIFT (28U)
/*! PORT4 - PORT4 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT4(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT4_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP2_MEM_RULE3_PORT4_MASK)
/*! @} */

/*! @name AIPS_BRIDGE_GROUP3_MEM_RULE0 - AIPS Bridge Group 3 Rule 0 */
/*! @{ */

#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_PORT5_MASK (0x3U)
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_PORT5_SHIFT (0U)
/*! PORT5 - PORT5 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_PORT5(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_PORT5_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_PORT5_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_SAI_MASK (0x30U)
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_SAI_SHIFT (4U)
/*! SAI - SAI (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_SAI(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_SAI_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_SAI_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_SEGMENT_LCD_MASK (0x300U)
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_SEGMENT_LCD_SHIFT (8U)
/*! SEGMENT_LCD - SEGMENT_LCD (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_SEGMENT_LCD(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_SEGMENT_LCD_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_SEGMENT_LCD_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_TSI_MASK (0x3000U)
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_TSI_SHIFT (12U)
/*! TSI - TSI (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_TSI(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_TSI_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_TSI_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_MU0_MASK (0x30000U)
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_MU0_SHIFT (16U)
/*! MU0 - MU0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_MU0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_MU0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_MU0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_MU1_MASK (0x300000U)
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_MU1_SHIFT (20U)
/*! MU1 - MU1 (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_MU1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_MU1_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE0_MU1_MASK)
/*! @} */

/*! @name AIPS_BRIDGE_GROUP3_MEM_RULE2 - AIPS Bridge Group 3 Rule 2 */
/*! @{ */

#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_PKC0_MASK (0x3U)
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_PKC0_SHIFT (0U)
/*! PKC0 - PKC0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_PKC0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_PKC0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_PKC0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_SGI0_MASK (0x30U)
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_SGI0_SHIFT (4U)
/*! SGI0 - SGI0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_SGI0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_SGI0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_SGI0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_TRNG0_MASK (0x300U)
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_TRNG0_SHIFT (8U)
/*! TRNG0 - TRNG0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_TRNG0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_TRNG0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_TRNG0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_UDF0_MASK (0x3000U)
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_UDF0_SHIFT (12U)
/*! UDF0 - CAN0 RULE0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_UDF0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_UDF0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_UDF0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_eMDA_1_MP_MASK (0x30000000U)
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_eMDA_1_MP_SHIFT (28U)
/*! eMDA_1_MP - eDMA_1_MP
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_eMDA_1_MP(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_eMDA_1_MP_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE2_eMDA_1_MP_MASK)
/*! @} */

/*! @name AIPS_BRIDGE_GROUP3_MEM_RULE3 - AIPS Bridge Group 3 Rule 3 */
/*! @{ */

#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD0_MASK (0x3U)
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD0_SHIFT (0U)
/*! eDMA_1_TCD0 - eDMA_1_TCD0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD0_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD0_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD1_MASK (0x30U)
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD1_SHIFT (4U)
/*! eDMA_1_TCD1 - eDMA_1_TCD1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD1_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD1_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD2_MASK (0x300U)
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD2_SHIFT (8U)
/*! eDMA_1_TCD2 - eDMA_1_TCD2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD2_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD2_MASK)

#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD3_MASK (0x3000U)
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD3_SHIFT (12U)
/*! eDMA_1_TCD3 - eDMA_1_TCD3
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD3(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD3_SHIFT)) & AHBSC_AIPS_BRIDGE_GROUP3_MEM_RULE3_eDMA_1_TCD3_MASK)
/*! @} */

/*! @name AHB_SECURE_CTRL_PERIPHERAL_RULE0 - AHB Secure Control Peripheral Rule 0 */
/*! @{ */

#define AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE0_MASK (0x3U)
#define AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE0_SHIFT (0U)
/*! RULE0 - Rule 0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE0_SHIFT)) & AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE0_MASK)

#define AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE1_MASK (0x30U)
#define AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE1_SHIFT (4U)
/*! RULE1 - Rule 1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE1_SHIFT)) & AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE1_MASK)

#define AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE2_MASK (0x300U)
#define AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE2_SHIFT (8U)
/*! RULE2 - Rule 2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE2_SHIFT)) & AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE2_MASK)

#define AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE3_MASK (0x3000U)
#define AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE3_SHIFT (12U)
/*! RULE3 - Rule 3
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE3(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE3_SHIFT)) & AHBSC_AHB_SECURE_CTRL_PERIPHERAL_RULE0_RULE3_MASK)
/*! @} */

/*! @name AHB_SLAVE_PORT_P6_SLAVE_RULE - AHB Slave Port 6 Rule */
/*! @{ */

#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE0_MASK (0x3U)
#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE0_SHIFT (0U)
/*! RULE0 - Rule 0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE0_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE0_MASK)

#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE1_MASK (0x30U)
#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE1_SHIFT (4U)
/*! RULE1 - Rule 1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE1_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE1_MASK)

#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE2_MASK (0x300U)
#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE2_SHIFT (8U)
/*! RULE2 - Rule 2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE2_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE2_MASK)

#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE3_MASK (0x3000U)
#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE3_SHIFT (12U)
/*! RULE3 - Rule 3
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE3(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE3_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE3_MASK)

#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE4_MASK (0x30000U)
#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE4_SHIFT (16U)
/*! RULE4 - Rule 4
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE4(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE4_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE4_MASK)

#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE5_MASK (0x300000U)
#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE5_SHIFT (20U)
/*! RULE5 - Rule 5
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE5(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE5_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE5_MASK)

#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE6_MASK (0x3000000U)
#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE6_SHIFT (24U)
/*! RULE6 - Rule 6
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE6(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE6_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE6_MASK)

#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE7_MASK (0x30000000U)
#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE7_SHIFT (28U)
/*! RULE7 - Rule 7
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE7(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE7_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_RULE7_MASK)
/*! @} */

/* The count of AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE */
#define AHBSC_AHB_SLAVE_PORT_P6_SLAVE_RULE_COUNT (4U)

/*! @name AON_DOMAIN_PERIPHERAL_MEM_RULE0 - AON Domain Peripheral Rule 0 */
/*! @{ */

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_LPI2C_MASK (0x3U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_LPI2C_SHIFT (0U)
/*! LPI2C - LPI2C
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_LPI2C(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_LPI2C_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_LPI2C_MASK)

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_RULE1_MASK (0x30U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_RULE1_SHIFT (4U)
/*! RULE1 - LPI2C (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_RULE1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_RULE1_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_RULE1_MASK)

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_LPUART_MASK (0x300U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_LPUART_SHIFT (8U)
/*! LPUART - LPUART
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_LPUART(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_LPUART_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_LPUART_MASK)

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_RULE3_MASK (0x3000U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_RULE3_SHIFT (12U)
/*! RULE3 - LPUART (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_RULE3(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_RULE3_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_RULE3_MASK)

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_MUB_MASK (0x30000U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_MUB_SHIFT (16U)
/*! MUB - MUB
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_MUB(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_MUB_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_MUB_MASK)

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_PORT0_MASK (0x300000U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_PORT0_SHIFT (20U)
/*! PORT0 - PORT0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_PORT0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_PORT0_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_PORT0_MASK)

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_ACMP_MASK (0x3000000U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_ACMP_SHIFT (24U)
/*! ACMP - ACMP
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_ACMP(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_ACMP_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_ACMP_MASK)

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_RULE7_MASK (0x30000000U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_RULE7_SHIFT (28U)
/*! RULE7 - ACMP (Reserved)
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_RULE7(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_RULE7_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE0_RULE7_MASK)
/*! @} */

/*! @name AON_DOMAIN_PERIPHERAL_MEM_RULE1 - AON Domain Peripheral Rule 1 */
/*! @{ */

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE1_LPTIMER_MASK (0x3U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE1_LPTIMER_SHIFT (0U)
/*! LPTIMER - LPTIMER
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE1_LPTIMER(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE1_LPTIMER_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE1_LPTIMER_MASK)

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE1_QTMR32_0_MASK (0x3000000U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE1_QTMR32_0_SHIFT (24U)
/*! QTMR32_0 - QTMR32_0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE1_QTMR32_0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE1_QTMR32_0_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE1_QTMR32_0_MASK)

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE1_QTMR32_1_MASK (0x30000000U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE1_QTMR32_1_SHIFT (28U)
/*! QTMR32_1 - QTMR32_1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE1_QTMR32_1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE1_QTMR32_1_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE1_QTMR32_1_MASK)
/*! @} */

/*! @name AON_DOMAIN_PERIPHERAL_MEM_RULE2 - AON Domain Peripheral Rule 2 */
/*! @{ */

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_GP_GPR_MASK (0x3U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_GP_GPR_SHIFT (0U)
/*! GP_GPR - GP_GPR
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_GP_GPR(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_GP_GPR_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_GP_GPR_MASK)

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_INPUTMUX_MASK (0x30U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_INPUTMUX_SHIFT (4U)
/*! INPUTMUX - INPUTMUX
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_INPUTMUX(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_INPUTMUX_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_INPUTMUX_MASK)

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_LPADC_MASK (0x300U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_LPADC_SHIFT (8U)
/*! LPADC - LPADC
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_LPADC(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_LPADC_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_LPADC_MASK)

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_SGLCD_MASK (0x30000U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_SGLCD_SHIFT (16U)
/*! SGLCD - SGLCD0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_SGLCD(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_SGLCD_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_SGLCD_MASK)

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_KPP_MASK (0x300000U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_KPP_SHIFT (20U)
/*! KPP - KPP
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_KPP(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_KPP_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_KPP_MASK)

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_ADVC2_MASK (0x30000000U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_ADVC2_SHIFT (28U)
/*! ADVC2 - KPP
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_ADVC2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_ADVC2_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE2_ADVC2_MASK)
/*! @} */

/*! @name AON_DOMAIN_PERIPHERAL_MEM_RULE3 - AON Domain Peripheral Rule 3 */
/*! @{ */

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_PMIC_CTRL_MASK (0x3U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_PMIC_CTRL_SHIFT (0U)
/*! PMIC_CTRL - PMIC_CTRL
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_PMIC_CTRL(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_PMIC_CTRL_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_PMIC_CTRL_MASK)

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_CGU_MASK (0x30U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_CGU_SHIFT (4U)
/*! CGU - CGU
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_CGU(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_CGU_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_CGU_MASK)

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_SMM_MASK (0x300U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_SMM_SHIFT (8U)
/*! SMM - SMM
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_SMM(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_SMM_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_SMM_MASK)

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_LPCMP_MASK (0x3000U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_LPCMP_SHIFT (12U)
/*! LPCMP - LPCMP
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_LPCMP(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_LPCMP_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_LPCMP_MASK)

#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_AON_GPIO_MASK (0x30000000U)
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_AON_GPIO_SHIFT (28U)
/*! AON_GPIO - AON_GPIO
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_AON_GPIO(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_AON_GPIO_SHIFT)) & AHBSC_AON_DOMAIN_PERIPHERAL_MEM_RULE3_AON_GPIO_MASK)
/*! @} */

/*! @name AHB_SLAVE_PORT_P7_SLAVE_RULE - AHB Slave Port 6 Rule */
/*! @{ */

#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE0_MASK (0x3U)
#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE0_SHIFT (0U)
/*! RULE0 - Rule 0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE0_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE0_MASK)

#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE1_MASK (0x30U)
#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE1_SHIFT (4U)
/*! RULE1 - Rule 1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE1_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE1_MASK)

#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE2_MASK (0x300U)
#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE2_SHIFT (8U)
/*! RULE2 - Rule 2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE2_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE2_MASK)

#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE3_MASK (0x3000U)
#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE3_SHIFT (12U)
/*! RULE3 - Rule 3
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE3(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE3_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE3_MASK)

#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE4_MASK (0x30000U)
#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE4_SHIFT (16U)
/*! RULE4 - Rule 4
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE4(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE4_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE4_MASK)

#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE5_MASK (0x300000U)
#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE5_SHIFT (20U)
/*! RULE5 - Rule 5
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE5(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE5_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE5_MASK)

#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE6_MASK (0x3000000U)
#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE6_SHIFT (24U)
/*! RULE6 - Rule 6
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE6(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE6_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE6_MASK)

#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE7_MASK (0x30000000U)
#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE7_SHIFT (28U)
/*! RULE7 - Rule 7
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE7(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE7_SHIFT)) & AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_RULE7_MASK)
/*! @} */

/* The count of AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE */
#define AHBSC_AHB_SLAVE_PORT_P7_SLAVE_RULE_COUNT (4U)

/*! @name AON_DOMAIN_SRAM_MEM_RULE - AON Domain SRAM Memory Rule */
/*! @{ */

#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE0_MASK (0x3U)
#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE0_SHIFT (0U)
/*! RULE0 - Rule 0
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE0(x)  (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE0_SHIFT)) & AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE0_MASK)

#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE1_MASK (0x30U)
#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE1_SHIFT (4U)
/*! RULE1 - Rule 1
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE1(x)  (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE1_SHIFT)) & AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE1_MASK)

#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE2_MASK (0x300U)
#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE2_SHIFT (8U)
/*! RULE2 - Rule 2
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE2(x)  (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE2_SHIFT)) & AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE2_MASK)

#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE3_MASK (0x3000U)
#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE3_SHIFT (12U)
/*! RULE3 - Rule 3
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE3(x)  (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE3_SHIFT)) & AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE3_MASK)

#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE4_MASK (0x30000U)
#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE4_SHIFT (16U)
/*! RULE4 - Rule 4
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE4(x)  (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE4_SHIFT)) & AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE4_MASK)

#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE5_MASK (0x300000U)
#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE5_SHIFT (20U)
/*! RULE5 - Rule 5
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE5(x)  (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE5_SHIFT)) & AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE5_MASK)

#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE6_MASK (0x3000000U)
#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE6_SHIFT (24U)
/*! RULE6 - Rule 6
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE6(x)  (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE6_SHIFT)) & AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE6_MASK)

#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE7_MASK (0x30000000U)
#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE7_SHIFT (28U)
/*! RULE7 - Rule 7
 *  0b00..Non-secure and non-privilege user access allowed
 *  0b01..Non-secure and privilege access allowed
 *  0b10..Secure and non-privilege user access allowed
 *  0b11..Secure and privilege user access allowed
 */
#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE7(x)  (((uint32_t)(((uint32_t)(x)) << AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE7_SHIFT)) & AHBSC_AON_DOMAIN_SRAM_MEM_RULE_RULE7_MASK)
/*! @} */

/* The count of AHBSC_AON_DOMAIN_SRAM_MEM_RULE */
#define AHBSC_AON_DOMAIN_SRAM_MEM_RULE_COUNT     (1U)

/*! @name SEC_VIO_ADDRN_SEC_VIO_ADDR - Security Violation Address */
/*! @{ */

#define AHBSC_SEC_VIO_ADDRN_SEC_VIO_ADDR_SEC_VIO_ADDR_MASK (0xFFFFFFFFU)
#define AHBSC_SEC_VIO_ADDRN_SEC_VIO_ADDR_SEC_VIO_ADDR_SHIFT (0U)
/*! SEC_VIO_ADDR - Security violation address for AHB layer a reset value 0 */
#define AHBSC_SEC_VIO_ADDRN_SEC_VIO_ADDR_SEC_VIO_ADDR(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_VIO_ADDRN_SEC_VIO_ADDR_SEC_VIO_ADDR_SHIFT)) & AHBSC_SEC_VIO_ADDRN_SEC_VIO_ADDR_SEC_VIO_ADDR_MASK)
/*! @} */

/* The count of AHBSC_SEC_VIO_ADDRN_SEC_VIO_ADDR */
#define AHBSC_SEC_VIO_ADDRN_SEC_VIO_ADDR_COUNT   (8U)

/*! @name SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO - Security Violation Miscellaneous Information at Address */
/*! @{ */

#define AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_WRITE_MASK (0x1U)
#define AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_WRITE_SHIFT (0U)
/*! SEC_VIO_INFO_WRITE - Security violation access read/write indicator
 *  0b0..Read access
 *  0b1..Write access
 */
#define AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_WRITE(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_WRITE_SHIFT)) & AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_WRITE_MASK)

#define AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_DATA_ACCESS_MASK (0x2U)
#define AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_DATA_ACCESS_SHIFT (1U)
/*! SEC_VIO_INFO_DATA_ACCESS - Security Violation Info Data Access
 *  0b0..Code
 *  0b1..Data
 */
#define AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_DATA_ACCESS(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_DATA_ACCESS_SHIFT)) & AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_DATA_ACCESS_MASK)

#define AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_MASTER_SEC_LEVEL_MASK (0xF0U)
#define AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_MASTER_SEC_LEVEL_SHIFT (4U)
/*! SEC_VIO_INFO_MASTER_SEC_LEVEL - Security Violation Info Master Security Level */
#define AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_MASTER_SEC_LEVEL(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_MASTER_SEC_LEVEL_SHIFT)) & AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_MASTER_SEC_LEVEL_MASK)

#define AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_MASTER_MASK (0x1F00U)
#define AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_MASTER_SHIFT (8U)
/*! SEC_VIO_INFO_MASTER - Security violation master number
 *  0b00000..M33 Code
 *  0b00001..M33 System
 *  0b00101..DMA0
 *  0b00111..DMA1
 *  0b01100..PKC
 */
#define AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_MASTER(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_MASTER_SHIFT)) & AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_SEC_VIO_INFO_MASTER_MASK)
/*! @} */

/* The count of AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO */
#define AHBSC_SEC_VIO_MISC_INFON_SEC_VIO_MISC_INFO_COUNT (8U)

/*! @name SEC_VIO_INFO_VALID - Security Violation Info Validity for Address */
/*! @{ */

#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID0_MASK (0x1U)
#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID0_SHIFT (0U)
/*! VIO_INFO_VALID0 - Violation information valid flag for AHB port 0
 *  0b0..Not valid
 *  0b1..Valid
 */
#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID0(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID0_SHIFT)) & AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID0_MASK)

#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID1_MASK (0x2U)
#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID1_SHIFT (1U)
/*! VIO_INFO_VALID1 - Violation information valid flag for AHB port 1
 *  0b0..Not valid
 *  0b1..Valid
 */
#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID1(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID1_SHIFT)) & AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID1_MASK)

#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID2_MASK (0x4U)
#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID2_SHIFT (2U)
/*! VIO_INFO_VALID2 - Violation information valid flag for AHB port 2
 *  0b0..Not valid
 *  0b1..Valid
 */
#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID2(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID2_SHIFT)) & AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID2_MASK)

#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID3_MASK (0x8U)
#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID3_SHIFT (3U)
/*! VIO_INFO_VALID3 - Violation information valid flag for AHB port 3
 *  0b0..Not valid
 *  0b1..Valid
 */
#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID3(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID3_SHIFT)) & AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID3_MASK)

#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID4_MASK (0x10U)
#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID4_SHIFT (4U)
/*! VIO_INFO_VALID4 - Violation information valid flag for AHB port 4
 *  0b0..Not valid
 *  0b1..Valid
 */
#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID4(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID4_SHIFT)) & AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID4_MASK)

#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID5_MASK (0x20U)
#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID5_SHIFT (5U)
/*! VIO_INFO_VALID5 - Violation information valid flag for AHB port 5
 *  0b0..Not valid
 *  0b1..Valid
 */
#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID5(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID5_SHIFT)) & AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID5_MASK)

#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID6_MASK (0x40U)
#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID6_SHIFT (6U)
/*! VIO_INFO_VALID6 - Violation information valid flag for AHB port 6
 *  0b0..Not valid
 *  0b1..Valid
 */
#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID6(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID6_SHIFT)) & AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID6_MASK)

#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID7_MASK (0x80U)
#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID7_SHIFT (7U)
/*! VIO_INFO_VALID7 - Violation information valid flag for AHB port 7
 *  0b0..Not valid
 *  0b1..Valid
 */
#define AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID7(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID7_SHIFT)) & AHBSC_SEC_VIO_INFO_VALID_VIO_INFO_VALID7_MASK)
/*! @} */

/*! @name SEC_GP_REG - Secure general purpose registers */
/*! @{ */

#define AHBSC_SEC_GP_REG_AON_GPIO_INT_0_MASK     (0x1U)
#define AHBSC_SEC_GP_REG_AON_GPIO_INT_0_SHIFT    (0U)
/*! AON_GPIO_INT_0 - AON_GPIO_INT_0
 *  0b0..Disabled
 *  0b1..The interrupt is masked reaching to CM0+
 */
#define AHBSC_SEC_GP_REG_AON_GPIO_INT_0(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_AON_GPIO_INT_0_SHIFT)) & AHBSC_SEC_GP_REG_AON_GPIO_INT_0_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_0_MASK     (0x1U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_0_SHIFT    (0U)
/*! DMA0_IPD_REQ_0 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_0(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_0_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_0_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_0_MASK     (0x1U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_0_SHIFT    (0U)
/*! DMA1_IPD_REQ_0 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_0(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_0_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_0_MASK)

#define AHBSC_SEC_GP_REG_AON_GPIO_INT_1_MASK     (0x2U)
#define AHBSC_SEC_GP_REG_AON_GPIO_INT_1_SHIFT    (1U)
/*! AON_GPIO_INT_1 - AON_GPIO_INT_1
 *  0b0..Disabled
 *  0b1..The interrupt is masked reaching to CM0+.
 */
#define AHBSC_SEC_GP_REG_AON_GPIO_INT_1(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_AON_GPIO_INT_1_SHIFT)) & AHBSC_SEC_GP_REG_AON_GPIO_INT_1_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_1_MASK     (0x2U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_1_SHIFT    (1U)
/*! DMA0_IPD_REQ_1 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_1(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_1_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_1_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_1_MASK     (0x2U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_1_SHIFT    (1U)
/*! DMA1_IPD_REQ_1 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_1(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_1_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_1_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_2_MASK     (0x4U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_2_SHIFT    (2U)
/*! DMA0_IPD_REQ_2 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_2(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_2_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_2_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_2_MASK     (0x4U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_2_SHIFT    (2U)
/*! DMA1_IPD_REQ_2 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_2(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_2_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_2_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_3_MASK     (0x8U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_3_SHIFT    (3U)
/*! DMA0_IPD_REQ_3 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_3(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_3_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_3_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_3_MASK     (0x8U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_3_SHIFT    (3U)
/*! DMA1_IPD_REQ_3 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_3(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_3_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_3_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_4_MASK     (0x10U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_4_SHIFT    (4U)
/*! DMA0_IPD_REQ_4 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_4(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_4_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_4_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_4_MASK     (0x10U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_4_SHIFT    (4U)
/*! DMA1_IPD_REQ_4 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_4(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_4_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_4_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_5_MASK     (0x20U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_5_SHIFT    (5U)
/*! DMA0_IPD_REQ_5 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_5(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_5_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_5_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_5_MASK     (0x20U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_5_SHIFT    (5U)
/*! DMA1_IPD_REQ_5 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_5(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_5_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_5_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_6_MASK     (0x40U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_6_SHIFT    (6U)
/*! DMA0_IPD_REQ_6 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_6(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_6_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_6_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_6_MASK     (0x40U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_6_SHIFT    (6U)
/*! DMA1_IPD_REQ_6 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_6(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_6_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_6_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_7_MASK     (0x80U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_7_SHIFT    (7U)
/*! DMA0_IPD_REQ_7 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_7(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_7_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_7_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_7_MASK     (0x80U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_7_SHIFT    (7U)
/*! DMA1_IPD_REQ_7 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_7(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_7_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_7_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_8_MASK     (0x100U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_8_SHIFT    (8U)
/*! DMA0_IPD_REQ_8 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_8(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_8_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_8_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_8_MASK     (0x100U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_8_SHIFT    (8U)
/*! DMA1_IPD_REQ_8 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_8(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_8_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_8_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_9_MASK     (0x200U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_9_SHIFT    (9U)
/*! DMA0_IPD_REQ_9 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_9(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_9_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_9_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_9_MASK     (0x200U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_9_SHIFT    (9U)
/*! DMA1_IPD_REQ_9 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_9(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_9_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_9_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_10_MASK    (0x400U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_10_SHIFT   (10U)
/*! DMA0_IPD_REQ_10 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_10(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_10_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_10_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_10_MASK    (0x400U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_10_SHIFT   (10U)
/*! DMA1_IPD_REQ_10 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_10(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_10_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_10_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_11_MASK    (0x800U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_11_SHIFT   (11U)
/*! DMA0_IPD_REQ_11 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_11(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_11_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_11_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_11_MASK    (0x800U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_11_SHIFT   (11U)
/*! DMA1_IPD_REQ_11 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_11(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_11_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_11_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_12_MASK    (0x1000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_12_SHIFT   (12U)
/*! DMA0_IPD_REQ_12 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_12(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_12_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_12_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_12_MASK    (0x1000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_12_SHIFT   (12U)
/*! DMA1_IPD_REQ_12 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_12(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_12_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_12_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_13_MASK    (0x2000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_13_SHIFT   (13U)
/*! DMA0_IPD_REQ_13 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_13(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_13_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_13_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_13_MASK    (0x2000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_13_SHIFT   (13U)
/*! DMA1_IPD_REQ_13 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_13(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_13_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_13_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_14_MASK    (0x4000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_14_SHIFT   (14U)
/*! DMA0_IPD_REQ_14 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_14(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_14_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_14_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_14_MASK    (0x4000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_14_SHIFT   (14U)
/*! DMA1_IPD_REQ_14 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_14(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_14_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_14_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_15_MASK    (0x8000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_15_SHIFT   (15U)
/*! DMA0_IPD_REQ_15 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_15(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_15_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_15_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_15_MASK    (0x8000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_15_SHIFT   (15U)
/*! DMA1_IPD_REQ_15 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_15(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_15_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_15_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_16_MASK    (0x10000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_16_SHIFT   (16U)
/*! DMA0_IPD_REQ_16 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_16(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_16_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_16_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_16_MASK    (0x10000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_16_SHIFT   (16U)
/*! DMA1_IPD_REQ_16 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_16(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_16_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_16_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_17_MASK    (0x20000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_17_SHIFT   (17U)
/*! DMA0_IPD_REQ_17 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_17(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_17_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_17_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_17_MASK    (0x20000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_17_SHIFT   (17U)
/*! DMA1_IPD_REQ_17 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_17(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_17_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_17_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_18_MASK    (0x40000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_18_SHIFT   (18U)
/*! DMA0_IPD_REQ_18 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_18(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_18_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_18_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_18_MASK    (0x40000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_18_SHIFT   (18U)
/*! DMA1_IPD_REQ_18 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_18(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_18_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_18_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_19_MASK    (0x80000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_19_SHIFT   (19U)
/*! DMA0_IPD_REQ_19 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_19(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_19_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_19_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_19_MASK    (0x80000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_19_SHIFT   (19U)
/*! DMA1_IPD_REQ_19 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_19(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_19_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_19_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_20_MASK    (0x100000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_20_SHIFT   (20U)
/*! DMA0_IPD_REQ_20 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_20(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_20_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_20_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_20_MASK    (0x100000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_20_SHIFT   (20U)
/*! DMA1_IPD_REQ_20 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_20(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_20_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_20_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_21_MASK    (0x200000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_21_SHIFT   (21U)
/*! DMA0_IPD_REQ_21 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_21(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_21_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_21_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_21_MASK    (0x200000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_21_SHIFT   (21U)
/*! DMA1_IPD_REQ_21 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_21(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_21_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_21_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_22_MASK    (0x400000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_22_SHIFT   (22U)
/*! DMA0_IPD_REQ_22 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_22(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_22_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_22_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_22_MASK    (0x400000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_22_SHIFT   (22U)
/*! DMA1_IPD_REQ_22 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_22(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_22_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_22_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_23_MASK    (0x800000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_23_SHIFT   (23U)
/*! DMA0_IPD_REQ_23 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_23(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_23_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_23_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_23_MASK    (0x800000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_23_SHIFT   (23U)
/*! DMA1_IPD_REQ_23 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_23(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_23_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_23_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_24_MASK    (0x1000000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_24_SHIFT   (24U)
/*! DMA0_IPD_REQ_24 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_24(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_24_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_24_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_24_MASK    (0x1000000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_24_SHIFT   (24U)
/*! DMA1_IPD_REQ_24 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_24(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_24_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_24_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_25_MASK    (0x2000000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_25_SHIFT   (25U)
/*! DMA0_IPD_REQ_25 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_25(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_25_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_25_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_25_MASK    (0x2000000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_25_SHIFT   (25U)
/*! DMA1_IPD_REQ_25 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_25(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_25_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_25_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_26_MASK    (0x4000000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_26_SHIFT   (26U)
/*! DMA0_IPD_REQ_26 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_26(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_26_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_26_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_26_MASK    (0x4000000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_26_SHIFT   (26U)
/*! DMA1_IPD_REQ_26 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_26(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_26_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_26_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_27_MASK    (0x8000000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_27_SHIFT   (27U)
/*! DMA0_IPD_REQ_27 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_27(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_27_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_27_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_27_MASK    (0x8000000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_27_SHIFT   (27U)
/*! DMA1_IPD_REQ_27 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_27(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_27_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_27_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_28_MASK    (0x10000000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_28_SHIFT   (28U)
/*! DMA0_IPD_REQ_28 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_28(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_28_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_28_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_28_MASK    (0x10000000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_28_SHIFT   (28U)
/*! DMA1_IPD_REQ_28 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_28(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_28_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_28_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_29_MASK    (0x20000000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_29_SHIFT   (29U)
/*! DMA0_IPD_REQ_29 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_29(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_29_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_29_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_29_MASK    (0x20000000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_29_SHIFT   (29U)
/*! DMA1_IPD_REQ_29 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_29(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_29_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_29_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_30_MASK    (0x40000000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_30_SHIFT   (30U)
/*! DMA0_IPD_REQ_30 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_30(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_30_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_30_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_30_MASK    (0x40000000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_30_SHIFT   (30U)
/*! DMA1_IPD_REQ_30 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_30(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_30_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_30_MASK)

#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_31_MASK    (0x80000000U)
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_31_SHIFT   (31U)
/*! DMA0_IPD_REQ_31 - DMA0 IPD_REQ
 *  0b0..Indicates that DMA0 is masked for IPD_REQ
 *  0b1..Indicates that DMA0 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA0_IPD_REQ_31(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA0_IPD_REQ_31_SHIFT)) & AHBSC_SEC_GP_REG_DMA0_IPD_REQ_31_MASK)

#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_31_MASK    (0x80000000U)
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_31_SHIFT   (31U)
/*! DMA1_IPD_REQ_31 - DMA1 IPD_REQ
 *  0b0..Indicates that DMA1 is masked for IPD_REQ
 *  0b1..Indicates that DMA1 is enabled for IPD_REQ
 */
#define AHBSC_SEC_GP_REG_DMA1_IPD_REQ_31(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_SEC_GP_REG_DMA1_IPD_REQ_31_SHIFT)) & AHBSC_SEC_GP_REG_DMA1_IPD_REQ_31_MASK)
/*! @} */

/* The count of AHBSC_SEC_GP_REG */
#define AHBSC_SEC_GP_REG_COUNT                   (9U)

/*! @name MASTER_SEC_LEVEL - Master Secure Level */
/*! @{ */

#define AHBSC_MASTER_SEC_LEVEL_DMA0_MASK         (0xCU)
#define AHBSC_MASTER_SEC_LEVEL_DMA0_SHIFT        (2U)
/*! DMA0 - DMA0
 *  0b00..Non-secure and non-privileged Master
 *  0b01..Non-secure and privileged Master
 *  0b10..Secure and non-privileged Master
 *  0b11..Secure and privileged Master
 */
#define AHBSC_MASTER_SEC_LEVEL_DMA0(x)           (((uint32_t)(((uint32_t)(x)) << AHBSC_MASTER_SEC_LEVEL_DMA0_SHIFT)) & AHBSC_MASTER_SEC_LEVEL_DMA0_MASK)

#define AHBSC_MASTER_SEC_LEVEL_PKC_MASK          (0x30U)
#define AHBSC_MASTER_SEC_LEVEL_PKC_SHIFT         (4U)
/*! PKC - PKC
 *  0b00..Non-secure and non-privileged Master
 *  0b01..Non-secure and privileged Master
 *  0b10..Secure and non-privileged Master
 *  0b11..Secure and privileged Master
 */
#define AHBSC_MASTER_SEC_LEVEL_PKC(x)            (((uint32_t)(((uint32_t)(x)) << AHBSC_MASTER_SEC_LEVEL_PKC_SHIFT)) & AHBSC_MASTER_SEC_LEVEL_PKC_MASK)

#define AHBSC_MASTER_SEC_LEVEL_DMA1_MASK         (0xC0U)
#define AHBSC_MASTER_SEC_LEVEL_DMA1_SHIFT        (6U)
/*! DMA1 - DMA1
 *  0b00..Non-secure and non-privileged Master
 *  0b01..Non-secure and privileged Master
 *  0b10..Secure and non-privileged Master
 *  0b11..Secure and privileged Master
 */
#define AHBSC_MASTER_SEC_LEVEL_DMA1(x)           (((uint32_t)(((uint32_t)(x)) << AHBSC_MASTER_SEC_LEVEL_DMA1_SHIFT)) & AHBSC_MASTER_SEC_LEVEL_DMA1_MASK)
/*! @} */

/*! @name MASTER_SEC_ANTI_POL_REG - Master Secure Level */
/*! @{ */

#define AHBSC_MASTER_SEC_ANTI_POL_REG_DMA0_MASK  (0xCU)
#define AHBSC_MASTER_SEC_ANTI_POL_REG_DMA0_SHIFT (2U)
/*! DMA0 - DMA0
 *  0b00..Secure and privileged Master
 *  0b01..Secure and non-privileged Master
 *  0b10..Non-secure and privileged Master
 *  0b11..Non-secure and non-privileged Master
 */
#define AHBSC_MASTER_SEC_ANTI_POL_REG_DMA0(x)    (((uint32_t)(((uint32_t)(x)) << AHBSC_MASTER_SEC_ANTI_POL_REG_DMA0_SHIFT)) & AHBSC_MASTER_SEC_ANTI_POL_REG_DMA0_MASK)

#define AHBSC_MASTER_SEC_ANTI_POL_REG_PKC_MASK   (0x30U)
#define AHBSC_MASTER_SEC_ANTI_POL_REG_PKC_SHIFT  (4U)
/*! PKC - PKC
 *  0b00..Secure and privileged Master
 *  0b01..Secure and non-privileged Master
 *  0b10..Non-secure and privileged Master
 *  0b11..Non-secure and non-privileged Master
 */
#define AHBSC_MASTER_SEC_ANTI_POL_REG_PKC(x)     (((uint32_t)(((uint32_t)(x)) << AHBSC_MASTER_SEC_ANTI_POL_REG_PKC_SHIFT)) & AHBSC_MASTER_SEC_ANTI_POL_REG_PKC_MASK)

#define AHBSC_MASTER_SEC_ANTI_POL_REG_DMA1_MASK  (0xC0U)
#define AHBSC_MASTER_SEC_ANTI_POL_REG_DMA1_SHIFT (6U)
/*! DMA1 - DMA1
 *  0b00..Secure and privileged Master
 *  0b01..Secure and non-privileged Master
 *  0b10..Non-secure and privileged Master
 *  0b11..Non-secure and non-privileged Master
 */
#define AHBSC_MASTER_SEC_ANTI_POL_REG_DMA1(x)    (((uint32_t)(((uint32_t)(x)) << AHBSC_MASTER_SEC_ANTI_POL_REG_DMA1_SHIFT)) & AHBSC_MASTER_SEC_ANTI_POL_REG_DMA1_MASK)
/*! @} */

/*! @name CPU0_LOCK_REG - Miscellaneous CPU0 Control Signals */
/*! @{ */

#define AHBSC_CPU0_LOCK_REG_LOCK_NS_VTOR_MASK    (0x3U)
#define AHBSC_CPU0_LOCK_REG_LOCK_NS_VTOR_SHIFT   (0U)
/*! LOCK_NS_VTOR - LOCK_NS_VTOR
 *  0b00..Reserved
 *  0b01..CM33 (CPU0) LOCKNSVTOR is 1
 *  0b10..CM33 (CPU0) LOCKNSVTOR is 0
 *  0b11..Reserved
 */
#define AHBSC_CPU0_LOCK_REG_LOCK_NS_VTOR(x)      (((uint32_t)(((uint32_t)(x)) << AHBSC_CPU0_LOCK_REG_LOCK_NS_VTOR_SHIFT)) & AHBSC_CPU0_LOCK_REG_LOCK_NS_VTOR_MASK)

#define AHBSC_CPU0_LOCK_REG_LOCK_NS_MPU_MASK     (0xCU)
#define AHBSC_CPU0_LOCK_REG_LOCK_NS_MPU_SHIFT    (2U)
/*! LOCK_NS_MPU - LOCK_NS_MPU
 *  0b00..Reserved
 *  0b01..CM33 (CPU0) LOCK_NS_MPU is 1
 *  0b10..CM33 (CPU0) LOCK_NS_MPU is 0
 *  0b11..Reserved
 */
#define AHBSC_CPU0_LOCK_REG_LOCK_NS_MPU(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_CPU0_LOCK_REG_LOCK_NS_MPU_SHIFT)) & AHBSC_CPU0_LOCK_REG_LOCK_NS_MPU_MASK)

#define AHBSC_CPU0_LOCK_REG_LOCK_S_VTAIRCR_MASK  (0x30U)
#define AHBSC_CPU0_LOCK_REG_LOCK_S_VTAIRCR_SHIFT (4U)
/*! LOCK_S_VTAIRCR - LOCK_S_VTAIRCR
 *  0b00..Reserved
 *  0b01..CM33 (CPU0) LOCK_S_VTAIRCR is 1
 *  0b10..CM33 (CPU0) LOCK_S_VTAIRCR is 0
 *  0b11..Reserved
 */
#define AHBSC_CPU0_LOCK_REG_LOCK_S_VTAIRCR(x)    (((uint32_t)(((uint32_t)(x)) << AHBSC_CPU0_LOCK_REG_LOCK_S_VTAIRCR_SHIFT)) & AHBSC_CPU0_LOCK_REG_LOCK_S_VTAIRCR_MASK)

#define AHBSC_CPU0_LOCK_REG_LOCK_S_MPU_MASK      (0xC0U)
#define AHBSC_CPU0_LOCK_REG_LOCK_S_MPU_SHIFT     (6U)
/*! LOCK_S_MPU - LOCK_S_MPU
 *  0b00..Reserved
 *  0b01..CM33 (CPU0) LOCK_S_MPU is 1
 *  0b10..CM33 (CPU0) LOCK_S_MPU is 0
 *  0b11..Reserved
 */
#define AHBSC_CPU0_LOCK_REG_LOCK_S_MPU(x)        (((uint32_t)(((uint32_t)(x)) << AHBSC_CPU0_LOCK_REG_LOCK_S_MPU_SHIFT)) & AHBSC_CPU0_LOCK_REG_LOCK_S_MPU_MASK)

#define AHBSC_CPU0_LOCK_REG_LOCK_SAU_MASK        (0x300U)
#define AHBSC_CPU0_LOCK_REG_LOCK_SAU_SHIFT       (8U)
/*! LOCK_SAU - LOCK_SAU
 *  0b00..Reserved
 *  0b01..CM33 (CPU0) LOCK_SAU is 1
 *  0b10..CM33 (CPU0) LOCK_SAU is 0
 *  0b11..Reserved
 */
#define AHBSC_CPU0_LOCK_REG_LOCK_SAU(x)          (((uint32_t)(((uint32_t)(x)) << AHBSC_CPU0_LOCK_REG_LOCK_SAU_SHIFT)) & AHBSC_CPU0_LOCK_REG_LOCK_SAU_MASK)
/*! @} */

/*! @name MISC_CTRL_DP_REG - Secure Control Duplicate */
/*! @{ */

#define AHBSC_MISC_CTRL_DP_REG_WRITE_LOCK_MASK   (0x3U)
#define AHBSC_MISC_CTRL_DP_REG_WRITE_LOCK_SHIFT  (0U)
/*! WRITE_LOCK - Write Lock
 *  0b00..Reserved
 *  0b01..Writes to this register and to the Memory and Peripheral RULE registers are not allowed
 *  0b10..Writes to this register and to the Memory and Peripheral RULE registers are allowed
 *  0b11..Reserved
 */
#define AHBSC_MISC_CTRL_DP_REG_WRITE_LOCK(x)     (((uint32_t)(((uint32_t)(x)) << AHBSC_MISC_CTRL_DP_REG_WRITE_LOCK_SHIFT)) & AHBSC_MISC_CTRL_DP_REG_WRITE_LOCK_MASK)

#define AHBSC_MISC_CTRL_DP_REG_ENABLE_SECURE_CHECKING_MASK (0xCU)
#define AHBSC_MISC_CTRL_DP_REG_ENABLE_SECURE_CHECKING_SHIFT (2U)
/*! ENABLE_SECURE_CHECKING - Enable Secure Checking
 *  0b00..Reserved
 *  0b01..Enables secure checking. Violation can be detected when the security level of a transaction does not
 *        meet the security rule of the slave or memory to be accessed.
 *  0b10..Disables secure checking. Even if the security level of a transaction does not conform to the security
 *        rule of the slave or memory, it will not be detected as a violation.
 *  0b11..Reserved
 */
#define AHBSC_MISC_CTRL_DP_REG_ENABLE_SECURE_CHECKING(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_MISC_CTRL_DP_REG_ENABLE_SECURE_CHECKING_SHIFT)) & AHBSC_MISC_CTRL_DP_REG_ENABLE_SECURE_CHECKING_MASK)

#define AHBSC_MISC_CTRL_DP_REG_ENABLE_S_PRIV_CHECK_MASK (0x30U)
#define AHBSC_MISC_CTRL_DP_REG_ENABLE_S_PRIV_CHECK_SHIFT (4U)
/*! ENABLE_S_PRIV_CHECK - Enable Secure Privilege Checking
 *  0b00..Reserved
 *  0b01..Enables the privilege checking of secure mode access.
 *  0b10..Disables the privilege checking of secure mode access.
 *  0b11..Reserved
 */
#define AHBSC_MISC_CTRL_DP_REG_ENABLE_S_PRIV_CHECK(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_MISC_CTRL_DP_REG_ENABLE_S_PRIV_CHECK_SHIFT)) & AHBSC_MISC_CTRL_DP_REG_ENABLE_S_PRIV_CHECK_MASK)

#define AHBSC_MISC_CTRL_DP_REG_ENABLE_NS_PRIV_CHECK_MASK (0xC0U)
#define AHBSC_MISC_CTRL_DP_REG_ENABLE_NS_PRIV_CHECK_SHIFT (6U)
/*! ENABLE_NS_PRIV_CHECK - Enable Non-Secure Privilege Checking
 *  0b00..Reserved
 *  0b01..Enables the privilege checking of non-secure mode access.
 *  0b10..Disables the privilege checking of non-secure mode access.
 *  0b11..Reserved
 */
#define AHBSC_MISC_CTRL_DP_REG_ENABLE_NS_PRIV_CHECK(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_MISC_CTRL_DP_REG_ENABLE_NS_PRIV_CHECK_SHIFT)) & AHBSC_MISC_CTRL_DP_REG_ENABLE_NS_PRIV_CHECK_MASK)

#define AHBSC_MISC_CTRL_DP_REG_DISABLE_VIOLATION_ABORT_MASK (0x300U)
#define AHBSC_MISC_CTRL_DP_REG_DISABLE_VIOLATION_ABORT_SHIFT (8U)
/*! DISABLE_VIOLATION_ABORT - Disable Violation Abort
 *  0b00..Reserved
 *  0b01..The violation detected by the secure checker will not cause an abort, but a secure_violation_irq
 *        (interrupt request) will still be asserted and serviced by ISR.
 *  0b10..The violation detected by the secure checker will cause an abort.
 *  0b11..Reserved
 */
#define AHBSC_MISC_CTRL_DP_REG_DISABLE_VIOLATION_ABORT(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_MISC_CTRL_DP_REG_DISABLE_VIOLATION_ABORT_SHIFT)) & AHBSC_MISC_CTRL_DP_REG_DISABLE_VIOLATION_ABORT_MASK)

#define AHBSC_MISC_CTRL_DP_REG_DISABLE_STRICT_MODE_MASK (0xC00U)
#define AHBSC_MISC_CTRL_DP_REG_DISABLE_STRICT_MODE_SHIFT (10U)
/*! DISABLE_STRICT_MODE - Disable Strict Mode
 *  0b00..Reserved
 *  0b01..Master strict mode is disabled and can access memories and peripherals at the same level or below that level
 *  0b10..Master strict mode is enabled and can access memories and peripherals at same level only
 *  0b11..Reserved
 */
#define AHBSC_MISC_CTRL_DP_REG_DISABLE_STRICT_MODE(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_MISC_CTRL_DP_REG_DISABLE_STRICT_MODE_SHIFT)) & AHBSC_MISC_CTRL_DP_REG_DISABLE_STRICT_MODE_MASK)

#define AHBSC_MISC_CTRL_DP_REG_IDAU_ALL_NS_MASK  (0xC000U)
#define AHBSC_MISC_CTRL_DP_REG_IDAU_ALL_NS_SHIFT (14U)
/*! IDAU_ALL_NS - IDAU All Non-Secure
 *  0b00..Reserved
 *  0b01..IDAU is disabled, which means that all memories are attributed as non-secure memory.
 *  0b10..IDAU is enabled (restrictive mode)
 *  0b11..Reserved
 */
#define AHBSC_MISC_CTRL_DP_REG_IDAU_ALL_NS(x)    (((uint32_t)(((uint32_t)(x)) << AHBSC_MISC_CTRL_DP_REG_IDAU_ALL_NS_SHIFT)) & AHBSC_MISC_CTRL_DP_REG_IDAU_ALL_NS_MASK)
/*! @} */

/*! @name MISC_CTRL_REG - Secure Control */
/*! @{ */

#define AHBSC_MISC_CTRL_REG_WRITE_LOCK_MASK      (0x3U)
#define AHBSC_MISC_CTRL_REG_WRITE_LOCK_SHIFT     (0U)
/*! WRITE_LOCK - Write Lock
 *  0b00..Reserved
 *  0b01..Writes to this register and to the Memory and Peripheral RULE registers are not allowed
 *  0b10..Writes to this register and to the Memory and Peripheral RULE registers are allowed
 *  0b11..Reserved
 */
#define AHBSC_MISC_CTRL_REG_WRITE_LOCK(x)        (((uint32_t)(((uint32_t)(x)) << AHBSC_MISC_CTRL_REG_WRITE_LOCK_SHIFT)) & AHBSC_MISC_CTRL_REG_WRITE_LOCK_MASK)

#define AHBSC_MISC_CTRL_REG_ENABLE_SECURE_CHECKING_MASK (0xCU)
#define AHBSC_MISC_CTRL_REG_ENABLE_SECURE_CHECKING_SHIFT (2U)
/*! ENABLE_SECURE_CHECKING - Enable Secure Checking
 *  0b00..Reserved
 *  0b01..Enables secure checking. Violation can be detected when the security level of a transaction does not
 *        meet the security rule of the slave or memory to be accessed.
 *  0b10..Disables secure checking. Even if the security level of a transaction does not conform to the security
 *        rule of the slave or memory, it will not be detected as a violation.
 *  0b11..Reserved
 */
#define AHBSC_MISC_CTRL_REG_ENABLE_SECURE_CHECKING(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_MISC_CTRL_REG_ENABLE_SECURE_CHECKING_SHIFT)) & AHBSC_MISC_CTRL_REG_ENABLE_SECURE_CHECKING_MASK)

#define AHBSC_MISC_CTRL_REG_ENABLE_S_PRIV_CHECK_MASK (0x30U)
#define AHBSC_MISC_CTRL_REG_ENABLE_S_PRIV_CHECK_SHIFT (4U)
/*! ENABLE_S_PRIV_CHECK - Enable Secure Privilege Checking
 *  0b00..Reserved
 *  0b01..Enables privilege checking of secure mode access.
 *  0b10..Disables privilege checking of secure mode access.
 *  0b11..Reserved
 */
#define AHBSC_MISC_CTRL_REG_ENABLE_S_PRIV_CHECK(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_MISC_CTRL_REG_ENABLE_S_PRIV_CHECK_SHIFT)) & AHBSC_MISC_CTRL_REG_ENABLE_S_PRIV_CHECK_MASK)

#define AHBSC_MISC_CTRL_REG_ENABLE_NS_PRIV_CHECK_MASK (0xC0U)
#define AHBSC_MISC_CTRL_REG_ENABLE_NS_PRIV_CHECK_SHIFT (6U)
/*! ENABLE_NS_PRIV_CHECK - Enable Non-Secure Privilege Checking
 *  0b00..Reserved
 *  0b01..Enables privilege checking of non-secure mode access.
 *  0b10..Disables privilege checking of non-secure mode access is disabled.
 *  0b11..Reserved
 */
#define AHBSC_MISC_CTRL_REG_ENABLE_NS_PRIV_CHECK(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_MISC_CTRL_REG_ENABLE_NS_PRIV_CHECK_SHIFT)) & AHBSC_MISC_CTRL_REG_ENABLE_NS_PRIV_CHECK_MASK)

#define AHBSC_MISC_CTRL_REG_DISABLE_VIOLATION_ABORT_MASK (0x300U)
#define AHBSC_MISC_CTRL_REG_DISABLE_VIOLATION_ABORT_SHIFT (8U)
/*! DISABLE_VIOLATION_ABORT - Disable Violation Abort
 *  0b00..Reserved
 *  0b01..The violation detected by the secure checker will not cause an abort, but a secure_violation_irq
 *        (interrupt request) will still be asserted and serviced by ISR.
 *  0b10..The violation detected by the secure checker will cause an abort and a secure_violation_irq will also be generated.
 *  0b11..Reserved
 */
#define AHBSC_MISC_CTRL_REG_DISABLE_VIOLATION_ABORT(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_MISC_CTRL_REG_DISABLE_VIOLATION_ABORT_SHIFT)) & AHBSC_MISC_CTRL_REG_DISABLE_VIOLATION_ABORT_MASK)

#define AHBSC_MISC_CTRL_REG_DISABLE_STRICT_MODE_MASK (0xC00U)
#define AHBSC_MISC_CTRL_REG_DISABLE_STRICT_MODE_SHIFT (10U)
/*! DISABLE_STRICT_MODE - Disable Strict Mode
 *  0b00..Reserved
 *  0b01..Master strict mode is disabled and can access memories and peripherals at the same level or below that level
 *  0b10..Master strict mode is enabled and can access memories and peripherals at same level only
 *  0b11..Reserved
 */
#define AHBSC_MISC_CTRL_REG_DISABLE_STRICT_MODE(x) (((uint32_t)(((uint32_t)(x)) << AHBSC_MISC_CTRL_REG_DISABLE_STRICT_MODE_SHIFT)) & AHBSC_MISC_CTRL_REG_DISABLE_STRICT_MODE_MASK)

#define AHBSC_MISC_CTRL_REG_IDAU_ALL_NS_MASK     (0xC000U)
#define AHBSC_MISC_CTRL_REG_IDAU_ALL_NS_SHIFT    (14U)
/*! IDAU_ALL_NS - IDAU All Non-Secure
 *  0b00..Reserved
 *  0b01..IDAU is disabled, which means that all memories are attributed as non-secure memory.
 *  0b10..IDAU is enabled (restrictive mode)
 *  0b11..Reserved
 */
#define AHBSC_MISC_CTRL_REG_IDAU_ALL_NS(x)       (((uint32_t)(((uint32_t)(x)) << AHBSC_MISC_CTRL_REG_IDAU_ALL_NS_SHIFT)) & AHBSC_MISC_CTRL_REG_IDAU_ALL_NS_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group AHBSC_Register_Masks */


/* AHBSC - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral AHBSC__AHBSC0 base address */
  #define AHBSC__AHBSC0_BASE                       (0x50108000u)
  /** Peripheral AHBSC__AHBSC0 base address */
  #define AHBSC__AHBSC0_BASE_NS                    (0x40108000u)
  /** Peripheral AHBSC__AHBSC0 base pointer */
  #define AHBSC__AHBSC0                            ((AHBSC_Type *)AHBSC__AHBSC0_BASE)
  /** Peripheral AHBSC__AHBSC0 base pointer */
  #define AHBSC__AHBSC0_NS                         ((AHBSC_Type *)AHBSC__AHBSC0_BASE_NS)
  /** Array initializer of AHBSC peripheral base addresses */
  #define AHBSC_BASE_ADDRS                         { AHBSC__AHBSC0_BASE }
  /** Array initializer of AHBSC peripheral base pointers */
  #define AHBSC_BASE_PTRS                          { AHBSC__AHBSC0 }
  /** Array initializer of AHBSC peripheral base addresses */
  #define AHBSC_BASE_ADDRS_NS                      { AHBSC__AHBSC0_BASE_NS }
  /** Array initializer of AHBSC peripheral base pointers */
  #define AHBSC_BASE_PTRS_NS                       { AHBSC__AHBSC0_NS }
#else
  /** Peripheral AHBSC__AHBSC0 base address */
  #define AHBSC__AHBSC0_BASE                       (0x40108000u)
  /** Peripheral AHBSC__AHBSC0 base pointer */
  #define AHBSC__AHBSC0                            ((AHBSC_Type *)AHBSC__AHBSC0_BASE)
  /** Array initializer of AHBSC peripheral base addresses */
  #define AHBSC_BASE_ADDRS                         { AHBSC__AHBSC0_BASE }
  /** Array initializer of AHBSC peripheral base pointers */
  #define AHBSC_BASE_PTRS                          { AHBSC__AHBSC0 }
#endif

/*!
 * @}
 */ /* end of group AHBSC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- AOI Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup AOI_Peripheral_Access_Layer AOI Peripheral Access Layer
 * @{
 */

/** AOI - Register Layout Typedef */
typedef struct {
  struct {                                         /* offset: 0x0, array step: 0x4 */
    __IO uint16_t BFCRT01;                           /**< Boolean Function Term 0 and 1 Configuration for EVENT0..Boolean Function Term 0 and 1 Configuration for EVENT3, array offset: 0x0, array step: 0x4 */
    __IO uint16_t BFCRT23;                           /**< Boolean Function Term 2 and 3 Configuration for EVENT0..Boolean Function Term 2 and 3 Configuration for EVENT3, array offset: 0x2, array step: 0x4 */
  } BFCRT[4];
} AOI_Type;

/* ----------------------------------------------------------------------------
   -- AOI Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup AOI_Register_Masks AOI Register Masks
 * @{
 */

/*! @name BFCRT01 - Boolean Function Term 0 and 1 Configuration for EVENT0..Boolean Function Term 0 and 1 Configuration for EVENT3 */
/*! @{ */

#define AOI_BFCRT01_PT1_DC_MASK                  (0x3U)
#define AOI_BFCRT01_PT1_DC_SHIFT                 (0U)
/*! PT1_DC - Product Term 1, Input D Configuration
 *  0b00..Force input D to become 0
 *  0b01..Pass input D
 *  0b10..Complement input D
 *  0b11..Force input D to become 1
 */
#define AOI_BFCRT01_PT1_DC(x)                    (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT01_PT1_DC_SHIFT)) & AOI_BFCRT01_PT1_DC_MASK)

#define AOI_BFCRT01_PT1_CC_MASK                  (0xCU)
#define AOI_BFCRT01_PT1_CC_SHIFT                 (2U)
/*! PT1_CC - Product Term 1, Input C Configuration
 *  0b00..Force input C to become 0
 *  0b01..Pass input C
 *  0b10..Complement input C
 *  0b11..Force input C to become 1
 */
#define AOI_BFCRT01_PT1_CC(x)                    (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT01_PT1_CC_SHIFT)) & AOI_BFCRT01_PT1_CC_MASK)

#define AOI_BFCRT01_PT1_BC_MASK                  (0x30U)
#define AOI_BFCRT01_PT1_BC_SHIFT                 (4U)
/*! PT1_BC - Product Term 1, Input B Configuration
 *  0b00..Force input B to become 0
 *  0b01..Pass input B
 *  0b10..Complement input B
 *  0b11..Force input B to become 1
 */
#define AOI_BFCRT01_PT1_BC(x)                    (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT01_PT1_BC_SHIFT)) & AOI_BFCRT01_PT1_BC_MASK)

#define AOI_BFCRT01_PT1_AC_MASK                  (0xC0U)
#define AOI_BFCRT01_PT1_AC_SHIFT                 (6U)
/*! PT1_AC - Product Term 1, Input A Configuration
 *  0b00..Force input A to become 0
 *  0b01..Pass input A
 *  0b10..Complement input A
 *  0b11..Force input A to become 1
 */
#define AOI_BFCRT01_PT1_AC(x)                    (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT01_PT1_AC_SHIFT)) & AOI_BFCRT01_PT1_AC_MASK)

#define AOI_BFCRT01_PT0_DC_MASK                  (0x300U)
#define AOI_BFCRT01_PT0_DC_SHIFT                 (8U)
/*! PT0_DC - Product Term 0, Input D Configuration
 *  0b00..Force input D to become 0
 *  0b01..Pass input D
 *  0b10..Complement input D
 *  0b11..Force input D to become 1
 */
#define AOI_BFCRT01_PT0_DC(x)                    (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT01_PT0_DC_SHIFT)) & AOI_BFCRT01_PT0_DC_MASK)

#define AOI_BFCRT01_PT0_CC_MASK                  (0xC00U)
#define AOI_BFCRT01_PT0_CC_SHIFT                 (10U)
/*! PT0_CC - Product Term 0, Input C Configuration
 *  0b00..Force input C to become 0
 *  0b01..Pass input C
 *  0b10..Complement input C
 *  0b11..Force input C to become 1
 */
#define AOI_BFCRT01_PT0_CC(x)                    (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT01_PT0_CC_SHIFT)) & AOI_BFCRT01_PT0_CC_MASK)

#define AOI_BFCRT01_PT0_BC_MASK                  (0x3000U)
#define AOI_BFCRT01_PT0_BC_SHIFT                 (12U)
/*! PT0_BC - Product Term 0, Input B Configuration
 *  0b00..Force input B to become 0
 *  0b01..Pass input B
 *  0b10..Complement input B
 *  0b11..Force input B to become 1
 */
#define AOI_BFCRT01_PT0_BC(x)                    (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT01_PT0_BC_SHIFT)) & AOI_BFCRT01_PT0_BC_MASK)

#define AOI_BFCRT01_PT0_AC_MASK                  (0xC000U)
#define AOI_BFCRT01_PT0_AC_SHIFT                 (14U)
/*! PT0_AC - Product Term 0, Input A Configuration
 *  0b00..Force input A to become 0
 *  0b01..Pass input A
 *  0b10..Complement input A
 *  0b11..Force input A to become 1
 */
#define AOI_BFCRT01_PT0_AC(x)                    (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT01_PT0_AC_SHIFT)) & AOI_BFCRT01_PT0_AC_MASK)
/*! @} */

/* The count of AOI_BFCRT01 */
#define AOI_BFCRT01_COUNT                        (4U)

/*! @name BFCRT23 - Boolean Function Term 2 and 3 Configuration for EVENT0..Boolean Function Term 2 and 3 Configuration for EVENT3 */
/*! @{ */

#define AOI_BFCRT23_PT3_DC_MASK                  (0x3U)
#define AOI_BFCRT23_PT3_DC_SHIFT                 (0U)
/*! PT3_DC - Product Term 3, Input D Configuration
 *  0b00..Force input D to become 0
 *  0b01..Pass input D
 *  0b10..Complement input D
 *  0b11..Force input D to become 1
 */
#define AOI_BFCRT23_PT3_DC(x)                    (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT23_PT3_DC_SHIFT)) & AOI_BFCRT23_PT3_DC_MASK)

#define AOI_BFCRT23_PT3_CC_MASK                  (0xCU)
#define AOI_BFCRT23_PT3_CC_SHIFT                 (2U)
/*! PT3_CC - Product Term 3, Input C Configuration
 *  0b00..Force input C to become 0
 *  0b01..Pass input C
 *  0b10..Complement input C
 *  0b11..Force input C to become 1
 */
#define AOI_BFCRT23_PT3_CC(x)                    (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT23_PT3_CC_SHIFT)) & AOI_BFCRT23_PT3_CC_MASK)

#define AOI_BFCRT23_PT3_BC_MASK                  (0x30U)
#define AOI_BFCRT23_PT3_BC_SHIFT                 (4U)
/*! PT3_BC - Product Term 3, Input B Configuration
 *  0b00..Force input B to become 0
 *  0b01..Pass input B
 *  0b10..Complement input B
 *  0b11..Force input B to become 1
 */
#define AOI_BFCRT23_PT3_BC(x)                    (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT23_PT3_BC_SHIFT)) & AOI_BFCRT23_PT3_BC_MASK)

#define AOI_BFCRT23_PT3_AC_MASK                  (0xC0U)
#define AOI_BFCRT23_PT3_AC_SHIFT                 (6U)
/*! PT3_AC - Product Term 3, Input A Configuration
 *  0b00..Force input A to become 0
 *  0b01..Pass input A
 *  0b10..Complement input A
 *  0b11..Force input to become 1
 */
#define AOI_BFCRT23_PT3_AC(x)                    (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT23_PT3_AC_SHIFT)) & AOI_BFCRT23_PT3_AC_MASK)

#define AOI_BFCRT23_PT2_DC_MASK                  (0x300U)
#define AOI_BFCRT23_PT2_DC_SHIFT                 (8U)
/*! PT2_DC - Product Term 2, Input D Configuration
 *  0b00..Force input D to become 0
 *  0b01..Pass input D
 *  0b10..Complement input D
 *  0b11..Force input D to become 1
 */
#define AOI_BFCRT23_PT2_DC(x)                    (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT23_PT2_DC_SHIFT)) & AOI_BFCRT23_PT2_DC_MASK)

#define AOI_BFCRT23_PT2_CC_MASK                  (0xC00U)
#define AOI_BFCRT23_PT2_CC_SHIFT                 (10U)
/*! PT2_CC - Product Term 2, Input C Configuration
 *  0b00..Force input C to become 0
 *  0b01..Pass input C
 *  0b10..Complement input C
 *  0b11..Force input C to become 1
 */
#define AOI_BFCRT23_PT2_CC(x)                    (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT23_PT2_CC_SHIFT)) & AOI_BFCRT23_PT2_CC_MASK)

#define AOI_BFCRT23_PT2_BC_MASK                  (0x3000U)
#define AOI_BFCRT23_PT2_BC_SHIFT                 (12U)
/*! PT2_BC - Product Term 2, Input B Configuration
 *  0b00..Force input B to become 0
 *  0b01..Pass input B
 *  0b10..Complement input B
 *  0b11..Force input B to become 1
 */
#define AOI_BFCRT23_PT2_BC(x)                    (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT23_PT2_BC_SHIFT)) & AOI_BFCRT23_PT2_BC_MASK)

#define AOI_BFCRT23_PT2_AC_MASK                  (0xC000U)
#define AOI_BFCRT23_PT2_AC_SHIFT                 (14U)
/*! PT2_AC - Product Term 2, Input A Configuration
 *  0b00..Force input A to become 0
 *  0b01..Pass input A
 *  0b10..Complement input A
 *  0b11..Force input A to become 1
 */
#define AOI_BFCRT23_PT2_AC(x)                    (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT23_PT2_AC_SHIFT)) & AOI_BFCRT23_PT2_AC_MASK)
/*! @} */

/* The count of AOI_BFCRT23 */
#define AOI_BFCRT23_COUNT                        (4U)


/*!
 * @}
 */ /* end of group AOI_Register_Masks */


/* AOI - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral AOI0 base address */
  #define AOI0_BASE                                (0x50089000u)
  /** Peripheral AOI0 base address */
  #define AOI0_BASE_NS                             (0x40089000u)
  /** Peripheral AOI0 base pointer */
  #define AOI0                                     ((AOI_Type *)AOI0_BASE)
  /** Peripheral AOI0 base pointer */
  #define AOI0_NS                                  ((AOI_Type *)AOI0_BASE_NS)
  /** Array initializer of AOI peripheral base addresses */
  #define AOI_BASE_ADDRS                           { AOI0_BASE }
  /** Array initializer of AOI peripheral base pointers */
  #define AOI_BASE_PTRS                            { AOI0 }
  /** Array initializer of AOI peripheral base addresses */
  #define AOI_BASE_ADDRS_NS                        { AOI0_BASE_NS }
  /** Array initializer of AOI peripheral base pointers */
  #define AOI_BASE_PTRS_NS                         { AOI0_NS }
#else
  /** Peripheral AOI0 base address */
  #define AOI0_BASE                                (0x40089000u)
  /** Peripheral AOI0 base pointer */
  #define AOI0                                     ((AOI_Type *)AOI0_BASE)
  /** Array initializer of AOI peripheral base addresses */
  #define AOI_BASE_ADDRS                           { AOI0_BASE }
  /** Array initializer of AOI peripheral base pointers */
  #define AOI_BASE_PTRS                            { AOI0 }
#endif

/*!
 * @}
 */ /* end of group AOI_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- ATX Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ATX_Peripheral_Access_Layer ATX Peripheral Access Layer
 * @{
 */

/** ATX - Register Layout Typedef */
typedef struct {
  __I  uint32_t VERID;                             /**< ATX Version ID, offset: 0x0 */
       uint32_t PARAM;                             /**< ATX Parameter, offset: 0x4 */
  __IO uint32_t TEST_UNLOCK;                       /**< TEST_UNLOCK register, offset: 0x8 */
  __IO uint32_t CTRL;                              /**< ATX Control Regs, offset: 0xC */
  __IO uint32_t CMP_CTRL;                          /**< ATX Cmp Control Regs, offset: 0x10 */
  __IO uint32_t NVM_CTRL;                          /**< select NVM test channels connecting to ATX buses, offset: 0x14 */
  __IO uint32_t CRACK_DETECT_TRANSMIT_L;           /**< Crack Detect Transmit Low, offset: 0x18 */
       uint8_t RESERVED_0[4];
  __I  uint32_t CRACK_DETECT_RECEIVE_L;            /**< Crack Detect Receive Low, offset: 0x20 */
} ATX_Type;

/* ----------------------------------------------------------------------------
   -- ATX Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ATX_Register_Masks ATX Register Masks
 * @{
 */

/*! @name VERID - ATX Version ID */
/*! @{ */

#define ATX_VERID_FEATURE_MASK                   (0xFFFFU)
#define ATX_VERID_FEATURE_SHIFT                  (0U)
/*! FEATURE - FEATURE */
#define ATX_VERID_FEATURE(x)                     (((uint32_t)(((uint32_t)(x)) << ATX_VERID_FEATURE_SHIFT)) & ATX_VERID_FEATURE_MASK)

#define ATX_VERID_MINOR_MASK                     (0xFF0000U)
#define ATX_VERID_MINOR_SHIFT                    (16U)
/*! MINOR - MINOR */
#define ATX_VERID_MINOR(x)                       (((uint32_t)(((uint32_t)(x)) << ATX_VERID_MINOR_SHIFT)) & ATX_VERID_MINOR_MASK)

#define ATX_VERID_MAJOR_MASK                     (0xFF000000U)
#define ATX_VERID_MAJOR_SHIFT                    (24U)
/*! MAJOR - MAJOR */
#define ATX_VERID_MAJOR(x)                       (((uint32_t)(((uint32_t)(x)) << ATX_VERID_MAJOR_SHIFT)) & ATX_VERID_MAJOR_MASK)
/*! @} */

/*! @name TEST_UNLOCK - TEST_UNLOCK register */
/*! @{ */

#define ATX_TEST_UNLOCK_TEST_UNLOCK_MASK         (0x1U)
#define ATX_TEST_UNLOCK_TEST_UNLOCK_SHIFT        (0U)
/*! TEST_UNLOCK
 *  0b0..lock read/write into test register
 *  0b1..unlock read/write into test register
 */
#define ATX_TEST_UNLOCK_TEST_UNLOCK(x)           (((uint32_t)(((uint32_t)(x)) << ATX_TEST_UNLOCK_TEST_UNLOCK_SHIFT)) & ATX_TEST_UNLOCK_TEST_UNLOCK_MASK)

#define ATX_TEST_UNLOCK_TEST_UNLOCK_VALUE_MASK   (0xFFFEU)
#define ATX_TEST_UNLOCK_TEST_UNLOCK_VALUE_SHIFT  (1U)
#define ATX_TEST_UNLOCK_TEST_UNLOCK_VALUE(x)     (((uint32_t)(((uint32_t)(x)) << ATX_TEST_UNLOCK_TEST_UNLOCK_VALUE_SHIFT)) & ATX_TEST_UNLOCK_TEST_UNLOCK_VALUE_MASK)
/*! @} */

/*! @name CTRL - ATX Control Regs */
/*! @{ */

#define ATX_CTRL_CDAC_DATA_MASK                  (0x7FU)
#define ATX_CTRL_CDAC_DATA_SHIFT                 (0U)
/*! CDAC_DATA - 7-bit control word for IDAC input
 *  0b0000000..default value, output 0.5ua
 *  0b0000001..max 1ua
 *  0b1111111..max 64ua
 */
#define ATX_CTRL_CDAC_DATA(x)                    (((uint32_t)(((uint32_t)(x)) << ATX_CTRL_CDAC_DATA_SHIFT)) & ATX_CTRL_CDAC_DATA_MASK)

#define ATX_CTRL_IDAC_BUS_SEL_MASK               (0x30000U)
#define ATX_CTRL_IDAC_BUS_SEL_SHIFT              (16U)
/*! IDAC_BUS_SEL - Test bus selection for IDAC current output,this bits only valid when IDAC_EN is set to 1
 *  0b00..select test bus 0
 *  0b01..select test bus 1
 *  0b10..select test bus 2, In this mode,idac_code_lv is restricted within 7'b0000000 to 7'b0000011 and the
 *        output current of IDAC is restricted within 0.5uA to 2uA
 *  0b11..Enabled but no test bus is selected.This is forbidden
 */
#define ATX_CTRL_IDAC_BUS_SEL(x)                 (((uint32_t)(((uint32_t)(x)) << ATX_CTRL_IDAC_BUS_SEL_SHIFT)) & ATX_CTRL_IDAC_BUS_SEL_MASK)

#define ATX_CTRL_IDAC_EN_MASK                    (0x40000U)
#define ATX_CTRL_IDAC_EN_SHIFT                   (18U)
/*! IDAC_EN - This bit is used to enable IDAC
 *  0b0..IDAC is disabled
 *  0b1..IDAC is enabled
 */
#define ATX_CTRL_IDAC_EN(x)                      (((uint32_t)(((uint32_t)(x)) << ATX_CTRL_IDAC_EN_SHIFT)) & ATX_CTRL_IDAC_EN_MASK)

#define ATX_CTRL_I2V_BUS_SEL_MASK                (0x3000000U)
#define ATX_CTRL_I2V_BUS_SEL_SHIFT               (24U)
/*! I2V_BUS_SEL - Test bus selection for I2V voltage output, these 2 bits is only effective when i2v_en_lv is set to "1"
 *  0b00..default value
 *  0b01..forbidden
 *  0b10..forbidden
 *  0b11..select test bus 2
 */
#define ATX_CTRL_I2V_BUS_SEL(x)                  (((uint32_t)(((uint32_t)(x)) << ATX_CTRL_I2V_BUS_SEL_SHIFT)) & ATX_CTRL_I2V_BUS_SEL_MASK)

#define ATX_CTRL_I2V_EN_MASK                     (0x4000000U)
#define ATX_CTRL_I2V_EN_SHIFT                    (26U)
/*! I2V_EN - current to voltage converter enable
 *  0b0..current to voltage converter disabled
 *  0b1..current to voltage converter enabled
 */
#define ATX_CTRL_I2V_EN(x)                       (((uint32_t)(((uint32_t)(x)) << ATX_CTRL_I2V_EN_SHIFT)) & ATX_CTRL_I2V_EN_MASK)

#define ATX_CTRL_I2V_25K_ITYPE_MASK              (0x40000000U)
#define ATX_CTRL_I2V_25K_ITYPE_SHIFT             (30U)
/*! I2V_25K_ITYPE - I2V resistor connection selection
 *  0b0..default value,connect i2v resistor to ground
 *  0b1..connect i2v resistor to power
 */
#define ATX_CTRL_I2V_25K_ITYPE(x)                (((uint32_t)(((uint32_t)(x)) << ATX_CTRL_I2V_25K_ITYPE_SHIFT)) & ATX_CTRL_I2V_25K_ITYPE_MASK)

#define ATX_CTRL_ATX_EN_MASK                     (0x80000000U)
#define ATX_CTRL_ATX_EN_SHIFT                    (31U)
#define ATX_CTRL_ATX_EN(x)                       (((uint32_t)(((uint32_t)(x)) << ATX_CTRL_ATX_EN_SHIFT)) & ATX_CTRL_ATX_EN_MASK)
/*! @} */

/*! @name CMP_CTRL - ATX Cmp Control Regs */
/*! @{ */

#define ATX_CMP_CTRL_ATX_TO_CH6_EN_MASK          (0x7U)
#define ATX_CMP_CTRL_ATX_TO_CH6_EN_SHIFT         (0U)
/*! ATX_TO_CH6_EN - Channel 6 of CMP connect to ATX switch control */
#define ATX_CMP_CTRL_ATX_TO_CH6_EN(x)            (((uint32_t)(((uint32_t)(x)) << ATX_CMP_CTRL_ATX_TO_CH6_EN_SHIFT)) & ATX_CMP_CTRL_ATX_TO_CH6_EN_MASK)

#define ATX_CMP_CTRL_ATX_TO_PAD_CH0P_EN_MASK     (0x700U)
#define ATX_CMP_CTRL_ATX_TO_PAD_CH0P_EN_SHIFT    (8U)
/*! ATX_TO_PAD_CH0P_EN - PAD and channel 0 of CMP connect to ATX switch control */
#define ATX_CMP_CTRL_ATX_TO_PAD_CH0P_EN(x)       (((uint32_t)(((uint32_t)(x)) << ATX_CMP_CTRL_ATX_TO_PAD_CH0P_EN_SHIFT)) & ATX_CMP_CTRL_ATX_TO_PAD_CH0P_EN_MASK)

#define ATX_CMP_CTRL_ATX_TO_DAC8B_CH7_EN_MASK    (0x70000U)
#define ATX_CMP_CTRL_ATX_TO_DAC8B_CH7_EN_SHIFT   (16U)
/*! ATX_TO_DAC8B_CH7_EN - dac8b and channel 7 of CMP connect to ATX switch control */
#define ATX_CMP_CTRL_ATX_TO_DAC8B_CH7_EN(x)      (((uint32_t)(((uint32_t)(x)) << ATX_CMP_CTRL_ATX_TO_DAC8B_CH7_EN_SHIFT)) & ATX_CMP_CTRL_ATX_TO_DAC8B_CH7_EN_MASK)
/*! @} */

/*! @name NVM_CTRL - select NVM test channels connecting to ATX buses */
/*! @{ */

#define ATX_NVM_CTRL_FLASH_TO_ATX_EN_LV_MASK     (0xFFU)
#define ATX_NVM_CTRL_FLASH_TO_ATX_EN_LV_SHIFT    (0U)
/*! FLASH_TO_ATX_EN_LV
 *  0b00000000..no connection
 *  0b00000001..flash_to_atx_tm_nvm_3v[0] connect to ipt_test_ana_atx3v[0]; no connection on ipt_test_ana_atx3v[1]
 *  0b00000010..flash_to_atx_tm_nvm_3v[1] connect to ipt_test_ana_atx3v[0]; no connection on ipt_test_ana_atx3v[1]
 *  0b00000100..flash_to_atx_tm_nvm_3v[2] connect to ipt_test_ana_atx3v[0]; no connection on ipt_test_ana_atx3v[1]
 *  0b00001000..flash_to_atx_tm_nvm_3v[3] connect to ipt_test_ana_atx3v[0]; no connection on ipt_test_ana_atx3v[1]
 *  0b00010000..no connection to ipt_test_ana_atx3v[0]; flash_to_atx_tm_nvm_3v[0] on ipt_test_ana_atx3v[1]
 *  0b00010010..flash_to_atx_tm_nvm_3v[1] connect to ipt_test_ana_atx3v[0]; flash_to_atx_tm_nvm_3v[0] connect to ipt_test_ana_atx3v[1]
 *  0b00010100..flash_to_atx_tm_nvm_3v[2] connect to ipt_test_ana_atx3v[0]; flash_to_atx_tm_nvm_3v[0] connect to ipt_test_ana_atx3v[1]
 *  0b00011000..flash_to_atx_tm_nvm_3v[3] connect to ipt_test_ana_atx3v[0]; flash_to_atx_tm_nvm_3v[0] connect to ipt_test_ana_atx3v[1]
 *  0b00100000..no connection to ipt_test_ana_atx3v[0]; flash_to_atx_tm_nvm_3v[1] on ipt_test_ana_atx3v[1]
 *  0b00100001..flash_to_atx_tm_nvm_3v[0] connect to ipt_test_ana_atx3v[0]; flash_to_atx_tm_nvm_3v[1] connect to ipt_test_ana_atx3v[1]
 *  0b00100100..flash_to_atx_tm_nvm_3v[2] connect to ipt_test_ana_atx3v[0]; flash_to_atx_tm_nvm_3v[1] connect to ipt_test_ana_atx3v[1]
 *  0b00101000..flash_to_atx_tm_nvm_3v[3] connect to ipt_test_ana_atx3v[0]; flash_to_atx_tm_nvm_3v[1] connect to ipt_test_ana_atx3v[1]
 *  0b01000000..no connection to ipt_test_ana_atx3v[0]; flash_to_atx_tm_nvm_3v[2] on ipt_test_ana_atx3v[1]
 *  0b01000001..flash_to_atx_tm_nvm_3v[0] connect to ipt_test_ana_atx3v[0]; flash_to_atx_tm_nvm_3v[2] connect to ipt_test_ana_atx3v[1]
 *  0b01000010..flash_to_atx_tm_nvm_3v[1] connect to ipt_test_ana_atx3v[0]; flash_to_atx_tm_nvm_3v[2] connect to ipt_test_ana_atx3v[1]
 *  0b01001000..flash_to_atx_tm_nvm_3v[3] connect to ipt_test_ana_atx3v[0]; flash_to_atx_tm_nvm_3v[2] connect to ipt_test_ana_atx3v[1]
 *  0b10000000..no connection to ipt_test_ana_atx3v[0]; flash_to_atx_tm_nvm_3v[3] on ipt_test_ana_atx3v[1]
 *  0b10000001..flash_to_atx_tm_nvm_3v[0] connect to ipt_test_ana_atx3v[0]; flash_to_atx_tm_nvm_3v[3] connect to ipt_test_ana_atx3v[1]
 *  0b10000010..flash_to_atx_tm_nvm_3v[1] connect to ipt_test_ana_atx3v[0]; flash_to_atx_tm_nvm_3v[3] connect to ipt_test_ana_atx3v[1]
 *  0b10000100..flash_to_atx_tm_nvm_3v[2] connect to ipt_test_ana_atx3v[0]; flash_to_atx_tm_nvm_3v[3] connect to ipt_test_ana_atx3v[1]
 */
#define ATX_NVM_CTRL_FLASH_TO_ATX_EN_LV(x)       (((uint32_t)(((uint32_t)(x)) << ATX_NVM_CTRL_FLASH_TO_ATX_EN_LV_SHIFT)) & ATX_NVM_CTRL_FLASH_TO_ATX_EN_LV_MASK)
/*! @} */

/*! @name CRACK_DETECT_TRANSMIT_L - Crack Detect Transmit Low */
/*! @{ */

#define ATX_CRACK_DETECT_TRANSMIT_L_CRACK_DETECT_TRANSMIT_L_MASK (0xFU)
#define ATX_CRACK_DETECT_TRANSMIT_L_CRACK_DETECT_TRANSMIT_L_SHIFT (0U)
/*! CRACK_DETECT_TRANSMIT_L - Crack Detect transmit register */
#define ATX_CRACK_DETECT_TRANSMIT_L_CRACK_DETECT_TRANSMIT_L(x) (((uint32_t)(((uint32_t)(x)) << ATX_CRACK_DETECT_TRANSMIT_L_CRACK_DETECT_TRANSMIT_L_SHIFT)) & ATX_CRACK_DETECT_TRANSMIT_L_CRACK_DETECT_TRANSMIT_L_MASK)
/*! @} */

/*! @name CRACK_DETECT_RECEIVE_L - Crack Detect Receive Low */
/*! @{ */

#define ATX_CRACK_DETECT_RECEIVE_L_CRACK_DETECT_RECEIVE_L_MASK (0xFU)
#define ATX_CRACK_DETECT_RECEIVE_L_CRACK_DETECT_RECEIVE_L_SHIFT (0U)
/*! CRACK_DETECT_RECEIVE_L - Crack Detect receive register Low */
#define ATX_CRACK_DETECT_RECEIVE_L_CRACK_DETECT_RECEIVE_L(x) (((uint32_t)(((uint32_t)(x)) << ATX_CRACK_DETECT_RECEIVE_L_CRACK_DETECT_RECEIVE_L_SHIFT)) & ATX_CRACK_DETECT_RECEIVE_L_CRACK_DETECT_RECEIVE_L_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group ATX_Register_Masks */


/* ATX - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral ATX0 base address */
  #define ATX0_BASE                                (0x500FD000u)
  /** Peripheral ATX0 base address */
  #define ATX0_BASE_NS                             (0x400FD000u)
  /** Peripheral ATX0 base pointer */
  #define ATX0                                     ((ATX_Type *)ATX0_BASE)
  /** Peripheral ATX0 base pointer */
  #define ATX0_NS                                  ((ATX_Type *)ATX0_BASE_NS)
  /** Array initializer of ATX peripheral base addresses */
  #define ATX_BASE_ADDRS                           { ATX0_BASE }
  /** Array initializer of ATX peripheral base pointers */
  #define ATX_BASE_PTRS                            { ATX0 }
  /** Array initializer of ATX peripheral base addresses */
  #define ATX_BASE_ADDRS_NS                        { ATX0_BASE_NS }
  /** Array initializer of ATX peripheral base pointers */
  #define ATX_BASE_PTRS_NS                         { ATX0_NS }
#else
  /** Peripheral ATX0 base address */
  #define ATX0_BASE                                (0x400FD000u)
  /** Peripheral ATX0 base pointer */
  #define ATX0                                     ((ATX_Type *)ATX0_BASE)
  /** Array initializer of ATX peripheral base addresses */
  #define ATX_BASE_ADDRS                           { ATX0_BASE }
  /** Array initializer of ATX peripheral base pointers */
  #define ATX_BASE_PTRS                            { ATX0 }
#endif

/*!
 * @}
 */ /* end of group ATX_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- CDOG Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CDOG_Peripheral_Access_Layer CDOG Peripheral Access Layer
 * @{
 */

/** CDOG - Register Layout Typedef */
typedef struct {
  __IO uint32_t CONTROL;                           /**< Control Register, offset: 0x0 */
  __IO uint32_t RELOAD;                            /**< Instruction Timer Reload Register, offset: 0x4 */
  __I  uint32_t INSTRUCTION_TIMER;                 /**< Instruction Timer Register, offset: 0x8 */
  __I  uint32_t SECURE_COUNTER;                    /**< Secure Counter Register, offset: 0xC */
  __I  uint32_t STATUS;                            /**< Status 1 Register, offset: 0x10 */
  __I  uint32_t STATUS2;                           /**< Status 2 Register, offset: 0x14 */
  __IO uint32_t FLAGS;                             /**< Flags Register, offset: 0x18 */
  __IO uint32_t PERSISTENT;                        /**< Persistent Data Storage Register, offset: 0x1C */
  __O  uint32_t START;                             /**< START Command Register, offset: 0x20 */
  __O  uint32_t STOP;                              /**< STOP Command Register, offset: 0x24 */
  __O  uint32_t RESTART;                           /**< RESTART Command Register, offset: 0x28 */
  __O  uint32_t ADD;                               /**< ADD Command Register, offset: 0x2C */
  __O  uint32_t ADD1;                              /**< ADD1 Command Register, offset: 0x30 */
  __O  uint32_t ADD16;                             /**< ADD16 Command Register, offset: 0x34 */
  __O  uint32_t ADD256;                            /**< ADD256 Command Register, offset: 0x38 */
  __O  uint32_t SUB;                               /**< SUB Command Register, offset: 0x3C */
  __O  uint32_t SUB1;                              /**< SUB1 Command Register, offset: 0x40 */
  __O  uint32_t SUB16;                             /**< SUB16 Command Register, offset: 0x44 */
  __O  uint32_t SUB256;                            /**< SUB256 Command Register, offset: 0x48 */
  __O  uint32_t ASSERT16;                          /**< ASSERT16 Command Register, offset: 0x4C */
} CDOG_Type;

/* ----------------------------------------------------------------------------
   -- CDOG Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CDOG_Register_Masks CDOG Register Masks
 * @{
 */

/*! @name CONTROL - Control Register */
/*! @{ */

#define CDOG_CONTROL_LOCK_CTRL_MASK              (0x3U)
#define CDOG_CONTROL_LOCK_CTRL_SHIFT             (0U)
/*! LOCK_CTRL - Lock control
 *  0b01..Locked
 *  0b10..Unlocked
 */
#define CDOG_CONTROL_LOCK_CTRL(x)                (((uint32_t)(((uint32_t)(x)) << CDOG_CONTROL_LOCK_CTRL_SHIFT)) & CDOG_CONTROL_LOCK_CTRL_MASK)

#define CDOG_CONTROL_TIMEOUT_CTRL_MASK           (0x1CU)
#define CDOG_CONTROL_TIMEOUT_CTRL_SHIFT          (2U)
/*! TIMEOUT_CTRL - TIMEOUT fault control
 *  0b001..Enable reset
 *  0b010..Enable interrupt
 *  0b100..Disable both reset and interrupt
 */
#define CDOG_CONTROL_TIMEOUT_CTRL(x)             (((uint32_t)(((uint32_t)(x)) << CDOG_CONTROL_TIMEOUT_CTRL_SHIFT)) & CDOG_CONTROL_TIMEOUT_CTRL_MASK)

#define CDOG_CONTROL_MISCOMPARE_CTRL_MASK        (0xE0U)
#define CDOG_CONTROL_MISCOMPARE_CTRL_SHIFT       (5U)
/*! MISCOMPARE_CTRL - MISCOMPARE fault control
 *  0b001..Enable reset
 *  0b010..Enable interrupt
 *  0b100..Disable both reset and interrupt
 */
#define CDOG_CONTROL_MISCOMPARE_CTRL(x)          (((uint32_t)(((uint32_t)(x)) << CDOG_CONTROL_MISCOMPARE_CTRL_SHIFT)) & CDOG_CONTROL_MISCOMPARE_CTRL_MASK)

#define CDOG_CONTROL_SEQUENCE_CTRL_MASK          (0x700U)
#define CDOG_CONTROL_SEQUENCE_CTRL_SHIFT         (8U)
/*! SEQUENCE_CTRL - SEQUENCE fault control
 *  0b001..Enable reset
 *  0b010..Enable interrupt
 *  0b100..Disable both reset and interrupt
 */
#define CDOG_CONTROL_SEQUENCE_CTRL(x)            (((uint32_t)(((uint32_t)(x)) << CDOG_CONTROL_SEQUENCE_CTRL_SHIFT)) & CDOG_CONTROL_SEQUENCE_CTRL_MASK)

#define CDOG_CONTROL_STATE_CTRL_MASK             (0x1C000U)
#define CDOG_CONTROL_STATE_CTRL_SHIFT            (14U)
/*! STATE_CTRL - STATE fault control
 *  0b001..Enable reset
 *  0b010..Enable interrupt
 *  0b100..Disable both reset and interrupt
 */
#define CDOG_CONTROL_STATE_CTRL(x)               (((uint32_t)(((uint32_t)(x)) << CDOG_CONTROL_STATE_CTRL_SHIFT)) & CDOG_CONTROL_STATE_CTRL_MASK)

#define CDOG_CONTROL_ADDRESS_CTRL_MASK           (0xE0000U)
#define CDOG_CONTROL_ADDRESS_CTRL_SHIFT          (17U)
/*! ADDRESS_CTRL - ADDRESS fault control
 *  0b001..Enable reset
 *  0b010..Enable interrupt
 *  0b100..Disable both reset and interrupt
 */
#define CDOG_CONTROL_ADDRESS_CTRL(x)             (((uint32_t)(((uint32_t)(x)) << CDOG_CONTROL_ADDRESS_CTRL_SHIFT)) & CDOG_CONTROL_ADDRESS_CTRL_MASK)

#define CDOG_CONTROL_IRQ_PAUSE_MASK              (0x30000000U)
#define CDOG_CONTROL_IRQ_PAUSE_SHIFT             (28U)
/*! IRQ_PAUSE - IRQ pause control
 *  0b01..Keep the timer running
 *  0b10..Stop the timer
 */
#define CDOG_CONTROL_IRQ_PAUSE(x)                (((uint32_t)(((uint32_t)(x)) << CDOG_CONTROL_IRQ_PAUSE_SHIFT)) & CDOG_CONTROL_IRQ_PAUSE_MASK)

#define CDOG_CONTROL_DEBUG_HALT_CTRL_MASK        (0xC0000000U)
#define CDOG_CONTROL_DEBUG_HALT_CTRL_SHIFT       (30U)
/*! DEBUG_HALT_CTRL - DEBUG_HALT control
 *  0b01..Keep the timer running
 *  0b10..Stop the timer
 */
#define CDOG_CONTROL_DEBUG_HALT_CTRL(x)          (((uint32_t)(((uint32_t)(x)) << CDOG_CONTROL_DEBUG_HALT_CTRL_SHIFT)) & CDOG_CONTROL_DEBUG_HALT_CTRL_MASK)
/*! @} */

/*! @name RELOAD - Instruction Timer Reload Register */
/*! @{ */

#define CDOG_RELOAD_RLOAD_MASK                   (0xFFFFFFFFU)
#define CDOG_RELOAD_RLOAD_SHIFT                  (0U)
/*! RLOAD - Instruction Timer reload value */
#define CDOG_RELOAD_RLOAD(x)                     (((uint32_t)(((uint32_t)(x)) << CDOG_RELOAD_RLOAD_SHIFT)) & CDOG_RELOAD_RLOAD_MASK)
/*! @} */

/*! @name INSTRUCTION_TIMER - Instruction Timer Register */
/*! @{ */

#define CDOG_INSTRUCTION_TIMER_INSTIM_MASK       (0xFFFFFFFFU)
#define CDOG_INSTRUCTION_TIMER_INSTIM_SHIFT      (0U)
/*! INSTIM - Current value of the Instruction Timer */
#define CDOG_INSTRUCTION_TIMER_INSTIM(x)         (((uint32_t)(((uint32_t)(x)) << CDOG_INSTRUCTION_TIMER_INSTIM_SHIFT)) & CDOG_INSTRUCTION_TIMER_INSTIM_MASK)
/*! @} */

/*! @name SECURE_COUNTER - Secure Counter Register */
/*! @{ */

#define CDOG_SECURE_COUNTER_SECCNT_MASK          (0xFFFFFFFFU)
#define CDOG_SECURE_COUNTER_SECCNT_SHIFT         (0U)
/*! SECCNT - Secure Counter */
#define CDOG_SECURE_COUNTER_SECCNT(x)            (((uint32_t)(((uint32_t)(x)) << CDOG_SECURE_COUNTER_SECCNT_SHIFT)) & CDOG_SECURE_COUNTER_SECCNT_MASK)
/*! @} */

/*! @name STATUS - Status 1 Register */
/*! @{ */

#define CDOG_STATUS_NUMTOF_MASK                  (0xFFU)
#define CDOG_STATUS_NUMTOF_SHIFT                 (0U)
/*! NUMTOF - Number of TIMEOUT faults (FLAGS[TIMEOUT_FLAG]) since the last POR */
#define CDOG_STATUS_NUMTOF(x)                    (((uint32_t)(((uint32_t)(x)) << CDOG_STATUS_NUMTOF_SHIFT)) & CDOG_STATUS_NUMTOF_MASK)

#define CDOG_STATUS_NUMMISCOMPF_MASK             (0xFF00U)
#define CDOG_STATUS_NUMMISCOMPF_SHIFT            (8U)
/*! NUMMISCOMPF - Number of MISCOMPARE faults (FLAGS[MISCOMPARE_FLAG]) since the last POR */
#define CDOG_STATUS_NUMMISCOMPF(x)               (((uint32_t)(((uint32_t)(x)) << CDOG_STATUS_NUMMISCOMPF_SHIFT)) & CDOG_STATUS_NUMMISCOMPF_MASK)

#define CDOG_STATUS_NUMILSEQF_MASK               (0xFF0000U)
#define CDOG_STATUS_NUMILSEQF_SHIFT              (16U)
/*! NUMILSEQF - Number of SEQUENCE faults (FLAGS[SEQUENCE_FLAG]) since the last POR */
#define CDOG_STATUS_NUMILSEQF(x)                 (((uint32_t)(((uint32_t)(x)) << CDOG_STATUS_NUMILSEQF_SHIFT)) & CDOG_STATUS_NUMILSEQF_MASK)

#define CDOG_STATUS_CURST_MASK                   (0xF0000000U)
#define CDOG_STATUS_CURST_SHIFT                  (28U)
/*! CURST - Current State */
#define CDOG_STATUS_CURST(x)                     (((uint32_t)(((uint32_t)(x)) << CDOG_STATUS_CURST_SHIFT)) & CDOG_STATUS_CURST_MASK)
/*! @} */

/*! @name STATUS2 - Status 2 Register */
/*! @{ */

#define CDOG_STATUS2_NUMCNTF_MASK                (0xFFU)
#define CDOG_STATUS2_NUMCNTF_SHIFT               (0U)
/*! NUMCNTF - Number of CONTROL faults (FLAGS[CONTROL_FLAG]) since the last POR */
#define CDOG_STATUS2_NUMCNTF(x)                  (((uint32_t)(((uint32_t)(x)) << CDOG_STATUS2_NUMCNTF_SHIFT)) & CDOG_STATUS2_NUMCNTF_MASK)

#define CDOG_STATUS2_NUMILLSTF_MASK              (0xFF00U)
#define CDOG_STATUS2_NUMILLSTF_SHIFT             (8U)
/*! NUMILLSTF - Number of STATE faults (FLAGS[STATE_FLAG]) since the last POR */
#define CDOG_STATUS2_NUMILLSTF(x)                (((uint32_t)(((uint32_t)(x)) << CDOG_STATUS2_NUMILLSTF_SHIFT)) & CDOG_STATUS2_NUMILLSTF_MASK)

#define CDOG_STATUS2_NUMILLA_MASK                (0xFF0000U)
#define CDOG_STATUS2_NUMILLA_SHIFT               (16U)
/*! NUMILLA - Number of ADDRESS faults (FLAGS[ADDR_FLAG]) since the last POR */
#define CDOG_STATUS2_NUMILLA(x)                  (((uint32_t)(((uint32_t)(x)) << CDOG_STATUS2_NUMILLA_SHIFT)) & CDOG_STATUS2_NUMILLA_MASK)
/*! @} */

/*! @name FLAGS - Flags Register */
/*! @{ */

#define CDOG_FLAGS_TO_FLAG_MASK                  (0x1U)
#define CDOG_FLAGS_TO_FLAG_SHIFT                 (0U)
/*! TO_FLAG - TIMEOUT fault flag
 *  0b0..A TIMEOUT fault has not occurred
 *  0b1..A TIMEOUT fault has occurred
 */
#define CDOG_FLAGS_TO_FLAG(x)                    (((uint32_t)(((uint32_t)(x)) << CDOG_FLAGS_TO_FLAG_SHIFT)) & CDOG_FLAGS_TO_FLAG_MASK)

#define CDOG_FLAGS_MISCOM_FLAG_MASK              (0x2U)
#define CDOG_FLAGS_MISCOM_FLAG_SHIFT             (1U)
/*! MISCOM_FLAG - MISCOMPARE fault flag
 *  0b0..A MISCOMPARE fault has not occurred
 *  0b1..A MISCOMPARE fault has occurred
 */
#define CDOG_FLAGS_MISCOM_FLAG(x)                (((uint32_t)(((uint32_t)(x)) << CDOG_FLAGS_MISCOM_FLAG_SHIFT)) & CDOG_FLAGS_MISCOM_FLAG_MASK)

#define CDOG_FLAGS_SEQ_FLAG_MASK                 (0x4U)
#define CDOG_FLAGS_SEQ_FLAG_SHIFT                (2U)
/*! SEQ_FLAG - SEQUENCE fault flag
 *  0b0..A SEQUENCE fault has not occurred
 *  0b1..A SEQUENCE fault has occurred
 */
#define CDOG_FLAGS_SEQ_FLAG(x)                   (((uint32_t)(((uint32_t)(x)) << CDOG_FLAGS_SEQ_FLAG_SHIFT)) & CDOG_FLAGS_SEQ_FLAG_MASK)

#define CDOG_FLAGS_CNT_FLAG_MASK                 (0x8U)
#define CDOG_FLAGS_CNT_FLAG_SHIFT                (3U)
/*! CNT_FLAG - CONTROL fault flag
 *  0b0..A CONTROL fault has not occurred
 *  0b1..A CONTROL fault has occurred
 */
#define CDOG_FLAGS_CNT_FLAG(x)                   (((uint32_t)(((uint32_t)(x)) << CDOG_FLAGS_CNT_FLAG_SHIFT)) & CDOG_FLAGS_CNT_FLAG_MASK)

#define CDOG_FLAGS_STATE_FLAG_MASK               (0x10U)
#define CDOG_FLAGS_STATE_FLAG_SHIFT              (4U)
/*! STATE_FLAG - STATE fault flag
 *  0b0..A STATE fault has not occurred
 *  0b1..A STATE fault has occurred
 */
#define CDOG_FLAGS_STATE_FLAG(x)                 (((uint32_t)(((uint32_t)(x)) << CDOG_FLAGS_STATE_FLAG_SHIFT)) & CDOG_FLAGS_STATE_FLAG_MASK)

#define CDOG_FLAGS_ADDR_FLAG_MASK                (0x20U)
#define CDOG_FLAGS_ADDR_FLAG_SHIFT               (5U)
/*! ADDR_FLAG - ADDRESS fault flag
 *  0b0..An ADDRESS fault has not occurred
 *  0b1..An ADDRESS fault has occurred
 */
#define CDOG_FLAGS_ADDR_FLAG(x)                  (((uint32_t)(((uint32_t)(x)) << CDOG_FLAGS_ADDR_FLAG_SHIFT)) & CDOG_FLAGS_ADDR_FLAG_MASK)

#define CDOG_FLAGS_POR_FLAG_MASK                 (0x10000U)
#define CDOG_FLAGS_POR_FLAG_SHIFT                (16U)
/*! POR_FLAG - Power-on reset flag
 *  0b0..A Power-on reset event has not occurred
 *  0b1..A Power-on reset event has occurred
 */
#define CDOG_FLAGS_POR_FLAG(x)                   (((uint32_t)(((uint32_t)(x)) << CDOG_FLAGS_POR_FLAG_SHIFT)) & CDOG_FLAGS_POR_FLAG_MASK)
/*! @} */

/*! @name PERSISTENT - Persistent Data Storage Register */
/*! @{ */

#define CDOG_PERSISTENT_PERSIS_MASK              (0xFFFFFFFFU)
#define CDOG_PERSISTENT_PERSIS_SHIFT             (0U)
/*! PERSIS - Persistent Storage */
#define CDOG_PERSISTENT_PERSIS(x)                (((uint32_t)(((uint32_t)(x)) << CDOG_PERSISTENT_PERSIS_SHIFT)) & CDOG_PERSISTENT_PERSIS_MASK)
/*! @} */

/*! @name START - START Command Register */
/*! @{ */

#define CDOG_START_STRT_MASK                     (0xFFFFFFFFU)
#define CDOG_START_STRT_SHIFT                    (0U)
/*! STRT - Start command */
#define CDOG_START_STRT(x)                       (((uint32_t)(((uint32_t)(x)) << CDOG_START_STRT_SHIFT)) & CDOG_START_STRT_MASK)
/*! @} */

/*! @name STOP - STOP Command Register */
/*! @{ */

#define CDOG_STOP_STP_MASK                       (0xFFFFFFFFU)
#define CDOG_STOP_STP_SHIFT                      (0U)
/*! STP - Stop command */
#define CDOG_STOP_STP(x)                         (((uint32_t)(((uint32_t)(x)) << CDOG_STOP_STP_SHIFT)) & CDOG_STOP_STP_MASK)
/*! @} */

/*! @name RESTART - RESTART Command Register */
/*! @{ */

#define CDOG_RESTART_RSTRT_MASK                  (0xFFFFFFFFU)
#define CDOG_RESTART_RSTRT_SHIFT                 (0U)
/*! RSTRT - Restart command */
#define CDOG_RESTART_RSTRT(x)                    (((uint32_t)(((uint32_t)(x)) << CDOG_RESTART_RSTRT_SHIFT)) & CDOG_RESTART_RSTRT_MASK)
/*! @} */

/*! @name ADD - ADD Command Register */
/*! @{ */

#define CDOG_ADD_AD_MASK                         (0xFFFFFFFFU)
#define CDOG_ADD_AD_SHIFT                        (0U)
/*! AD - ADD Write Value */
#define CDOG_ADD_AD(x)                           (((uint32_t)(((uint32_t)(x)) << CDOG_ADD_AD_SHIFT)) & CDOG_ADD_AD_MASK)
/*! @} */

/*! @name ADD1 - ADD1 Command Register */
/*! @{ */

#define CDOG_ADD1_AD1_MASK                       (0xFFFFFFFFU)
#define CDOG_ADD1_AD1_SHIFT                      (0U)
/*! AD1 - ADD 1 */
#define CDOG_ADD1_AD1(x)                         (((uint32_t)(((uint32_t)(x)) << CDOG_ADD1_AD1_SHIFT)) & CDOG_ADD1_AD1_MASK)
/*! @} */

/*! @name ADD16 - ADD16 Command Register */
/*! @{ */

#define CDOG_ADD16_AD16_MASK                     (0xFFFFFFFFU)
#define CDOG_ADD16_AD16_SHIFT                    (0U)
/*! AD16 - ADD 16 */
#define CDOG_ADD16_AD16(x)                       (((uint32_t)(((uint32_t)(x)) << CDOG_ADD16_AD16_SHIFT)) & CDOG_ADD16_AD16_MASK)
/*! @} */

/*! @name ADD256 - ADD256 Command Register */
/*! @{ */

#define CDOG_ADD256_AD256_MASK                   (0xFFFFFFFFU)
#define CDOG_ADD256_AD256_SHIFT                  (0U)
/*! AD256 - ADD 256 */
#define CDOG_ADD256_AD256(x)                     (((uint32_t)(((uint32_t)(x)) << CDOG_ADD256_AD256_SHIFT)) & CDOG_ADD256_AD256_MASK)
/*! @} */

/*! @name SUB - SUB Command Register */
/*! @{ */

#define CDOG_SUB_SB_MASK                         (0xFFFFFFFFU)
#define CDOG_SUB_SB_SHIFT                        (0U)
/*! SB - Subtract Write Value */
#define CDOG_SUB_SB(x)                           (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_SB_SHIFT)) & CDOG_SUB_SB_MASK)
/*! @} */

/*! @name SUB1 - SUB1 Command Register */
/*! @{ */

#define CDOG_SUB1_SB1_MASK                       (0xFFFFFFFFU)
#define CDOG_SUB1_SB1_SHIFT                      (0U)
/*! SB1 - Subtract 1 */
#define CDOG_SUB1_SB1(x)                         (((uint32_t)(((uint32_t)(x)) << CDOG_SUB1_SB1_SHIFT)) & CDOG_SUB1_SB1_MASK)
/*! @} */

/*! @name SUB16 - SUB16 Command Register */
/*! @{ */

#define CDOG_SUB16_SB16_MASK                     (0xFFFFFFFFU)
#define CDOG_SUB16_SB16_SHIFT                    (0U)
/*! SB16 - Subtract 16 */
#define CDOG_SUB16_SB16(x)                       (((uint32_t)(((uint32_t)(x)) << CDOG_SUB16_SB16_SHIFT)) & CDOG_SUB16_SB16_MASK)
/*! @} */

/*! @name SUB256 - SUB256 Command Register */
/*! @{ */

#define CDOG_SUB256_SB256_MASK                   (0xFFFFFFFFU)
#define CDOG_SUB256_SB256_SHIFT                  (0U)
/*! SB256 - Subtract 256 */
#define CDOG_SUB256_SB256(x)                     (((uint32_t)(((uint32_t)(x)) << CDOG_SUB256_SB256_SHIFT)) & CDOG_SUB256_SB256_MASK)
/*! @} */

/*! @name ASSERT16 - ASSERT16 Command Register */
/*! @{ */

#define CDOG_ASSERT16_AST16_MASK                 (0xFFFFFFFFU)
#define CDOG_ASSERT16_AST16_SHIFT                (0U)
/*! AST16 - ASSERT16 Command */
#define CDOG_ASSERT16_AST16(x)                   (((uint32_t)(((uint32_t)(x)) << CDOG_ASSERT16_AST16_SHIFT)) & CDOG_ASSERT16_AST16_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group CDOG_Register_Masks */


/* CDOG - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral CDOG0 base address */
  #define CDOG0_BASE                               (0x50100000u)
  /** Peripheral CDOG0 base address */
  #define CDOG0_BASE_NS                            (0x40100000u)
  /** Peripheral CDOG0 base pointer */
  #define CDOG0                                    ((CDOG_Type *)CDOG0_BASE)
  /** Peripheral CDOG0 base pointer */
  #define CDOG0_NS                                 ((CDOG_Type *)CDOG0_BASE_NS)
  /** Peripheral CDOG1 base address */
  #define CDOG1_BASE                               (0x50105000u)
  /** Peripheral CDOG1 base address */
  #define CDOG1_BASE_NS                            (0x40105000u)
  /** Peripheral CDOG1 base pointer */
  #define CDOG1                                    ((CDOG_Type *)CDOG1_BASE)
  /** Peripheral CDOG1 base pointer */
  #define CDOG1_NS                                 ((CDOG_Type *)CDOG1_BASE_NS)
  /** Array initializer of CDOG peripheral base addresses */
  #define CDOG_BASE_ADDRS                          { CDOG0_BASE, CDOG1_BASE }
  /** Array initializer of CDOG peripheral base pointers */
  #define CDOG_BASE_PTRS                           { CDOG0, CDOG1 }
  /** Array initializer of CDOG peripheral base addresses */
  #define CDOG_BASE_ADDRS_NS                       { CDOG0_BASE_NS, CDOG1_BASE_NS }
  /** Array initializer of CDOG peripheral base pointers */
  #define CDOG_BASE_PTRS_NS                        { CDOG0_NS, CDOG1_NS }
#else
  /** Peripheral CDOG0 base address */
  #define CDOG0_BASE                               (0x40100000u)
  /** Peripheral CDOG0 base pointer */
  #define CDOG0                                    ((CDOG_Type *)CDOG0_BASE)
  /** Peripheral CDOG1 base address */
  #define CDOG1_BASE                               (0x40105000u)
  /** Peripheral CDOG1 base pointer */
  #define CDOG1                                    ((CDOG_Type *)CDOG1_BASE)
  /** Array initializer of CDOG peripheral base addresses */
  #define CDOG_BASE_ADDRS                          { CDOG0_BASE, CDOG1_BASE }
  /** Array initializer of CDOG peripheral base pointers */
  #define CDOG_BASE_PTRS                           { CDOG0, CDOG1 }
#endif
/** Interrupt vectors for the CDOG peripheral type */
#define CDOG_IRQS                                { CDOG0_IRQn, CDOG1_IRQn }

/*!
 * @}
 */ /* end of group CDOG_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- CGU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CGU_Peripheral_Access_Layer CGU Peripheral Access Layer
 * @{
 */

/** CGU - Register Layout Typedef */
typedef struct {
  __IO uint32_t CLK_CONFIG;                        /**< AON Clock Configuration, offset: 0x0 */
  __IO uint32_t PER_CLK_CONFIG;                    /**< Peripheral Clock Enable, offset: 0x4 */
  __IO uint32_t CLOCK_DIV;                         /**< Clock Divider, offset: 0x8 */
  __IO uint32_t PER_CLK_EN;                        /**< Peripheral Clock Enable, offset: 0xC */
  __IO uint32_t RST_SUB_BLK;                       /**< Reset subsystem Blocks., offset: 0x10 */
  __IO uint32_t CAL_CONFIG;                        /**< Calibration Configuration, offset: 0x14 */
  __IO uint32_t CAL_DWN_CNT;                       /**< Calibration Down Count, offset: 0x18 */
  __I  uint32_t CAL_UP_CNT_L;                      /**< Calibration UP Count Low., offset: 0x1C */
  __I  uint32_t CAL_UP_CNT_H;                      /**< Calibration UP Count High., offset: 0x20 */
  __IO uint32_t AUTO_CAL_INT;                      /**< Auto Calibration Interval, offset: 0x24 */
  __IO uint32_t AUTO_CAL_TGT_LSB;                  /**< Auto Calibration target LSB, offset: 0x28 */
  __IO uint32_t AUTO_CAL_TGT_MSB;                  /**< Auto Calibration target MSB, offset: 0x2C */
  __IO uint32_t FRO10M_CONFIG;                     /**< FRO10M Configuration, offset: 0x30 */
  __IO uint32_t FRO10M_TRIM;                       /**< FRO10M Trim, offset: 0x34 */
  __IO uint32_t FRO10M_TEST;                       /**< FRO10M Test, offset: 0x38 */
  __IO uint32_t FRO4M_CONFIG;                      /**< FRO4M Configuration, offset: 0x3C */
  __IO uint32_t FRO4M_TRIM;                        /**< FRO4M_TRIM, offset: 0x40 */
  __IO uint32_t ACMP_CLK_DIV;                      /**< ACMP Clock Divider, offset: 0x44 */
  __IO uint32_t INT;                               /**< Interrupt Flag, offset: 0x48 */
} CGU_Type;

/* ----------------------------------------------------------------------------
   -- CGU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CGU_Register_Masks CGU Register Masks
 * @{
 */

/*! @name CLK_CONFIG - AON Clock Configuration */
/*! @{ */

#define CGU_CLK_CONFIG_FRO10M_EN_MASK            (0x1U)
#define CGU_CLK_CONFIG_FRO10M_EN_SHIFT           (0U)
/*! FRO10M_EN - FROM10M Power Clock Enable
 *  0b0..Disable
 *  0b1..Enable the clock.
 */
#define CGU_CLK_CONFIG_FRO10M_EN(x)              (((uint32_t)(((uint32_t)(x)) << CGU_CLK_CONFIG_FRO10M_EN_SHIFT)) & CGU_CLK_CONFIG_FRO10M_EN_MASK)

#define CGU_CLK_CONFIG_SEL_MODE_MASK             (0x2U)
#define CGU_CLK_CONFIG_SEL_MODE_SHIFT            (1U)
/*! SEL_MODE - Select Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define CGU_CLK_CONFIG_SEL_MODE(x)               (((uint32_t)(((uint32_t)(x)) << CGU_CLK_CONFIG_SEL_MODE_SHIFT)) & CGU_CLK_CONFIG_SEL_MODE_MASK)

#define CGU_CLK_CONFIG_ROOT_CLK_SEL_MASK         (0xCU)
#define CGU_CLK_CONFIG_ROOT_CLK_SEL_SHIFT        (2U)
/*! ROOT_CLK_SEL - Root Clock Select
 *  0b00..5.0 MHz
 *  0b01..5.0 MHz
 *  0b10..5.0 MHz
 *  0b11..32 kHz
 */
#define CGU_CLK_CONFIG_ROOT_CLK_SEL(x)           (((uint32_t)(((uint32_t)(x)) << CGU_CLK_CONFIG_ROOT_CLK_SEL_SHIFT)) & CGU_CLK_CONFIG_ROOT_CLK_SEL_MASK)

#define CGU_CLK_CONFIG_ROOT_AUX_CLK_SEL_MASK     (0x10U)
#define CGU_CLK_CONFIG_ROOT_AUX_CLK_SEL_SHIFT    (4U)
/*! ROOT_AUX_CLK_SEL - AON peripheral I2C Clock Select
 *  0b0..32 kHz
 *  0b1..aon_aux_clk
 */
#define CGU_CLK_CONFIG_ROOT_AUX_CLK_SEL(x)       (((uint32_t)(((uint32_t)(x)) << CGU_CLK_CONFIG_ROOT_AUX_CLK_SEL_SHIFT)) & CGU_CLK_CONFIG_ROOT_AUX_CLK_SEL_MASK)

#define CGU_CLK_CONFIG_ROOT_AUX_CLK_EN_MASK      (0x20U)
#define CGU_CLK_CONFIG_ROOT_AUX_CLK_EN_SHIFT     (5U)
/*! ROOT_AUX_CLK_EN - Root AUX Clock Enable */
#define CGU_CLK_CONFIG_ROOT_AUX_CLK_EN(x)        (((uint32_t)(((uint32_t)(x)) << CGU_CLK_CONFIG_ROOT_AUX_CLK_EN_SHIFT)) & CGU_CLK_CONFIG_ROOT_AUX_CLK_EN_MASK)

#define CGU_CLK_CONFIG_XTAL32_OUT_EN_MASK        (0x40U)
#define CGU_CLK_CONFIG_XTAL32_OUT_EN_SHIFT       (6U)
/*! XTAL32_OUT_EN - XTAL32 Output Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define CGU_CLK_CONFIG_XTAL32_OUT_EN(x)          (((uint32_t)(((uint32_t)(x)) << CGU_CLK_CONFIG_XTAL32_OUT_EN_SHIFT)) & CGU_CLK_CONFIG_XTAL32_OUT_EN_MASK)

#define CGU_CLK_CONFIG_SRAM_CG_OVERRIDE_MASK     (0x80U)
#define CGU_CLK_CONFIG_SRAM_CG_OVERRIDE_SHIFT    (7U)
/*! SRAM_CG_OVERRIDE - SRAM Clock Gating Override
 *  0b0..No override of the clock gating feature
 *  0b1..Clock gating feature is overridden, SRAM clock always enabled.
 */
#define CGU_CLK_CONFIG_SRAM_CG_OVERRIDE(x)       (((uint32_t)(((uint32_t)(x)) << CGU_CLK_CONFIG_SRAM_CG_OVERRIDE_SHIFT)) & CGU_CLK_CONFIG_SRAM_CG_OVERRIDE_MASK)

#define CGU_CLK_CONFIG_FRO4M_LV_EN_MASK          (0x100U)
#define CGU_CLK_CONFIG_FRO4M_LV_EN_SHIFT         (8U)
/*! FRO4M_LV_EN - FRO4M Enable
 *  0b0..Disable
 *  0b1..Enable the clock.
 */
#define CGU_CLK_CONFIG_FRO4M_LV_EN(x)            (((uint32_t)(((uint32_t)(x)) << CGU_CLK_CONFIG_FRO4M_LV_EN_SHIFT)) & CGU_CLK_CONFIG_FRO4M_LV_EN_MASK)
/*! @} */

/*! @name PER_CLK_CONFIG - Peripheral Clock Enable */
/*! @{ */

#define CGU_PER_CLK_CONFIG_COM_GRP_SEL_MASK      (0x3U)
#define CGU_PER_CLK_CONFIG_COM_GRP_SEL_SHIFT     (0U)
/*! COM_GRP_SEL - Comparator Group Select
 *  0b00..5.0 MHz
 *  0b01..5.0 MHz
 *  0b10..5.0 MHz
 *  0b11..32 kHz
 */
#define CGU_PER_CLK_CONFIG_COM_GRP_SEL(x)        (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_CONFIG_COM_GRP_SEL_SHIFT)) & CGU_PER_CLK_CONFIG_COM_GRP_SEL_MASK)

#define CGU_PER_CLK_CONFIG_TMR_GRP_SEL_MASK      (0xCU)
#define CGU_PER_CLK_CONFIG_TMR_GRP_SEL_SHIFT     (2U)
/*! TMR_GRP_SEL - Timer Group Select
 *  0b00..5.0 MHz
 *  0b01..5.0 MHz
 *  0b10..5.0 MHz
 *  0b11..32 kHz
 */
#define CGU_PER_CLK_CONFIG_TMR_GRP_SEL(x)        (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_CONFIG_TMR_GRP_SEL_SHIFT)) & CGU_PER_CLK_CONFIG_TMR_GRP_SEL_MASK)

#define CGU_PER_CLK_CONFIG_LPTMR_GRP_SEL_MASK    (0x30U)
#define CGU_PER_CLK_CONFIG_LPTMR_GRP_SEL_SHIFT   (4U)
/*! LPTMR_GRP_SEL - Low-Power Timer Group Select
 *  0b00..aon_timer_clk
 *  0b01..fro16K
 *  0b10..16K_clk
 *  0b11..Empty
 */
#define CGU_PER_CLK_CONFIG_LPTMR_GRP_SEL(x)      (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_CONFIG_LPTMR_GRP_SEL_SHIFT)) & CGU_PER_CLK_CONFIG_LPTMR_GRP_SEL_MASK)

#define CGU_PER_CLK_CONFIG_KPP_CLK_MASK          (0x40U)
#define CGU_PER_CLK_CONFIG_KPP_CLK_SHIFT         (6U)
/*! KPP_CLK - KPP Clock
 *  0b0..Xtal 32 kHz.
 *  0b1..fro16K
 */
#define CGU_PER_CLK_CONFIG_KPP_CLK(x)            (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_CONFIG_KPP_CLK_SHIFT)) & CGU_PER_CLK_CONFIG_KPP_CLK_MASK)

#define CGU_PER_CLK_CONFIG_SYS_CLK_SEL_MASK      (0x180U)
#define CGU_PER_CLK_CONFIG_SYS_CLK_SEL_SHIFT     (7U)
/*! SYS_CLK_SEL - System Clock Select
 *  0b00..Option between 10.0 MHz or 2.0 MHz based on the selected FRO, if FRO10M is used then the clock will be
 *        10.0 MHz and if FRO4M is used then the clock will be 2.0 MHz.
 *  0b01..Option between 5.0 MHz or 1.0 MHz based on the selected FRO, if FRO10M is used then the clock will be
 *        5.0 MHz and if FRO4M is used then clock will be 1.0 MHz.
 *  0b10..Option between 2.5 MHz or 0.5 MHz based on the selected FRO, if FRO10M is used then the clock will be
 *        2.5 MHz and if FRO4M is used then the clock will be 0.5 MHz.
 *  0b11..Empty
 */
#define CGU_PER_CLK_CONFIG_SYS_CLK_SEL(x)        (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_CONFIG_SYS_CLK_SEL_SHIFT)) & CGU_PER_CLK_CONFIG_SYS_CLK_SEL_MASK)

#define CGU_PER_CLK_CONFIG_LP_CLK_SEL_MASK       (0xE00U)
#define CGU_PER_CLK_CONFIG_LP_CLK_SEL_SHIFT      (9U)
/*! LP_CLK_SEL - LP Clock Select
 *  0b000..Option between 10.0 MHz or 2.0 MHz based on the selected FRO, if FRO10M is used then the clock will be
 *         10.0 MHz and if FRO4M is used then the clock will be 2.0 MHz.
 *  0b001..Option between 5.0 MHz or 1.0 MHz based on the selected FRO, if FRO10M is used then the clock will be
 *         5.0 MHz and if FRO4M is used then the clock will be 1.0 MHz.
 *  0b010..Option between 2.5 MHz or 0.5 MHz based on the selected FRO, if FRO10M is used then the clock will be
 *         2.5 MHz and if FRO4M is used then the clock will be 0.5 MHz.
 *  0b011..Option between 32 kHz clock (from RTC) or aon_aux_clk based on the selected FRO, if FRO10M is used then
 *         clock will be aon_aux_clk and if FRO4M is used then clock will be aon_aux_clk.
 *  0b100..XTAL 32 K
 *  0b101..FRO16K
 *  0b110..Empty
 *  0b111..Empty
 */
#define CGU_PER_CLK_CONFIG_LP_CLK_SEL(x)         (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_CONFIG_LP_CLK_SEL_SHIFT)) & CGU_PER_CLK_CONFIG_LP_CLK_SEL_MASK)

#define CGU_PER_CLK_CONFIG_LCD_CLK_SEL_MASK      (0x1000U)
#define CGU_PER_CLK_CONFIG_LCD_CLK_SEL_SHIFT     (12U)
/*! LCD_CLK_SEL - LCD Clock Select
 *  0b0..clk_16K
 *  0b1..fro16K
 */
#define CGU_PER_CLK_CONFIG_LCD_CLK_SEL(x)        (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_CONFIG_LCD_CLK_SEL_SHIFT)) & CGU_PER_CLK_CONFIG_LCD_CLK_SEL_MASK)

#define CGU_PER_CLK_CONFIG_ACMP0_CLK_SEL_MASK    (0x6000U)
#define CGU_PER_CLK_CONFIG_ACMP0_CLK_SEL_SHIFT   (13U)
/*! ACMP0_CLK_SEL - ACMP0 clock mux select
 *  0b00..Option between 10.0 MHz or 2.0 MHz based on the selected FRO, if FRO10M is used then the clock will be
 *        10.0 MHz and if FRO4M is used then the clock will be 2.0 MHz.
 *  0b01..Option between 5.0 MHz or 1.0 MHz based on the selected FRO, if FRO10M is used then the clock will be
 *        5.0 MHz and if FRO4M is used then the clock will be 1.0 MHz.
 *  0b10..Option between 2.5 MHz or 0.5 MHz based on the selected FRO, if FRO10M is used then the clock will be
 *        2.5 MHz and if FRO4M is used then the clock will be 0.5 MHz.
 *  0b11..fro16K
 */
#define CGU_PER_CLK_CONFIG_ACMP0_CLK_SEL(x)      (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_CONFIG_ACMP0_CLK_SEL_SHIFT)) & CGU_PER_CLK_CONFIG_ACMP0_CLK_SEL_MASK)
/*! @} */

/*! @name CLOCK_DIV - Clock Divider */
/*! @{ */

#define CGU_CLOCK_DIV_CLK_DIV_EN_MASK            (0x1U)
#define CGU_CLOCK_DIV_CLK_DIV_EN_SHIFT           (0U)
/*! CLK_DIV_EN - Clock Divider Enable */
#define CGU_CLOCK_DIV_CLK_DIV_EN(x)              (((uint32_t)(((uint32_t)(x)) << CGU_CLOCK_DIV_CLK_DIV_EN_SHIFT)) & CGU_CLOCK_DIV_CLK_DIV_EN_MASK)

#define CGU_CLOCK_DIV_COM_GRP_CLK_EN_MASK        (0x2U)
#define CGU_CLOCK_DIV_COM_GRP_CLK_EN_SHIFT       (1U)
/*! COM_GRP_CLK_EN - Comparator Group Clock Divider Enable */
#define CGU_CLOCK_DIV_COM_GRP_CLK_EN(x)          (((uint32_t)(((uint32_t)(x)) << CGU_CLOCK_DIV_COM_GRP_CLK_EN_SHIFT)) & CGU_CLOCK_DIV_COM_GRP_CLK_EN_MASK)

#define CGU_CLOCK_DIV_SYS_CLK_DIV_EN_MASK        (0x4U)
#define CGU_CLOCK_DIV_SYS_CLK_DIV_EN_SHIFT       (2U)
/*! SYS_CLK_DIV_EN - Systic Clock Divider Enable */
#define CGU_CLOCK_DIV_SYS_CLK_DIV_EN(x)          (((uint32_t)(((uint32_t)(x)) << CGU_CLOCK_DIV_SYS_CLK_DIV_EN_SHIFT)) & CGU_CLOCK_DIV_SYS_CLK_DIV_EN_MASK)

#define CGU_CLOCK_DIV_CPU_CLK_DIV_MASK           (0x38U)
#define CGU_CLOCK_DIV_CPU_CLK_DIV_SHIFT          (3U)
/*! CPU_CLK_DIV - CPU Clock Divider */
#define CGU_CLOCK_DIV_CPU_CLK_DIV(x)             (((uint32_t)(((uint32_t)(x)) << CGU_CLOCK_DIV_CPU_CLK_DIV_SHIFT)) & CGU_CLOCK_DIV_CPU_CLK_DIV_MASK)

#define CGU_CLOCK_DIV_COM_GRP_CLK_DIV_MASK       (0x1C0U)
#define CGU_CLOCK_DIV_COM_GRP_CLK_DIV_SHIFT      (6U)
/*! COM_GRP_CLK_DIV - Comparator Group Clock Divider */
#define CGU_CLOCK_DIV_COM_GRP_CLK_DIV(x)         (((uint32_t)(((uint32_t)(x)) << CGU_CLOCK_DIV_COM_GRP_CLK_DIV_SHIFT)) & CGU_CLOCK_DIV_COM_GRP_CLK_DIV_MASK)

#define CGU_CLOCK_DIV_AON_SYS_CLK_DIV_MASK       (0xE00U)
#define CGU_CLOCK_DIV_AON_SYS_CLK_DIV_SHIFT      (9U)
/*! AON_SYS_CLK_DIV - AON Systic Clock Divider */
#define CGU_CLOCK_DIV_AON_SYS_CLK_DIV(x)         (((uint32_t)(((uint32_t)(x)) << CGU_CLOCK_DIV_AON_SYS_CLK_DIV_SHIFT)) & CGU_CLOCK_DIV_AON_SYS_CLK_DIV_MASK)
/*! @} */

/*! @name PER_CLK_EN - Peripheral Clock Enable */
/*! @{ */

#define CGU_PER_CLK_EN_UART_CLK_MASK             (0x1U)
#define CGU_PER_CLK_EN_UART_CLK_SHIFT            (0U)
/*! UART_CLK - UART Clock Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define CGU_PER_CLK_EN_UART_CLK(x)               (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_EN_UART_CLK_SHIFT)) & CGU_PER_CLK_EN_UART_CLK_MASK)

#define CGU_PER_CLK_EN_I2C_CLK_MASK              (0x2U)
#define CGU_PER_CLK_EN_I2C_CLK_SHIFT             (1U)
/*! I2C_CLK - I2C Clock Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define CGU_PER_CLK_EN_I2C_CLK(x)                (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_EN_I2C_CLK_SHIFT)) & CGU_PER_CLK_EN_I2C_CLK_MASK)

#define CGU_PER_CLK_EN_APB_CLK_MASK              (0x4U)
#define CGU_PER_CLK_EN_APB_CLK_SHIFT             (2U)
/*! APB_CLK - APB Clock Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define CGU_PER_CLK_EN_APB_CLK(x)                (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_EN_APB_CLK_SHIFT)) & CGU_PER_CLK_EN_APB_CLK_MASK)

#define CGU_PER_CLK_EN_STP_ALL_CLK_MASK          (0x8U)
#define CGU_PER_CLK_EN_STP_ALL_CLK_SHIFT         (3U)
/*! STP_ALL_CLK - Stop All Clocks.
 *  0b0..Disable
 *  0b1..Enable
 */
#define CGU_PER_CLK_EN_STP_ALL_CLK(x)            (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_EN_STP_ALL_CLK_SHIFT)) & CGU_PER_CLK_EN_STP_ALL_CLK_MASK)

#define CGU_PER_CLK_EN_SLEEP_OVRD_MASK           (0x10U)
#define CGU_PER_CLK_EN_SLEEP_OVRD_SHIFT          (4U)
/*! SLEEP_OVRD - Sleeping Override
 *  0b0..Disable
 *  0b1..Enable
 */
#define CGU_PER_CLK_EN_SLEEP_OVRD(x)             (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_EN_SLEEP_OVRD_SHIFT)) & CGU_PER_CLK_EN_SLEEP_OVRD_MASK)

#define CGU_PER_CLK_EN_PORT_CLK_EN_MASK          (0x20U)
#define CGU_PER_CLK_EN_PORT_CLK_EN_SHIFT         (5U)
/*! PORT_CLK_EN - Port Clock Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define CGU_PER_CLK_EN_PORT_CLK_EN(x)            (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_EN_PORT_CLK_EN_SHIFT)) & CGU_PER_CLK_EN_PORT_CLK_EN_MASK)

#define CGU_PER_CLK_EN_GPIO_CLK_EN_MASK          (0x40U)
#define CGU_PER_CLK_EN_GPIO_CLK_EN_SHIFT         (6U)
/*! GPIO_CLK_EN - GPIO Clock Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define CGU_PER_CLK_EN_GPIO_CLK_EN(x)            (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_EN_GPIO_CLK_EN_SHIFT)) & CGU_PER_CLK_EN_GPIO_CLK_EN_MASK)

#define CGU_PER_CLK_EN_QTMR0_CLK_EN_MASK         (0x80U)
#define CGU_PER_CLK_EN_QTMR0_CLK_EN_SHIFT        (7U)
/*! QTMR0_CLK_EN - Qtimer0 Clock Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define CGU_PER_CLK_EN_QTMR0_CLK_EN(x)           (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_EN_QTMR0_CLK_EN_SHIFT)) & CGU_PER_CLK_EN_QTMR0_CLK_EN_MASK)

#define CGU_PER_CLK_EN_LPTMR_CLK_EN_MASK         (0x200U)
#define CGU_PER_CLK_EN_LPTMR_CLK_EN_SHIFT        (9U)
/*! LPTMR_CLK_EN - LPTMR Clock Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define CGU_PER_CLK_EN_LPTMR_CLK_EN(x)           (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_EN_LPTMR_CLK_EN_SHIFT)) & CGU_PER_CLK_EN_LPTMR_CLK_EN_MASK)

#define CGU_PER_CLK_EN_KPP_CLK_EN_MASK           (0x400U)
#define CGU_PER_CLK_EN_KPP_CLK_EN_SHIFT          (10U)
/*! KPP_CLK_EN - KPP Clock Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define CGU_PER_CLK_EN_KPP_CLK_EN(x)             (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_EN_KPP_CLK_EN_SHIFT)) & CGU_PER_CLK_EN_KPP_CLK_EN_MASK)

#define CGU_PER_CLK_EN_LPADC_CLK_EN_MASK         (0x800U)
#define CGU_PER_CLK_EN_LPADC_CLK_EN_SHIFT        (11U)
/*! LPADC_CLK_EN - LPADC Clock Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define CGU_PER_CLK_EN_LPADC_CLK_EN(x)           (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_EN_LPADC_CLK_EN_SHIFT)) & CGU_PER_CLK_EN_LPADC_CLK_EN_MASK)

#define CGU_PER_CLK_EN_SYS_CLK_EN_MASK           (0x1000U)
#define CGU_PER_CLK_EN_SYS_CLK_EN_SHIFT          (12U)
/*! SYS_CLK_EN - SYS Clock Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define CGU_PER_CLK_EN_SYS_CLK_EN(x)             (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_EN_SYS_CLK_EN_SHIFT)) & CGU_PER_CLK_EN_SYS_CLK_EN_MASK)

#define CGU_PER_CLK_EN_COMP_CLK_EN_MASK          (0x2000U)
#define CGU_PER_CLK_EN_COMP_CLK_EN_SHIFT         (13U)
/*! COMP_CLK_EN - Comparator Clock Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define CGU_PER_CLK_EN_COMP_CLK_EN(x)            (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_EN_COMP_CLK_EN_SHIFT)) & CGU_PER_CLK_EN_COMP_CLK_EN_MASK)

#define CGU_PER_CLK_EN_LCD_CLK_EN_MASK           (0x4000U)
#define CGU_PER_CLK_EN_LCD_CLK_EN_SHIFT          (14U)
/*! LCD_CLK_EN - LCD Clock Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define CGU_PER_CLK_EN_LCD_CLK_EN(x)             (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_EN_LCD_CLK_EN_SHIFT)) & CGU_PER_CLK_EN_LCD_CLK_EN_MASK)

#define CGU_PER_CLK_EN_ADVC2P0_CLK_EN_MASK       (0x8000U)
#define CGU_PER_CLK_EN_ADVC2P0_CLK_EN_SHIFT      (15U)
/*! ADVC2P0_CLK_EN - ADVC2P0 Clock Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define CGU_PER_CLK_EN_ADVC2P0_CLK_EN(x)         (((uint32_t)(((uint32_t)(x)) << CGU_PER_CLK_EN_ADVC2P0_CLK_EN_SHIFT)) & CGU_PER_CLK_EN_ADVC2P0_CLK_EN_MASK)
/*! @} */

/*! @name RST_SUB_BLK - Reset subsystem Blocks. */
/*! @{ */

#define CGU_RST_SUB_BLK_UART_RST_N_MASK          (0x1U)
#define CGU_RST_SUB_BLK_UART_RST_N_SHIFT         (0U)
/*! UART_RST_N - UART Reset N */
#define CGU_RST_SUB_BLK_UART_RST_N(x)            (((uint32_t)(((uint32_t)(x)) << CGU_RST_SUB_BLK_UART_RST_N_SHIFT)) & CGU_RST_SUB_BLK_UART_RST_N_MASK)

#define CGU_RST_SUB_BLK_I2C_RST_N_MASK           (0x2U)
#define CGU_RST_SUB_BLK_I2C_RST_N_SHIFT          (1U)
/*! I2C_RST_N - I2C Software Reset N */
#define CGU_RST_SUB_BLK_I2C_RST_N(x)             (((uint32_t)(((uint32_t)(x)) << CGU_RST_SUB_BLK_I2C_RST_N_SHIFT)) & CGU_RST_SUB_BLK_I2C_RST_N_MASK)

#define CGU_RST_SUB_BLK_CAL_RST_N_MASK           (0x4U)
#define CGU_RST_SUB_BLK_CAL_RST_N_SHIFT          (2U)
/*! CAL_RST_N - Calibration Software Reset N */
#define CGU_RST_SUB_BLK_CAL_RST_N(x)             (((uint32_t)(((uint32_t)(x)) << CGU_RST_SUB_BLK_CAL_RST_N_SHIFT)) & CGU_RST_SUB_BLK_CAL_RST_N_MASK)

#define CGU_RST_SUB_BLK_CPU_SW_RST_N_MASK        (0x8U)
#define CGU_RST_SUB_BLK_CPU_SW_RST_N_SHIFT       (3U)
/*! CPU_SW_RST_N - CPU Software Reset N */
#define CGU_RST_SUB_BLK_CPU_SW_RST_N(x)          (((uint32_t)(((uint32_t)(x)) << CGU_RST_SUB_BLK_CPU_SW_RST_N_SHIFT)) & CGU_RST_SUB_BLK_CPU_SW_RST_N_MASK)

#define CGU_RST_SUB_BLK_CMOP_RST_REL_MASK        (0x10U)
#define CGU_RST_SUB_BLK_CMOP_RST_REL_SHIFT       (4U)
/*! CMOP_RST_REL - CMOP_RST_REL
 *  0b0..Keep CM0+ at reset state.
 *  0b1..Release CM0+ at reset
 */
#define CGU_RST_SUB_BLK_CMOP_RST_REL(x)          (((uint32_t)(((uint32_t)(x)) << CGU_RST_SUB_BLK_CMOP_RST_REL_SHIFT)) & CGU_RST_SUB_BLK_CMOP_RST_REL_MASK)

#define CGU_RST_SUB_BLK_QTMR0_SW_RST_N_MASK      (0x20U)
#define CGU_RST_SUB_BLK_QTMR0_SW_RST_N_SHIFT     (5U)
/*! QTMR0_SW_RST_N - Qtimer0 Software Reset N */
#define CGU_RST_SUB_BLK_QTMR0_SW_RST_N(x)        (((uint32_t)(((uint32_t)(x)) << CGU_RST_SUB_BLK_QTMR0_SW_RST_N_SHIFT)) & CGU_RST_SUB_BLK_QTMR0_SW_RST_N_MASK)

#define CGU_RST_SUB_BLK_LPTMR_SW_RST_N_MASK      (0x80U)
#define CGU_RST_SUB_BLK_LPTMR_SW_RST_N_SHIFT     (7U)
/*! LPTMR_SW_RST_N - LP Timer Software Reset N */
#define CGU_RST_SUB_BLK_LPTMR_SW_RST_N(x)        (((uint32_t)(((uint32_t)(x)) << CGU_RST_SUB_BLK_LPTMR_SW_RST_N_SHIFT)) & CGU_RST_SUB_BLK_LPTMR_SW_RST_N_MASK)

#define CGU_RST_SUB_BLK_KPP_SW_RST_N_MASK        (0x100U)
#define CGU_RST_SUB_BLK_KPP_SW_RST_N_SHIFT       (8U)
/*! KPP_SW_RST_N - KPP Timer Software Reset N */
#define CGU_RST_SUB_BLK_KPP_SW_RST_N(x)          (((uint32_t)(((uint32_t)(x)) << CGU_RST_SUB_BLK_KPP_SW_RST_N_SHIFT)) & CGU_RST_SUB_BLK_KPP_SW_RST_N_MASK)

#define CGU_RST_SUB_BLK_LPADC_SW_RST_N_MASK      (0x200U)
#define CGU_RST_SUB_BLK_LPADC_SW_RST_N_SHIFT     (9U)
/*! LPADC_SW_RST_N - LPADC Timer Software Reset N */
#define CGU_RST_SUB_BLK_LPADC_SW_RST_N(x)        (((uint32_t)(((uint32_t)(x)) << CGU_RST_SUB_BLK_LPADC_SW_RST_N_SHIFT)) & CGU_RST_SUB_BLK_LPADC_SW_RST_N_MASK)

#define CGU_RST_SUB_BLK_LCD_SW_RST_N_MASK        (0x400U)
#define CGU_RST_SUB_BLK_LCD_SW_RST_N_SHIFT       (10U)
/*! LCD_SW_RST_N - LCD Software Reset N */
#define CGU_RST_SUB_BLK_LCD_SW_RST_N(x)          (((uint32_t)(((uint32_t)(x)) << CGU_RST_SUB_BLK_LCD_SW_RST_N_SHIFT)) & CGU_RST_SUB_BLK_LCD_SW_RST_N_MASK)

#define CGU_RST_SUB_BLK_EN_RST_SEC_DET_MASK      (0x800U)
#define CGU_RST_SUB_BLK_EN_RST_SEC_DET_SHIFT     (11U)
/*! EN_RST_SEC_DET - Enable Reset Security Detect. */
#define CGU_RST_SUB_BLK_EN_RST_SEC_DET(x)        (((uint32_t)(((uint32_t)(x)) << CGU_RST_SUB_BLK_EN_RST_SEC_DET_SHIFT)) & CGU_RST_SUB_BLK_EN_RST_SEC_DET_MASK)

#define CGU_RST_SUB_BLK_ACMP_SW_RST_N_MASK       (0x1000U)
#define CGU_RST_SUB_BLK_ACMP_SW_RST_N_SHIFT      (12U)
/*! ACMP_SW_RST_N - ACMP Software Reset N */
#define CGU_RST_SUB_BLK_ACMP_SW_RST_N(x)         (((uint32_t)(((uint32_t)(x)) << CGU_RST_SUB_BLK_ACMP_SW_RST_N_SHIFT)) & CGU_RST_SUB_BLK_ACMP_SW_RST_N_MASK)

#define CGU_RST_SUB_BLK_ADVC2P0_SW_RST_N_MASK    (0x2000U)
#define CGU_RST_SUB_BLK_ADVC2P0_SW_RST_N_SHIFT   (13U)
/*! ADVC2P0_SW_RST_N - ADVC2P0 Software Reset N */
#define CGU_RST_SUB_BLK_ADVC2P0_SW_RST_N(x)      (((uint32_t)(((uint32_t)(x)) << CGU_RST_SUB_BLK_ADVC2P0_SW_RST_N_SHIFT)) & CGU_RST_SUB_BLK_ADVC2P0_SW_RST_N_MASK)
/*! @} */

/*! @name CAL_CONFIG - Calibration Configuration */
/*! @{ */

#define CGU_CAL_CONFIG_CAL_START_MASK            (0x1U)
#define CGU_CAL_CONFIG_CAL_START_SHIFT           (0U)
/*! CAL_START - Calibration Start */
#define CGU_CAL_CONFIG_CAL_START(x)              (((uint32_t)(((uint32_t)(x)) << CGU_CAL_CONFIG_CAL_START_SHIFT)) & CGU_CAL_CONFIG_CAL_START_MASK)

#define CGU_CAL_CONFIG_CAL_END_MASK              (0x2U)
#define CGU_CAL_CONFIG_CAL_END_SHIFT             (1U)
/*! CAL_END - Calibration End */
#define CGU_CAL_CONFIG_CAL_END(x)                (((uint32_t)(((uint32_t)(x)) << CGU_CAL_CONFIG_CAL_END_SHIFT)) & CGU_CAL_CONFIG_CAL_END_MASK)

#define CGU_CAL_CONFIG_CAL_SRC_MASK              (0x8U)
#define CGU_CAL_CONFIG_CAL_SRC_SHIFT             (3U)
/*! CAL_SRC - Calibration SRC Select
 *  0b0..Source for calibration is the FRO10M clock.
 *  0b1..Source for calibration is the FRO4M clock.
 */
#define CGU_CAL_CONFIG_CAL_SRC(x)                (((uint32_t)(((uint32_t)(x)) << CGU_CAL_CONFIG_CAL_SRC_SHIFT)) & CGU_CAL_CONFIG_CAL_SRC_MASK)

#define CGU_CAL_CONFIG_AUTO_CAL_TOL_L_MASK       (0x3F0U)
#define CGU_CAL_CONFIG_AUTO_CAL_TOL_L_SHIFT      (4U)
/*! AUTO_CAL_TOL_L - Auto Calibration Tolerance Low */
#define CGU_CAL_CONFIG_AUTO_CAL_TOL_L(x)         (((uint32_t)(((uint32_t)(x)) << CGU_CAL_CONFIG_AUTO_CAL_TOL_L_SHIFT)) & CGU_CAL_CONFIG_AUTO_CAL_TOL_L_MASK)

#define CGU_CAL_CONFIG_AUTO_CAL_TOL_H_MASK       (0x3C00U)
#define CGU_CAL_CONFIG_AUTO_CAL_TOL_H_SHIFT      (10U)
/*! AUTO_CAL_TOL_H - Auto Calibration Tolerance High Delta */
#define CGU_CAL_CONFIG_AUTO_CAL_TOL_H(x)         (((uint32_t)(((uint32_t)(x)) << CGU_CAL_CONFIG_AUTO_CAL_TOL_H_SHIFT)) & CGU_CAL_CONFIG_AUTO_CAL_TOL_H_MASK)

#define CGU_CAL_CONFIG_CAL_CLK_EN_MASK           (0x4000U)
#define CGU_CAL_CONFIG_CAL_CLK_EN_SHIFT          (14U)
/*! CAL_CLK_EN - Calibration Clock Out Enable */
#define CGU_CAL_CONFIG_CAL_CLK_EN(x)             (((uint32_t)(((uint32_t)(x)) << CGU_CAL_CONFIG_CAL_CLK_EN_SHIFT)) & CGU_CAL_CONFIG_CAL_CLK_EN_MASK)

#define CGU_CAL_CONFIG_AUTO_CAL_MASK             (0x8000U)
#define CGU_CAL_CONFIG_AUTO_CAL_SHIFT            (15U)
/*! AUTO_CAL - Auto Calibration Start */
#define CGU_CAL_CONFIG_AUTO_CAL(x)               (((uint32_t)(((uint32_t)(x)) << CGU_CAL_CONFIG_AUTO_CAL_SHIFT)) & CGU_CAL_CONFIG_AUTO_CAL_MASK)
/*! @} */

/*! @name CAL_DWN_CNT - Calibration Down Count */
/*! @{ */

#define CGU_CAL_DWN_CNT_CAL_DWN_VAL_MASK         (0xFFFFU)
#define CGU_CAL_DWN_CNT_CAL_DWN_VAL_SHIFT        (0U)
/*! CAL_DWN_VAL - Calibration Down Value */
#define CGU_CAL_DWN_CNT_CAL_DWN_VAL(x)           (((uint32_t)(((uint32_t)(x)) << CGU_CAL_DWN_CNT_CAL_DWN_VAL_SHIFT)) & CGU_CAL_DWN_CNT_CAL_DWN_VAL_MASK)
/*! @} */

/*! @name CAL_UP_CNT_L - Calibration UP Count Low. */
/*! @{ */

#define CGU_CAL_UP_CNT_L_CAL_CNT_MASK            (0xFFFFU)
#define CGU_CAL_UP_CNT_L_CAL_CNT_SHIFT           (0U)
/*! CAL_CNT - Calibration up counter */
#define CGU_CAL_UP_CNT_L_CAL_CNT(x)              (((uint32_t)(((uint32_t)(x)) << CGU_CAL_UP_CNT_L_CAL_CNT_SHIFT)) & CGU_CAL_UP_CNT_L_CAL_CNT_MASK)
/*! @} */

/*! @name CAL_UP_CNT_H - Calibration UP Count High. */
/*! @{ */

#define CGU_CAL_UP_CNT_H_CAL_CNT_MASK            (0xFFU)
#define CGU_CAL_UP_CNT_H_CAL_CNT_SHIFT           (0U)
/*! CAL_CNT - Calibration up counter */
#define CGU_CAL_UP_CNT_H_CAL_CNT(x)              (((uint32_t)(((uint32_t)(x)) << CGU_CAL_UP_CNT_H_CAL_CNT_SHIFT)) & CGU_CAL_UP_CNT_H_CAL_CNT_MASK)
/*! @} */

/*! @name AUTO_CAL_INT - Auto Calibration Interval */
/*! @{ */

#define CGU_AUTO_CAL_INT_AUTO_CAL_INT_MASK       (0xFFFFU)
#define CGU_AUTO_CAL_INT_AUTO_CAL_INT_SHIFT      (0U)
/*! AUTO_CAL_INT - Auto Calibration Interval */
#define CGU_AUTO_CAL_INT_AUTO_CAL_INT(x)         (((uint32_t)(((uint32_t)(x)) << CGU_AUTO_CAL_INT_AUTO_CAL_INT_SHIFT)) & CGU_AUTO_CAL_INT_AUTO_CAL_INT_MASK)
/*! @} */

/*! @name AUTO_CAL_TGT_LSB - Auto Calibration target LSB */
/*! @{ */

#define CGU_AUTO_CAL_TGT_LSB_AUTO_CAL_TGT_MASK   (0xFFFFU)
#define CGU_AUTO_CAL_TGT_LSB_AUTO_CAL_TGT_SHIFT  (0U)
/*! AUTO_CAL_TGT - Auto Calibration target */
#define CGU_AUTO_CAL_TGT_LSB_AUTO_CAL_TGT(x)     (((uint32_t)(((uint32_t)(x)) << CGU_AUTO_CAL_TGT_LSB_AUTO_CAL_TGT_SHIFT)) & CGU_AUTO_CAL_TGT_LSB_AUTO_CAL_TGT_MASK)
/*! @} */

/*! @name AUTO_CAL_TGT_MSB - Auto Calibration target MSB */
/*! @{ */

#define CGU_AUTO_CAL_TGT_MSB_AUTO_CAL_TGT_MASK   (0xFFU)
#define CGU_AUTO_CAL_TGT_MSB_AUTO_CAL_TGT_SHIFT  (0U)
/*! AUTO_CAL_TGT - Auto Calibration target */
#define CGU_AUTO_CAL_TGT_MSB_AUTO_CAL_TGT(x)     (((uint32_t)(((uint32_t)(x)) << CGU_AUTO_CAL_TGT_MSB_AUTO_CAL_TGT_SHIFT)) & CGU_AUTO_CAL_TGT_MSB_AUTO_CAL_TGT_MASK)
/*! @} */

/*! @name FRO10M_CONFIG - FRO10M Configuration */
/*! @{ */

#define CGU_FRO10M_CONFIG_TRIM_CCO_LV_MASK       (0x3FU)
#define CGU_FRO10M_CONFIG_TRIM_CCO_LV_SHIFT      (0U)
/*! TRIM_CCO_LV - TRIM CCO Coarse Calibrate */
#define CGU_FRO10M_CONFIG_TRIM_CCO_LV(x)         (((uint32_t)(((uint32_t)(x)) << CGU_FRO10M_CONFIG_TRIM_CCO_LV_SHIFT)) & CGU_FRO10M_CONFIG_TRIM_CCO_LV_MASK)

#define CGU_FRO10M_CONFIG_TRIM_CLK_LV_MASK       (0xFC0U)
#define CGU_FRO10M_CONFIG_TRIM_CLK_LV_SHIFT      (6U)
/*! TRIM_CLK_LV - TRIM CCO Fine Calibrate */
#define CGU_FRO10M_CONFIG_TRIM_CLK_LV(x)         (((uint32_t)(((uint32_t)(x)) << CGU_FRO10M_CONFIG_TRIM_CLK_LV_SHIFT)) & CGU_FRO10M_CONFIG_TRIM_CLK_LV_MASK)
/*! @} */

/*! @name FRO10M_TRIM - FRO10M Trim */
/*! @{ */

#define CGU_FRO10M_TRIM_TRIM_TC_LV_MASK          (0x1FU)
#define CGU_FRO10M_TRIM_TRIM_TC_LV_SHIFT         (0U)
/*! TRIM_TC_LV - TRIM_TC_LV */
#define CGU_FRO10M_TRIM_TRIM_TC_LV(x)            (((uint32_t)(((uint32_t)(x)) << CGU_FRO10M_TRIM_TRIM_TC_LV_SHIFT)) & CGU_FRO10M_TRIM_TRIM_TC_LV_MASK)

#define CGU_FRO10M_TRIM_TRIM_FVCH_LV_MASK        (0x3E0U)
#define CGU_FRO10M_TRIM_TRIM_FVCH_LV_SHIFT       (5U)
/*! TRIM_FVCH_LV - TRIM_FVCH_LV */
#define CGU_FRO10M_TRIM_TRIM_FVCH_LV(x)          (((uint32_t)(((uint32_t)(x)) << CGU_FRO10M_TRIM_TRIM_FVCH_LV_SHIFT)) & CGU_FRO10M_TRIM_TRIM_FVCH_LV_MASK)
/*! @} */

/*! @name FRO10M_TEST - FRO10M Test */
/*! @{ */

#define CGU_FRO10M_TEST_CKO_DIV_LV_MASK          (0x1U)
#define CGU_FRO10M_TEST_CKO_DIV_LV_SHIFT         (0U)
/*! CKO_DIV_LV - Clock Divider LV Frequency */
#define CGU_FRO10M_TEST_CKO_DIV_LV(x)            (((uint32_t)(((uint32_t)(x)) << CGU_FRO10M_TEST_CKO_DIV_LV_SHIFT)) & CGU_FRO10M_TEST_CKO_DIV_LV_MASK)

#define CGU_FRO10M_TEST_TEST_EN_LV_MASK          (0x2U)
#define CGU_FRO10M_TEST_TEST_EN_LV_SHIFT         (1U)
/*! TEST_EN_LV - Test Enable */
#define CGU_FRO10M_TEST_TEST_EN_LV(x)            (((uint32_t)(((uint32_t)(x)) << CGU_FRO10M_TEST_TEST_EN_LV_SHIFT)) & CGU_FRO10M_TEST_TEST_EN_LV_MASK)

#define CGU_FRO10M_TEST_TEST_SEL_LV_MASK         (0xCU)
#define CGU_FRO10M_TEST_TEST_SEL_LV_SHIFT        (2U)
/*! TEST_SEL_LV - TEST_SEL_LV */
#define CGU_FRO10M_TEST_TEST_SEL_LV(x)           (((uint32_t)(((uint32_t)(x)) << CGU_FRO10M_TEST_TEST_SEL_LV_SHIFT)) & CGU_FRO10M_TEST_TEST_SEL_LV_MASK)

#define CGU_FRO10M_TEST_TEST_BUF_BYP_LV_MASK     (0x10U)
#define CGU_FRO10M_TEST_TEST_BUF_BYP_LV_SHIFT    (4U)
/*! TEST_BUF_BYP_LV - Test Buffer Bypass */
#define CGU_FRO10M_TEST_TEST_BUF_BYP_LV(x)       (((uint32_t)(((uint32_t)(x)) << CGU_FRO10M_TEST_TEST_BUF_BYP_LV_SHIFT)) & CGU_FRO10M_TEST_TEST_BUF_BYP_LV_MASK)

#define CGU_FRO10M_TEST_FLIP_BUF_IN_LV_MASK      (0x20U)
#define CGU_FRO10M_TEST_FLIP_BUF_IN_LV_SHIFT     (5U)
/*! FLIP_BUF_IN_LV - FLIP Buffer Input */
#define CGU_FRO10M_TEST_FLIP_BUF_IN_LV(x)        (((uint32_t)(((uint32_t)(x)) << CGU_FRO10M_TEST_FLIP_BUF_IN_LV_SHIFT)) & CGU_FRO10M_TEST_FLIP_BUF_IN_LV_MASK)
/*! @} */

/*! @name FRO4M_CONFIG - FRO4M Configuration */
/*! @{ */

#define CGU_FRO4M_CONFIG_TRIM_COA_LV_MASK        (0x3FU)
#define CGU_FRO4M_CONFIG_TRIM_COA_LV_SHIFT       (0U)
/*! TRIM_COA_LV - TRIM Bus Coarse Calibrate */
#define CGU_FRO4M_CONFIG_TRIM_COA_LV(x)          (((uint32_t)(((uint32_t)(x)) << CGU_FRO4M_CONFIG_TRIM_COA_LV_SHIFT)) & CGU_FRO4M_CONFIG_TRIM_COA_LV_MASK)

#define CGU_FRO4M_CONFIG_TRIM_FINE_LV_MASK       (0xFC0U)
#define CGU_FRO4M_CONFIG_TRIM_FINE_LV_SHIFT      (6U)
/*! TRIM_FINE_LV - TRIM Fine Calibrate */
#define CGU_FRO4M_CONFIG_TRIM_FINE_LV(x)         (((uint32_t)(((uint32_t)(x)) << CGU_FRO4M_CONFIG_TRIM_FINE_LV_SHIFT)) & CGU_FRO4M_CONFIG_TRIM_FINE_LV_MASK)
/*! @} */

/*! @name FRO4M_TRIM - FRO4M_TRIM */
/*! @{ */

#define CGU_FRO4M_TRIM_TRIM_TC_LV_MASK           (0x1FU)
#define CGU_FRO4M_TRIM_TRIM_TC_LV_SHIFT          (0U)
/*! TRIM_TC_LV - Trim Bus to Calibrate Fraquency. */
#define CGU_FRO4M_TRIM_TRIM_TC_LV(x)             (((uint32_t)(((uint32_t)(x)) << CGU_FRO4M_TRIM_TRIM_TC_LV_SHIFT)) & CGU_FRO4M_TRIM_TRIM_TC_LV_MASK)

#define CGU_FRO4M_TRIM_TRIM_FVCH_LV_MASK         (0x3E0U)
#define CGU_FRO4M_TRIM_TRIM_FVCH_LV_SHIFT        (5U)
/*! TRIM_FVCH_LV - Trim Bus to Calibrate Voltage. */
#define CGU_FRO4M_TRIM_TRIM_FVCH_LV(x)           (((uint32_t)(((uint32_t)(x)) << CGU_FRO4M_TRIM_TRIM_FVCH_LV_SHIFT)) & CGU_FRO4M_TRIM_TRIM_FVCH_LV_MASK)

#define CGU_FRO4M_TRIM_TEST_EN_LV_MASK           (0x400U)
#define CGU_FRO4M_TRIM_TEST_EN_LV_SHIFT          (10U)
/*! TEST_EN_LV - TEST_EN_LV */
#define CGU_FRO4M_TRIM_TEST_EN_LV(x)             (((uint32_t)(((uint32_t)(x)) << CGU_FRO4M_TRIM_TEST_EN_LV_SHIFT)) & CGU_FRO4M_TRIM_TEST_EN_LV_MASK)

#define CGU_FRO4M_TRIM_EN_CKO_DIV16_LV_MASK      (0x800U)
#define CGU_FRO4M_TRIM_EN_CKO_DIV16_LV_SHIFT     (11U)
/*! EN_CKO_DIV16_LV - Test pin for BACEs test IDD */
#define CGU_FRO4M_TRIM_EN_CKO_DIV16_LV(x)        (((uint32_t)(((uint32_t)(x)) << CGU_FRO4M_TRIM_EN_CKO_DIV16_LV_SHIFT)) & CGU_FRO4M_TRIM_EN_CKO_DIV16_LV_MASK)
/*! @} */

/*! @name ACMP_CLK_DIV - ACMP Clock Divider */
/*! @{ */

#define CGU_ACMP_CLK_DIV_ACMP0_CLK_EN_MASK       (0x1U)
#define CGU_ACMP_CLK_DIV_ACMP0_CLK_EN_SHIFT      (0U)
/*! ACMP0_CLK_EN - ACMP0 Clock Enable */
#define CGU_ACMP_CLK_DIV_ACMP0_CLK_EN(x)         (((uint32_t)(((uint32_t)(x)) << CGU_ACMP_CLK_DIV_ACMP0_CLK_EN_SHIFT)) & CGU_ACMP_CLK_DIV_ACMP0_CLK_EN_MASK)

#define CGU_ACMP_CLK_DIV_ACMP1_CLK_EN_MASK       (0x2U)
#define CGU_ACMP_CLK_DIV_ACMP1_CLK_EN_SHIFT      (1U)
/*! ACMP1_CLK_EN - ACMP1 Clock Enable */
#define CGU_ACMP_CLK_DIV_ACMP1_CLK_EN(x)         (((uint32_t)(((uint32_t)(x)) << CGU_ACMP_CLK_DIV_ACMP1_CLK_EN_SHIFT)) & CGU_ACMP_CLK_DIV_ACMP1_CLK_EN_MASK)

#define CGU_ACMP_CLK_DIV_ACMP_CLK0_DIV_EN_MASK   (0x4U)
#define CGU_ACMP_CLK_DIV_ACMP_CLK0_DIV_EN_SHIFT  (2U)
/*! ACMP_CLK0_DIV_EN - ACMP Clock 0 Divider Enable */
#define CGU_ACMP_CLK_DIV_ACMP_CLK0_DIV_EN(x)     (((uint32_t)(((uint32_t)(x)) << CGU_ACMP_CLK_DIV_ACMP_CLK0_DIV_EN_SHIFT)) & CGU_ACMP_CLK_DIV_ACMP_CLK0_DIV_EN_MASK)

#define CGU_ACMP_CLK_DIV_ACMP_CLK1_DIV_EN_MASK   (0x8U)
#define CGU_ACMP_CLK_DIV_ACMP_CLK1_DIV_EN_SHIFT  (3U)
/*! ACMP_CLK1_DIV_EN - ACMP Clock 1 Divider Enable */
#define CGU_ACMP_CLK_DIV_ACMP_CLK1_DIV_EN(x)     (((uint32_t)(((uint32_t)(x)) << CGU_ACMP_CLK_DIV_ACMP_CLK1_DIV_EN_SHIFT)) & CGU_ACMP_CLK_DIV_ACMP_CLK1_DIV_EN_MASK)

#define CGU_ACMP_CLK_DIV_AON_ACMP_CLK0_DIV_MASK  (0xF0U)
#define CGU_ACMP_CLK_DIV_AON_ACMP_CLK0_DIV_SHIFT (4U)
/*! AON_ACMP_CLK0_DIV - ACMP Clock 0 Divider Enable */
#define CGU_ACMP_CLK_DIV_AON_ACMP_CLK0_DIV(x)    (((uint32_t)(((uint32_t)(x)) << CGU_ACMP_CLK_DIV_AON_ACMP_CLK0_DIV_SHIFT)) & CGU_ACMP_CLK_DIV_AON_ACMP_CLK0_DIV_MASK)

#define CGU_ACMP_CLK_DIV_AON_ACMP_CLK1_DIV_MASK  (0xF00U)
#define CGU_ACMP_CLK_DIV_AON_ACMP_CLK1_DIV_SHIFT (8U)
/*! AON_ACMP_CLK1_DIV - ACMP Clock 1 Divider Enable */
#define CGU_ACMP_CLK_DIV_AON_ACMP_CLK1_DIV(x)    (((uint32_t)(((uint32_t)(x)) << CGU_ACMP_CLK_DIV_AON_ACMP_CLK1_DIV_SHIFT)) & CGU_ACMP_CLK_DIV_AON_ACMP_CLK1_DIV_MASK)
/*! @} */

/*! @name INT - Interrupt Flag */
/*! @{ */

#define CGU_INT_AUTO_CAL_VAL_MASK                (0x1U)
#define CGU_INT_AUTO_CAL_VAL_SHIFT               (0U)
/*! AUTO_CAL_VAL - Auto Calibration Valid Enable Interrupt. */
#define CGU_INT_AUTO_CAL_VAL(x)                  (((uint32_t)(((uint32_t)(x)) << CGU_INT_AUTO_CAL_VAL_SHIFT)) & CGU_INT_AUTO_CAL_VAL_MASK)

#define CGU_INT_AUTO_CAL_NOT_VAL_MASK            (0x2U)
#define CGU_INT_AUTO_CAL_NOT_VAL_SHIFT           (1U)
/*! AUTO_CAL_NOT_VAL - Auto Calibration Not Valid Enable Interrupt. */
#define CGU_INT_AUTO_CAL_NOT_VAL(x)              (((uint32_t)(((uint32_t)(x)) << CGU_INT_AUTO_CAL_NOT_VAL_SHIFT)) & CGU_INT_AUTO_CAL_NOT_VAL_MASK)

#define CGU_INT_SEC_RST_IE_MASK                  (0x4U)
#define CGU_INT_SEC_RST_IE_SHIFT                 (2U)
/*! SEC_RST_IE - Security Reset Interrupt */
#define CGU_INT_SEC_RST_IE(x)                    (((uint32_t)(((uint32_t)(x)) << CGU_INT_SEC_RST_IE_SHIFT)) & CGU_INT_SEC_RST_IE_MASK)

#define CGU_INT_AUTO_CAL_VAL_IF_MASK             (0x100U)
#define CGU_INT_AUTO_CAL_VAL_IF_SHIFT            (8U)
/*! AUTO_CAL_VAL_IF - Auto Calibration Valid Interrupt Flag
 *  0b0..Read
 *  0b1..Writing 1 to clears this flag. Writing 0 does nothing
 */
#define CGU_INT_AUTO_CAL_VAL_IF(x)               (((uint32_t)(((uint32_t)(x)) << CGU_INT_AUTO_CAL_VAL_IF_SHIFT)) & CGU_INT_AUTO_CAL_VAL_IF_MASK)

#define CGU_INT_AUTO_CAL_NOT_VAL_IF_MASK         (0x200U)
#define CGU_INT_AUTO_CAL_NOT_VAL_IF_SHIFT        (9U)
/*! AUTO_CAL_NOT_VAL_IF - Auto Calibration Not Valid Enable Interrupt Flag
 *  0b0..Read
 *  0b1..Writing 1 clears this flag. Writing 0 does nothing.
 */
#define CGU_INT_AUTO_CAL_NOT_VAL_IF(x)           (((uint32_t)(((uint32_t)(x)) << CGU_INT_AUTO_CAL_NOT_VAL_IF_SHIFT)) & CGU_INT_AUTO_CAL_NOT_VAL_IF_MASK)

#define CGU_INT_SEC_RST_IF_MASK                  (0x400U)
#define CGU_INT_SEC_RST_IF_SHIFT                 (10U)
/*! SEC_RST_IF - Security Reset Interrupt Flag
 *  0b0..Read
 *  0b1..Writing 1 clears this flag. Writing 0 does nothing.
 */
#define CGU_INT_SEC_RST_IF(x)                    (((uint32_t)(((uint32_t)(x)) << CGU_INT_SEC_RST_IF_SHIFT)) & CGU_INT_SEC_RST_IF_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group CGU_Register_Masks */


/* CGU - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral AON__CGU base address */
  #define AON__CGU_BASE                            (0xB0099000u)
  /** Peripheral AON__CGU base address */
  #define AON__CGU_BASE_NS                         (0xA0099000u)
  /** Peripheral AON__CGU base pointer */
  #define AON__CGU                                 ((CGU_Type *)AON__CGU_BASE)
  /** Peripheral AON__CGU base pointer */
  #define AON__CGU_NS                              ((CGU_Type *)AON__CGU_BASE_NS)
  /** Array initializer of CGU peripheral base addresses */
  #define CGU_BASE_ADDRS                           { AON__CGU_BASE }
  /** Array initializer of CGU peripheral base pointers */
  #define CGU_BASE_PTRS                            { AON__CGU }
  /** Array initializer of CGU peripheral base addresses */
  #define CGU_BASE_ADDRS_NS                        { AON__CGU_BASE_NS }
  /** Array initializer of CGU peripheral base pointers */
  #define CGU_BASE_PTRS_NS                         { AON__CGU_NS }
#else
  /** Peripheral AON__CGU base address */
  #define AON__CGU_BASE                            (0xA0099000u)
  /** Peripheral AON__CGU base pointer */
  #define AON__CGU                                 ((CGU_Type *)AON__CGU_BASE)
  /** Array initializer of CGU peripheral base addresses */
  #define CGU_BASE_ADDRS                           { AON__CGU_BASE }
  /** Array initializer of CGU peripheral base pointers */
  #define CGU_BASE_PTRS                            { AON__CGU }
#endif

/*!
 * @}
 */ /* end of group CGU_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- CMC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CMC_Peripheral_Access_Layer CMC Peripheral Access Layer
 * @{
 */

/** CMC - Register Layout Typedef */
typedef struct {
  __I  uint32_t VERID;                             /**< Version ID, offset: 0x0 */
       uint32_t PARAM;                             /**< Parameter, offset: 0x4 */
       uint8_t RESERVED_0[8];
  __IO uint32_t CKCTRL;                            /**< Clock Control, offset: 0x10 */
  __IO uint32_t CKSTAT;                            /**< Clock Status, offset: 0x14 */
  __IO uint32_t PMPROT;                            /**< Power Mode Protection, offset: 0x18 */
  __IO uint32_t GPMCTRL;                           /**< Global Power Mode Control, offset: 0x1C */
  __IO uint32_t PMCTRL[1];                         /**< Power Mode Control, array offset: 0x20, array step: 0x4 */
       uint8_t RESERVED_1[92];
  __I  uint32_t SRS;                               /**< System Reset Status, offset: 0x80 */
  __IO uint32_t RPC;                               /**< Reset Pin Control, offset: 0x84 */
  __IO uint32_t SSRS;                              /**< Sticky System Reset Status, offset: 0x88 */
  __IO uint32_t SRIE;                              /**< System Reset Interrupt Enable, offset: 0x8C */
  __IO uint32_t SRIF;                              /**< System Reset Interrupt Flag, offset: 0x90 */
       uint8_t RESERVED_2[8];
  __I  uint32_t RSTCNT;                            /**< Reset Count Register, offset: 0x9C */
  __IO uint32_t MR[1];                             /**< Mode, array offset: 0xA0, array step: 0x4 */
       uint8_t RESERVED_3[12];
  __IO uint32_t FM[1];                             /**< Force Mode, array offset: 0xB0, array step: 0x4 */
       uint8_t RESERVED_4[44];
  __IO uint32_t FLASHCR;                           /**< Flash Control, offset: 0xE0 */
       uint8_t RESERVED_5[12];
  __I  uint32_t DIER;                              /**< Device Initialization Error Register, offset: 0xF0 */
       uint8_t RESERVED_6[8];
  __IO uint32_t BLR;                               /**< BootROM Lock Register, offset: 0xFC */
  __IO uint32_t BSR[4];                            /**< BootROM Scratch Register, array offset: 0x100, array step: 0x4 */
  __IO uint32_t CORECTL;                           /**< Core Control, offset: 0x110 */
       uint8_t RESERVED_7[12];
  __IO uint32_t DBGCTL;                            /**< Debug Control, offset: 0x120 */
       uint8_t RESERVED_8[92];
  __IO uint32_t GPREG;                             /**< General Purpose Register, offset: 0x180 */
       uint8_t RESERVED_9[124];
  __IO uint32_t UNLOCK;                            /**< Unlock Register, offset: 0x200 */
  __IO uint32_t TEST;                              /**< Test Register, offset: 0x204 */
} CMC_Type;

/* ----------------------------------------------------------------------------
   -- CMC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CMC_Register_Masks CMC Register Masks
 * @{
 */

/*! @name VERID - Version ID */
/*! @{ */

#define CMC_VERID_FEATURE_MASK                   (0xFFFFU)
#define CMC_VERID_FEATURE_SHIFT                  (0U)
/*! FEATURE - Feature Specification Number */
#define CMC_VERID_FEATURE(x)                     (((uint32_t)(((uint32_t)(x)) << CMC_VERID_FEATURE_SHIFT)) & CMC_VERID_FEATURE_MASK)

#define CMC_VERID_MINOR_MASK                     (0xFF0000U)
#define CMC_VERID_MINOR_SHIFT                    (16U)
/*! MINOR - Minor Version Number */
#define CMC_VERID_MINOR(x)                       (((uint32_t)(((uint32_t)(x)) << CMC_VERID_MINOR_SHIFT)) & CMC_VERID_MINOR_MASK)

#define CMC_VERID_MAJOR_MASK                     (0xFF000000U)
#define CMC_VERID_MAJOR_SHIFT                    (24U)
/*! MAJOR - Major Version Number */
#define CMC_VERID_MAJOR(x)                       (((uint32_t)(((uint32_t)(x)) << CMC_VERID_MAJOR_SHIFT)) & CMC_VERID_MAJOR_MASK)
/*! @} */

/*! @name CKCTRL - Clock Control */
/*! @{ */

#define CMC_CKCTRL_CKMODE_MASK                   (0xFU)
#define CMC_CKCTRL_CKMODE_SHIFT                  (0U)
/*! CKMODE - Clocking Mode
 *  0b0000..Core clock is on
 *  0b0001..Core clock is off
 *  0b0011..Core and platform clocks are off
 *  0b0111..Core, platform, and peripheral clocks are off, but no change in Low-Power mode
 *  0b1111..Core, platform, and peripheral clocks are off, and core enters Low-Power mode
 */
#define CMC_CKCTRL_CKMODE(x)                     (((uint32_t)(((uint32_t)(x)) << CMC_CKCTRL_CKMODE_SHIFT)) & CMC_CKCTRL_CKMODE_MASK)

#define CMC_CKCTRL_LOCK_MASK                     (0x80000000U)
#define CMC_CKCTRL_LOCK_SHIFT                    (31U)
/*! LOCK - Lock
 *  0b0..Allowed
 *  0b1..Blocked
 */
#define CMC_CKCTRL_LOCK(x)                       (((uint32_t)(((uint32_t)(x)) << CMC_CKCTRL_LOCK_SHIFT)) & CMC_CKCTRL_LOCK_MASK)
/*! @} */

/*! @name CKSTAT - Clock Status */
/*! @{ */

#define CMC_CKSTAT_CKMODE_MASK                   (0xFU)
#define CMC_CKSTAT_CKMODE_SHIFT                  (0U)
/*! CKMODE - Low Power Status
 *  0b0000..Core clock is on
 *  0b0001..Core clock is off
 *  0b0011..Core and platform clocks are off
 *  0b0111..Core, platform, and peripheral clocks are off, but no change in Low-Power mode
 *  0b1111..Core, platform, and peripheral clocks are off, and core enters Low-Power mode
 */
#define CMC_CKSTAT_CKMODE(x)                     (((uint32_t)(((uint32_t)(x)) << CMC_CKSTAT_CKMODE_SHIFT)) & CMC_CKSTAT_CKMODE_MASK)

#define CMC_CKSTAT_WAKEUP_MASK                   (0xFF00U)
#define CMC_CKSTAT_WAKEUP_SHIFT                  (8U)
/*! WAKEUP - Wake-up Source */
#define CMC_CKSTAT_WAKEUP(x)                     (((uint32_t)(((uint32_t)(x)) << CMC_CKSTAT_WAKEUP_SHIFT)) & CMC_CKSTAT_WAKEUP_MASK)

#define CMC_CKSTAT_VALID_MASK                    (0x80000000U)
#define CMC_CKSTAT_VALID_SHIFT                   (31U)
/*! VALID - Clock Status Valid
 *  0b0..Core clock not gated
 *  0b1..Core clock was gated due to Low-Power mode entry
 */
#define CMC_CKSTAT_VALID(x)                      (((uint32_t)(((uint32_t)(x)) << CMC_CKSTAT_VALID_SHIFT)) & CMC_CKSTAT_VALID_MASK)
/*! @} */

/*! @name PMPROT - Power Mode Protection */
/*! @{ */

#define CMC_PMPROT_LPMODE_MASK                   (0xFU)
#define CMC_PMPROT_LPMODE_SHIFT                  (0U)
/*! LPMODE - Low-Power Mode
 *  0b0000..Not allowed
 *  0b0001..Allowed
 *  0b0010..Allowed
 *  0b0011..Allowed
 *  0b0100..Allowed
 *  0b0101..Allowed
 *  0b0110..Allowed
 *  0b0111..Allowed
 *  0b1000..Allowed
 *  0b1001..Allowed
 *  0b1010..Allowed
 *  0b1011..Allowed
 *  0b1100..Allowed
 *  0b1101..Allowed
 *  0b1110..Allowed
 *  0b1111..Allowed
 */
#define CMC_PMPROT_LPMODE(x)                     (((uint32_t)(((uint32_t)(x)) << CMC_PMPROT_LPMODE_SHIFT)) & CMC_PMPROT_LPMODE_MASK)

#define CMC_PMPROT_LOCK_MASK                     (0x80000000U)
#define CMC_PMPROT_LOCK_SHIFT                    (31U)
/*! LOCK - Lock Register
 *  0b0..Allowed
 *  0b1..Blocked
 */
#define CMC_PMPROT_LOCK(x)                       (((uint32_t)(((uint32_t)(x)) << CMC_PMPROT_LOCK_SHIFT)) & CMC_PMPROT_LOCK_MASK)
/*! @} */

/*! @name GPMCTRL - Global Power Mode Control */
/*! @{ */

#define CMC_GPMCTRL_LPMODE_MASK                  (0xFU)
#define CMC_GPMCTRL_LPMODE_SHIFT                 (0U)
/*! LPMODE - Low-Power Mode */
#define CMC_GPMCTRL_LPMODE(x)                    (((uint32_t)(((uint32_t)(x)) << CMC_GPMCTRL_LPMODE_SHIFT)) & CMC_GPMCTRL_LPMODE_MASK)
/*! @} */

/*! @name PMCTRL - Power Mode Control */
/*! @{ */

#define CMC_PMCTRL_LPMODE_MASK                   (0xFU)
#define CMC_PMCTRL_LPMODE_SHIFT                  (0U)
/*! LPMODE - Low-Power Mode
 *  0b0000..Active/Sleep
 *  0b0001..Deep Sleep
 *  0b0011..Power Down
 *  0b0111..Reserved
 *  0b1111..Deep-Power Down
 */
#define CMC_PMCTRL_LPMODE(x)                     (((uint32_t)(((uint32_t)(x)) << CMC_PMCTRL_LPMODE_SHIFT)) & CMC_PMCTRL_LPMODE_MASK)
/*! @} */

/* The count of CMC_PMCTRL */
#define CMC_PMCTRL_COUNT                         (1U)

/*! @name SRS - System Reset Status */
/*! @{ */

#define CMC_SRS_WAKEUP_MASK                      (0x1U)
#define CMC_SRS_WAKEUP_SHIFT                     (0U)
/*! WAKEUP - Wake-up Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SRS_WAKEUP(x)                        (((uint32_t)(((uint32_t)(x)) << CMC_SRS_WAKEUP_SHIFT)) & CMC_SRS_WAKEUP_MASK)

#define CMC_SRS_POR_MASK                         (0x2U)
#define CMC_SRS_POR_SHIFT                        (1U)
/*! POR - Power-on Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SRS_POR(x)                           (((uint32_t)(((uint32_t)(x)) << CMC_SRS_POR_SHIFT)) & CMC_SRS_POR_MASK)

#define CMC_SRS_VD_MASK                          (0x4U)
#define CMC_SRS_VD_SHIFT                         (2U)
/*! VD - Voltage Detect Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SRS_VD(x)                            (((uint32_t)(((uint32_t)(x)) << CMC_SRS_VD_SHIFT)) & CMC_SRS_VD_MASK)

#define CMC_SRS_WARM_MASK                        (0x10U)
#define CMC_SRS_WARM_SHIFT                       (4U)
/*! WARM - Warm Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SRS_WARM(x)                          (((uint32_t)(((uint32_t)(x)) << CMC_SRS_WARM_SHIFT)) & CMC_SRS_WARM_MASK)

#define CMC_SRS_FATAL_MASK                       (0x20U)
#define CMC_SRS_FATAL_SHIFT                      (5U)
/*! FATAL - Fatal Reset
 *  0b0..Reset was not generated
 *  0b1..Reset was generated
 */
#define CMC_SRS_FATAL(x)                         (((uint32_t)(((uint32_t)(x)) << CMC_SRS_FATAL_SHIFT)) & CMC_SRS_FATAL_MASK)

#define CMC_SRS_PIN_MASK                         (0x100U)
#define CMC_SRS_PIN_SHIFT                        (8U)
/*! PIN - Pin Reset
 *  0b0..Reset was not generated
 *  0b1..Reset was generated
 */
#define CMC_SRS_PIN(x)                           (((uint32_t)(((uint32_t)(x)) << CMC_SRS_PIN_SHIFT)) & CMC_SRS_PIN_MASK)

#define CMC_SRS_DAP_MASK                         (0x200U)
#define CMC_SRS_DAP_SHIFT                        (9U)
/*! DAP - Debug Access Port Reset
 *  0b0..Reset was not generated
 *  0b1..Reset was generated
 */
#define CMC_SRS_DAP(x)                           (((uint32_t)(((uint32_t)(x)) << CMC_SRS_DAP_SHIFT)) & CMC_SRS_DAP_MASK)

#define CMC_SRS_RSTACK_MASK                      (0x400U)
#define CMC_SRS_RSTACK_SHIFT                     (10U)
/*! RSTACK - Reset Timeout
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SRS_RSTACK(x)                        (((uint32_t)(((uint32_t)(x)) << CMC_SRS_RSTACK_SHIFT)) & CMC_SRS_RSTACK_MASK)

#define CMC_SRS_LPACK_MASK                       (0x800U)
#define CMC_SRS_LPACK_SHIFT                      (11U)
/*! LPACK - Low Power Acknowledge Timeout Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SRS_LPACK(x)                         (((uint32_t)(((uint32_t)(x)) << CMC_SRS_LPACK_SHIFT)) & CMC_SRS_LPACK_MASK)

#define CMC_SRS_SCG_MASK                         (0x1000U)
#define CMC_SRS_SCG_SHIFT                        (12U)
/*! SCG - System Clock Generation Reset
 *  0b0..Reset is not generated
 *  0b1..Reset is generated
 */
#define CMC_SRS_SCG(x)                           (((uint32_t)(((uint32_t)(x)) << CMC_SRS_SCG_SHIFT)) & CMC_SRS_SCG_MASK)

#define CMC_SRS_WWDT0_MASK                       (0x2000U)
#define CMC_SRS_WWDT0_SHIFT                      (13U)
/*! WWDT0 - Windowed Watchdog 0 Reset
 *  0b0..Reset is not generated
 *  0b1..Reset is generated
 */
#define CMC_SRS_WWDT0(x)                         (((uint32_t)(((uint32_t)(x)) << CMC_SRS_WWDT0_SHIFT)) & CMC_SRS_WWDT0_MASK)

#define CMC_SRS_SW_MASK                          (0x4000U)
#define CMC_SRS_SW_SHIFT                         (14U)
/*! SW - Software Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SRS_SW(x)                            (((uint32_t)(((uint32_t)(x)) << CMC_SRS_SW_SHIFT)) & CMC_SRS_SW_MASK)

#define CMC_SRS_LOCKUP_MASK                      (0x8000U)
#define CMC_SRS_LOCKUP_SHIFT                     (15U)
/*! LOCKUP - Lockup Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SRS_LOCKUP(x)                        (((uint32_t)(((uint32_t)(x)) << CMC_SRS_LOCKUP_SHIFT)) & CMC_SRS_LOCKUP_MASK)

#define CMC_SRS_ADVC_MASK                        (0x800000U)
#define CMC_SRS_ADVC_SHIFT                       (23U)
/*! ADVC - ADVC Critical Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SRS_ADVC(x)                          (((uint32_t)(((uint32_t)(x)) << CMC_SRS_ADVC_SHIFT)) & CMC_SRS_ADVC_MASK)

#define CMC_SRS_CDOG0_MASK                       (0x4000000U)
#define CMC_SRS_CDOG0_SHIFT                      (26U)
/*! CDOG0 - Code Watchdog 0 Reset
 *  0b0..Reset is not generated
 *  0b1..Reset is generated
 */
#define CMC_SRS_CDOG0(x)                         (((uint32_t)(((uint32_t)(x)) << CMC_SRS_CDOG0_SHIFT)) & CMC_SRS_CDOG0_MASK)

#define CMC_SRS_CDOG1_MASK                       (0x8000000U)
#define CMC_SRS_CDOG1_SHIFT                      (27U)
/*! CDOG1 - Code Watchdog 1 Reset
 *  0b0..Reset is not generated
 *  0b1..Reset is generated
 */
#define CMC_SRS_CDOG1(x)                         (((uint32_t)(((uint32_t)(x)) << CMC_SRS_CDOG1_SHIFT)) & CMC_SRS_CDOG1_MASK)

#define CMC_SRS_JTAG_MASK                        (0x10000000U)
#define CMC_SRS_JTAG_SHIFT                       (28U)
/*! JTAG - JTAG System Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SRS_JTAG(x)                          (((uint32_t)(((uint32_t)(x)) << CMC_SRS_JTAG_SHIFT)) & CMC_SRS_JTAG_MASK)

#define CMC_SRS_TAMPER_MASK                      (0x80000000U)
#define CMC_SRS_TAMPER_SHIFT                     (31U)
/*! TAMPER - Tamper Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SRS_TAMPER(x)                        (((uint32_t)(((uint32_t)(x)) << CMC_SRS_TAMPER_SHIFT)) & CMC_SRS_TAMPER_MASK)
/*! @} */

/*! @name RPC - Reset Pin Control */
/*! @{ */

#define CMC_RPC_FILTCFG_MASK                     (0x1FU)
#define CMC_RPC_FILTCFG_SHIFT                    (0U)
/*! FILTCFG - Reset Filter Configuration */
#define CMC_RPC_FILTCFG(x)                       (((uint32_t)(((uint32_t)(x)) << CMC_RPC_FILTCFG_SHIFT)) & CMC_RPC_FILTCFG_MASK)

#define CMC_RPC_FILTEN_MASK                      (0x100U)
#define CMC_RPC_FILTEN_SHIFT                     (8U)
/*! FILTEN - Filter Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define CMC_RPC_FILTEN(x)                        (((uint32_t)(((uint32_t)(x)) << CMC_RPC_FILTEN_SHIFT)) & CMC_RPC_FILTEN_MASK)

#define CMC_RPC_LPFEN_MASK                       (0x200U)
#define CMC_RPC_LPFEN_SHIFT                      (9U)
/*! LPFEN - Low-Power Filter Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define CMC_RPC_LPFEN(x)                         (((uint32_t)(((uint32_t)(x)) << CMC_RPC_LPFEN_SHIFT)) & CMC_RPC_LPFEN_MASK)
/*! @} */

/*! @name SSRS - Sticky System Reset Status */
/*! @{ */

#define CMC_SSRS_WAKEUP_MASK                     (0x1U)
#define CMC_SSRS_WAKEUP_SHIFT                    (0U)
/*! WAKEUP - Wake-up Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SSRS_WAKEUP(x)                       (((uint32_t)(((uint32_t)(x)) << CMC_SSRS_WAKEUP_SHIFT)) & CMC_SSRS_WAKEUP_MASK)

#define CMC_SSRS_POR_MASK                        (0x2U)
#define CMC_SSRS_POR_SHIFT                       (1U)
/*! POR - Power-on Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SSRS_POR(x)                          (((uint32_t)(((uint32_t)(x)) << CMC_SSRS_POR_SHIFT)) & CMC_SSRS_POR_MASK)

#define CMC_SSRS_VD_MASK                         (0x4U)
#define CMC_SSRS_VD_SHIFT                        (2U)
/*! VD - Voltage Detect Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SSRS_VD(x)                           (((uint32_t)(((uint32_t)(x)) << CMC_SSRS_VD_SHIFT)) & CMC_SSRS_VD_MASK)

#define CMC_SSRS_WARM_MASK                       (0x10U)
#define CMC_SSRS_WARM_SHIFT                      (4U)
/*! WARM - Warm Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SSRS_WARM(x)                         (((uint32_t)(((uint32_t)(x)) << CMC_SSRS_WARM_SHIFT)) & CMC_SSRS_WARM_MASK)

#define CMC_SSRS_FATAL_MASK                      (0x20U)
#define CMC_SSRS_FATAL_SHIFT                     (5U)
/*! FATAL - Fatal Reset
 *  0b0..Reset was not generated
 *  0b1..Reset was generated
 */
#define CMC_SSRS_FATAL(x)                        (((uint32_t)(((uint32_t)(x)) << CMC_SSRS_FATAL_SHIFT)) & CMC_SSRS_FATAL_MASK)

#define CMC_SSRS_PIN_MASK                        (0x100U)
#define CMC_SSRS_PIN_SHIFT                       (8U)
/*! PIN - Pin Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SSRS_PIN(x)                          (((uint32_t)(((uint32_t)(x)) << CMC_SSRS_PIN_SHIFT)) & CMC_SSRS_PIN_MASK)

#define CMC_SSRS_DAP_MASK                        (0x200U)
#define CMC_SSRS_DAP_SHIFT                       (9U)
/*! DAP - DAP Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SSRS_DAP(x)                          (((uint32_t)(((uint32_t)(x)) << CMC_SSRS_DAP_SHIFT)) & CMC_SSRS_DAP_MASK)

#define CMC_SSRS_RSTACK_MASK                     (0x400U)
#define CMC_SSRS_RSTACK_SHIFT                    (10U)
/*! RSTACK - Reset Timeout
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SSRS_RSTACK(x)                       (((uint32_t)(((uint32_t)(x)) << CMC_SSRS_RSTACK_SHIFT)) & CMC_SSRS_RSTACK_MASK)

#define CMC_SSRS_LPACK_MASK                      (0x800U)
#define CMC_SSRS_LPACK_SHIFT                     (11U)
/*! LPACK - Low Power Acknowledge Timeout Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SSRS_LPACK(x)                        (((uint32_t)(((uint32_t)(x)) << CMC_SSRS_LPACK_SHIFT)) & CMC_SSRS_LPACK_MASK)

#define CMC_SSRS_SCG_MASK                        (0x1000U)
#define CMC_SSRS_SCG_SHIFT                       (12U)
/*! SCG - System Clock Generation Reset
 *  0b0..Reset is not generated
 *  0b1..Reset is generated
 */
#define CMC_SSRS_SCG(x)                          (((uint32_t)(((uint32_t)(x)) << CMC_SSRS_SCG_SHIFT)) & CMC_SSRS_SCG_MASK)

#define CMC_SSRS_WWDT0_MASK                      (0x2000U)
#define CMC_SSRS_WWDT0_SHIFT                     (13U)
/*! WWDT0 - Windowed Watchdog 0 Reset
 *  0b0..Reset is not generated
 *  0b1..Reset is generated
 */
#define CMC_SSRS_WWDT0(x)                        (((uint32_t)(((uint32_t)(x)) << CMC_SSRS_WWDT0_SHIFT)) & CMC_SSRS_WWDT0_MASK)

#define CMC_SSRS_SW_MASK                         (0x4000U)
#define CMC_SSRS_SW_SHIFT                        (14U)
/*! SW - Software Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SSRS_SW(x)                           (((uint32_t)(((uint32_t)(x)) << CMC_SSRS_SW_SHIFT)) & CMC_SSRS_SW_MASK)

#define CMC_SSRS_LOCKUP_MASK                     (0x8000U)
#define CMC_SSRS_LOCKUP_SHIFT                    (15U)
/*! LOCKUP - Lockup Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SSRS_LOCKUP(x)                       (((uint32_t)(((uint32_t)(x)) << CMC_SSRS_LOCKUP_SHIFT)) & CMC_SSRS_LOCKUP_MASK)

#define CMC_SSRS_ADVC_MASK                       (0x800000U)
#define CMC_SSRS_ADVC_SHIFT                      (23U)
/*! ADVC - ADVC Critical Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SSRS_ADVC(x)                         (((uint32_t)(((uint32_t)(x)) << CMC_SSRS_ADVC_SHIFT)) & CMC_SSRS_ADVC_MASK)

#define CMC_SSRS_CDOG0_MASK                      (0x4000000U)
#define CMC_SSRS_CDOG0_SHIFT                     (26U)
/*! CDOG0 - Code Watchdog 0 Reset
 *  0b0..Reset is not generated
 *  0b1..Reset is generated
 */
#define CMC_SSRS_CDOG0(x)                        (((uint32_t)(((uint32_t)(x)) << CMC_SSRS_CDOG0_SHIFT)) & CMC_SSRS_CDOG0_MASK)

#define CMC_SSRS_CDOG1_MASK                      (0x8000000U)
#define CMC_SSRS_CDOG1_SHIFT                     (27U)
/*! CDOG1 - Code Watchdog 1 Reset
 *  0b0..Reset is not generated
 *  0b1..Reset is generated
 */
#define CMC_SSRS_CDOG1(x)                        (((uint32_t)(((uint32_t)(x)) << CMC_SSRS_CDOG1_SHIFT)) & CMC_SSRS_CDOG1_MASK)

#define CMC_SSRS_JTAG_MASK                       (0x10000000U)
#define CMC_SSRS_JTAG_SHIFT                      (28U)
/*! JTAG - JTAG System Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SSRS_JTAG(x)                         (((uint32_t)(((uint32_t)(x)) << CMC_SSRS_JTAG_SHIFT)) & CMC_SSRS_JTAG_MASK)

#define CMC_SSRS_TAMPER_MASK                     (0x80000000U)
#define CMC_SSRS_TAMPER_SHIFT                    (31U)
/*! TAMPER - Tamper Reset
 *  0b0..Reset not generated
 *  0b1..Reset generated
 */
#define CMC_SSRS_TAMPER(x)                       (((uint32_t)(((uint32_t)(x)) << CMC_SSRS_TAMPER_SHIFT)) & CMC_SSRS_TAMPER_MASK)
/*! @} */

/*! @name SRIE - System Reset Interrupt Enable */
/*! @{ */

#define CMC_SRIE_PIN_MASK                        (0x100U)
#define CMC_SRIE_PIN_SHIFT                       (8U)
/*! PIN - Pin Reset
 *  0b0..Interrupt disabled
 *  0b1..Interrupt enabled
 */
#define CMC_SRIE_PIN(x)                          (((uint32_t)(((uint32_t)(x)) << CMC_SRIE_PIN_SHIFT)) & CMC_SRIE_PIN_MASK)

#define CMC_SRIE_DAP_MASK                        (0x200U)
#define CMC_SRIE_DAP_SHIFT                       (9U)
/*! DAP - DAP Reset
 *  0b0..Interrupt disabled
 *  0b1..Interrupt enabled
 */
#define CMC_SRIE_DAP(x)                          (((uint32_t)(((uint32_t)(x)) << CMC_SRIE_DAP_SHIFT)) & CMC_SRIE_DAP_MASK)

#define CMC_SRIE_LPACK_MASK                      (0x800U)
#define CMC_SRIE_LPACK_SHIFT                     (11U)
/*! LPACK - Low Power Acknowledge Timeout Reset
 *  0b0..Interrupt disabled
 *  0b1..Interrupt enabled
 */
#define CMC_SRIE_LPACK(x)                        (((uint32_t)(((uint32_t)(x)) << CMC_SRIE_LPACK_SHIFT)) & CMC_SRIE_LPACK_MASK)

#define CMC_SRIE_SCG_MASK                        (0x1000U)
#define CMC_SRIE_SCG_SHIFT                       (12U)
/*! SCG - System Clock Generation Reset
 *  0b0..Interrupt disabled
 *  0b1..Interrupt enabled
 */
#define CMC_SRIE_SCG(x)                          (((uint32_t)(((uint32_t)(x)) << CMC_SRIE_SCG_SHIFT)) & CMC_SRIE_SCG_MASK)

#define CMC_SRIE_WWDT0_MASK                      (0x2000U)
#define CMC_SRIE_WWDT0_SHIFT                     (13U)
/*! WWDT0 - Windowed Watchdog 0 Reset
 *  0b0..Interrupt disabled
 *  0b1..Interrupt enabled
 */
#define CMC_SRIE_WWDT0(x)                        (((uint32_t)(((uint32_t)(x)) << CMC_SRIE_WWDT0_SHIFT)) & CMC_SRIE_WWDT0_MASK)

#define CMC_SRIE_SW_MASK                         (0x4000U)
#define CMC_SRIE_SW_SHIFT                        (14U)
/*! SW - Software Reset
 *  0b0..Interrupt disabled
 *  0b1..Interrupt enabled
 */
#define CMC_SRIE_SW(x)                           (((uint32_t)(((uint32_t)(x)) << CMC_SRIE_SW_SHIFT)) & CMC_SRIE_SW_MASK)

#define CMC_SRIE_LOCKUP_MASK                     (0x8000U)
#define CMC_SRIE_LOCKUP_SHIFT                    (15U)
/*! LOCKUP - Lockup Reset
 *  0b0..Interrupt disabled
 *  0b1..Interrupt enabled
 */
#define CMC_SRIE_LOCKUP(x)                       (((uint32_t)(((uint32_t)(x)) << CMC_SRIE_LOCKUP_SHIFT)) & CMC_SRIE_LOCKUP_MASK)

#define CMC_SRIE_CDOG0_MASK                      (0x4000000U)
#define CMC_SRIE_CDOG0_SHIFT                     (26U)
/*! CDOG0 - Code Watchdog 0 Reset
 *  0b0..Interrupt disabled
 *  0b1..Interrupt enabled
 */
#define CMC_SRIE_CDOG0(x)                        (((uint32_t)(((uint32_t)(x)) << CMC_SRIE_CDOG0_SHIFT)) & CMC_SRIE_CDOG0_MASK)

#define CMC_SRIE_CDOG1_MASK                      (0x8000000U)
#define CMC_SRIE_CDOG1_SHIFT                     (27U)
/*! CDOG1 - Code Watchdog 1 Reset
 *  0b0..Interrupt disabled
 *  0b1..Interrupt enabled
 */
#define CMC_SRIE_CDOG1(x)                        (((uint32_t)(((uint32_t)(x)) << CMC_SRIE_CDOG1_SHIFT)) & CMC_SRIE_CDOG1_MASK)
/*! @} */

/*! @name SRIF - System Reset Interrupt Flag */
/*! @{ */

#define CMC_SRIF_PIN_MASK                        (0x100U)
#define CMC_SRIF_PIN_SHIFT                       (8U)
/*! PIN - Pin Reset
 *  0b0..Reset source not pending
 *  0b1..Reset source pending
 */
#define CMC_SRIF_PIN(x)                          (((uint32_t)(((uint32_t)(x)) << CMC_SRIF_PIN_SHIFT)) & CMC_SRIF_PIN_MASK)

#define CMC_SRIF_DAP_MASK                        (0x200U)
#define CMC_SRIF_DAP_SHIFT                       (9U)
/*! DAP - DAP Reset
 *  0b0..Reset source not pending
 *  0b1..Reset source pending
 */
#define CMC_SRIF_DAP(x)                          (((uint32_t)(((uint32_t)(x)) << CMC_SRIF_DAP_SHIFT)) & CMC_SRIF_DAP_MASK)

#define CMC_SRIF_LPACK_MASK                      (0x800U)
#define CMC_SRIF_LPACK_SHIFT                     (11U)
/*! LPACK - Low Power Acknowledge Timeout Reset
 *  0b0..Reset source not pending
 *  0b1..Reset source pending
 */
#define CMC_SRIF_LPACK(x)                        (((uint32_t)(((uint32_t)(x)) << CMC_SRIF_LPACK_SHIFT)) & CMC_SRIF_LPACK_MASK)

#define CMC_SRIF_WWDT0_MASK                      (0x2000U)
#define CMC_SRIF_WWDT0_SHIFT                     (13U)
/*! WWDT0 - Windowed Watchdog 0 Reset
 *  0b0..Reset source not pending
 *  0b1..Reset source pending
 */
#define CMC_SRIF_WWDT0(x)                        (((uint32_t)(((uint32_t)(x)) << CMC_SRIF_WWDT0_SHIFT)) & CMC_SRIF_WWDT0_MASK)

#define CMC_SRIF_SW_MASK                         (0x4000U)
#define CMC_SRIF_SW_SHIFT                        (14U)
/*! SW - Software Reset
 *  0b0..Reset source not pending
 *  0b1..Reset source pending
 */
#define CMC_SRIF_SW(x)                           (((uint32_t)(((uint32_t)(x)) << CMC_SRIF_SW_SHIFT)) & CMC_SRIF_SW_MASK)

#define CMC_SRIF_LOCKUP_MASK                     (0x8000U)
#define CMC_SRIF_LOCKUP_SHIFT                    (15U)
/*! LOCKUP - Lockup Reset
 *  0b0..Reset source not pending
 *  0b1..Reset source pending
 */
#define CMC_SRIF_LOCKUP(x)                       (((uint32_t)(((uint32_t)(x)) << CMC_SRIF_LOCKUP_SHIFT)) & CMC_SRIF_LOCKUP_MASK)

#define CMC_SRIF_ADVC_MASK                       (0x800000U)
#define CMC_SRIF_ADVC_SHIFT                      (23U)
/*! ADVC - ADVC Critical Reset
 *  0b0..Reset source not pending
 *  0b1..Reset source pending
 */
#define CMC_SRIF_ADVC(x)                         (((uint32_t)(((uint32_t)(x)) << CMC_SRIF_ADVC_SHIFT)) & CMC_SRIF_ADVC_MASK)

#define CMC_SRIF_CDOG0_MASK                      (0x4000000U)
#define CMC_SRIF_CDOG0_SHIFT                     (26U)
/*! CDOG0 - Code Watchdog 0 Reset
 *  0b0..Reset source not pending
 *  0b1..Reset source pending
 */
#define CMC_SRIF_CDOG0(x)                        (((uint32_t)(((uint32_t)(x)) << CMC_SRIF_CDOG0_SHIFT)) & CMC_SRIF_CDOG0_MASK)

#define CMC_SRIF_CDOG1_MASK                      (0x8000000U)
#define CMC_SRIF_CDOG1_SHIFT                     (27U)
/*! CDOG1 - Code Watchdog 1 Reset
 *  0b0..Reset source not pending
 *  0b1..Reset source pending
 */
#define CMC_SRIF_CDOG1(x)                        (((uint32_t)(((uint32_t)(x)) << CMC_SRIF_CDOG1_SHIFT)) & CMC_SRIF_CDOG1_MASK)
/*! @} */

/*! @name RSTCNT - Reset Count Register */
/*! @{ */

#define CMC_RSTCNT_COUNT_MASK                    (0xFFU)
#define CMC_RSTCNT_COUNT_SHIFT                   (0U)
/*! COUNT - Count */
#define CMC_RSTCNT_COUNT(x)                      (((uint32_t)(((uint32_t)(x)) << CMC_RSTCNT_COUNT_SHIFT)) & CMC_RSTCNT_COUNT_MASK)
/*! @} */

/*! @name MR - Mode */
/*! @{ */

#define CMC_MR_ISPMODE_n_MASK                    (0x1U)
#define CMC_MR_ISPMODE_n_SHIFT                   (0U)
/*! ISPMODE_n - In System Programming Mode */
#define CMC_MR_ISPMODE_n(x)                      (((uint32_t)(((uint32_t)(x)) << CMC_MR_ISPMODE_n_SHIFT)) & CMC_MR_ISPMODE_n_MASK)
/*! @} */

/* The count of CMC_MR */
#define CMC_MR_COUNT                             (1U)

/*! @name FM - Force Mode */
/*! @{ */

#define CMC_FM_FORCECFG_MASK                     (0x1U)
#define CMC_FM_FORCECFG_SHIFT                    (0U)
/*! FORCECFG - Boot Configuration
 *  0b0..No effect
 *  0b1..Asserts
 */
#define CMC_FM_FORCECFG(x)                       (((uint32_t)(((uint32_t)(x)) << CMC_FM_FORCECFG_SHIFT)) & CMC_FM_FORCECFG_MASK)
/*! @} */

/* The count of CMC_FM */
#define CMC_FM_COUNT                             (1U)

/*! @name FLASHCR - Flash Control */
/*! @{ */

#define CMC_FLASHCR_FLASHDIS_MASK                (0x1U)
#define CMC_FLASHCR_FLASHDIS_SHIFT               (0U)
/*! FLASHDIS - Flash Disable
 *  0b0..No effect
 *  0b1..Flash memory is disabled
 */
#define CMC_FLASHCR_FLASHDIS(x)                  (((uint32_t)(((uint32_t)(x)) << CMC_FLASHCR_FLASHDIS_SHIFT)) & CMC_FLASHCR_FLASHDIS_MASK)

#define CMC_FLASHCR_FLASHDOZE_MASK               (0x2U)
#define CMC_FLASHCR_FLASHDOZE_SHIFT              (1U)
/*! FLASHDOZE - Flash Doze
 *  0b0..No effect
 *  0b1..Flash memory is disabled when core is sleeping (CKMODE > 0)
 */
#define CMC_FLASHCR_FLASHDOZE(x)                 (((uint32_t)(((uint32_t)(x)) << CMC_FLASHCR_FLASHDOZE_SHIFT)) & CMC_FLASHCR_FLASHDOZE_MASK)

#define CMC_FLASHCR_FLASHWAKE_MASK               (0x4U)
#define CMC_FLASHCR_FLASHWAKE_SHIFT              (2U)
/*! FLASHWAKE - Flash Wake
 *  0b0..No effect
 *  0b1..Flash memory is not disabled during flash memory accesses
 */
#define CMC_FLASHCR_FLASHWAKE(x)                 (((uint32_t)(((uint32_t)(x)) << CMC_FLASHCR_FLASHWAKE_SHIFT)) & CMC_FLASHCR_FLASHWAKE_MASK)
/*! @} */

/*! @name DIER - Device Initialization Error Register */
/*! @{ */

#define CMC_DIER_STAT_MASK                       (0xFFFFFFFFU)
#define CMC_DIER_STAT_SHIFT                      (0U)
/*! STAT - Device initialization status flags */
#define CMC_DIER_STAT(x)                         (((uint32_t)(((uint32_t)(x)) << CMC_DIER_STAT_SHIFT)) & CMC_DIER_STAT_MASK)
/*! @} */

/*! @name BLR - BootROM Lock Register */
/*! @{ */

#define CMC_BLR_LOCK0_MASK                       (0x7U)
#define CMC_BLR_LOCK0_SHIFT                      (0U)
/*! LOCK0 - Lock Scratch 0
 *  0b010..BootROM Scratch Register can be written
 *  0b101..BootROM Scratch Register cannot be written
 */
#define CMC_BLR_LOCK0(x)                         (((uint32_t)(((uint32_t)(x)) << CMC_BLR_LOCK0_SHIFT)) & CMC_BLR_LOCK0_MASK)

#define CMC_BLR_LOCK1_MASK                       (0x38U)
#define CMC_BLR_LOCK1_SHIFT                      (3U)
/*! LOCK1 - Lock Scratch 1
 *  0b010..BootROM Scratch Register can be written
 *  0b101..BootROM Scratch Register cannot be written
 */
#define CMC_BLR_LOCK1(x)                         (((uint32_t)(((uint32_t)(x)) << CMC_BLR_LOCK1_SHIFT)) & CMC_BLR_LOCK1_MASK)

#define CMC_BLR_LOCK2_MASK                       (0x1C0U)
#define CMC_BLR_LOCK2_SHIFT                      (6U)
/*! LOCK2 - Lock Scratch 2
 *  0b010..BootROM Scratch Register can be written
 *  0b101..BootROM Scratch Register cannot be written
 */
#define CMC_BLR_LOCK2(x)                         (((uint32_t)(((uint32_t)(x)) << CMC_BLR_LOCK2_SHIFT)) & CMC_BLR_LOCK2_MASK)

#define CMC_BLR_LOCK3_MASK                       (0xE00U)
#define CMC_BLR_LOCK3_SHIFT                      (9U)
/*! LOCK3 - Lock Scratch 3
 *  0b010..BootROM Scratch Register can be written
 *  0b101..BootROM Scratch Register cannot be written
 */
#define CMC_BLR_LOCK3(x)                         (((uint32_t)(((uint32_t)(x)) << CMC_BLR_LOCK3_SHIFT)) & CMC_BLR_LOCK3_MASK)
/*! @} */

/*! @name BSR - BootROM Scratch Register */
/*! @{ */

#define CMC_BSR_SCR_MASK                         (0xFFFFFFFFU)
#define CMC_BSR_SCR_SHIFT                        (0U)
/*! SCR - Register used by the BootROM */
#define CMC_BSR_SCR(x)                           (((uint32_t)(((uint32_t)(x)) << CMC_BSR_SCR_SHIFT)) & CMC_BSR_SCR_MASK)
/*! @} */

/* The count of CMC_BSR */
#define CMC_BSR_COUNT                            (4U)

/*! @name CORECTL - Core Control */
/*! @{ */

#define CMC_CORECTL_NPIE_MASK                    (0x1U)
#define CMC_CORECTL_NPIE_SHIFT                   (0U)
/*! NPIE - Non-maskable Pin Interrupt Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define CMC_CORECTL_NPIE(x)                      (((uint32_t)(((uint32_t)(x)) << CMC_CORECTL_NPIE_SHIFT)) & CMC_CORECTL_NPIE_MASK)
/*! @} */

/*! @name DBGCTL - Debug Control */
/*! @{ */

#define CMC_DBGCTL_SOD_MASK                      (0x1U)
#define CMC_DBGCTL_SOD_SHIFT                     (0U)
/*! SOD - Sleep Or Debug
 *  0b0..Remains enabled
 *  0b1..Disabled
 */
#define CMC_DBGCTL_SOD(x)                        (((uint32_t)(((uint32_t)(x)) << CMC_DBGCTL_SOD_SHIFT)) & CMC_DBGCTL_SOD_MASK)
/*! @} */

/*! @name GPREG - General Purpose Register */
/*! @{ */

#define CMC_GPREG_GP_MASK                        (0xFFFFFFFFU)
#define CMC_GPREG_GP_SHIFT                       (0U)
/*! GP - This register field is intended for future use. */
#define CMC_GPREG_GP(x)                          (((uint32_t)(((uint32_t)(x)) << CMC_GPREG_GP_SHIFT)) & CMC_GPREG_GP_MASK)
/*! @} */

/*! @name UNLOCK - Unlock Register */
/*! @{ */

#define CMC_UNLOCK_ALWR_MASK                     (0x1U)
#define CMC_UNLOCK_ALWR_SHIFT                    (0U)
/*! ALWR - Allow Writes
 *  0b0..Trim and test registers not writable
 *  0b1..Trim and test registers writable
 */
#define CMC_UNLOCK_ALWR(x)                       (((uint32_t)(((uint32_t)(x)) << CMC_UNLOCK_ALWR_SHIFT)) & CMC_UNLOCK_ALWR_MASK)

#define CMC_UNLOCK_VALUE_MASK                    (0xFFFF0000U)
#define CMC_UNLOCK_VALUE_SHIFT                   (16U)
/*! VALUE - Value */
#define CMC_UNLOCK_VALUE(x)                      (((uint32_t)(((uint32_t)(x)) << CMC_UNLOCK_VALUE_SHIFT)) & CMC_UNLOCK_VALUE_MASK)
/*! @} */

/*! @name TEST - Test Register */
/*! @{ */

#define CMC_TEST_OBSERVE_MASK                    (0xFU)
#define CMC_TEST_OBSERVE_SHIFT                   (0U)
/*! OBSERVE - Observe
 *  0b0000..Core Active (not sleeping, halted or in reset).
 *  0b0001..Core clock gated.
 *  0b0010..Bus master clock gated.
 *  0b0011..Bus slave clock gated.
 *  0b0100..Peripherals clock gated.
 *  0b0101..Flash clock gated.
 *  0b0110..All clocks gated.
 *  0b0111..CMC clock gated.
 */
#define CMC_TEST_OBSERVE(x)                      (((uint32_t)(((uint32_t)(x)) << CMC_TEST_OBSERVE_SHIFT)) & CMC_TEST_OBSERVE_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group CMC_Register_Masks */


/* CMC - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral CMC base address */
  #define CMC_BASE                                 (0x5008B000u)
  /** Peripheral CMC base address */
  #define CMC_BASE_NS                              (0x4008B000u)
  /** Peripheral CMC base pointer */
  #define CMC                                      ((CMC_Type *)CMC_BASE)
  /** Peripheral CMC base pointer */
  #define CMC_NS                                   ((CMC_Type *)CMC_BASE_NS)
  /** Array initializer of CMC peripheral base addresses */
  #define CMC_BASE_ADDRS                           { CMC_BASE }
  /** Array initializer of CMC peripheral base pointers */
  #define CMC_BASE_PTRS                            { CMC }
  /** Array initializer of CMC peripheral base addresses */
  #define CMC_BASE_ADDRS_NS                        { CMC_BASE_NS }
  /** Array initializer of CMC peripheral base pointers */
  #define CMC_BASE_PTRS_NS                         { CMC_NS }
#else
  /** Peripheral CMC base address */
  #define CMC_BASE                                 (0x4008B000u)
  /** Peripheral CMC base pointer */
  #define CMC                                      ((CMC_Type *)CMC_BASE)
  /** Array initializer of CMC peripheral base addresses */
  #define CMC_BASE_ADDRS                           { CMC_BASE }
  /** Array initializer of CMC peripheral base pointers */
  #define CMC_BASE_PTRS                            { CMC }
#endif

/*!
 * @}
 */ /* end of group CMC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- CRC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CRC_Peripheral_Access_Layer CRC Peripheral Access Layer
 * @{
 */

/** CRC - Register Layout Typedef */
typedef struct {
  union {                                          /* offset: 0x0 */
    struct {                                         /* offset: 0x0 */
      __IO uint8_t DATALL;                             /**< CRC_DATALL register, offset: 0x0 */
      __IO uint8_t DATALU;                             /**< CRC_DATALU register, offset: 0x1 */
      __IO uint8_t DATAHL;                             /**< CRC_DATAHL register, offset: 0x2 */
      __IO uint8_t DATAHU;                             /**< CRC_DATAHU register, offset: 0x3 */
    } ACCESS8BIT;
    struct {                                         /* offset: 0x0 */
      __IO uint16_t DATAL;                             /**< CRC_DATAL register, offset: 0x0 */
      __IO uint16_t DATAH;                             /**< CRC_DATAH register, offset: 0x2 */
    } ACCESS16BIT;
    __IO uint32_t DATA;                              /**< Data, offset: 0x0 */
  };
  union {                                          /* offset: 0x4 */
    struct {                                         /* offset: 0x4 */
      __IO uint8_t GPOLYLL;                            /**< CRC_GPOLYLL register, offset: 0x4 */
      __IO uint8_t GPOLYLU;                            /**< CRC_GPOLYLU register, offset: 0x5 */
      __IO uint8_t GPOLYHL;                            /**< CRC_GPOLYHL register, offset: 0x6 */
      __IO uint8_t GPOLYHU;                            /**< CRC_GPOLYHU register, offset: 0x7 */
    } GPOLY_ACCESS8BIT;
    struct {                                         /* offset: 0x4 */
      __IO uint16_t GPOLYL;                            /**< CRC_GPOLYL register, offset: 0x4 */
      __IO uint16_t GPOLYH;                            /**< CRC_GPOLYH register, offset: 0x6 */
    } GPOLY_ACCESS16BIT;
    __IO uint32_t GPOLY;                             /**< Polynomial, offset: 0x4 */
  };
  union {                                          /* offset: 0x8 */
    struct {                                         /* offset: 0x8 */
           uint8_t RESERVED_0[3];
      __IO uint8_t CTRLHU;                             /**< CRC_CTRLHU register, offset: 0xB */
    } CTRL_ACCESS8BIT;
    __IO uint32_t CTRL;                              /**< Control, offset: 0x8 */
  };
} CRC_Type;

/* ----------------------------------------------------------------------------
   -- CRC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CRC_Register_Masks CRC Register Masks
 * @{
 */

/*! @name DATALL - CRC_DATALL register */
/*! @{ */

#define CRC_DATALL_DATALL_MASK                   (0xFFU)
#define CRC_DATALL_DATALL_SHIFT                  (0U)
#define CRC_DATALL_DATALL(x)                     (((uint8_t)(((uint8_t)(x)) << CRC_DATALL_DATALL_SHIFT)) & CRC_DATALL_DATALL_MASK)
/*! @} */

/*! @name DATALU - CRC_DATALU register */
/*! @{ */

#define CRC_DATALU_DATALU_MASK                   (0xFFU)
#define CRC_DATALU_DATALU_SHIFT                  (0U)
#define CRC_DATALU_DATALU(x)                     (((uint8_t)(((uint8_t)(x)) << CRC_DATALU_DATALU_SHIFT)) & CRC_DATALU_DATALU_MASK)
/*! @} */

/*! @name DATAHL - CRC_DATAHL register */
/*! @{ */

#define CRC_DATAHL_DATAHL_MASK                   (0xFFU)
#define CRC_DATAHL_DATAHL_SHIFT                  (0U)
#define CRC_DATAHL_DATAHL(x)                     (((uint8_t)(((uint8_t)(x)) << CRC_DATAHL_DATAHL_SHIFT)) & CRC_DATAHL_DATAHL_MASK)
/*! @} */

/*! @name DATAHU - CRC_DATAHU register */
/*! @{ */

#define CRC_DATAHU_DATAHU_MASK                   (0xFFU)
#define CRC_DATAHU_DATAHU_SHIFT                  (0U)
#define CRC_DATAHU_DATAHU(x)                     (((uint8_t)(((uint8_t)(x)) << CRC_DATAHU_DATAHU_SHIFT)) & CRC_DATAHU_DATAHU_MASK)
/*! @} */

/*! @name DATAL - CRC_DATAL register */
/*! @{ */

#define CRC_DATAL_DATAL_MASK                     (0xFFFFU)
#define CRC_DATAL_DATAL_SHIFT                    (0U)
#define CRC_DATAL_DATAL(x)                       (((uint16_t)(((uint16_t)(x)) << CRC_DATAL_DATAL_SHIFT)) & CRC_DATAL_DATAL_MASK)
/*! @} */

/*! @name DATAH - CRC_DATAH register */
/*! @{ */

#define CRC_DATAH_DATAH_MASK                     (0xFFFFU)
#define CRC_DATAH_DATAH_SHIFT                    (0U)
#define CRC_DATAH_DATAH(x)                       (((uint16_t)(((uint16_t)(x)) << CRC_DATAH_DATAH_SHIFT)) & CRC_DATAH_DATAH_MASK)
/*! @} */

/*! @name DATA - Data */
/*! @{ */

#define CRC_DATA_LL_MASK                         (0xFFU)
#define CRC_DATA_LL_SHIFT                        (0U)
/*! LL - Lower Part of Low Byte */
#define CRC_DATA_LL(x)                           (((uint32_t)(((uint32_t)(x)) << CRC_DATA_LL_SHIFT)) & CRC_DATA_LL_MASK)

#define CRC_DATA_LU_MASK                         (0xFF00U)
#define CRC_DATA_LU_SHIFT                        (8U)
/*! LU - Upper Part of Low Byte */
#define CRC_DATA_LU(x)                           (((uint32_t)(((uint32_t)(x)) << CRC_DATA_LU_SHIFT)) & CRC_DATA_LU_MASK)

#define CRC_DATA_HL_MASK                         (0xFF0000U)
#define CRC_DATA_HL_SHIFT                        (16U)
/*! HL - Lower Part of High Byte */
#define CRC_DATA_HL(x)                           (((uint32_t)(((uint32_t)(x)) << CRC_DATA_HL_SHIFT)) & CRC_DATA_HL_MASK)

#define CRC_DATA_HU_MASK                         (0xFF000000U)
#define CRC_DATA_HU_SHIFT                        (24U)
/*! HU - Upper Part of High Byte */
#define CRC_DATA_HU(x)                           (((uint32_t)(((uint32_t)(x)) << CRC_DATA_HU_SHIFT)) & CRC_DATA_HU_MASK)
/*! @} */

/*! @name GPOLYLL - CRC_GPOLYLL register */
/*! @{ */

#define CRC_GPOLYLL_GPOLYLL_MASK                 (0xFFU)
#define CRC_GPOLYLL_GPOLYLL_SHIFT                (0U)
#define CRC_GPOLYLL_GPOLYLL(x)                   (((uint8_t)(((uint8_t)(x)) << CRC_GPOLYLL_GPOLYLL_SHIFT)) & CRC_GPOLYLL_GPOLYLL_MASK)
/*! @} */

/*! @name GPOLYLU - CRC_GPOLYLU register */
/*! @{ */

#define CRC_GPOLYLU_GPOLYLU_MASK                 (0xFFU)
#define CRC_GPOLYLU_GPOLYLU_SHIFT                (0U)
#define CRC_GPOLYLU_GPOLYLU(x)                   (((uint8_t)(((uint8_t)(x)) << CRC_GPOLYLU_GPOLYLU_SHIFT)) & CRC_GPOLYLU_GPOLYLU_MASK)
/*! @} */

/*! @name GPOLYHL - CRC_GPOLYHL register */
/*! @{ */

#define CRC_GPOLYHL_GPOLYHL_MASK                 (0xFFU)
#define CRC_GPOLYHL_GPOLYHL_SHIFT                (0U)
#define CRC_GPOLYHL_GPOLYHL(x)                   (((uint8_t)(((uint8_t)(x)) << CRC_GPOLYHL_GPOLYHL_SHIFT)) & CRC_GPOLYHL_GPOLYHL_MASK)
/*! @} */

/*! @name GPOLYHU - CRC_GPOLYHU register */
/*! @{ */

#define CRC_GPOLYHU_GPOLYHU_MASK                 (0xFFU)
#define CRC_GPOLYHU_GPOLYHU_SHIFT                (0U)
#define CRC_GPOLYHU_GPOLYHU(x)                   (((uint8_t)(((uint8_t)(x)) << CRC_GPOLYHU_GPOLYHU_SHIFT)) & CRC_GPOLYHU_GPOLYHU_MASK)
/*! @} */

/*! @name GPOLYL - CRC_GPOLYL register */
/*! @{ */

#define CRC_GPOLYL_GPOLYL_MASK                   (0xFFFFU)
#define CRC_GPOLYL_GPOLYL_SHIFT                  (0U)
#define CRC_GPOLYL_GPOLYL(x)                     (((uint16_t)(((uint16_t)(x)) << CRC_GPOLYL_GPOLYL_SHIFT)) & CRC_GPOLYL_GPOLYL_MASK)
/*! @} */

/*! @name GPOLYH - CRC_GPOLYH register */
/*! @{ */

#define CRC_GPOLYH_GPOLYH_MASK                   (0xFFFFU)
#define CRC_GPOLYH_GPOLYH_SHIFT                  (0U)
#define CRC_GPOLYH_GPOLYH(x)                     (((uint16_t)(((uint16_t)(x)) << CRC_GPOLYH_GPOLYH_SHIFT)) & CRC_GPOLYH_GPOLYH_MASK)
/*! @} */

/*! @name GPOLY - Polynomial */
/*! @{ */

#define CRC_GPOLY_LOW_MASK                       (0xFFFFU)
#define CRC_GPOLY_LOW_SHIFT                      (0U)
/*! LOW - Low Half-Word */
#define CRC_GPOLY_LOW(x)                         (((uint32_t)(((uint32_t)(x)) << CRC_GPOLY_LOW_SHIFT)) & CRC_GPOLY_LOW_MASK)

#define CRC_GPOLY_HIGH_MASK                      (0xFFFF0000U)
#define CRC_GPOLY_HIGH_SHIFT                     (16U)
/*! HIGH - High Half-Word */
#define CRC_GPOLY_HIGH(x)                        (((uint32_t)(((uint32_t)(x)) << CRC_GPOLY_HIGH_SHIFT)) & CRC_GPOLY_HIGH_MASK)
/*! @} */

/*! @name CTRLHU - CRC_CTRLHU register */
/*! @{ */

#define CRC_CTRLHU_TCRC_MASK                     (0x1U)
#define CRC_CTRLHU_TCRC_SHIFT                    (0U)
/*! TCRC - TCRC
 *  0b0..16 bits
 *  0b1..32 bits
 */
#define CRC_CTRLHU_TCRC(x)                       (((uint8_t)(((uint8_t)(x)) << CRC_CTRLHU_TCRC_SHIFT)) & CRC_CTRLHU_TCRC_MASK)

#define CRC_CTRLHU_WAS_MASK                      (0x2U)
#define CRC_CTRLHU_WAS_SHIFT                     (1U)
/*! WAS - Write as Seed
 *  0b0..Data values
 *  0b1..Seed values
 */
#define CRC_CTRLHU_WAS(x)                        (((uint8_t)(((uint8_t)(x)) << CRC_CTRLHU_WAS_SHIFT)) & CRC_CTRLHU_WAS_MASK)

#define CRC_CTRLHU_FXOR_MASK                     (0x4U)
#define CRC_CTRLHU_FXOR_SHIFT                    (2U)
/*! FXOR - Complement Read of CRC Data Register
 *  0b0..Disables XOR on reading data.
 *  0b1..Inverts or complements the read value of the CRC Data.
 */
#define CRC_CTRLHU_FXOR(x)                       (((uint8_t)(((uint8_t)(x)) << CRC_CTRLHU_FXOR_SHIFT)) & CRC_CTRLHU_FXOR_MASK)

#define CRC_CTRLHU_TOTR_MASK                     (0x30U)
#define CRC_CTRLHU_TOTR_SHIFT                    (4U)
/*! TOTR - Transpose Type for Read
 *  0b00..No transposition
 *  0b01..Bits in bytes are transposed, but bytes are not transposed.
 *  0b10..Both bits in bytes and bytes are transposed.
 *  0b11..Only bytes are transposed, no bits in a byte are transposed.
 */
#define CRC_CTRLHU_TOTR(x)                       (((uint8_t)(((uint8_t)(x)) << CRC_CTRLHU_TOTR_SHIFT)) & CRC_CTRLHU_TOTR_MASK)

#define CRC_CTRLHU_TOT_MASK                      (0xC0U)
#define CRC_CTRLHU_TOT_SHIFT                     (6U)
/*! TOT - Transpose Type for Write
 *  0b00..No transposition
 *  0b01..Bits in bytes are transposed, but bytes are not transposed.
 *  0b10..Both bits in bytes and bytes are transposed.
 *  0b11..Only bytes are transposed, no bits in a byte are transposed.
 */
#define CRC_CTRLHU_TOT(x)                        (((uint8_t)(((uint8_t)(x)) << CRC_CTRLHU_TOT_SHIFT)) & CRC_CTRLHU_TOT_MASK)
/*! @} */

/*! @name CTRL - Control */
/*! @{ */

#define CRC_CTRL_TCRC_MASK                       (0x1000000U)
#define CRC_CTRL_TCRC_SHIFT                      (24U)
/*! TCRC - TCRC
 *  0b0..16 bits
 *  0b1..32 bits
 */
#define CRC_CTRL_TCRC(x)                         (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_TCRC_SHIFT)) & CRC_CTRL_TCRC_MASK)

#define CRC_CTRL_WAS_MASK                        (0x2000000U)
#define CRC_CTRL_WAS_SHIFT                       (25U)
/*! WAS - Write as Seed
 *  0b0..Data values
 *  0b1..Seed values
 */
#define CRC_CTRL_WAS(x)                          (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_WAS_SHIFT)) & CRC_CTRL_WAS_MASK)

#define CRC_CTRL_FXOR_MASK                       (0x4000000U)
#define CRC_CTRL_FXOR_SHIFT                      (26U)
/*! FXOR - Complement Read of CRC Data Register
 *  0b0..Disables XOR on reading data.
 *  0b1..Inverts or complements the read value of the CRC Data.
 */
#define CRC_CTRL_FXOR(x)                         (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)

#define CRC_CTRL_TOTR_MASK                       (0x30000000U)
#define CRC_CTRL_TOTR_SHIFT                      (28U)
/*! TOTR - Transpose Type for Read
 *  0b00..No transposition
 *  0b01..Bits in bytes are transposed, but bytes are not transposed.
 *  0b10..Both bits in bytes and bytes are transposed.
 *  0b11..Only bytes are transposed, no bits in a byte are transposed.
 */
#define CRC_CTRL_TOTR(x)                         (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_TOTR_SHIFT)) & CRC_CTRL_TOTR_MASK)

#define CRC_CTRL_TOT_MASK                        (0xC0000000U)
#define CRC_CTRL_TOT_SHIFT                       (30U)
/*! TOT - Transpose Type for Write
 *  0b00..No transposition
 *  0b01..Bits in bytes are transposed, but bytes are not transposed.
 *  0b10..Both bits in bytes and bytes are transposed.
 *  0b11..Only bytes are transposed, no bits in a byte are transposed.
 */
#define CRC_CTRL_TOT(x)                          (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_TOT_SHIFT)) & CRC_CTRL_TOT_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group CRC_Register_Masks */


/* CRC - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral CRC base address */
  #define CRC_BASE                                 (0x5008A000u)
  /** Peripheral CRC base address */
  #define CRC_BASE_NS                              (0x4008A000u)
  /** Peripheral CRC base pointer */
  #define CRC0                                     ((CRC_Type *)CRC_BASE)
  /** Peripheral CRC base pointer */
  #define CRC0_NS                                  ((CRC_Type *)CRC_BASE_NS)
  /** Array initializer of CRC peripheral base addresses */
  #define CRC_BASE_ADDRS                           { CRC_BASE }
  /** Array initializer of CRC peripheral base pointers */
  #define CRC_BASE_PTRS                            { CRC0 }
  /** Array initializer of CRC peripheral base addresses */
  #define CRC_BASE_ADDRS_NS                        { CRC_BASE_NS }
  /** Array initializer of CRC peripheral base pointers */
  #define CRC_BASE_PTRS_NS                         { CRC0_NS }
#else
  /** Peripheral CRC base address */
  #define CRC_BASE                                 (0x4008A000u)
  /** Peripheral CRC base pointer */
  #define CRC0                                     ((CRC_Type *)CRC_BASE)
  /** Array initializer of CRC peripheral base addresses */
  #define CRC_BASE_ADDRS                           { CRC_BASE }
  /** Array initializer of CRC peripheral base pointers */
  #define CRC_BASE_PTRS                            { CRC0 }
#endif

/*!
 * @}
 */ /* end of group CRC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- CTIMER Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CTIMER_Peripheral_Access_Layer CTIMER Peripheral Access Layer
 * @{
 */

/** CTIMER - Register Layout Typedef */
typedef struct {
  __IO uint32_t IR;                                /**< Interrupt, offset: 0x0 */
  __IO uint32_t TCR;                               /**< Timer Control, offset: 0x4 */
  __IO uint32_t TC;                                /**< Timer Counter, offset: 0x8 */
  __IO uint32_t PR;                                /**< Prescale, offset: 0xC */
  __IO uint32_t PC;                                /**< Prescale Counter, offset: 0x10 */
  __IO uint32_t MCR;                               /**< Match Control, offset: 0x14 */
  __IO uint32_t MR[4];                             /**< Match, array offset: 0x18, array step: 0x4 */
  __IO uint32_t CCR;                               /**< Capture Control, offset: 0x28 */
  __I  uint32_t CR[4];                             /**< Capture, array offset: 0x2C, array step: 0x4 */
  __IO uint32_t EMR;                               /**< External Match, offset: 0x3C */
       uint8_t RESERVED_0[48];
  __IO uint32_t CTCR;                              /**< Count Control, offset: 0x70 */
  __IO uint32_t PWMC;                              /**< PWM Control, offset: 0x74 */
  __IO uint32_t MSR[4];                            /**< Match Shadow, array offset: 0x78, array step: 0x4 */
} CTIMER_Type;

/* ----------------------------------------------------------------------------
   -- CTIMER Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CTIMER_Register_Masks CTIMER Register Masks
 * @{
 */

/*! @name IR - Interrupt */
/*! @{ */

#define CTIMER_IR_MR0INT_MASK                    (0x1U)
#define CTIMER_IR_MR0INT_SHIFT                   (0U)
/*! MR0INT - Interrupt Flag for Match Channel 0 Event */
#define CTIMER_IR_MR0INT(x)                      (((uint32_t)(((uint32_t)(x)) << CTIMER_IR_MR0INT_SHIFT)) & CTIMER_IR_MR0INT_MASK)

#define CTIMER_IR_MR1INT_MASK                    (0x2U)
#define CTIMER_IR_MR1INT_SHIFT                   (1U)
/*! MR1INT - Interrupt Flag for Match Channel 1 Event */
#define CTIMER_IR_MR1INT(x)                      (((uint32_t)(((uint32_t)(x)) << CTIMER_IR_MR1INT_SHIFT)) & CTIMER_IR_MR1INT_MASK)

#define CTIMER_IR_MR2INT_MASK                    (0x4U)
#define CTIMER_IR_MR2INT_SHIFT                   (2U)
/*! MR2INT - Interrupt Flag for Match Channel 2 Event */
#define CTIMER_IR_MR2INT(x)                      (((uint32_t)(((uint32_t)(x)) << CTIMER_IR_MR2INT_SHIFT)) & CTIMER_IR_MR2INT_MASK)

#define CTIMER_IR_MR3INT_MASK                    (0x8U)
#define CTIMER_IR_MR3INT_SHIFT                   (3U)
/*! MR3INT - Interrupt Flag for Match Channel 3 Event */
#define CTIMER_IR_MR3INT(x)                      (((uint32_t)(((uint32_t)(x)) << CTIMER_IR_MR3INT_SHIFT)) & CTIMER_IR_MR3INT_MASK)

#define CTIMER_IR_CR0INT_MASK                    (0x10U)
#define CTIMER_IR_CR0INT_SHIFT                   (4U)
/*! CR0INT - Interrupt Flag for Capture Channel 0 Event */
#define CTIMER_IR_CR0INT(x)                      (((uint32_t)(((uint32_t)(x)) << CTIMER_IR_CR0INT_SHIFT)) & CTIMER_IR_CR0INT_MASK)

#define CTIMER_IR_CR1INT_MASK                    (0x20U)
#define CTIMER_IR_CR1INT_SHIFT                   (5U)
/*! CR1INT - Interrupt Flag for Capture Channel 1 Event */
#define CTIMER_IR_CR1INT(x)                      (((uint32_t)(((uint32_t)(x)) << CTIMER_IR_CR1INT_SHIFT)) & CTIMER_IR_CR1INT_MASK)

#define CTIMER_IR_CR2INT_MASK                    (0x40U)
#define CTIMER_IR_CR2INT_SHIFT                   (6U)
/*! CR2INT - Interrupt Flag for Capture Channel 2 Event */
#define CTIMER_IR_CR2INT(x)                      (((uint32_t)(((uint32_t)(x)) << CTIMER_IR_CR2INT_SHIFT)) & CTIMER_IR_CR2INT_MASK)

#define CTIMER_IR_CR3INT_MASK                    (0x80U)
#define CTIMER_IR_CR3INT_SHIFT                   (7U)
/*! CR3INT - Interrupt Flag for Capture Channel 3 Event */
#define CTIMER_IR_CR3INT(x)                      (((uint32_t)(((uint32_t)(x)) << CTIMER_IR_CR3INT_SHIFT)) & CTIMER_IR_CR3INT_MASK)
/*! @} */

/*! @name TCR - Timer Control */
/*! @{ */

#define CTIMER_TCR_CEN_MASK                      (0x1U)
#define CTIMER_TCR_CEN_SHIFT                     (0U)
/*! CEN - Counter Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define CTIMER_TCR_CEN(x)                        (((uint32_t)(((uint32_t)(x)) << CTIMER_TCR_CEN_SHIFT)) & CTIMER_TCR_CEN_MASK)

#define CTIMER_TCR_CRST_MASK                     (0x2U)
#define CTIMER_TCR_CRST_SHIFT                    (1U)
/*! CRST - Counter Reset Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define CTIMER_TCR_CRST(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_TCR_CRST_SHIFT)) & CTIMER_TCR_CRST_MASK)

#define CTIMER_TCR_AGCEN_MASK                    (0x10U)
#define CTIMER_TCR_AGCEN_SHIFT                   (4U)
/*! AGCEN - Allow Global Count Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define CTIMER_TCR_AGCEN(x)                      (((uint32_t)(((uint32_t)(x)) << CTIMER_TCR_AGCEN_SHIFT)) & CTIMER_TCR_AGCEN_MASK)

#define CTIMER_TCR_ATCEN_MASK                    (0x20U)
#define CTIMER_TCR_ATCEN_SHIFT                   (5U)
/*! ATCEN - Allow Trigger Count Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define CTIMER_TCR_ATCEN(x)                      (((uint32_t)(((uint32_t)(x)) << CTIMER_TCR_ATCEN_SHIFT)) & CTIMER_TCR_ATCEN_MASK)
/*! @} */

/*! @name TC - Timer Counter */
/*! @{ */

#define CTIMER_TC_TCVAL_MASK                     (0xFFFFFFFFU)
#define CTIMER_TC_TCVAL_SHIFT                    (0U)
/*! TCVAL - Timer Counter Value */
#define CTIMER_TC_TCVAL(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_TC_TCVAL_SHIFT)) & CTIMER_TC_TCVAL_MASK)
/*! @} */

/*! @name PR - Prescale */
/*! @{ */

#define CTIMER_PR_PRVAL_MASK                     (0xFFFFFFFFU)
#define CTIMER_PR_PRVAL_SHIFT                    (0U)
/*! PRVAL - Prescale Reload Value */
#define CTIMER_PR_PRVAL(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_PR_PRVAL_SHIFT)) & CTIMER_PR_PRVAL_MASK)
/*! @} */

/*! @name PC - Prescale Counter */
/*! @{ */

#define CTIMER_PC_PCVAL_MASK                     (0xFFFFFFFFU)
#define CTIMER_PC_PCVAL_SHIFT                    (0U)
/*! PCVAL - Prescale Counter Value */
#define CTIMER_PC_PCVAL(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_PC_PCVAL_SHIFT)) & CTIMER_PC_PCVAL_MASK)
/*! @} */

/*! @name MCR - Match Control */
/*! @{ */

#define CTIMER_MCR_MR0I_MASK                     (0x1U)
#define CTIMER_MCR_MR0I_SHIFT                    (0U)
/*! MR0I - Interrupt on MR0
 *  0b0..Does not generate
 *  0b1..Generates
 */
#define CTIMER_MCR_MR0I(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_MCR_MR0I_SHIFT)) & CTIMER_MCR_MR0I_MASK)

#define CTIMER_MCR_MR0R_MASK                     (0x2U)
#define CTIMER_MCR_MR0R_SHIFT                    (1U)
/*! MR0R - Reset on MR0
 *  0b0..Does not reset
 *  0b1..Resets
 */
#define CTIMER_MCR_MR0R(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_MCR_MR0R_SHIFT)) & CTIMER_MCR_MR0R_MASK)

#define CTIMER_MCR_MR0S_MASK                     (0x4U)
#define CTIMER_MCR_MR0S_SHIFT                    (2U)
/*! MR0S - Stop on MR0
 *  0b0..Does not stop
 *  0b1..Stops
 */
#define CTIMER_MCR_MR0S(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_MCR_MR0S_SHIFT)) & CTIMER_MCR_MR0S_MASK)

#define CTIMER_MCR_MR1I_MASK                     (0x8U)
#define CTIMER_MCR_MR1I_SHIFT                    (3U)
/*! MR1I - Interrupt on MR1
 *  0b0..Does not generate
 *  0b1..Generates
 */
#define CTIMER_MCR_MR1I(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_MCR_MR1I_SHIFT)) & CTIMER_MCR_MR1I_MASK)

#define CTIMER_MCR_MR1R_MASK                     (0x10U)
#define CTIMER_MCR_MR1R_SHIFT                    (4U)
/*! MR1R - Reset on MR1
 *  0b0..Does not reset
 *  0b1..Resets
 */
#define CTIMER_MCR_MR1R(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_MCR_MR1R_SHIFT)) & CTIMER_MCR_MR1R_MASK)

#define CTIMER_MCR_MR1S_MASK                     (0x20U)
#define CTIMER_MCR_MR1S_SHIFT                    (5U)
/*! MR1S - Stop on MR1
 *  0b0..Does not stop
 *  0b1..Stops
 */
#define CTIMER_MCR_MR1S(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_MCR_MR1S_SHIFT)) & CTIMER_MCR_MR1S_MASK)

#define CTIMER_MCR_MR2I_MASK                     (0x40U)
#define CTIMER_MCR_MR2I_SHIFT                    (6U)
/*! MR2I - Interrupt on MR2
 *  0b0..Does not generate
 *  0b1..Generates
 */
#define CTIMER_MCR_MR2I(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_MCR_MR2I_SHIFT)) & CTIMER_MCR_MR2I_MASK)

#define CTIMER_MCR_MR2R_MASK                     (0x80U)
#define CTIMER_MCR_MR2R_SHIFT                    (7U)
/*! MR2R - Reset on MR2
 *  0b0..Does not reset
 *  0b1..Resets
 */
#define CTIMER_MCR_MR2R(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_MCR_MR2R_SHIFT)) & CTIMER_MCR_MR2R_MASK)

#define CTIMER_MCR_MR2S_MASK                     (0x100U)
#define CTIMER_MCR_MR2S_SHIFT                    (8U)
/*! MR2S - Stop on MR2
 *  0b0..Does not stop
 *  0b1..Stops
 */
#define CTIMER_MCR_MR2S(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_MCR_MR2S_SHIFT)) & CTIMER_MCR_MR2S_MASK)

#define CTIMER_MCR_MR3I_MASK                     (0x200U)
#define CTIMER_MCR_MR3I_SHIFT                    (9U)
/*! MR3I - Interrupt on MR3
 *  0b0..Does not generate
 *  0b1..Generates
 */
#define CTIMER_MCR_MR3I(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_MCR_MR3I_SHIFT)) & CTIMER_MCR_MR3I_MASK)

#define CTIMER_MCR_MR3R_MASK                     (0x400U)
#define CTIMER_MCR_MR3R_SHIFT                    (10U)
/*! MR3R - Reset on MR3
 *  0b0..Does not reset
 *  0b1..Resets
 */
#define CTIMER_MCR_MR3R(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_MCR_MR3R_SHIFT)) & CTIMER_MCR_MR3R_MASK)

#define CTIMER_MCR_MR3S_MASK                     (0x800U)
#define CTIMER_MCR_MR3S_SHIFT                    (11U)
/*! MR3S - Stop on MR3
 *  0b0..Does not stop
 *  0b1..Stops
 */
#define CTIMER_MCR_MR3S(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_MCR_MR3S_SHIFT)) & CTIMER_MCR_MR3S_MASK)

#define CTIMER_MCR_MR0RL_MASK                    (0x1000000U)
#define CTIMER_MCR_MR0RL_SHIFT                   (24U)
/*! MR0RL - Reload MR
 *  0b0..Does not reload
 *  0b1..Reloads
 */
#define CTIMER_MCR_MR0RL(x)                      (((uint32_t)(((uint32_t)(x)) << CTIMER_MCR_MR0RL_SHIFT)) & CTIMER_MCR_MR0RL_MASK)

#define CTIMER_MCR_MR1RL_MASK                    (0x2000000U)
#define CTIMER_MCR_MR1RL_SHIFT                   (25U)
/*! MR1RL - Reload MR
 *  0b0..Does not reload
 *  0b1..Reloads
 */
#define CTIMER_MCR_MR1RL(x)                      (((uint32_t)(((uint32_t)(x)) << CTIMER_MCR_MR1RL_SHIFT)) & CTIMER_MCR_MR1RL_MASK)

#define CTIMER_MCR_MR2RL_MASK                    (0x4000000U)
#define CTIMER_MCR_MR2RL_SHIFT                   (26U)
/*! MR2RL - Reload MR
 *  0b0..Does not reload
 *  0b1..Reloads
 */
#define CTIMER_MCR_MR2RL(x)                      (((uint32_t)(((uint32_t)(x)) << CTIMER_MCR_MR2RL_SHIFT)) & CTIMER_MCR_MR2RL_MASK)

#define CTIMER_MCR_MR3RL_MASK                    (0x8000000U)
#define CTIMER_MCR_MR3RL_SHIFT                   (27U)
/*! MR3RL - Reload MR
 *  0b0..Does not reload
 *  0b1..Reloads
 */
#define CTIMER_MCR_MR3RL(x)                      (((uint32_t)(((uint32_t)(x)) << CTIMER_MCR_MR3RL_SHIFT)) & CTIMER_MCR_MR3RL_MASK)
/*! @} */

/*! @name MR - Match */
/*! @{ */

#define CTIMER_MR_MATCH_MASK                     (0xFFFFFFFFU)
#define CTIMER_MR_MATCH_SHIFT                    (0U)
/*! MATCH - Timer Counter Match Value */
#define CTIMER_MR_MATCH(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_MR_MATCH_SHIFT)) & CTIMER_MR_MATCH_MASK)
/*! @} */

/* The count of CTIMER_MR */
#define CTIMER_MR_COUNT                          (4U)

/*! @name CCR - Capture Control */
/*! @{ */

#define CTIMER_CCR_CAP0RE_MASK                   (0x1U)
#define CTIMER_CCR_CAP0RE_SHIFT                  (0U)
/*! CAP0RE - Rising Edge of Capture Channel 0
 *  0b0..Does not load
 *  0b1..Loads
 */
#define CTIMER_CCR_CAP0RE(x)                     (((uint32_t)(((uint32_t)(x)) << CTIMER_CCR_CAP0RE_SHIFT)) & CTIMER_CCR_CAP0RE_MASK)

#define CTIMER_CCR_CAP0FE_MASK                   (0x2U)
#define CTIMER_CCR_CAP0FE_SHIFT                  (1U)
/*! CAP0FE - Falling Edge of Capture Channel 0
 *  0b0..Does not load
 *  0b1..Loads
 */
#define CTIMER_CCR_CAP0FE(x)                     (((uint32_t)(((uint32_t)(x)) << CTIMER_CCR_CAP0FE_SHIFT)) & CTIMER_CCR_CAP0FE_MASK)

#define CTIMER_CCR_CAP0I_MASK                    (0x4U)
#define CTIMER_CCR_CAP0I_SHIFT                   (2U)
/*! CAP0I - Generate Interrupt on Channel 0 Capture Event
 *  0b0..Does not generate
 *  0b1..Generates
 */
#define CTIMER_CCR_CAP0I(x)                      (((uint32_t)(((uint32_t)(x)) << CTIMER_CCR_CAP0I_SHIFT)) & CTIMER_CCR_CAP0I_MASK)

#define CTIMER_CCR_CAP1RE_MASK                   (0x8U)
#define CTIMER_CCR_CAP1RE_SHIFT                  (3U)
/*! CAP1RE - Rising Edge of Capture Channel 1
 *  0b0..Does not load
 *  0b1..Loads
 */
#define CTIMER_CCR_CAP1RE(x)                     (((uint32_t)(((uint32_t)(x)) << CTIMER_CCR_CAP1RE_SHIFT)) & CTIMER_CCR_CAP1RE_MASK)

#define CTIMER_CCR_CAP1FE_MASK                   (0x10U)
#define CTIMER_CCR_CAP1FE_SHIFT                  (4U)
/*! CAP1FE - Falling Edge of Capture Channel 1
 *  0b0..Does not load
 *  0b1..Loads
 */
#define CTIMER_CCR_CAP1FE(x)                     (((uint32_t)(((uint32_t)(x)) << CTIMER_CCR_CAP1FE_SHIFT)) & CTIMER_CCR_CAP1FE_MASK)

#define CTIMER_CCR_CAP1I_MASK                    (0x20U)
#define CTIMER_CCR_CAP1I_SHIFT                   (5U)
/*! CAP1I - Generate Interrupt on Channel 1 Capture Event
 *  0b0..Does not generates
 *  0b1..Generates
 */
#define CTIMER_CCR_CAP1I(x)                      (((uint32_t)(((uint32_t)(x)) << CTIMER_CCR_CAP1I_SHIFT)) & CTIMER_CCR_CAP1I_MASK)

#define CTIMER_CCR_CAP2RE_MASK                   (0x40U)
#define CTIMER_CCR_CAP2RE_SHIFT                  (6U)
/*! CAP2RE - Rising Edge of Capture Channel 2
 *  0b0..Does not load
 *  0b1..Loads
 */
#define CTIMER_CCR_CAP2RE(x)                     (((uint32_t)(((uint32_t)(x)) << CTIMER_CCR_CAP2RE_SHIFT)) & CTIMER_CCR_CAP2RE_MASK)

#define CTIMER_CCR_CAP2FE_MASK                   (0x80U)
#define CTIMER_CCR_CAP2FE_SHIFT                  (7U)
/*! CAP2FE - Falling Edge of Capture Channel 2
 *  0b0..Does not load
 *  0b1..Loads
 */
#define CTIMER_CCR_CAP2FE(x)                     (((uint32_t)(((uint32_t)(x)) << CTIMER_CCR_CAP2FE_SHIFT)) & CTIMER_CCR_CAP2FE_MASK)

#define CTIMER_CCR_CAP2I_MASK                    (0x100U)
#define CTIMER_CCR_CAP2I_SHIFT                   (8U)
/*! CAP2I - Generate Interrupt on Channel 2 Capture Event
 *  0b0..Does not generate
 *  0b1..Generates
 */
#define CTIMER_CCR_CAP2I(x)                      (((uint32_t)(((uint32_t)(x)) << CTIMER_CCR_CAP2I_SHIFT)) & CTIMER_CCR_CAP2I_MASK)

#define CTIMER_CCR_CAP3RE_MASK                   (0x200U)
#define CTIMER_CCR_CAP3RE_SHIFT                  (9U)
/*! CAP3RE - Rising Edge of Capture Channel 3
 *  0b0..Does not load
 *  0b1..Loads
 */
#define CTIMER_CCR_CAP3RE(x)                     (((uint32_t)(((uint32_t)(x)) << CTIMER_CCR_CAP3RE_SHIFT)) & CTIMER_CCR_CAP3RE_MASK)

#define CTIMER_CCR_CAP3FE_MASK                   (0x400U)
#define CTIMER_CCR_CAP3FE_SHIFT                  (10U)
/*! CAP3FE - Falling Edge of Capture Channel 3
 *  0b0..Does not load
 *  0b1..Loads
 */
#define CTIMER_CCR_CAP3FE(x)                     (((uint32_t)(((uint32_t)(x)) << CTIMER_CCR_CAP3FE_SHIFT)) & CTIMER_CCR_CAP3FE_MASK)

#define CTIMER_CCR_CAP3I_MASK                    (0x800U)
#define CTIMER_CCR_CAP3I_SHIFT                   (11U)
/*! CAP3I - Generate Interrupt on Channel 3 Capture Event
 *  0b0..Does not generate
 *  0b1..Generates
 */
#define CTIMER_CCR_CAP3I(x)                      (((uint32_t)(((uint32_t)(x)) << CTIMER_CCR_CAP3I_SHIFT)) & CTIMER_CCR_CAP3I_MASK)
/*! @} */

/*! @name CR - Capture */
/*! @{ */

#define CTIMER_CR_CAP_MASK                       (0xFFFFFFFFU)
#define CTIMER_CR_CAP_SHIFT                      (0U)
/*! CAP - Timer Counter Capture Value */
#define CTIMER_CR_CAP(x)                         (((uint32_t)(((uint32_t)(x)) << CTIMER_CR_CAP_SHIFT)) & CTIMER_CR_CAP_MASK)
/*! @} */

/* The count of CTIMER_CR */
#define CTIMER_CR_COUNT                          (4U)

/*! @name EMR - External Match */
/*! @{ */

#define CTIMER_EMR_EM0_MASK                      (0x1U)
#define CTIMER_EMR_EM0_SHIFT                     (0U)
/*! EM0 - External Match 0
 *  0b0..Low
 *  0b1..High
 */
#define CTIMER_EMR_EM0(x)                        (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EM0_SHIFT)) & CTIMER_EMR_EM0_MASK)

#define CTIMER_EMR_EM1_MASK                      (0x2U)
#define CTIMER_EMR_EM1_SHIFT                     (1U)
/*! EM1 - External Match 1
 *  0b0..Low
 *  0b1..High
 */
#define CTIMER_EMR_EM1(x)                        (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EM1_SHIFT)) & CTIMER_EMR_EM1_MASK)

#define CTIMER_EMR_EM2_MASK                      (0x4U)
#define CTIMER_EMR_EM2_SHIFT                     (2U)
/*! EM2 - External Match 2
 *  0b0..Low
 *  0b1..High
 */
#define CTIMER_EMR_EM2(x)                        (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EM2_SHIFT)) & CTIMER_EMR_EM2_MASK)

#define CTIMER_EMR_EM3_MASK                      (0x8U)
#define CTIMER_EMR_EM3_SHIFT                     (3U)
/*! EM3 - External Match 3
 *  0b0..Low
 *  0b1..High
 */
#define CTIMER_EMR_EM3(x)                        (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EM3_SHIFT)) & CTIMER_EMR_EM3_MASK)

#define CTIMER_EMR_EMC0_MASK                     (0x30U)
#define CTIMER_EMR_EMC0_SHIFT                    (4U)
/*! EMC0 - External Match Control 0
 *  0b00..Does nothing
 *  0b01..Goes low
 *  0b10..Goes high
 *  0b11..Toggles
 */
#define CTIMER_EMR_EMC0(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)

#define CTIMER_EMR_EMC1_MASK                     (0xC0U)
#define CTIMER_EMR_EMC1_SHIFT                    (6U)
/*! EMC1 - External Match Control 1
 *  0b00..Does nothing
 *  0b01..Goes low
 *  0b10..Goes high
 *  0b11..Toggles
 */
#define CTIMER_EMR_EMC1(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC1_SHIFT)) & CTIMER_EMR_EMC1_MASK)

#define CTIMER_EMR_EMC2_MASK                     (0x300U)
#define CTIMER_EMR_EMC2_SHIFT                    (8U)
/*! EMC2 - External Match Control 2
 *  0b00..Does nothing
 *  0b01..Goes low
 *  0b10..Goes high
 *  0b11..Toggles
 */
#define CTIMER_EMR_EMC2(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC2_SHIFT)) & CTIMER_EMR_EMC2_MASK)

#define CTIMER_EMR_EMC3_MASK                     (0xC00U)
#define CTIMER_EMR_EMC3_SHIFT                    (10U)
/*! EMC3 - External Match Control 3
 *  0b00..Does nothing
 *  0b01..Goes low
 *  0b10..Goes high
 *  0b11..Toggles
 */
#define CTIMER_EMR_EMC3(x)                       (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC3_SHIFT)) & CTIMER_EMR_EMC3_MASK)
/*! @} */

/*! @name CTCR - Count Control */
/*! @{ */

#define CTIMER_CTCR_CTMODE_MASK                  (0x3U)
#define CTIMER_CTCR_CTMODE_SHIFT                 (0U)
/*! CTMODE - Counter Timer Mode
 *  0b00..Timer mode
 *  0b01..Counter mode rising edge
 *  0b10..Counter mode falling edge
 *  0b11..Counter mode dual edge
 */
#define CTIMER_CTCR_CTMODE(x)                    (((uint32_t)(((uint32_t)(x)) << CTIMER_CTCR_CTMODE_SHIFT)) & CTIMER_CTCR_CTMODE_MASK)

#define CTIMER_CTCR_CINSEL_MASK                  (0xCU)
#define CTIMER_CTCR_CINSEL_SHIFT                 (2U)
/*! CINSEL - Count Input Select
 *  0b00..Channel 0, CAPn[0] for CTIMERn
 *  0b01..Channel 1, CAPn[1] for CTIMERn
 *  0b10..Channel 2, CAPn[2] for CTIMERn
 *  0b11..Channel 3, CAPn[3] for CTIMERn
 */
#define CTIMER_CTCR_CINSEL(x)                    (((uint32_t)(((uint32_t)(x)) << CTIMER_CTCR_CINSEL_SHIFT)) & CTIMER_CTCR_CINSEL_MASK)

#define CTIMER_CTCR_ENCC_MASK                    (0x10U)
#define CTIMER_CTCR_ENCC_SHIFT                   (4U)
/*! ENCC - Capture Channel Enable */
#define CTIMER_CTCR_ENCC(x)                      (((uint32_t)(((uint32_t)(x)) << CTIMER_CTCR_ENCC_SHIFT)) & CTIMER_CTCR_ENCC_MASK)

#define CTIMER_CTCR_SELCC_MASK                   (0xE0U)
#define CTIMER_CTCR_SELCC_SHIFT                  (5U)
/*! SELCC - Edge Select
 *  0b000..Capture channel 0 rising edge
 *  0b001..Capture channel 0 falling edge
 *  0b010..Capture channel 1 rising edge
 *  0b011..Capture channel 1 falling edge
 *  0b100..Capture channel 2 rising edge
 *  0b101..Capture channel 2 falling edge
 *  0b110..Capture channel 3 rising edge
 *  0b111..Capture channel 3 falling edge
 */
#define CTIMER_CTCR_SELCC(x)                     (((uint32_t)(((uint32_t)(x)) << CTIMER_CTCR_SELCC_SHIFT)) & CTIMER_CTCR_SELCC_MASK)
/*! @} */

/*! @name PWMC - PWM Control */
/*! @{ */

#define CTIMER_PWMC_PWMEN0_MASK                  (0x1U)
#define CTIMER_PWMC_PWMEN0_SHIFT                 (0U)
/*! PWMEN0 - PWM Mode Enable for Channel 0
 *  0b0..Disable
 *  0b1..Enable
 */
#define CTIMER_PWMC_PWMEN0(x)                    (((uint32_t)(((uint32_t)(x)) << CTIMER_PWMC_PWMEN0_SHIFT)) & CTIMER_PWMC_PWMEN0_MASK)

#define CTIMER_PWMC_PWMEN1_MASK                  (0x2U)
#define CTIMER_PWMC_PWMEN1_SHIFT                 (1U)
/*! PWMEN1 - PWM Mode Enable for Channel 1
 *  0b0..Disable
 *  0b1..Enable
 */
#define CTIMER_PWMC_PWMEN1(x)                    (((uint32_t)(((uint32_t)(x)) << CTIMER_PWMC_PWMEN1_SHIFT)) & CTIMER_PWMC_PWMEN1_MASK)

#define CTIMER_PWMC_PWMEN2_MASK                  (0x4U)
#define CTIMER_PWMC_PWMEN2_SHIFT                 (2U)
/*! PWMEN2 - PWM Mode Enable for Channel 2
 *  0b0..Disable
 *  0b1..Enable
 */
#define CTIMER_PWMC_PWMEN2(x)                    (((uint32_t)(((uint32_t)(x)) << CTIMER_PWMC_PWMEN2_SHIFT)) & CTIMER_PWMC_PWMEN2_MASK)

#define CTIMER_PWMC_PWMEN3_MASK                  (0x8U)
#define CTIMER_PWMC_PWMEN3_SHIFT                 (3U)
/*! PWMEN3 - PWM Mode Enable for Channel 3
 *  0b0..Disable
 *  0b1..Enable
 */
#define CTIMER_PWMC_PWMEN3(x)                    (((uint32_t)(((uint32_t)(x)) << CTIMER_PWMC_PWMEN3_SHIFT)) & CTIMER_PWMC_PWMEN3_MASK)
/*! @} */

/*! @name MSR - Match Shadow */
/*! @{ */

#define CTIMER_MSR_MATCH_SHADOW_MASK             (0xFFFFFFFFU)
#define CTIMER_MSR_MATCH_SHADOW_SHIFT            (0U)
/*! MATCH_SHADOW - Timer Counter Match Shadow Value */
#define CTIMER_MSR_MATCH_SHADOW(x)               (((uint32_t)(((uint32_t)(x)) << CTIMER_MSR_MATCH_SHADOW_SHIFT)) & CTIMER_MSR_MATCH_SHADOW_MASK)
/*! @} */

/* The count of CTIMER_MSR */
#define CTIMER_MSR_COUNT                         (4U)


/*!
 * @}
 */ /* end of group CTIMER_Register_Masks */


/* CTIMER - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral CTIMER0 base address */
  #define CTIMER0_BASE                             (0x50004000u)
  /** Peripheral CTIMER0 base address */
  #define CTIMER0_BASE_NS                          (0x40004000u)
  /** Peripheral CTIMER0 base pointer */
  #define CTIMER0                                  ((CTIMER_Type *)CTIMER0_BASE)
  /** Peripheral CTIMER0 base pointer */
  #define CTIMER0_NS                               ((CTIMER_Type *)CTIMER0_BASE_NS)
  /** Peripheral CTIMER1 base address */
  #define CTIMER1_BASE                             (0x50005000u)
  /** Peripheral CTIMER1 base address */
  #define CTIMER1_BASE_NS                          (0x40005000u)
  /** Peripheral CTIMER1 base pointer */
  #define CTIMER1                                  ((CTIMER_Type *)CTIMER1_BASE)
  /** Peripheral CTIMER1 base pointer */
  #define CTIMER1_NS                               ((CTIMER_Type *)CTIMER1_BASE_NS)
  /** Peripheral CTIMER2 base address */
  #define CTIMER2_BASE                             (0x50006000u)
  /** Peripheral CTIMER2 base address */
  #define CTIMER2_BASE_NS                          (0x40006000u)
  /** Peripheral CTIMER2 base pointer */
  #define CTIMER2                                  ((CTIMER_Type *)CTIMER2_BASE)
  /** Peripheral CTIMER2 base pointer */
  #define CTIMER2_NS                               ((CTIMER_Type *)CTIMER2_BASE_NS)
  /** Array initializer of CTIMER peripheral base addresses */
  #define CTIMER_BASE_ADDRS                        { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE }
  /** Array initializer of CTIMER peripheral base pointers */
  #define CTIMER_BASE_PTRS                         { CTIMER0, CTIMER1, CTIMER2 }
  /** Array initializer of CTIMER peripheral base addresses */
  #define CTIMER_BASE_ADDRS_NS                     { CTIMER0_BASE_NS, CTIMER1_BASE_NS, CTIMER2_BASE_NS }
  /** Array initializer of CTIMER peripheral base pointers */
  #define CTIMER_BASE_PTRS_NS                      { CTIMER0_NS, CTIMER1_NS, CTIMER2_NS }
#else
  /** Peripheral CTIMER0 base address */
  #define CTIMER0_BASE                             (0x40004000u)
  /** Peripheral CTIMER0 base pointer */
  #define CTIMER0                                  ((CTIMER_Type *)CTIMER0_BASE)
  /** Peripheral CTIMER1 base address */
  #define CTIMER1_BASE                             (0x40005000u)
  /** Peripheral CTIMER1 base pointer */
  #define CTIMER1                                  ((CTIMER_Type *)CTIMER1_BASE)
  /** Peripheral CTIMER2 base address */
  #define CTIMER2_BASE                             (0x40006000u)
  /** Peripheral CTIMER2 base pointer */
  #define CTIMER2                                  ((CTIMER_Type *)CTIMER2_BASE)
  /** Array initializer of CTIMER peripheral base addresses */
  #define CTIMER_BASE_ADDRS                        { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE }
  /** Array initializer of CTIMER peripheral base pointers */
  #define CTIMER_BASE_PTRS                         { CTIMER0, CTIMER1, CTIMER2 }
#endif
/** Interrupt vectors for the CTIMER peripheral type */
#define CTIMER_IRQS                              { CTIMER0_IRQn, CTIMER1_IRQn, CTIMER2_IRQn }

/*!
 * @}
 */ /* end of group CTIMER_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- DEBUGMAILBOX Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DEBUGMAILBOX_Peripheral_Access_Layer DEBUGMAILBOX Peripheral Access Layer
 * @{
 */

/** DEBUGMAILBOX - Register Layout Typedef */
typedef struct {
  __IO uint32_t CSW;                               /**< Command and Status Word, offset: 0x0 */
  __IO uint32_t REQUEST;                           /**< Request Value, offset: 0x4 */
  __IO uint32_t RETURN;                            /**< Return Value, offset: 0x8 */
       uint8_t RESERVED_0[240];
  __I  uint32_t ID;                                /**< Identification, offset: 0xFC */
} DEBUGMAILBOX_Type;

/* ----------------------------------------------------------------------------
   -- DEBUGMAILBOX Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DEBUGMAILBOX_Register_Masks DEBUGMAILBOX Register Masks
 * @{
 */

/*! @name CSW - Command and Status Word */
/*! @{ */

#define DEBUGMAILBOX_CSW_RESYNCH_REQ_MASK        (0x1U)
#define DEBUGMAILBOX_CSW_RESYNCH_REQ_SHIFT       (0U)
/*! RESYNCH_REQ - Resynchronization Request
 *  0b0..No request
 *  0b1..Request for resynchronization
 */
#define DEBUGMAILBOX_CSW_RESYNCH_REQ(x)          (((uint32_t)(((uint32_t)(x)) << DEBUGMAILBOX_CSW_RESYNCH_REQ_SHIFT)) & DEBUGMAILBOX_CSW_RESYNCH_REQ_MASK)

#define DEBUGMAILBOX_CSW_REQ_PENDING_MASK        (0x2U)
#define DEBUGMAILBOX_CSW_REQ_PENDING_SHIFT       (1U)
/*! REQ_PENDING - Request Pending
 *  0b0..No request pending
 *  0b1..Request for resynchronization pending
 */
#define DEBUGMAILBOX_CSW_REQ_PENDING(x)          (((uint32_t)(((uint32_t)(x)) << DEBUGMAILBOX_CSW_REQ_PENDING_SHIFT)) & DEBUGMAILBOX_CSW_REQ_PENDING_MASK)

#define DEBUGMAILBOX_CSW_DBG_OR_ERR_MASK         (0x4U)
#define DEBUGMAILBOX_CSW_DBG_OR_ERR_SHIFT        (2U)
/*! DBG_OR_ERR - DBGMB Overrun Error
 *  0b0..No overrun
 *  0b1..Overrun occurred
 */
#define DEBUGMAILBOX_CSW_DBG_OR_ERR(x)           (((uint32_t)(((uint32_t)(x)) << DEBUGMAILBOX_CSW_DBG_OR_ERR_SHIFT)) & DEBUGMAILBOX_CSW_DBG_OR_ERR_MASK)

#define DEBUGMAILBOX_CSW_AHB_OR_ERR_MASK         (0x8U)
#define DEBUGMAILBOX_CSW_AHB_OR_ERR_SHIFT        (3U)
/*! AHB_OR_ERR - AHB Overrun Error
 *  0b0..No overrun
 *  0b1..Overrun occurred
 */
#define DEBUGMAILBOX_CSW_AHB_OR_ERR(x)           (((uint32_t)(((uint32_t)(x)) << DEBUGMAILBOX_CSW_AHB_OR_ERR_SHIFT)) & DEBUGMAILBOX_CSW_AHB_OR_ERR_MASK)

#define DEBUGMAILBOX_CSW_SOFT_RESET_MASK         (0x10U)
#define DEBUGMAILBOX_CSW_SOFT_RESET_SHIFT        (4U)
/*! SOFT_RESET - Soft Reset
 *  0b0..No effect
 *  0b1..Reset
 */
#define DEBUGMAILBOX_CSW_SOFT_RESET(x)           (((uint32_t)(((uint32_t)(x)) << DEBUGMAILBOX_CSW_SOFT_RESET_SHIFT)) & DEBUGMAILBOX_CSW_SOFT_RESET_MASK)

#define DEBUGMAILBOX_CSW_CHIP_RESET_REQ_MASK     (0x20U)
#define DEBUGMAILBOX_CSW_CHIP_RESET_REQ_SHIFT    (5U)
/*! CHIP_RESET_REQ - Chip Reset Request
 *  0b0..No effect
 *  0b1..Reset
 */
#define DEBUGMAILBOX_CSW_CHIP_RESET_REQ(x)       (((uint32_t)(((uint32_t)(x)) << DEBUGMAILBOX_CSW_CHIP_RESET_REQ_SHIFT)) & DEBUGMAILBOX_CSW_CHIP_RESET_REQ_MASK)
/*! @} */

/*! @name REQUEST - Request Value */
/*! @{ */

#define DEBUGMAILBOX_REQUEST_REQUEST_MASK        (0xFFFFFFFFU)
#define DEBUGMAILBOX_REQUEST_REQUEST_SHIFT       (0U)
/*! REQUEST - Request Value */
#define DEBUGMAILBOX_REQUEST_REQUEST(x)          (((uint32_t)(((uint32_t)(x)) << DEBUGMAILBOX_REQUEST_REQUEST_SHIFT)) & DEBUGMAILBOX_REQUEST_REQUEST_MASK)
/*! @} */

/*! @name RETURN - Return Value */
/*! @{ */

#define DEBUGMAILBOX_RETURN_RET_MASK             (0xFFFFFFFFU)
#define DEBUGMAILBOX_RETURN_RET_SHIFT            (0U)
/*! RET - Return Value */
#define DEBUGMAILBOX_RETURN_RET(x)               (((uint32_t)(((uint32_t)(x)) << DEBUGMAILBOX_RETURN_RET_SHIFT)) & DEBUGMAILBOX_RETURN_RET_MASK)
/*! @} */

/*! @name ID - Identification */
/*! @{ */

#define DEBUGMAILBOX_ID_ID_MASK                  (0xFFFFFFFFU)
#define DEBUGMAILBOX_ID_ID_SHIFT                 (0U)
/*! ID - Identification Value */
#define DEBUGMAILBOX_ID_ID(x)                    (((uint32_t)(((uint32_t)(x)) << DEBUGMAILBOX_ID_ID_SHIFT)) & DEBUGMAILBOX_ID_ID_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group DEBUGMAILBOX_Register_Masks */


/* DEBUGMAILBOX - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral DBGMAILBOX base address */
  #define DBGMAILBOX_BASE                          (0x50101000u)
  /** Peripheral DBGMAILBOX base address */
  #define DBGMAILBOX_BASE_NS                       (0x40101000u)
  /** Peripheral DBGMAILBOX base pointer */
  #define DBGMAILBOX                               ((DEBUGMAILBOX_Type *)DBGMAILBOX_BASE)
  /** Peripheral DBGMAILBOX base pointer */
  #define DBGMAILBOX_NS                            ((DEBUGMAILBOX_Type *)DBGMAILBOX_BASE_NS)
  /** Array initializer of DEBUGMAILBOX peripheral base addresses */
  #define DEBUGMAILBOX_BASE_ADDRS                  { DBGMAILBOX_BASE }
  /** Array initializer of DEBUGMAILBOX peripheral base pointers */
  #define DEBUGMAILBOX_BASE_PTRS                   { DBGMAILBOX }
  /** Array initializer of DEBUGMAILBOX peripheral base addresses */
  #define DEBUGMAILBOX_BASE_ADDRS_NS               { DBGMAILBOX_BASE_NS }
  /** Array initializer of DEBUGMAILBOX peripheral base pointers */
  #define DEBUGMAILBOX_BASE_PTRS_NS                { DBGMAILBOX_NS }
#else
  /** Peripheral DBGMAILBOX base address */
  #define DBGMAILBOX_BASE                          (0x40101000u)
  /** Peripheral DBGMAILBOX base pointer */
  #define DBGMAILBOX                               ((DEBUGMAILBOX_Type *)DBGMAILBOX_BASE)
  /** Array initializer of DEBUGMAILBOX peripheral base addresses */
  #define DEBUGMAILBOX_BASE_ADDRS                  { DBGMAILBOX_BASE }
  /** Array initializer of DEBUGMAILBOX peripheral base pointers */
  #define DEBUGMAILBOX_BASE_PTRS                   { DBGMAILBOX }
#endif

/*!
 * @}
 */ /* end of group DEBUGMAILBOX_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- DMA Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DMA_Peripheral_Access_Layer DMA Peripheral Access Layer
 * @{
 */

/** DMA - Register Layout Typedef */
typedef struct {
  __IO uint32_t MP_CSR;                            /**< Management Page Control, offset: 0x0 */
  __I  uint32_t MP_ES;                             /**< Management Page Error Status, offset: 0x4 */
  __I  uint32_t MP_INT;                            /**< Management Page Interrupt Request Status, offset: 0x8 */
  __I  uint32_t MP_HRS;                            /**< Management Page Hardware Request Status, offset: 0xC */
       uint8_t RESERVED_0[240];
  __IO uint32_t CH_GRPRI[4];                       /**< Channel Arbitration Group, array offset: 0x100, array step: 0x4 */
       uint8_t RESERVED_1[3824];
  struct {                                         /* offset: 0x1000, array step: 0x1000 */
    __IO uint32_t CH_CSR;                            /**< Channel Control and Status, array offset: 0x1000, array step: 0x1000 */
    __IO uint32_t CH_ES;                             /**< Channel Error Status, array offset: 0x1004, array step: 0x1000 */
    __IO uint32_t CH_INT;                            /**< Channel Interrupt Status, array offset: 0x1008, array step: 0x1000 */
    __IO uint32_t CH_SBR;                            /**< Channel System Bus, array offset: 0x100C, array step: 0x1000 */
    __IO uint32_t CH_PRI;                            /**< Channel Priority, array offset: 0x1010, array step: 0x1000 */
    __IO uint32_t CH_MUX;                            /**< Channel Multiplexor Configuration, array offset: 0x1014, array step: 0x1000 */
         uint8_t RESERVED_0[8];
    __IO uint32_t TCD_SADDR;                         /**< TCD Source Address, array offset: 0x1020, array step: 0x1000 */
    __IO uint16_t TCD_SOFF;                          /**< TCD Signed Source Address Offset, array offset: 0x1024, array step: 0x1000 */
    __IO uint16_t TCD_ATTR;                          /**< TCD Transfer Attributes, array offset: 0x1026, array step: 0x1000 */
    union {                                          /* offset: 0x1028, array step: 0x1000 */
      __IO uint32_t TCD_NBYTES_MLOFFNO;                /**< TCD Transfer Size Without Minor Loop Offsets, array offset: 0x1028, array step: 0x1000 */
      __IO uint32_t TCD_NBYTES_MLOFFYES;               /**< TCD Transfer Size with Minor Loop Offsets, array offset: 0x1028, array step: 0x1000 */
    };
    __IO uint32_t TCD_SLAST_SDA;                     /**< TCD Last Source Address Adjustment / Store DADDR Address, array offset: 0x102C, array step: 0x1000 */
    __IO uint32_t TCD_DADDR;                         /**< TCD Destination Address, array offset: 0x1030, array step: 0x1000 */
    __IO uint16_t TCD_DOFF;                          /**< TCD Signed Destination Address Offset, array offset: 0x1034, array step: 0x1000 */
    union {                                          /* offset: 0x1036, array step: 0x1000 */
      __IO uint16_t TCD_CITER_ELINKNO;                 /**< TCD Current Major Loop Count (Minor Loop Channel Linking Disabled), array offset: 0x1036, array step: 0x1000 */
      __IO uint16_t TCD_CITER_ELINKYES;                /**< TCD Current Major Loop Count (Minor Loop Channel Linking Enabled), array offset: 0x1036, array step: 0x1000 */
    };
    __IO uint32_t TCD_DLAST_SGA;                     /**< TCD Last Destination Address Adjustment / Scatter Gather Address, array offset: 0x1038, array step: 0x1000 */
    __IO uint16_t TCD_CSR;                           /**< TCD Control and Status, array offset: 0x103C, array step: 0x1000 */
    union {                                          /* offset: 0x103E, array step: 0x1000 */
      __IO uint16_t TCD_BITER_ELINKNO;                 /**< TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled), array offset: 0x103E, array step: 0x1000 */
      __IO uint16_t TCD_BITER_ELINKYES;                /**< TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled), array offset: 0x103E, array step: 0x1000 */
    };
         uint8_t RESERVED_1[4032];
  } CH[4];
} DMA_Type;

/* ----------------------------------------------------------------------------
   -- DMA Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DMA_Register_Masks DMA Register Masks
 * @{
 */

/*! @name MP_CSR - Management Page Control */
/*! @{ */

#define DMA_MP_CSR_EDBG_MASK                     (0x2U)
#define DMA_MP_CSR_EDBG_SHIFT                    (1U)
/*! EDBG - Enable Debug
 *  0b0..Debug mode disabled
 *  0b1..Debug mode is enabled.
 */
#define DMA_MP_CSR_EDBG(x)                       (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_EDBG_SHIFT)) & DMA_MP_CSR_EDBG_MASK)

#define DMA_MP_CSR_ERCA_MASK                     (0x4U)
#define DMA_MP_CSR_ERCA_SHIFT                    (2U)
/*! ERCA - Enable Round Robin Channel Arbitration
 *  0b0..Round-robin channel arbitration disabled
 *  0b1..Round-robin channel arbitration enabled
 */
#define DMA_MP_CSR_ERCA(x)                       (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_ERCA_SHIFT)) & DMA_MP_CSR_ERCA_MASK)

#define DMA_MP_CSR_HAE_MASK                      (0x10U)
#define DMA_MP_CSR_HAE_SHIFT                     (4U)
/*! HAE - Halt After Error
 *  0b0..Normal operation
 *  0b1..Any error causes the HALT field to be set to 1
 */
#define DMA_MP_CSR_HAE(x)                        (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_HAE_SHIFT)) & DMA_MP_CSR_HAE_MASK)

#define DMA_MP_CSR_HALT_MASK                     (0x20U)
#define DMA_MP_CSR_HALT_SHIFT                    (5U)
/*! HALT - Halt DMA Operations
 *  0b0..Normal operation
 *  0b1..Stall the start of any new channels
 */
#define DMA_MP_CSR_HALT(x)                       (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_HALT_SHIFT)) & DMA_MP_CSR_HALT_MASK)

#define DMA_MP_CSR_GCLC_MASK                     (0x40U)
#define DMA_MP_CSR_GCLC_SHIFT                    (6U)
/*! GCLC - Global Channel Linking Control
 *  0b0..Channel linking disabled for all channels
 *  0b1..Channel linking available and controlled by each channel's link settings
 */
#define DMA_MP_CSR_GCLC(x)                       (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GCLC_SHIFT)) & DMA_MP_CSR_GCLC_MASK)

#define DMA_MP_CSR_GMRC_MASK                     (0x80U)
#define DMA_MP_CSR_GMRC_SHIFT                    (7U)
/*! GMRC - Global Master ID Replication Control
 *  0b0..Master ID replication disabled for all channels
 *  0b1..Master ID replication available and controlled by each channel's CHn_SBR[EMI] setting
 */
#define DMA_MP_CSR_GMRC(x)                       (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)

#define DMA_MP_CSR_ECX_MASK                      (0x100U)
#define DMA_MP_CSR_ECX_SHIFT                     (8U)
/*! ECX - Cancel Transfer With Error
 *  0b0..Normal operation
 *  0b1..Cancel the remaining data transfer
 */
#define DMA_MP_CSR_ECX(x)                        (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_ECX_SHIFT)) & DMA_MP_CSR_ECX_MASK)

#define DMA_MP_CSR_CX_MASK                       (0x200U)
#define DMA_MP_CSR_CX_SHIFT                      (9U)
/*! CX - Cancel Transfer
 *  0b0..Normal operation
 *  0b1..Cancel the remaining data transfer
 */
#define DMA_MP_CSR_CX(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_CX_SHIFT)) & DMA_MP_CSR_CX_MASK)

#define DMA_MP_CSR_ACTIVE_ID_MASK                (0x3000000U)
#define DMA_MP_CSR_ACTIVE_ID_SHIFT               (24U)
/*! ACTIVE_ID - Active Channel ID */
#define DMA_MP_CSR_ACTIVE_ID(x)                  (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_ACTIVE_ID_SHIFT)) & DMA_MP_CSR_ACTIVE_ID_MASK)

#define DMA_MP_CSR_ACTIVE_MASK                   (0x80000000U)
#define DMA_MP_CSR_ACTIVE_SHIFT                  (31U)
/*! ACTIVE - DMA Active Status
 *  0b0..eDMA is idle
 *  0b1..eDMA is executing a channel
 */
#define DMA_MP_CSR_ACTIVE(x)                     (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_ACTIVE_SHIFT)) & DMA_MP_CSR_ACTIVE_MASK)
/*! @} */

/*! @name MP_ES - Management Page Error Status */
/*! @{ */

#define DMA_MP_ES_DBE_MASK                       (0x1U)
#define DMA_MP_ES_DBE_SHIFT                      (0U)
/*! DBE - Destination Bus Error
 *  0b0..No destination bus error
 *  0b1..Last recorded error was a bus error on a destination write
 */
#define DMA_MP_ES_DBE(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_MP_ES_DBE_SHIFT)) & DMA_MP_ES_DBE_MASK)

#define DMA_MP_ES_SBE_MASK                       (0x2U)
#define DMA_MP_ES_SBE_SHIFT                      (1U)
/*! SBE - Source Bus Error
 *  0b0..No source bus error
 *  0b1..Last recorded error was a bus error on a source read
 */
#define DMA_MP_ES_SBE(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_MP_ES_SBE_SHIFT)) & DMA_MP_ES_SBE_MASK)

#define DMA_MP_ES_SGE_MASK                       (0x4U)
#define DMA_MP_ES_SGE_SHIFT                      (2U)
/*! SGE - Scatter/Gather Configuration Error
 *  0b0..No scatter/gather configuration error
 *  0b1..Last recorded error was a configuration error detected in the TCDn_DLAST_SGA field
 */
#define DMA_MP_ES_SGE(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_MP_ES_SGE_SHIFT)) & DMA_MP_ES_SGE_MASK)

#define DMA_MP_ES_NCE_MASK                       (0x8U)
#define DMA_MP_ES_NCE_SHIFT                      (3U)
/*! NCE - NBYTES/CITER Configuration Error
 *  0b0..No NBYTES/CITER configuration error
 *  0b1..The last recorded error was NBYTES equal to zero or a CITER not equal to BITER error
 */
#define DMA_MP_ES_NCE(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_MP_ES_NCE_SHIFT)) & DMA_MP_ES_NCE_MASK)

#define DMA_MP_ES_DOE_MASK                       (0x10U)
#define DMA_MP_ES_DOE_SHIFT                      (4U)
/*! DOE - Destination Offset Error
 *  0b0..No destination offset configuration error
 *  0b1..Last recorded error was a configuration error detected in the TCDn_DOFF field
 */
#define DMA_MP_ES_DOE(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_MP_ES_DOE_SHIFT)) & DMA_MP_ES_DOE_MASK)

#define DMA_MP_ES_DAE_MASK                       (0x20U)
#define DMA_MP_ES_DAE_SHIFT                      (5U)
/*! DAE - Destination Address Error
 *  0b0..No destination address configuration error
 *  0b1..Last recorded error was a configuration error detected in the TCDn_DADDR field
 */
#define DMA_MP_ES_DAE(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_MP_ES_DAE_SHIFT)) & DMA_MP_ES_DAE_MASK)

#define DMA_MP_ES_SOE_MASK                       (0x40U)
#define DMA_MP_ES_SOE_SHIFT                      (6U)
/*! SOE - Source Offset Error
 *  0b0..No source offset configuration error
 *  0b1..Last recorded error was a configuration error detected in the TCDn_SOFF field
 */
#define DMA_MP_ES_SOE(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_MP_ES_SOE_SHIFT)) & DMA_MP_ES_SOE_MASK)

#define DMA_MP_ES_SAE_MASK                       (0x80U)
#define DMA_MP_ES_SAE_SHIFT                      (7U)
/*! SAE - Source Address Error
 *  0b0..No source address configuration error
 *  0b1..Last recorded error was a configuration error detected in the TCDn_SADDR field
 */
#define DMA_MP_ES_SAE(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_MP_ES_SAE_SHIFT)) & DMA_MP_ES_SAE_MASK)

#define DMA_MP_ES_ECX_MASK                       (0x100U)
#define DMA_MP_ES_ECX_SHIFT                      (8U)
/*! ECX - Transfer Canceled
 *  0b0..No canceled transfers
 *  0b1..Last recorded entry was a canceled transfer by the error cancel transfer input
 */
#define DMA_MP_ES_ECX(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_MP_ES_ECX_SHIFT)) & DMA_MP_ES_ECX_MASK)

#define DMA_MP_ES_ERRCHN_MASK                    (0x3000000U)
#define DMA_MP_ES_ERRCHN_SHIFT                   (24U)
/*! ERRCHN - Error Channel Number or Canceled Channel Number */
#define DMA_MP_ES_ERRCHN(x)                      (((uint32_t)(((uint32_t)(x)) << DMA_MP_ES_ERRCHN_SHIFT)) & DMA_MP_ES_ERRCHN_MASK)

#define DMA_MP_ES_VLD_MASK                       (0x80000000U)
#define DMA_MP_ES_VLD_SHIFT                      (31U)
/*! VLD - Valid
 *  0b0..No CHn_ES[ERR] fields are set to 1
 *  0b1..At least one CHn_ES[ERR] field is set to 1, indicating a valid error exists that software has not cleared
 */
#define DMA_MP_ES_VLD(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_MP_ES_VLD_SHIFT)) & DMA_MP_ES_VLD_MASK)
/*! @} */

/*! @name MP_INT - Management Page Interrupt Request Status */
/*! @{ */

#define DMA_MP_INT_INT_MASK                      (0xFU)
#define DMA_MP_INT_INT_SHIFT                     (0U)
/*! INT - Interrupt Request Status */
#define DMA_MP_INT_INT(x)                        (((uint32_t)(((uint32_t)(x)) << DMA_MP_INT_INT_SHIFT)) & DMA_MP_INT_INT_MASK)
/*! @} */

/*! @name MP_HRS - Management Page Hardware Request Status */
/*! @{ */

#define DMA_MP_HRS_HRS_MASK                      (0xFFFFFFFFU)
#define DMA_MP_HRS_HRS_SHIFT                     (0U)
/*! HRS - Hardware Request Status */
#define DMA_MP_HRS_HRS(x)                        (((uint32_t)(((uint32_t)(x)) << DMA_MP_HRS_HRS_SHIFT)) & DMA_MP_HRS_HRS_MASK)
/*! @} */

/*! @name CH_GRPRI - Channel Arbitration Group */
/*! @{ */

#define DMA_CH_GRPRI_GRPRI_MASK                  (0x1FU)
#define DMA_CH_GRPRI_GRPRI_SHIFT                 (0U)
/*! GRPRI - Arbitration Group For Channel n */
#define DMA_CH_GRPRI_GRPRI(x)                    (((uint32_t)(((uint32_t)(x)) << DMA_CH_GRPRI_GRPRI_SHIFT)) & DMA_CH_GRPRI_GRPRI_MASK)
/*! @} */

/* The count of DMA_CH_GRPRI */
#define DMA_CH_GRPRI_COUNT                       (4U)

/*! @name CH_CSR - Channel Control and Status */
/*! @{ */

#define DMA_CH_CSR_ERQ_MASK                      (0x1U)
#define DMA_CH_CSR_ERQ_SHIFT                     (0U)
/*! ERQ - Enable DMA Request
 *  0b0..DMA hardware request signal for corresponding channel disabled
 *  0b1..DMA hardware request signal for corresponding channel enabled
 */
#define DMA_CH_CSR_ERQ(x)                        (((uint32_t)(((uint32_t)(x)) << DMA_CH_CSR_ERQ_SHIFT)) & DMA_CH_CSR_ERQ_MASK)

#define DMA_CH_CSR_EARQ_MASK                     (0x2U)
#define DMA_CH_CSR_EARQ_SHIFT                    (1U)
/*! EARQ - Enable Asynchronous DMA Request
 *  0b0..Disable asynchronous DMA request for the channel
 *  0b1..Enable asynchronous DMA request for the channel
 */
#define DMA_CH_CSR_EARQ(x)                       (((uint32_t)(((uint32_t)(x)) << DMA_CH_CSR_EARQ_SHIFT)) & DMA_CH_CSR_EARQ_MASK)

#define DMA_CH_CSR_EEI_MASK                      (0x4U)
#define DMA_CH_CSR_EEI_SHIFT                     (2U)
/*! EEI - Enable Error Interrupt
 *  0b0..Error signal for corresponding channel does not generate error interrupt
 *  0b1..Assertion of error signal for corresponding channel generates error interrupt request
 */
#define DMA_CH_CSR_EEI(x)                        (((uint32_t)(((uint32_t)(x)) << DMA_CH_CSR_EEI_SHIFT)) & DMA_CH_CSR_EEI_MASK)

#define DMA_CH_CSR_EBW_MASK                      (0x8U)
#define DMA_CH_CSR_EBW_SHIFT                     (3U)
/*! EBW - Enable Buffered Writes
 *  0b0..Buffered writes on system bus disabled
 *  0b1..Buffered writes on system bus enabled
 */
#define DMA_CH_CSR_EBW(x)                        (((uint32_t)(((uint32_t)(x)) << DMA_CH_CSR_EBW_SHIFT)) & DMA_CH_CSR_EBW_MASK)

#define DMA_CH_CSR_DONE_MASK                     (0x40000000U)
#define DMA_CH_CSR_DONE_SHIFT                    (30U)
/*! DONE - Channel Done */
#define DMA_CH_CSR_DONE(x)                       (((uint32_t)(((uint32_t)(x)) << DMA_CH_CSR_DONE_SHIFT)) & DMA_CH_CSR_DONE_MASK)

#define DMA_CH_CSR_ACTIVE_MASK                   (0x80000000U)
#define DMA_CH_CSR_ACTIVE_SHIFT                  (31U)
/*! ACTIVE - Channel Active */
#define DMA_CH_CSR_ACTIVE(x)                     (((uint32_t)(((uint32_t)(x)) << DMA_CH_CSR_ACTIVE_SHIFT)) & DMA_CH_CSR_ACTIVE_MASK)
/*! @} */

/* The count of DMA_CH_CSR */
#define DMA_CH_CSR_COUNT                         (4U)

/*! @name CH_ES - Channel Error Status */
/*! @{ */

#define DMA_CH_ES_DBE_MASK                       (0x1U)
#define DMA_CH_ES_DBE_SHIFT                      (0U)
/*! DBE - Destination Bus Error
 *  0b0..No destination bus error
 *  0b1..Last recorded error was bus error on destination write
 */
#define DMA_CH_ES_DBE(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_CH_ES_DBE_SHIFT)) & DMA_CH_ES_DBE_MASK)

#define DMA_CH_ES_SBE_MASK                       (0x2U)
#define DMA_CH_ES_SBE_SHIFT                      (1U)
/*! SBE - Source Bus Error
 *  0b0..No source bus error
 *  0b1..Last recorded error was bus error on source read
 */
#define DMA_CH_ES_SBE(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_CH_ES_SBE_SHIFT)) & DMA_CH_ES_SBE_MASK)

#define DMA_CH_ES_SGE_MASK                       (0x4U)
#define DMA_CH_ES_SGE_SHIFT                      (2U)
/*! SGE - Scatter/Gather Configuration Error
 *  0b0..No scatter/gather configuration error
 *  0b1..Last recorded error was a configuration error detected in the TCDn_DLAST_SGA field
 */
#define DMA_CH_ES_SGE(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_CH_ES_SGE_SHIFT)) & DMA_CH_ES_SGE_MASK)

#define DMA_CH_ES_NCE_MASK                       (0x8U)
#define DMA_CH_ES_NCE_SHIFT                      (3U)
/*! NCE - NBYTES/CITER Configuration Error
 *  0b0..No NBYTES/CITER configuration error
 *  0b1..Last recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields
 */
#define DMA_CH_ES_NCE(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_CH_ES_NCE_SHIFT)) & DMA_CH_ES_NCE_MASK)

#define DMA_CH_ES_DOE_MASK                       (0x10U)
#define DMA_CH_ES_DOE_SHIFT                      (4U)
/*! DOE - Destination Offset Error
 *  0b0..No destination offset configuration error
 *  0b1..Last recorded error was a configuration error detected in the TCDn_DOFF field
 */
#define DMA_CH_ES_DOE(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_CH_ES_DOE_SHIFT)) & DMA_CH_ES_DOE_MASK)

#define DMA_CH_ES_DAE_MASK                       (0x20U)
#define DMA_CH_ES_DAE_SHIFT                      (5U)
/*! DAE - Destination Address Error
 *  0b0..No destination address configuration error
 *  0b1..Last recorded error was a configuration error detected in the TCDn_DADDR field
 */
#define DMA_CH_ES_DAE(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_CH_ES_DAE_SHIFT)) & DMA_CH_ES_DAE_MASK)

#define DMA_CH_ES_SOE_MASK                       (0x40U)
#define DMA_CH_ES_SOE_SHIFT                      (6U)
/*! SOE - Source Offset Error
 *  0b0..No source offset configuration error
 *  0b1..Last recorded error was a configuration error detected in the TCDn_SOFF field
 */
#define DMA_CH_ES_SOE(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_CH_ES_SOE_SHIFT)) & DMA_CH_ES_SOE_MASK)

#define DMA_CH_ES_SAE_MASK                       (0x80U)
#define DMA_CH_ES_SAE_SHIFT                      (7U)
/*! SAE - Source Address Error
 *  0b0..No source address configuration error
 *  0b1..Last recorded error was a configuration error detected in the TCDn_SADDR field
 */
#define DMA_CH_ES_SAE(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_CH_ES_SAE_SHIFT)) & DMA_CH_ES_SAE_MASK)

#define DMA_CH_ES_ERR_MASK                       (0x80000000U)
#define DMA_CH_ES_ERR_SHIFT                      (31U)
/*! ERR - Error In Channel
 *  0b0..An error in this channel has not occurred
 *  0b1..An error in this channel has occurred
 */
#define DMA_CH_ES_ERR(x)                         (((uint32_t)(((uint32_t)(x)) << DMA_CH_ES_ERR_SHIFT)) & DMA_CH_ES_ERR_MASK)
/*! @} */

/* The count of DMA_CH_ES */
#define DMA_CH_ES_COUNT                          (4U)

/*! @name CH_INT - Channel Interrupt Status */
/*! @{ */

#define DMA_CH_INT_INT_MASK                      (0x1U)
#define DMA_CH_INT_INT_SHIFT                     (0U)
/*! INT - Interrupt Request
 *  0b0..Interrupt request for corresponding channel cleared
 *  0b1..Interrupt request for corresponding channel active
 */
#define DMA_CH_INT_INT(x)                        (((uint32_t)(((uint32_t)(x)) << DMA_CH_INT_INT_SHIFT)) & DMA_CH_INT_INT_MASK)
/*! @} */

/* The count of DMA_CH_INT */
#define DMA_CH_INT_COUNT                         (4U)

/*! @name CH_SBR - Channel System Bus */
/*! @{ */

#define DMA_CH_SBR_MID_MASK                      (0xFU)
#define DMA_CH_SBR_MID_SHIFT                     (0U)
/*! MID - Master ID */
#define DMA_CH_SBR_MID(x)                        (((uint32_t)(((uint32_t)(x)) << DMA_CH_SBR_MID_SHIFT)) & DMA_CH_SBR_MID_MASK)

#define DMA_CH_SBR_SEC_MASK                      (0x4000U)
#define DMA_CH_SBR_SEC_SHIFT                     (14U)
/*! SEC - Security Level
 *  0b0..Nonsecure protection level for DMA transfers
 *  0b1..Secure protection level for DMA transfers
 */
#define DMA_CH_SBR_SEC(x)                        (((uint32_t)(((uint32_t)(x)) << DMA_CH_SBR_SEC_SHIFT)) & DMA_CH_SBR_SEC_MASK)

#define DMA_CH_SBR_PAL_MASK                      (0x8000U)
#define DMA_CH_SBR_PAL_SHIFT                     (15U)
/*! PAL - Privileged Access Level
 *  0b0..User protection level for DMA transfers
 *  0b1..Privileged protection level for DMA transfers
 */
#define DMA_CH_SBR_PAL(x)                        (((uint32_t)(((uint32_t)(x)) << DMA_CH_SBR_PAL_SHIFT)) & DMA_CH_SBR_PAL_MASK)

#define DMA_CH_SBR_EMI_MASK                      (0x10000U)
#define DMA_CH_SBR_EMI_SHIFT                     (16U)
/*! EMI - Enable Master ID Replication
 *  0b0..Master ID replication is disabled
 *  0b1..Master ID replication is enabled
 */
#define DMA_CH_SBR_EMI(x)                        (((uint32_t)(((uint32_t)(x)) << DMA_CH_SBR_EMI_SHIFT)) & DMA_CH_SBR_EMI_MASK)
/*! @} */

/* The count of DMA_CH_SBR */
#define DMA_CH_SBR_COUNT                         (4U)

/*! @name CH_PRI - Channel Priority */
/*! @{ */

#define DMA_CH_PRI_APL_MASK                      (0x7U)
#define DMA_CH_PRI_APL_SHIFT                     (0U)
/*! APL - Arbitration Priority Level */
#define DMA_CH_PRI_APL(x)                        (((uint32_t)(((uint32_t)(x)) << DMA_CH_PRI_APL_SHIFT)) & DMA_CH_PRI_APL_MASK)

#define DMA_CH_PRI_DPA_MASK                      (0x40000000U)
#define DMA_CH_PRI_DPA_SHIFT                     (30U)
/*! DPA - Disable Preempt Ability
 *  0b0..Channel can suspend a lower-priority channel
 *  0b1..Channel cannot suspend any other channel, regardless of channel priority
 */
#define DMA_CH_PRI_DPA(x)                        (((uint32_t)(((uint32_t)(x)) << DMA_CH_PRI_DPA_SHIFT)) & DMA_CH_PRI_DPA_MASK)

#define DMA_CH_PRI_ECP_MASK                      (0x80000000U)
#define DMA_CH_PRI_ECP_SHIFT                     (31U)
/*! ECP - Enable Channel Preemption
 *  0b0..Channel cannot be suspended by a higher-priority channel's service request
 *  0b1..Channel can be temporarily suspended by a higher-priority channel's service request
 */
#define DMA_CH_PRI_ECP(x)                        (((uint32_t)(((uint32_t)(x)) << DMA_CH_PRI_ECP_SHIFT)) & DMA_CH_PRI_ECP_MASK)
/*! @} */

/* The count of DMA_CH_PRI */
#define DMA_CH_PRI_COUNT                         (4U)

/*! @name CH_MUX - Channel Multiplexor Configuration */
/*! @{ */

#define DMA_CH_MUX_SRC_MASK                      (0x7FU)
#define DMA_CH_MUX_SRC_SHIFT                     (0U)
/*! SRC - Service Request Source */
#define DMA_CH_MUX_SRC(x)                        (((uint32_t)(((uint32_t)(x)) << DMA_CH_MUX_SRC_SHIFT)) & DMA_CH_MUX_SRC_MASK)
/*! @} */

/* The count of DMA_CH_MUX */
#define DMA_CH_MUX_COUNT                         (4U)

/*! @name TCD_SADDR - TCD Source Address */
/*! @{ */

#define DMA_TCD_SADDR_SADDR_MASK                 (0xFFFFFFFFU)
#define DMA_TCD_SADDR_SADDR_SHIFT                (0U)
/*! SADDR - Source Address */
#define DMA_TCD_SADDR_SADDR(x)                   (((uint32_t)(((uint32_t)(x)) << DMA_TCD_SADDR_SADDR_SHIFT)) & DMA_TCD_SADDR_SADDR_MASK)
/*! @} */

/* The count of DMA_TCD_SADDR */
#define DMA_TCD_SADDR_COUNT                      (4U)

/*! @name TCD_SOFF - TCD Signed Source Address Offset */
/*! @{ */

#define DMA_TCD_SOFF_SOFF_MASK                   (0xFFFFU)
#define DMA_TCD_SOFF_SOFF_SHIFT                  (0U)
/*! SOFF - Source Address Signed Offset */
#define DMA_TCD_SOFF_SOFF(x)                     (((uint16_t)(((uint16_t)(x)) << DMA_TCD_SOFF_SOFF_SHIFT)) & DMA_TCD_SOFF_SOFF_MASK)
/*! @} */

/* The count of DMA_TCD_SOFF */
#define DMA_TCD_SOFF_COUNT                       (4U)

/*! @name TCD_ATTR - TCD Transfer Attributes */
/*! @{ */

#define DMA_TCD_ATTR_DSIZE_MASK                  (0x7U)
#define DMA_TCD_ATTR_DSIZE_SHIFT                 (0U)
/*! DSIZE - Destination Data Transfer Size */
#define DMA_TCD_ATTR_DSIZE(x)                    (((uint16_t)(((uint16_t)(x)) << DMA_TCD_ATTR_DSIZE_SHIFT)) & DMA_TCD_ATTR_DSIZE_MASK)

#define DMA_TCD_ATTR_DMOD_MASK                   (0xF8U)
#define DMA_TCD_ATTR_DMOD_SHIFT                  (3U)
/*! DMOD - Destination Address Modulo */
#define DMA_TCD_ATTR_DMOD(x)                     (((uint16_t)(((uint16_t)(x)) << DMA_TCD_ATTR_DMOD_SHIFT)) & DMA_TCD_ATTR_DMOD_MASK)

#define DMA_TCD_ATTR_SSIZE_MASK                  (0x700U)
#define DMA_TCD_ATTR_SSIZE_SHIFT                 (8U)
/*! SSIZE - Source Data Transfer Size
 *  0b000..8-bit
 *  0b001..16-bit
 *  0b010..32-bit
 *  0b011..64-bit
 *  0b100..16-byte
 *  0b101..32-byte
 *  0b110..
 *  0b111..
 */
#define DMA_TCD_ATTR_SSIZE(x)                    (((uint16_t)(((uint16_t)(x)) << DMA_TCD_ATTR_SSIZE_SHIFT)) & DMA_TCD_ATTR_SSIZE_MASK)

#define DMA_TCD_ATTR_SMOD_MASK                   (0xF800U)
#define DMA_TCD_ATTR_SMOD_SHIFT                  (11U)
/*! SMOD - Source Address Modulo
 *  0b00000..Source address modulo feature disabled
 */
#define DMA_TCD_ATTR_SMOD(x)                     (((uint16_t)(((uint16_t)(x)) << DMA_TCD_ATTR_SMOD_SHIFT)) & DMA_TCD_ATTR_SMOD_MASK)
/*! @} */

/* The count of DMA_TCD_ATTR */
#define DMA_TCD_ATTR_COUNT                       (4U)

/*! @name TCD_NBYTES_MLOFFNO - TCD Transfer Size Without Minor Loop Offsets */
/*! @{ */

#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_MASK       (0x3FFFFFFFU)
#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_SHIFT      (0U)
/*! NBYTES - Number of Bytes To Transfer Per Service Request */
#define DMA_TCD_NBYTES_MLOFFNO_NBYTES(x)         (((uint32_t)(((uint32_t)(x)) << DMA_TCD_NBYTES_MLOFFNO_NBYTES_SHIFT)) & DMA_TCD_NBYTES_MLOFFNO_NBYTES_MASK)

#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_MASK        (0x40000000U)
#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_SHIFT       (30U)
/*! DMLOE - Destination Minor Loop Offset Enable
 *  0b0..Minor loop offset not applied to DADDR
 *  0b1..Minor loop offset applied to DADDR
 */
#define DMA_TCD_NBYTES_MLOFFNO_DMLOE(x)          (((uint32_t)(((uint32_t)(x)) << DMA_TCD_NBYTES_MLOFFNO_DMLOE_SHIFT)) & DMA_TCD_NBYTES_MLOFFNO_DMLOE_MASK)

#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_MASK        (0x80000000U)
#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_SHIFT       (31U)
/*! SMLOE - Source Minor Loop Offset Enable
 *  0b0..Minor loop offset not applied to SADDR
 *  0b1..Minor loop offset applied to SADDR
 */
#define DMA_TCD_NBYTES_MLOFFNO_SMLOE(x)          (((uint32_t)(((uint32_t)(x)) << DMA_TCD_NBYTES_MLOFFNO_SMLOE_SHIFT)) & DMA_TCD_NBYTES_MLOFFNO_SMLOE_MASK)
/*! @} */

/* The count of DMA_TCD_NBYTES_MLOFFNO */
#define DMA_TCD_NBYTES_MLOFFNO_COUNT             (4U)

/*! @name TCD_NBYTES_MLOFFYES - TCD Transfer Size with Minor Loop Offsets */
/*! @{ */

#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_MASK      (0x3FFU)
#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_SHIFT     (0U)
/*! NBYTES - Number of Bytes To Transfer Per Service Request */
#define DMA_TCD_NBYTES_MLOFFYES_NBYTES(x)        (((uint32_t)(((uint32_t)(x)) << DMA_TCD_NBYTES_MLOFFYES_NBYTES_SHIFT)) & DMA_TCD_NBYTES_MLOFFYES_NBYTES_MASK)

#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_MASK       (0x3FFFFC00U)
#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_SHIFT      (10U)
/*! MLOFF - Minor Loop Offset */
#define DMA_TCD_NBYTES_MLOFFYES_MLOFF(x)         (((uint32_t)(((uint32_t)(x)) << DMA_TCD_NBYTES_MLOFFYES_MLOFF_SHIFT)) & DMA_TCD_NBYTES_MLOFFYES_MLOFF_MASK)

#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_MASK       (0x40000000U)
#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_SHIFT      (30U)
/*! DMLOE - Destination Minor Loop Offset Enable
 *  0b0..Minor loop offset not applied to DADDR
 *  0b1..Minor loop offset applied to DADDR
 */
#define DMA_TCD_NBYTES_MLOFFYES_DMLOE(x)         (((uint32_t)(((uint32_t)(x)) << DMA_TCD_NBYTES_MLOFFYES_DMLOE_SHIFT)) & DMA_TCD_NBYTES_MLOFFYES_DMLOE_MASK)

#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_MASK       (0x80000000U)
#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_SHIFT      (31U)
/*! SMLOE - Source Minor Loop Offset Enable
 *  0b0..Minor loop offset not applied to SADDR
 *  0b1..Minor loop offset applied to SADDR
 */
#define DMA_TCD_NBYTES_MLOFFYES_SMLOE(x)         (((uint32_t)(((uint32_t)(x)) << DMA_TCD_NBYTES_MLOFFYES_SMLOE_SHIFT)) & DMA_TCD_NBYTES_MLOFFYES_SMLOE_MASK)
/*! @} */

/* The count of DMA_TCD_NBYTES_MLOFFYES */
#define DMA_TCD_NBYTES_MLOFFYES_COUNT            (4U)

/*! @name TCD_SLAST_SDA - TCD Last Source Address Adjustment / Store DADDR Address */
/*! @{ */

#define DMA_TCD_SLAST_SDA_SLAST_SDA_MASK         (0xFFFFFFFFU)
#define DMA_TCD_SLAST_SDA_SLAST_SDA_SHIFT        (0U)
/*! SLAST_SDA - Last Source Address Adjustment / Store DADDR Address */
#define DMA_TCD_SLAST_SDA_SLAST_SDA(x)           (((uint32_t)(((uint32_t)(x)) << DMA_TCD_SLAST_SDA_SLAST_SDA_SHIFT)) & DMA_TCD_SLAST_SDA_SLAST_SDA_MASK)
/*! @} */

/* The count of DMA_TCD_SLAST_SDA */
#define DMA_TCD_SLAST_SDA_COUNT                  (4U)

/*! @name TCD_DADDR - TCD Destination Address */
/*! @{ */

#define DMA_TCD_DADDR_DADDR_MASK                 (0xFFFFFFFFU)
#define DMA_TCD_DADDR_DADDR_SHIFT                (0U)
/*! DADDR - Destination Address */
#define DMA_TCD_DADDR_DADDR(x)                   (((uint32_t)(((uint32_t)(x)) << DMA_TCD_DADDR_DADDR_SHIFT)) & DMA_TCD_DADDR_DADDR_MASK)
/*! @} */

/* The count of DMA_TCD_DADDR */
#define DMA_TCD_DADDR_COUNT                      (4U)

/*! @name TCD_DOFF - TCD Signed Destination Address Offset */
/*! @{ */

#define DMA_TCD_DOFF_DOFF_MASK                   (0xFFFFU)
#define DMA_TCD_DOFF_DOFF_SHIFT                  (0U)
/*! DOFF - Destination Address Signed Offset */
#define DMA_TCD_DOFF_DOFF(x)                     (((uint16_t)(((uint16_t)(x)) << DMA_TCD_DOFF_DOFF_SHIFT)) & DMA_TCD_DOFF_DOFF_MASK)
/*! @} */

/* The count of DMA_TCD_DOFF */
#define DMA_TCD_DOFF_COUNT                       (4U)

/*! @name TCD_CITER_ELINKNO - TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
/*! @{ */

#define DMA_TCD_CITER_ELINKNO_CITER_MASK         (0x7FFFU)
#define DMA_TCD_CITER_ELINKNO_CITER_SHIFT        (0U)
/*! CITER - Current Major Iteration Count */
#define DMA_TCD_CITER_ELINKNO_CITER(x)           (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CITER_ELINKNO_CITER_SHIFT)) & DMA_TCD_CITER_ELINKNO_CITER_MASK)

#define DMA_TCD_CITER_ELINKNO_ELINK_MASK         (0x8000U)
#define DMA_TCD_CITER_ELINKNO_ELINK_SHIFT        (15U)
/*! ELINK - Enable Link
 *  0b0..Channel-to-channel linking disabled
 *  0b1..Channel-to-channel linking enabled
 */
#define DMA_TCD_CITER_ELINKNO_ELINK(x)           (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CITER_ELINKNO_ELINK_SHIFT)) & DMA_TCD_CITER_ELINKNO_ELINK_MASK)
/*! @} */

/* The count of DMA_TCD_CITER_ELINKNO */
#define DMA_TCD_CITER_ELINKNO_COUNT              (4U)

/*! @name TCD_CITER_ELINKYES - TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
/*! @{ */

#define DMA_TCD_CITER_ELINKYES_CITER_MASK        (0x1FFU)
#define DMA_TCD_CITER_ELINKYES_CITER_SHIFT       (0U)
/*! CITER - Current Major Iteration Count */
#define DMA_TCD_CITER_ELINKYES_CITER(x)          (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CITER_ELINKYES_CITER_SHIFT)) & DMA_TCD_CITER_ELINKYES_CITER_MASK)

#define DMA_TCD_CITER_ELINKYES_LINKCH_MASK       (0x600U)
#define DMA_TCD_CITER_ELINKYES_LINKCH_SHIFT      (9U)
/*! LINKCH - Minor Loop Link Channel Number */
#define DMA_TCD_CITER_ELINKYES_LINKCH(x)         (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CITER_ELINKYES_LINKCH_SHIFT)) & DMA_TCD_CITER_ELINKYES_LINKCH_MASK)

#define DMA_TCD_CITER_ELINKYES_ELINK_MASK        (0x8000U)
#define DMA_TCD_CITER_ELINKYES_ELINK_SHIFT       (15U)
/*! ELINK - Enable Link
 *  0b0..Channel-to-channel linking disabled
 *  0b1..Channel-to-channel linking enabled
 */
#define DMA_TCD_CITER_ELINKYES_ELINK(x)          (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CITER_ELINKYES_ELINK_SHIFT)) & DMA_TCD_CITER_ELINKYES_ELINK_MASK)
/*! @} */

/* The count of DMA_TCD_CITER_ELINKYES */
#define DMA_TCD_CITER_ELINKYES_COUNT             (4U)

/*! @name TCD_DLAST_SGA - TCD Last Destination Address Adjustment / Scatter Gather Address */
/*! @{ */

#define DMA_TCD_DLAST_SGA_DLAST_SGA_MASK         (0xFFFFFFFFU)
#define DMA_TCD_DLAST_SGA_DLAST_SGA_SHIFT        (0U)
/*! DLAST_SGA - Last Destination Address Adjustment / Scatter Gather Address */
#define DMA_TCD_DLAST_SGA_DLAST_SGA(x)           (((uint32_t)(((uint32_t)(x)) << DMA_TCD_DLAST_SGA_DLAST_SGA_SHIFT)) & DMA_TCD_DLAST_SGA_DLAST_SGA_MASK)
/*! @} */

/* The count of DMA_TCD_DLAST_SGA */
#define DMA_TCD_DLAST_SGA_COUNT                  (4U)

/*! @name TCD_CSR - TCD Control and Status */
/*! @{ */

#define DMA_TCD_CSR_START_MASK                   (0x1U)
#define DMA_TCD_CSR_START_SHIFT                  (0U)
/*! START - Channel Start
 *  0b0..Channel not explicitly started
 *  0b1..Channel explicitly started via a software-initiated service request
 */
#define DMA_TCD_CSR_START(x)                     (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_START_SHIFT)) & DMA_TCD_CSR_START_MASK)

#define DMA_TCD_CSR_INTMAJOR_MASK                (0x2U)
#define DMA_TCD_CSR_INTMAJOR_SHIFT               (1U)
/*! INTMAJOR - Enable Interrupt If Major count complete
 *  0b0..End-of-major loop interrupt disabled
 *  0b1..End-of-major loop interrupt enabled
 */
#define DMA_TCD_CSR_INTMAJOR(x)                  (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_INTMAJOR_SHIFT)) & DMA_TCD_CSR_INTMAJOR_MASK)

#define DMA_TCD_CSR_INTHALF_MASK                 (0x4U)
#define DMA_TCD_CSR_INTHALF_SHIFT                (2U)
/*! INTHALF - Enable Interrupt If Major Counter Half-complete
 *  0b0..Halfway point interrupt disabled
 *  0b1..Halfway point interrupt enabled
 */
#define DMA_TCD_CSR_INTHALF(x)                   (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_INTHALF_SHIFT)) & DMA_TCD_CSR_INTHALF_MASK)

#define DMA_TCD_CSR_DREQ_MASK                    (0x8U)
#define DMA_TCD_CSR_DREQ_SHIFT                   (3U)
/*! DREQ - Disable Request
 *  0b0..No operation
 *  0b1..Clear the ERQ field to 0 upon major loop completion, thus disabling hardware service requests
 */
#define DMA_TCD_CSR_DREQ(x)                      (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_DREQ_SHIFT)) & DMA_TCD_CSR_DREQ_MASK)

#define DMA_TCD_CSR_ESG_MASK                     (0x10U)
#define DMA_TCD_CSR_ESG_SHIFT                    (4U)
/*! ESG - Enable Scatter/Gather Processing
 *  0b0..Current channel's TCD is normal format
 *  0b1..Current channel's TCD specifies scatter/gather format.
 */
#define DMA_TCD_CSR_ESG(x)                       (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)

#define DMA_TCD_CSR_MAJORELINK_MASK              (0x20U)
#define DMA_TCD_CSR_MAJORELINK_SHIFT             (5U)
/*! MAJORELINK - Enable Link When Major Loop Complete
 *  0b0..Channel-to-channel linking disabled
 *  0b1..Channel-to-channel linking enabled
 */
#define DMA_TCD_CSR_MAJORELINK(x)                (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_MAJORELINK_SHIFT)) & DMA_TCD_CSR_MAJORELINK_MASK)

#define DMA_TCD_CSR_EEOP_MASK                    (0x40U)
#define DMA_TCD_CSR_EEOP_SHIFT                   (6U)
/*! EEOP - Enable End-Of-Packet Processing
 *  0b0..End-of-packet operation disabled
 *  0b1..End-of-packet hardware input signal enabled
 */
#define DMA_TCD_CSR_EEOP(x)                      (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_EEOP_SHIFT)) & DMA_TCD_CSR_EEOP_MASK)

#define DMA_TCD_CSR_ESDA_MASK                    (0x80U)
#define DMA_TCD_CSR_ESDA_SHIFT                   (7U)
/*! ESDA - Enable Store Destination Address
 *  0b0..Ability to store destination address to system memory disabled
 *  0b1..Ability to store destination address to system memory enabled
 */
#define DMA_TCD_CSR_ESDA(x)                      (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESDA_SHIFT)) & DMA_TCD_CSR_ESDA_MASK)

#define DMA_TCD_CSR_MAJORLINKCH_MASK             (0x300U)
#define DMA_TCD_CSR_MAJORLINKCH_SHIFT            (8U)
/*! MAJORLINKCH - Major Loop Link Channel Number */
#define DMA_TCD_CSR_MAJORLINKCH(x)               (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_MAJORLINKCH_SHIFT)) & DMA_TCD_CSR_MAJORLINKCH_MASK)

#define DMA_TCD_CSR_BWC_MASK                     (0xC000U)
#define DMA_TCD_CSR_BWC_SHIFT                    (14U)
/*! BWC - Bandwidth Control
 *  0b00..No eDMA engine stalls
 *  0b01..
 *  0b10..eDMA engine stalls for 4 cycles after each R/W
 *  0b11..eDMA engine stalls for 8 cycles after each R/W
 */
#define DMA_TCD_CSR_BWC(x)                       (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_BWC_SHIFT)) & DMA_TCD_CSR_BWC_MASK)
/*! @} */

/* The count of DMA_TCD_CSR */
#define DMA_TCD_CSR_COUNT                        (4U)

/*! @name TCD_BITER_ELINKNO - TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
/*! @{ */

#define DMA_TCD_BITER_ELINKNO_BITER_MASK         (0x7FFFU)
#define DMA_TCD_BITER_ELINKNO_BITER_SHIFT        (0U)
/*! BITER - Starting Major Iteration Count */
#define DMA_TCD_BITER_ELINKNO_BITER(x)           (((uint16_t)(((uint16_t)(x)) << DMA_TCD_BITER_ELINKNO_BITER_SHIFT)) & DMA_TCD_BITER_ELINKNO_BITER_MASK)

#define DMA_TCD_BITER_ELINKNO_ELINK_MASK         (0x8000U)
#define DMA_TCD_BITER_ELINKNO_ELINK_SHIFT        (15U)
/*! ELINK - Enables Link
 *  0b0..Channel-to-channel linking disabled
 *  0b1..Channel-to-channel linking enabled
 */
#define DMA_TCD_BITER_ELINKNO_ELINK(x)           (((uint16_t)(((uint16_t)(x)) << DMA_TCD_BITER_ELINKNO_ELINK_SHIFT)) & DMA_TCD_BITER_ELINKNO_ELINK_MASK)
/*! @} */

/* The count of DMA_TCD_BITER_ELINKNO */
#define DMA_TCD_BITER_ELINKNO_COUNT              (4U)

/*! @name TCD_BITER_ELINKYES - TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
/*! @{ */

#define DMA_TCD_BITER_ELINKYES_BITER_MASK        (0x1FFU)
#define DMA_TCD_BITER_ELINKYES_BITER_SHIFT       (0U)
/*! BITER - Starting Major Iteration Count */
#define DMA_TCD_BITER_ELINKYES_BITER(x)          (((uint16_t)(((uint16_t)(x)) << DMA_TCD_BITER_ELINKYES_BITER_SHIFT)) & DMA_TCD_BITER_ELINKYES_BITER_MASK)

#define DMA_TCD_BITER_ELINKYES_LINKCH_MASK       (0x600U)
#define DMA_TCD_BITER_ELINKYES_LINKCH_SHIFT      (9U)
/*! LINKCH - Link Channel Number */
#define DMA_TCD_BITER_ELINKYES_LINKCH(x)         (((uint16_t)(((uint16_t)(x)) << DMA_TCD_BITER_ELINKYES_LINKCH_SHIFT)) & DMA_TCD_BITER_ELINKYES_LINKCH_MASK)

#define DMA_TCD_BITER_ELINKYES_ELINK_MASK        (0x8000U)
#define DMA_TCD_BITER_ELINKYES_ELINK_SHIFT       (15U)
/*! ELINK - Enable Link
 *  0b0..Channel-to-channel linking disabled
 *  0b1..Channel-to-channel linking enabled
 */
#define DMA_TCD_BITER_ELINKYES_ELINK(x)          (((uint16_t)(((uint16_t)(x)) << DMA_TCD_BITER_ELINKYES_ELINK_SHIFT)) & DMA_TCD_BITER_ELINKYES_ELINK_MASK)
/*! @} */

/* The count of DMA_TCD_BITER_ELINKYES */
#define DMA_TCD_BITER_ELINKYES_COUNT             (4U)


/*!
 * @}
 */ /* end of group DMA_Register_Masks */


/* DMA - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral DMA0 base address */
  #define DMA0_BASE                                (0x50080000u)
  /** Peripheral DMA0 base address */
  #define DMA0_BASE_NS                             (0x40080000u)
  /** Peripheral DMA0 base pointer */
  #define DMA0                                     ((DMA_Type *)DMA0_BASE)
  /** Peripheral DMA0 base pointer */
  #define DMA0_NS                                  ((DMA_Type *)DMA0_BASE_NS)
  /** Peripheral DMA1 base address */
  #define DMA1_BASE                                (0x500D7000u)
  /** Peripheral DMA1 base address */
  #define DMA1_BASE_NS                             (0x400D7000u)
  /** Peripheral DMA1 base pointer */
  #define DMA1                                     ((DMA_Type *)DMA1_BASE)
  /** Peripheral DMA1 base pointer */
  #define DMA1_NS                                  ((DMA_Type *)DMA1_BASE_NS)
  /** Array initializer of DMA peripheral base addresses */
  #define DMA_BASE_ADDRS                           { DMA0_BASE, DMA1_BASE }
  /** Array initializer of DMA peripheral base pointers */
  #define DMA_BASE_PTRS                            { DMA0, DMA1 }
  /** Array initializer of DMA peripheral base addresses */
  #define DMA_BASE_ADDRS_NS                        { DMA0_BASE_NS, DMA1_BASE_NS }
  /** Array initializer of DMA peripheral base pointers */
  #define DMA_BASE_PTRS_NS                         { DMA0_NS, DMA1_NS }
#else
  /** Peripheral DMA0 base address */
  #define DMA0_BASE                                (0x40080000u)
  /** Peripheral DMA0 base pointer */
  #define DMA0                                     ((DMA_Type *)DMA0_BASE)
  /** Peripheral DMA1 base address */
  #define DMA1_BASE                                (0x400D7000u)
  /** Peripheral DMA1 base pointer */
  #define DMA1                                     ((DMA_Type *)DMA1_BASE)
  /** Array initializer of DMA peripheral base addresses */
  #define DMA_BASE_ADDRS                           { DMA0_BASE, DMA1_BASE }
  /** Array initializer of DMA peripheral base pointers */
  #define DMA_BASE_PTRS                            { DMA0, DMA1 }
#endif
/** Interrupt vectors for the DMA peripheral type */
#define DMA_IRQS                                 { { DMA0_CH0_IRQn, DMA0_CH1_IRQn, DMA0_CH2_IRQn, DMA0_CH3_IRQn }, { DMA1_CH0_IRQn, DMA1_CH1_IRQn, DMA1_CH2_IRQn, DMA1_CH3_IRQn } }
#define DMA_ERROR_IRQS                           { { DMA0_CH0_IRQn, DMA0_CH1_IRQn, DMA0_CH2_IRQn, DMA0_CH3_IRQn }, { DMA1_CH0_IRQn, DMA1_CH1_IRQn, DMA1_CH2_IRQn, DMA1_CH3_IRQn } }

/*!
 * @}
 */ /* end of group DMA_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- ERM Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ERM_Peripheral_Access_Layer ERM Peripheral Access Layer
 * @{
 */

/** ERM - Register Layout Typedef */
typedef struct {
  __IO uint32_t CR0;                               /**< ERM Configuration Register 0, offset: 0x0 */
       uint8_t RESERVED_0[12];
  __IO uint32_t SR0;                               /**< ERM Status Register 0, offset: 0x10 */
       uint8_t RESERVED_1[236];
  __I  uint32_t EAR0;                              /**< ERM Memory 0 Error Address Register, offset: 0x100 */
  __I  uint32_t SYN0;                              /**< ERM Memory 0 Syndrome Register, offset: 0x104 */
  __IO uint32_t CORR_ERR_CNT0;                     /**< ERM Memory 0 Correctable Error Count Register, offset: 0x108 */
       uint8_t RESERVED_2[12];
  __IO uint32_t CORR_ERR_CNT1;                     /**< ERM Memory 1 Correctable Error Count Register, offset: 0x118 */
} ERM_Type;

/* ----------------------------------------------------------------------------
   -- ERM Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ERM_Register_Masks ERM Register Masks
 * @{
 */

/*! @name CR0 - ERM Configuration Register 0 */
/*! @{ */

#define ERM_CR0_ENCIE1_MASK                      (0x4000000U)
#define ERM_CR0_ENCIE1_SHIFT                     (26U)
/*! ENCIE1 - ENCIE1
 *  0b0..Interrupt notification of Memory 1 non-correctable error events is disabled.
 *  0b1..Interrupt notification of Memory 1 non-correctable error events is enabled.
 */
#define ERM_CR0_ENCIE1(x)                        (((uint32_t)(((uint32_t)(x)) << ERM_CR0_ENCIE1_SHIFT)) & ERM_CR0_ENCIE1_MASK)

#define ERM_CR0_ESCIE1_MASK                      (0x8000000U)
#define ERM_CR0_ESCIE1_SHIFT                     (27U)
/*! ESCIE1 - ESCIE1
 *  0b0..Interrupt notification of Memory 1 single-bit correction events is disabled.
 *  0b1..Interrupt notification of Memory 1 single-bit correction events is enabled.
 */
#define ERM_CR0_ESCIE1(x)                        (((uint32_t)(((uint32_t)(x)) << ERM_CR0_ESCIE1_SHIFT)) & ERM_CR0_ESCIE1_MASK)

#define ERM_CR0_ENCIE0_MASK                      (0x40000000U)
#define ERM_CR0_ENCIE0_SHIFT                     (30U)
/*! ENCIE0 - ENCIE0
 *  0b0..Interrupt notification of Memory 0 non-correctable error events is disabled.
 *  0b1..Interrupt notification of Memory 0 non-correctable error events is enabled.
 */
#define ERM_CR0_ENCIE0(x)                        (((uint32_t)(((uint32_t)(x)) << ERM_CR0_ENCIE0_SHIFT)) & ERM_CR0_ENCIE0_MASK)

#define ERM_CR0_ESCIE0_MASK                      (0x80000000U)
#define ERM_CR0_ESCIE0_SHIFT                     (31U)
/*! ESCIE0 - ESCIE0
 *  0b0..Interrupt notification of Memory 0 single-bit correction events is disabled.
 *  0b1..Interrupt notification of Memory 0 single-bit correction events is enabled.
 */
#define ERM_CR0_ESCIE0(x)                        (((uint32_t)(((uint32_t)(x)) << ERM_CR0_ESCIE0_SHIFT)) & ERM_CR0_ESCIE0_MASK)
/*! @} */

/*! @name SR0 - ERM Status Register 0 */
/*! @{ */

#define ERM_SR0_NCE1_MASK                        (0x4000000U)
#define ERM_SR0_NCE1_SHIFT                       (26U)
/*! NCE1 - NCE1
 *  0b0..No non-correctable error event on Memory 1 detected.
 *  0b1..Non-correctable error event on Memory 1 detected.
 */
#define ERM_SR0_NCE1(x)                          (((uint32_t)(((uint32_t)(x)) << ERM_SR0_NCE1_SHIFT)) & ERM_SR0_NCE1_MASK)

#define ERM_SR0_SBC1_MASK                        (0x8000000U)
#define ERM_SR0_SBC1_SHIFT                       (27U)
/*! SBC1 - SBC1
 *  0b0..No single-bit correction event on Memory 1 detected.
 *  0b1..Single-bit correction event on Memory 1 detected.
 */
#define ERM_SR0_SBC1(x)                          (((uint32_t)(((uint32_t)(x)) << ERM_SR0_SBC1_SHIFT)) & ERM_SR0_SBC1_MASK)

#define ERM_SR0_NCE0_MASK                        (0x40000000U)
#define ERM_SR0_NCE0_SHIFT                       (30U)
/*! NCE0 - NCE0
 *  0b0..No non-correctable error event on Memory 0 detected.
 *  0b1..Non-correctable error event on Memory 0 detected.
 */
#define ERM_SR0_NCE0(x)                          (((uint32_t)(((uint32_t)(x)) << ERM_SR0_NCE0_SHIFT)) & ERM_SR0_NCE0_MASK)

#define ERM_SR0_SBC0_MASK                        (0x80000000U)
#define ERM_SR0_SBC0_SHIFT                       (31U)
/*! SBC0 - SBC0
 *  0b0..No single-bit correction event on Memory 0 detected.
 *  0b1..Single-bit correction event on Memory 0 detected.
 */
#define ERM_SR0_SBC0(x)                          (((uint32_t)(((uint32_t)(x)) << ERM_SR0_SBC0_SHIFT)) & ERM_SR0_SBC0_MASK)
/*! @} */

/*! @name EAR0 - ERM Memory 0 Error Address Register */
/*! @{ */

#define ERM_EAR0_EAR_MASK                        (0xFFFFFFFFU)
#define ERM_EAR0_EAR_SHIFT                       (0U)
/*! EAR - EAR */
#define ERM_EAR0_EAR(x)                          (((uint32_t)(((uint32_t)(x)) << ERM_EAR0_EAR_SHIFT)) & ERM_EAR0_EAR_MASK)
/*! @} */

/*! @name SYN0 - ERM Memory 0 Syndrome Register */
/*! @{ */

#define ERM_SYN0_SYNDROME_MASK                   (0xFF000000U)
#define ERM_SYN0_SYNDROME_SHIFT                  (24U)
/*! SYNDROME - SYNDROME */
#define ERM_SYN0_SYNDROME(x)                     (((uint32_t)(((uint32_t)(x)) << ERM_SYN0_SYNDROME_SHIFT)) & ERM_SYN0_SYNDROME_MASK)
/*! @} */

/*! @name CORR_ERR_CNT0 - ERM Memory 0 Correctable Error Count Register */
/*! @{ */

#define ERM_CORR_ERR_CNT0_COUNT_MASK             (0xFFU)
#define ERM_CORR_ERR_CNT0_COUNT_SHIFT            (0U)
/*! COUNT - Memory n Correctable Error Count */
#define ERM_CORR_ERR_CNT0_COUNT(x)               (((uint32_t)(((uint32_t)(x)) << ERM_CORR_ERR_CNT0_COUNT_SHIFT)) & ERM_CORR_ERR_CNT0_COUNT_MASK)
/*! @} */

/*! @name CORR_ERR_CNT1 - ERM Memory 1 Correctable Error Count Register */
/*! @{ */

#define ERM_CORR_ERR_CNT1_COUNT_MASK             (0xFFU)
#define ERM_CORR_ERR_CNT1_COUNT_SHIFT            (0U)
/*! COUNT - Memory n Correctable Error Count */
#define ERM_CORR_ERR_CNT1_COUNT(x)               (((uint32_t)(((uint32_t)(x)) << ERM_CORR_ERR_CNT1_COUNT_SHIFT)) & ERM_CORR_ERR_CNT1_COUNT_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group ERM_Register_Masks */


/* ERM - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral ERM0 base address */
  #define ERM0_BASE                                (0x5008D000u)
  /** Peripheral ERM0 base address */
  #define ERM0_BASE_NS                             (0x4008D000u)
  /** Peripheral ERM0 base pointer */
  #define ERM0                                     ((ERM_Type *)ERM0_BASE)
  /** Peripheral ERM0 base pointer */
  #define ERM0_NS                                  ((ERM_Type *)ERM0_BASE_NS)
  /** Array initializer of ERM peripheral base addresses */
  #define ERM_BASE_ADDRS                           { ERM0_BASE }
  /** Array initializer of ERM peripheral base pointers */
  #define ERM_BASE_PTRS                            { ERM0 }
  /** Array initializer of ERM peripheral base addresses */
  #define ERM_BASE_ADDRS_NS                        { ERM0_BASE_NS }
  /** Array initializer of ERM peripheral base pointers */
  #define ERM_BASE_PTRS_NS                         { ERM0_NS }
#else
  /** Peripheral ERM0 base address */
  #define ERM0_BASE                                (0x4008D000u)
  /** Peripheral ERM0 base pointer */
  #define ERM0                                     ((ERM_Type *)ERM0_BASE)
  /** Array initializer of ERM peripheral base addresses */
  #define ERM_BASE_ADDRS                           { ERM0_BASE }
  /** Array initializer of ERM peripheral base pointers */
  #define ERM_BASE_PTRS                            { ERM0 }
#endif

/*!
 * @}
 */ /* end of group ERM_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- FMC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup FMC_Peripheral_Access_Layer FMC Peripheral Access Layer
 * @{
 */

/** FMC - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[32];
  __IO uint32_t REMAP;                             /**< Data Remap, offset: 0x20 */
} FMC_Type;

/* ----------------------------------------------------------------------------
   -- FMC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup FMC_Register_Masks FMC Register Masks
 * @{
 */

/*! @name REMAP - Data Remap */
/*! @{ */

#define FMC_REMAP_REMAPLK_MASK                   (0x1U)
#define FMC_REMAP_REMAPLK_SHIFT                  (0U)
/*! REMAPLK - Remap Lock Enable
 *  0b0..Lock disabled: can write to REMAP
 *  0b1..Lock enabled: cannot write to REMAP
 */
#define FMC_REMAP_REMAPLK(x)                     (((uint32_t)(((uint32_t)(x)) << FMC_REMAP_REMAPLK_SHIFT)) & FMC_REMAP_REMAPLK_MASK)

#define FMC_REMAP_LIM_MASK                       (0x1F0000U)
#define FMC_REMAP_LIM_SHIFT                      (16U)
/*! LIM - LIM Remapping Address */
#define FMC_REMAP_LIM(x)                         (((uint32_t)(((uint32_t)(x)) << FMC_REMAP_LIM_SHIFT)) & FMC_REMAP_LIM_MASK)

#define FMC_REMAP_LIMDP_MASK                     (0x1F000000U)
#define FMC_REMAP_LIMDP_SHIFT                    (24U)
/*! LIMDP - LIMDP Remapping Address */
#define FMC_REMAP_LIMDP(x)                       (((uint32_t)(((uint32_t)(x)) << FMC_REMAP_LIMDP_SHIFT)) & FMC_REMAP_LIMDP_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group FMC_Register_Masks */


/* FMC - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral FMC0 base address */
  #define FMC0_BASE                                (0x50094000u)
  /** Peripheral FMC0 base address */
  #define FMC0_BASE_NS                             (0x40094000u)
  /** Peripheral FMC0 base pointer */
  #define FMC0                                     ((FMC_Type *)FMC0_BASE)
  /** Peripheral FMC0 base pointer */
  #define FMC0_NS                                  ((FMC_Type *)FMC0_BASE_NS)
  /** Array initializer of FMC peripheral base addresses */
  #define FMC_BASE_ADDRS                           { FMC0_BASE }
  /** Array initializer of FMC peripheral base pointers */
  #define FMC_BASE_PTRS                            { FMC0 }
  /** Array initializer of FMC peripheral base addresses */
  #define FMC_BASE_ADDRS_NS                        { FMC0_BASE_NS }
  /** Array initializer of FMC peripheral base pointers */
  #define FMC_BASE_PTRS_NS                         { FMC0_NS }
#else
  /** Peripheral FMC0 base address */
  #define FMC0_BASE                                (0x40094000u)
  /** Peripheral FMC0 base pointer */
  #define FMC0                                     ((FMC_Type *)FMC0_BASE)
  /** Array initializer of FMC peripheral base addresses */
  #define FMC_BASE_ADDRS                           { FMC0_BASE }
  /** Array initializer of FMC peripheral base pointers */
  #define FMC_BASE_PTRS                            { FMC0 }
#endif

/*!
 * @}
 */ /* end of group FMC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- FMU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup FMU_Peripheral_Access_Layer FMU Peripheral Access Layer
 * @{
 */

/** FMU - Register Layout Typedef */
typedef struct {
  __IO uint32_t FSTAT;                             /**< Flash Status Register, offset: 0x0 */
  __IO uint32_t FCNFG;                             /**< Flash Configuration Register, offset: 0x4 */
  __IO uint32_t FCTRL;                             /**< Flash Control Register, offset: 0x8 */
  __I  uint32_t FTEST;                             /**< Flash Test Register, offset: 0xC */
  __IO uint32_t FCCOB[8];                          /**< Flash Common Command Object Registers, array offset: 0x10, array step: 0x4 */
} FMU_Type;

/* ----------------------------------------------------------------------------
   -- FMU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup FMU_Register_Masks FMU Register Masks
 * @{
 */

/*! @name FSTAT - Flash Status Register */
/*! @{ */

#define FMU_FSTAT_FAIL_MASK                      (0x1U)
#define FMU_FSTAT_FAIL_SHIFT                     (0U)
/*! FAIL - Command Fail Flag
 *  0b0..Error not detected
 *  0b1..Error detected
 */
#define FMU_FSTAT_FAIL(x)                        (((uint32_t)(((uint32_t)(x)) << FMU_FSTAT_FAIL_SHIFT)) & FMU_FSTAT_FAIL_MASK)

#define FMU_FSTAT_CMDABT_MASK                    (0x4U)
#define FMU_FSTAT_CMDABT_SHIFT                   (2U)
/*! CMDABT - Command Abort Flag
 *  0b0..No command abort detected
 *  0b1..Command abort detected
 */
#define FMU_FSTAT_CMDABT(x)                      (((uint32_t)(((uint32_t)(x)) << FMU_FSTAT_CMDABT_SHIFT)) & FMU_FSTAT_CMDABT_MASK)

#define FMU_FSTAT_PVIOL_MASK                     (0x10U)
#define FMU_FSTAT_PVIOL_SHIFT                    (4U)
/*! PVIOL - Command Protection Violation Flag
 *  0b0..No protection violation detected
 *  0b1..Protection violation detected
 */
#define FMU_FSTAT_PVIOL(x)                       (((uint32_t)(((uint32_t)(x)) << FMU_FSTAT_PVIOL_SHIFT)) & FMU_FSTAT_PVIOL_MASK)

#define FMU_FSTAT_ACCERR_MASK                    (0x20U)
#define FMU_FSTAT_ACCERR_SHIFT                   (5U)
/*! ACCERR - Command Access Error Flag
 *  0b0..No access error detected
 *  0b1..Access error detected
 */
#define FMU_FSTAT_ACCERR(x)                      (((uint32_t)(((uint32_t)(x)) << FMU_FSTAT_ACCERR_SHIFT)) & FMU_FSTAT_ACCERR_MASK)

#define FMU_FSTAT_CWSABT_MASK                    (0x40U)
#define FMU_FSTAT_CWSABT_SHIFT                   (6U)
/*! CWSABT - Command Write Sequence Abort Flag
 *  0b0..Command write sequence not aborted
 *  0b1..Command write sequence aborted
 */
#define FMU_FSTAT_CWSABT(x)                      (((uint32_t)(((uint32_t)(x)) << FMU_FSTAT_CWSABT_SHIFT)) & FMU_FSTAT_CWSABT_MASK)

#define FMU_FSTAT_CCIF_MASK                      (0x80U)
#define FMU_FSTAT_CCIF_SHIFT                     (7U)
/*! CCIF - Command Complete Interrupt Flag
 *  0b0..Flash command, initialization, or power mode recovery in progress
 *  0b1..Flash command, initialization, or power mode recovery has completed
 */
#define FMU_FSTAT_CCIF(x)                        (((uint32_t)(((uint32_t)(x)) << FMU_FSTAT_CCIF_SHIFT)) & FMU_FSTAT_CCIF_MASK)

#define FMU_FSTAT_CMDPRT_MASK                    (0x300U)
#define FMU_FSTAT_CMDPRT_SHIFT                   (8U)
/*! CMDPRT - Command protection level
 *  0b00..Secure, normal access
 *  0b01..Secure, privileged access
 *  0b10..Nonsecure, normal access
 *  0b11..Nonsecure, privileged access
 */
#define FMU_FSTAT_CMDPRT(x)                      (((uint32_t)(((uint32_t)(x)) << FMU_FSTAT_CMDPRT_SHIFT)) & FMU_FSTAT_CMDPRT_MASK)

#define FMU_FSTAT_CMDP_MASK                      (0x800U)
#define FMU_FSTAT_CMDP_SHIFT                     (11U)
/*! CMDP - Command protection status flag
 *  0b0..Command protection level and domain ID are stale
 *  0b1..Command protection level (CMDPRT) and domain ID (CMDDID) are set
 */
#define FMU_FSTAT_CMDP(x)                        (((uint32_t)(((uint32_t)(x)) << FMU_FSTAT_CMDP_SHIFT)) & FMU_FSTAT_CMDP_MASK)

#define FMU_FSTAT_CMDDID_MASK                    (0xF000U)
#define FMU_FSTAT_CMDDID_SHIFT                   (12U)
/*! CMDDID - Command domain ID */
#define FMU_FSTAT_CMDDID(x)                      (((uint32_t)(((uint32_t)(x)) << FMU_FSTAT_CMDDID_SHIFT)) & FMU_FSTAT_CMDDID_MASK)

#define FMU_FSTAT_DFDIF_MASK                     (0x10000U)
#define FMU_FSTAT_DFDIF_SHIFT                    (16U)
/*! DFDIF - Double Bit Fault Detect Interrupt Flag
 *  0b0..Double bit fault not detected during a valid flash read access
 *  0b1..Double bit fault detected (or FCTRL[FDFD] is set) during a valid flash read access
 */
#define FMU_FSTAT_DFDIF(x)                       (((uint32_t)(((uint32_t)(x)) << FMU_FSTAT_DFDIF_SHIFT)) & FMU_FSTAT_DFDIF_MASK)

#define FMU_FSTAT_SALV_USED_MASK                 (0x20000U)
#define FMU_FSTAT_SALV_USED_SHIFT                (17U)
/*! SALV_USED - Salvage Used for Erase operation
 *  0b0..Salvage not used during last operation
 *  0b1..Salvage used during the last erase operation
 */
#define FMU_FSTAT_SALV_USED(x)                   (((uint32_t)(((uint32_t)(x)) << FMU_FSTAT_SALV_USED_SHIFT)) & FMU_FSTAT_SALV_USED_MASK)

#define FMU_FSTAT_PEWEN_MASK                     (0x3000000U)
#define FMU_FSTAT_PEWEN_SHIFT                    (24U)
/*! PEWEN - Program-Erase Write Enable Control
 *  0b00..Writes are not enabled
 *  0b01..Writes are enabled for one flash or IFR phrase (phrase programming, sector erase)
 *  0b10..Writes are enabled for one flash or IFR page (page programming)
 *  0b11..Reserved
 */
#define FMU_FSTAT_PEWEN(x)                       (((uint32_t)(((uint32_t)(x)) << FMU_FSTAT_PEWEN_SHIFT)) & FMU_FSTAT_PEWEN_MASK)

#define FMU_FSTAT_PERDY_MASK                     (0x80000000U)
#define FMU_FSTAT_PERDY_SHIFT                    (31U)
/*! PERDY - Program-Erase Ready Control/Status Flag
 *  0b0..Program or sector erase command operation not stalled
 *  0b1..Program or sector erase command operation ready to execute
 */
#define FMU_FSTAT_PERDY(x)                       (((uint32_t)(((uint32_t)(x)) << FMU_FSTAT_PERDY_SHIFT)) & FMU_FSTAT_PERDY_MASK)
/*! @} */

/*! @name FCNFG - Flash Configuration Register */
/*! @{ */

#define FMU_FCNFG_CCIE_MASK                      (0x80U)
#define FMU_FCNFG_CCIE_SHIFT                     (7U)
/*! CCIE - Command Complete Interrupt Enable
 *  0b0..Command complete interrupt disabled
 *  0b1..Command complete interrupt enabled
 */
#define FMU_FCNFG_CCIE(x)                        (((uint32_t)(((uint32_t)(x)) << FMU_FCNFG_CCIE_SHIFT)) & FMU_FCNFG_CCIE_MASK)

#define FMU_FCNFG_ERSREQ_MASK                    (0x100U)
#define FMU_FCNFG_ERSREQ_SHIFT                   (8U)
/*! ERSREQ - Mass Erase Request
 *  0b0..No request or request complete
 *  0b1..Request to run the Mass Erase operation
 */
#define FMU_FCNFG_ERSREQ(x)                      (((uint32_t)(((uint32_t)(x)) << FMU_FCNFG_ERSREQ_SHIFT)) & FMU_FCNFG_ERSREQ_MASK)

#define FMU_FCNFG_DFDIE_MASK                     (0x10000U)
#define FMU_FCNFG_DFDIE_SHIFT                    (16U)
/*! DFDIE - Double Bit Fault Detect Interrupt Enable
 *  0b0..Double bit fault detect interrupt disabled
 *  0b1..Double bit fault detect interrupt enabled
 */
#define FMU_FCNFG_DFDIE(x)                       (((uint32_t)(((uint32_t)(x)) << FMU_FCNFG_DFDIE_SHIFT)) & FMU_FCNFG_DFDIE_MASK)

#define FMU_FCNFG_ERSIEN0_MASK                   (0xF000000U)
#define FMU_FCNFG_ERSIEN0_SHIFT                  (24U)
/*! ERSIEN0 - Erase IFR Sector Enable - Block 0
 *  0b0000..Block 0 IFR Sector X is protected from erase by ERSSCR command
 *  0b0001..Block 0 IFR Sector X is not protected from erase by ERSSCR command
 */
#define FMU_FCNFG_ERSIEN0(x)                     (((uint32_t)(((uint32_t)(x)) << FMU_FCNFG_ERSIEN0_SHIFT)) & FMU_FCNFG_ERSIEN0_MASK)

#define FMU_FCNFG_ERSIEN1_MASK                   (0xF0000000U)
#define FMU_FCNFG_ERSIEN1_SHIFT                  (28U)
/*! ERSIEN1 - Erase IFR Sector Enable - Block 1 (for dual block configs)
 *  0b0000..Block 1 IFR Sector X is protected from erase by ERSSCR command
 *  0b0001..Block 1 IFR Sector X is not protected from erase by ERSSCR command
 */
#define FMU_FCNFG_ERSIEN1(x)                     (((uint32_t)(((uint32_t)(x)) << FMU_FCNFG_ERSIEN1_SHIFT)) & FMU_FCNFG_ERSIEN1_MASK)
/*! @} */

/*! @name FCTRL - Flash Control Register */
/*! @{ */

#define FMU_FCTRL_RWSC_MASK                      (0xFU)
#define FMU_FCTRL_RWSC_SHIFT                     (0U)
/*! RWSC - Read Wait-State Control */
#define FMU_FCTRL_RWSC(x)                        (((uint32_t)(((uint32_t)(x)) << FMU_FCTRL_RWSC_SHIFT)) & FMU_FCTRL_RWSC_MASK)

#define FMU_FCTRL_LSACTIVE_MASK                  (0x100U)
#define FMU_FCTRL_LSACTIVE_SHIFT                 (8U)
/*! LSACTIVE - Low speed active mode
 *  0b0..Full speed active mode requested
 *  0b1..Low speed active mode requested
 */
#define FMU_FCTRL_LSACTIVE(x)                    (((uint32_t)(((uint32_t)(x)) << FMU_FCTRL_LSACTIVE_SHIFT)) & FMU_FCTRL_LSACTIVE_MASK)

#define FMU_FCTRL_FDFD_MASK                      (0x10000U)
#define FMU_FCTRL_FDFD_SHIFT                     (16U)
/*! FDFD - Force Double Bit Fault Detect
 *  0b0..FSTAT[DFDIF] sets only if a double bit fault is detected during a valid flash read access from the platform flash controller
 *  0b1..FSTAT[DFDIF] sets during any valid flash read access from the platform flash controller. An interrupt
 *       request is generated if the DFDIE bit is set.
 */
#define FMU_FCTRL_FDFD(x)                        (((uint32_t)(((uint32_t)(x)) << FMU_FCTRL_FDFD_SHIFT)) & FMU_FCTRL_FDFD_MASK)

#define FMU_FCTRL_ABTREQ_MASK                    (0x1000000U)
#define FMU_FCTRL_ABTREQ_SHIFT                   (24U)
/*! ABTREQ - Abort Request
 *  0b0..No request to abort a command write sequence
 *  0b1..Request to abort a command write sequence
 */
#define FMU_FCTRL_ABTREQ(x)                      (((uint32_t)(((uint32_t)(x)) << FMU_FCTRL_ABTREQ_SHIFT)) & FMU_FCTRL_ABTREQ_MASK)
/*! @} */

/*! @name FTEST - Flash Test Register */
/*! @{ */

#define FMU_FTEST_TMECTL_MASK                    (0x1U)
#define FMU_FTEST_TMECTL_SHIFT                   (0U)
/*! TMECTL - Test Mode Entry Control
 *  0b0..FTEST register always reads 0 and writes to FTEST are ignored
 *  0b1..FTEST register is readable and can be written to enable writability of TME
 */
#define FMU_FTEST_TMECTL(x)                      (((uint32_t)(((uint32_t)(x)) << FMU_FTEST_TMECTL_SHIFT)) & FMU_FTEST_TMECTL_MASK)

#define FMU_FTEST_TMEWR_MASK                     (0x2U)
#define FMU_FTEST_TMEWR_SHIFT                    (1U)
/*! TMEWR - Test Mode Entry Writable
 *  0b0..TME bit is not writable
 *  0b1..TME bit is writable
 */
#define FMU_FTEST_TMEWR(x)                       (((uint32_t)(((uint32_t)(x)) << FMU_FTEST_TMEWR_SHIFT)) & FMU_FTEST_TMEWR_MASK)

#define FMU_FTEST_TME_MASK                       (0x4U)
#define FMU_FTEST_TME_SHIFT                      (2U)
/*! TME - Test Mode Entry
 *  0b0..Test mode entry not requested
 *  0b1..Test mode entry requested
 */
#define FMU_FTEST_TME(x)                         (((uint32_t)(((uint32_t)(x)) << FMU_FTEST_TME_SHIFT)) & FMU_FTEST_TME_MASK)

#define FMU_FTEST_TMODE_MASK                     (0x8U)
#define FMU_FTEST_TMODE_SHIFT                    (3U)
/*! TMODE - Test Mode Status
 *  0b0..Test mode not active
 *  0b1..Test mode active
 */
#define FMU_FTEST_TMODE(x)                       (((uint32_t)(((uint32_t)(x)) << FMU_FTEST_TMODE_SHIFT)) & FMU_FTEST_TMODE_MASK)

#define FMU_FTEST_TMELOCK_MASK                   (0x10U)
#define FMU_FTEST_TMELOCK_SHIFT                  (4U)
/*! TMELOCK - Test Mode Entry Lock
 *  0b0..FTEST register not locked from accepting writes
 *  0b1..FTEST register locked from accepting writes
 */
#define FMU_FTEST_TMELOCK(x)                     (((uint32_t)(((uint32_t)(x)) << FMU_FTEST_TMELOCK_SHIFT)) & FMU_FTEST_TMELOCK_MASK)
/*! @} */

/*! @name FCCOB - Flash Common Command Object Registers */
/*! @{ */

#define FMU_FCCOB_CCOBn_MASK                     (0xFFFFFFFFU)
#define FMU_FCCOB_CCOBn_SHIFT                    (0U)
/*! CCOBn - CCOBn */
#define FMU_FCCOB_CCOBn(x)                       (((uint32_t)(((uint32_t)(x)) << FMU_FCCOB_CCOBn_SHIFT)) & FMU_FCCOB_CCOBn_MASK)
/*! @} */

/* The count of FMU_FCCOB */
#define FMU_FCCOB_COUNT                          (8U)


/*!
 * @}
 */ /* end of group FMU_Register_Masks */


/* FMU - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral FMU0 base address */
  #define FMU0_BASE                                (0x50095000u)
  /** Peripheral FMU0 base address */
  #define FMU0_BASE_NS                             (0x40095000u)
  /** Peripheral FMU0 base pointer */
  #define FMU0                                     ((FMU_Type *)FMU0_BASE)
  /** Peripheral FMU0 base pointer */
  #define FMU0_NS                                  ((FMU_Type *)FMU0_BASE_NS)
  /** Array initializer of FMU peripheral base addresses */
  #define FMU_BASE_ADDRS                           { FMU0_BASE }
  /** Array initializer of FMU peripheral base pointers */
  #define FMU_BASE_PTRS                            { FMU0 }
  /** Array initializer of FMU peripheral base addresses */
  #define FMU_BASE_ADDRS_NS                        { FMU0_BASE_NS }
  /** Array initializer of FMU peripheral base pointers */
  #define FMU_BASE_PTRS_NS                         { FMU0_NS }
#else
  /** Peripheral FMU0 base address */
  #define FMU0_BASE                                (0x40095000u)
  /** Peripheral FMU0 base pointer */
  #define FMU0                                     ((FMU_Type *)FMU0_BASE)
  /** Array initializer of FMU peripheral base addresses */
  #define FMU_BASE_ADDRS                           { FMU0_BASE }
  /** Array initializer of FMU peripheral base pointers */
  #define FMU_BASE_PTRS                            { FMU0 }
#endif

/*!
 * @}
 */ /* end of group FMU_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- FMUTEST Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup FMUTEST_Peripheral_Access_Layer FMUTEST Peripheral Access Layer
 * @{
 */

/** FMUTEST - Register Layout Typedef */
typedef struct {
  __IO uint32_t FSTAT;                             /**< Flash Status Register, offset: 0x0 */
  __IO uint32_t FCNFG;                             /**< Flash Configuration Register, offset: 0x4 */
  __IO uint32_t FCTRL;                             /**< Flash Control Register, offset: 0x8 */
  __I  uint32_t FTEST;                             /**< Flash Test Register, offset: 0xC */
  __IO uint32_t FCCOB0;                            /**< Flash Command Control 0 Register, offset: 0x10 */
  __IO uint32_t FCCOB1;                            /**< Flash Command Control 1 Register, offset: 0x14 */
  __IO uint32_t FCCOB2;                            /**< Flash Command Control 2 Register, offset: 0x18 */
  __IO uint32_t FCCOB3;                            /**< Flash Command Control 3 Register, offset: 0x1C */
  __IO uint32_t FCCOB4;                            /**< Flash Command Control 4 Register, offset: 0x20 */
  __IO uint32_t FCCOB5;                            /**< Flash Command Control 5 Register, offset: 0x24 */
  __IO uint32_t FCCOB6;                            /**< Flash Command Control 6 Register, offset: 0x28 */
  __IO uint32_t FCCOB7;                            /**< Flash Command Control 7 Register, offset: 0x2C */
       uint8_t RESERVED_0[208];
  __IO uint32_t RESET_STATUS;                      /**< FMU Initialization Tracking Register, offset: 0x100 */
  __IO uint32_t MCTL;                              /**< FMU Control Register, offset: 0x104 */
  __I  uint32_t BSEL_GEN;                          /**< FMU Block Select Generation Register, offset: 0x108 */
  __IO uint32_t PWR_OPT;                           /**< Power Mode Options Register, offset: 0x10C */
  __I  uint32_t CMD_CHECK;                         /**< FMU Command Check Register, offset: 0x110 */
       uint8_t RESERVED_1[12];
  __IO uint32_t BSEL;                              /**< FMU Block Select Register, offset: 0x120 */
  __IO uint32_t MSIZE;                             /**< FMU Memory Size Register, offset: 0x124 */
  __IO uint32_t FLASH_RD_ADD;                      /**< Flash Read Address Register, offset: 0x128 */
       uint8_t RESERVED_2[4];
  __IO uint32_t FLASH_STOP_ADD;                    /**< Flash Stop Address Register, offset: 0x130 */
  __IO uint32_t FLASH_RD_CTRL;                     /**< Flash Read Control Register, offset: 0x134 */
  __IO uint32_t MM_ADDR;                           /**< Memory Map Address Register, offset: 0x138 */
       uint8_t RESERVED_3[4];
  __IO uint32_t MM_WDATA;                          /**< Memory Map Write Data Register, offset: 0x140 */
  __IO uint32_t MM_CTL;                            /**< Memory Map Control Register, offset: 0x144 */
  __IO uint32_t UINT_CTL;                          /**< User Interface Control Register, offset: 0x148 */
  __IO uint32_t RD_DATA0;                          /**< Read Data 0 Register, offset: 0x14C */
  __IO uint32_t RD_DATA1;                          /**< Read Data 1 Register, offset: 0x150 */
  __IO uint32_t RD_DATA2;                          /**< Read Data 2 Register, offset: 0x154 */
  __IO uint32_t RD_DATA3;                          /**< Read Data 3 Register, offset: 0x158 */
  __IO uint32_t PARITY;                            /**< Parity Register, offset: 0x15C */
  __IO uint32_t RD_PATH_CTRL_STATUS;               /**< Read Path Control and Status Register, offset: 0x160 */
  __IO uint32_t SMW_DIN0;                          /**< SMW DIN 0 Register, offset: 0x164 */
  __IO uint32_t SMW_DIN1;                          /**< SMW DIN 1 Register, offset: 0x168 */
  __IO uint32_t SMW_DIN2;                          /**< SMW DIN 2 Register, offset: 0x16C */
  __IO uint32_t SMW_DIN3;                          /**< SMW DIN 3 Register, offset: 0x170 */
  __IO uint32_t SMW_ADDR;                          /**< SMW Address Register, offset: 0x174 */
  __IO uint32_t SMW_CMD_WAIT;                      /**< SMW Command and Wait Register, offset: 0x178 */
  __I  uint32_t SMW_STATUS;                        /**< SMW Status Register, offset: 0x17C */
  __IO uint32_t SOCTRIM0_0;                        /**< SoC Trim Phrase 0 Word 0 Register, offset: 0x180 */
  __IO uint32_t SOCTRIM0_1;                        /**< SoC Trim Phrase 0 Word 1 Register, offset: 0x184 */
  __IO uint32_t SOCTRIM0_2;                        /**< SoC Trim Phrase 0 Word 2 Register, offset: 0x188 */
  __IO uint32_t SOCTRIM0_3;                        /**< SoC Trim Phrase 0 Word 3 Register, offset: 0x18C */
  __IO uint32_t SOCTRIM1_0;                        /**< SoC Trim Phrase 1 Word 0 Register, offset: 0x190 */
  __IO uint32_t SOCTRIM1_1;                        /**< SoC Trim Phrase 1 Word 1 Register, offset: 0x194 */
  __IO uint32_t SOCTRIM1_2;                        /**< SoC Trim Phrase 1 Word 2 Register, offset: 0x198 */
  __IO uint32_t SOCTRIM1_3;                        /**< SoC Trim Phrase 1 Word 3 Register, offset: 0x19C */
  __IO uint32_t SOCTRIM2_0;                        /**< SoC Trim Phrase 2 Word 0 Register, offset: 0x1A0 */
  __IO uint32_t SOCTRIM2_1;                        /**< SoC Trim Phrase 2 Word 1 Register, offset: 0x1A4 */
  __IO uint32_t SOCTRIM2_2;                        /**< SoC Trim Phrase 2 Word 2 Register, offset: 0x1A8 */
  __IO uint32_t SOCTRIM2_3;                        /**< SoC Trim Phrase 2 Word 3 Register, offset: 0x1AC */
  __IO uint32_t SOCTRIM3_0;                        /**< SoC Trim Phrase 3 Word 0 Register, offset: 0x1B0 */
  __IO uint32_t SOCTRIM3_1;                        /**< SoC Trim Phrase 3 Word 1 Register, offset: 0x1B4 */
  __IO uint32_t SOCTRIM3_2;                        /**< SoC Trim Phrase 3 Word 2 Register, offset: 0x1B8 */
  __IO uint32_t SOCTRIM3_3;                        /**< SoC Trim Phrase 3 Word 3 Register, offset: 0x1BC */
  __IO uint32_t SOCTRIM4_0;                        /**< SoC Trim Phrase 4 Word 0 Register, offset: 0x1C0 */
  __IO uint32_t SOCTRIM4_1;                        /**< SoC Trim Phrase 4 Word 1 Register, offset: 0x1C4 */
  __IO uint32_t SOCTRIM4_2;                        /**< SoC Trim Phrase 4 Word 2 Register, offset: 0x1C8 */
  __IO uint32_t SOCTRIM4_3;                        /**< SoC Trim Phrase 4 Word 3 Register, offset: 0x1CC */
  __IO uint32_t SOCTRIM5_0;                        /**< SoC Trim Phrase 5 Word 0 Register, offset: 0x1D0 */
  __IO uint32_t SOCTRIM5_1;                        /**< SoC Trim Phrase 5 Word 1 Register, offset: 0x1D4 */
  __IO uint32_t SOCTRIM5_2;                        /**< SoC Trim Phrase 5 Word 2 Register, offset: 0x1D8 */
  __IO uint32_t SOCTRIM5_3;                        /**< SoC Trim Phrase 5 Word 3 Register, offset: 0x1DC */
  __IO uint32_t SOCTRIM6_0;                        /**< SoC Trim Phrase 6 Word 0 Register, offset: 0x1E0 */
  __IO uint32_t SOCTRIM6_1;                        /**< SoC Trim Phrase 6 Word 1 Register, offset: 0x1E4 */
  __IO uint32_t SOCTRIM6_2;                        /**< SoC Trim Phrase 6 Word 2 Register, offset: 0x1E8 */
  __IO uint32_t SOCTRIM6_3;                        /**< SoC Trim Phrase 6 Word 3 Register, offset: 0x1EC */
  __IO uint32_t SOCTRIM7_0;                        /**< SoC Trim Phrase 7 Word 0 Register, offset: 0x1F0 */
  __IO uint32_t SOCTRIM7_1;                        /**< SoC Trim Phrase 7 Word 1 Register, offset: 0x1F4 */
  __IO uint32_t SOCTRIM7_2;                        /**< SoC Trim Phrase 7 Word 2 Register, offset: 0x1F8 */
  __IO uint32_t SOCTRIM7_3;                        /**< SoC Trim Phrase 7 Word 3 Register, offset: 0x1FC */
       uint8_t RESERVED_4[4];
  __IO uint32_t R_IP_CONFIG;                       /**< BIST Configuration Register, offset: 0x204 */
  __IO uint32_t R_TESTCODE;                        /**< BIST Test Code Register, offset: 0x208 */
  __IO uint32_t R_DFT_CTRL;                        /**< BIST DFT Control Register, offset: 0x20C */
  __IO uint32_t R_ADR_CTRL;                        /**< BIST Address Control Register, offset: 0x210 */
  __IO uint32_t R_DATA_CTRL0;                      /**< BIST Data Control 0 Register, offset: 0x214 */
  __IO uint32_t R_PIN_CTRL;                        /**< BIST Pin Control Register, offset: 0x218 */
  __IO uint32_t R_CNT_LOOP_CTRL;                   /**< BIST Loop Count Control Register, offset: 0x21C */
  __IO uint32_t R_TIMER_CTRL;                      /**< BIST Timer Control Register, offset: 0x220 */
  __IO uint32_t R_TEST_CTRL;                       /**< BIST Test Control Register, offset: 0x224 */
  __IO uint32_t R_ABORT_LOOP;                      /**< BIST Abort Loop Register, offset: 0x228 */
  __I  uint32_t R_ADR_QUERY;                       /**< BIST Address Query Register, offset: 0x22C */
  __I  uint32_t R_DOUT_QUERY0;                     /**< BIST DOUT Query 0 Register, offset: 0x230 */
       uint8_t RESERVED_5[8];
  __I  uint32_t R_SMW_QUERY;                       /**< BIST SMW Query Register, offset: 0x23C */
  __IO uint32_t R_SMW_SETTING0;                    /**< BIST SMW Setting 0 Register, offset: 0x240 */
  __IO uint32_t R_SMW_SETTING1;                    /**< BIST SMW Setting 1 Register, offset: 0x244 */
  __IO uint32_t R_SMP_WHV0;                        /**< BIST SMP WHV Setting 0 Register, offset: 0x248 */
  __IO uint32_t R_SMP_WHV1;                        /**< BIST SMP WHV Setting 1 Register, offset: 0x24C */
  __IO uint32_t R_SME_WHV0;                        /**< BIST SME WHV Setting 0 Register, offset: 0x250 */
  __IO uint32_t R_SME_WHV1;                        /**< BIST SME WHV Setting 1 Register, offset: 0x254 */
  __IO uint32_t R_SMW_SETTING2;                    /**< BIST SMW Setting 2 Register, offset: 0x258 */
  __I  uint32_t R_D_MISR0;                         /**< BIST DIN MISR 0 Register, offset: 0x25C */
  __I  uint32_t R_A_MISR0;                         /**< BIST Address MISR 0 Register, offset: 0x260 */
  __I  uint32_t R_C_MISR0;                         /**< BIST Control MISR 0 Register, offset: 0x264 */
  __IO uint32_t R_SMW_SETTING3;                    /**< BIST SMW Setting 3 Register, offset: 0x268 */
  __IO uint32_t R_DATA_CTRL1;                      /**< BIST Data Control 1 Register, offset: 0x26C */
  __IO uint32_t R_DATA_CTRL2;                      /**< BIST Data Control 2 Register, offset: 0x270 */
  __IO uint32_t R_DATA_CTRL3;                      /**< BIST Data Control 3 Register, offset: 0x274 */
       uint8_t RESERVED_6[8];
  __I  uint32_t R_REPAIR0_0;                       /**< BIST Repair 0 for Block 0 Register, offset: 0x280 */
  __I  uint32_t R_REPAIR0_1;                       /**< BIST Repair 1 Block 0 Register, offset: 0x284 */
  __I  uint32_t R_REPAIR1_0;                       /**< BIST Repair 0 Block 1 Register, offset: 0x288 */
  __I  uint32_t R_REPAIR1_1;                       /**< BIST Repair 1 Block 1 Register, offset: 0x28C */
       uint8_t RESERVED_7[132];
  __IO uint32_t R_DATA_CTRL0_EX;                   /**< BIST Data Control 0 Extension Register, offset: 0x314 */
       uint8_t RESERVED_8[8];
  __IO uint32_t R_TIMER_CTRL_EX;                   /**< BIST Timer Control Extension Register, offset: 0x320 */
       uint8_t RESERVED_9[12];
  __I  uint32_t R_DOUT_QUERY1;                     /**< BIST DOUT Query 1 Register, offset: 0x330 */
       uint8_t RESERVED_10[40];
  __I  uint32_t R_D_MISR1;                         /**< BIST DIN MISR 1 Register, offset: 0x35C */
  __I  uint32_t R_A_MISR1;                         /**< BIST Address MISR 1 Register, offset: 0x360 */
  __I  uint32_t R_C_MISR1;                         /**< BIST Control MISR 1 Register, offset: 0x364 */
       uint8_t RESERVED_11[4];
  __IO uint32_t R_DATA_CTRL1_EX;                   /**< BIST Data Control 1 Extension Register, offset: 0x36C */
  __IO uint32_t R_DATA_CTRL2_EX;                   /**< BIST Data Control 2 Extension Register, offset: 0x370 */
  __IO uint32_t R_DATA_CTRL3_EX;                   /**< BIST Data Control 3 Extension Register, offset: 0x374 */
       uint8_t RESERVED_12[136];
  __IO uint32_t SMW_TIMER_OPTION;                  /**< SMW Timer Option Register, offset: 0x400 */
  __IO uint32_t SMW_SETTING_OPTION0;               /**< SMW Setting Option 0 Register, offset: 0x404 */
  __IO uint32_t SMW_SETTING_OPTION2;               /**< SMW Setting Option 2 Register, offset: 0x408 */
  __IO uint32_t SMW_SETTING_OPTION3;               /**< SMW Setting Option 3 Register, offset: 0x40C */
  __IO uint32_t SMW_SMP_WHV_OPTION0;               /**< SMW SMP WHV Option 0 Register, offset: 0x410 */
  __IO uint32_t SMW_SME_WHV_OPTION0;               /**< SMW SME WHV Option 0 Register, offset: 0x414 */
  __IO uint32_t SMW_SETTING_OPTION1;               /**< SMW Setting Option 1 Register, offset: 0x418 */
  __IO uint32_t SMW_SMP_WHV_OPTION1;               /**< SMW SMP WHV Option 1 Register, offset: 0x41C */
  __IO uint32_t SMW_SME_WHV_OPTION1;               /**< SMW SME WHV Option 1 Register, offset: 0x420 */
       uint8_t RESERVED_13[220];
  __IO uint32_t REPAIR0_0;                         /**< FMU Repair 0 Block 0 Register, offset: 0x500 */
  __IO uint32_t REPAIR0_1;                         /**< FMU Repair 1 Block 0 Register, offset: 0x504 */
  __IO uint32_t REPAIR1_0;                         /**< FMU Repair 0 Block 1 Register, offset: 0x508 */
  __IO uint32_t REPAIR1_1;                         /**< FMU Repair 1 Block 1 Register, offset: 0x50C */
       uint8_t RESERVED_14[240];
  __IO uint32_t SMW_HB_SIGNALS;                    /**< SMW HB Signals Register, offset: 0x600 */
  __IO uint32_t BIST_DUMP_CTRL;                    /**< BIST Datadump Control Register, offset: 0x604 */
       uint8_t RESERVED_15[4];
  __IO uint32_t ATX_PIN_CTRL;                      /**< ATX Pin Control Register, offset: 0x60C */
  __IO uint32_t FAILCNT;                           /**< Fail Count Register, offset: 0x610 */
  __IO uint32_t PGM_PULSE_CNT0;                    /**< Block 0 Program Pulse Count Register, offset: 0x614 */
  __IO uint32_t PGM_PULSE_CNT1;                    /**< Block 1 Program Pulse Count Register, offset: 0x618 */
  __IO uint32_t ERS_PULSE_CNT;                     /**< Erase Pulse Count Register, offset: 0x61C */
  __IO uint32_t MAX_PULSE_CNT;                     /**< Maximum Pulse Count Register, offset: 0x620 */
  __IO uint32_t PORT_CTRL;                         /**< Port Control Register, offset: 0x624 */
} FMUTEST_Type;

/* ----------------------------------------------------------------------------
   -- FMUTEST Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup FMUTEST_Register_Masks FMUTEST Register Masks
 * @{
 */

/*! @name FSTAT - Flash Status Register */
/*! @{ */

#define FMUTEST_FSTAT_FAIL_MASK                  (0x1U)
#define FMUTEST_FSTAT_FAIL_SHIFT                 (0U)
/*! FAIL - Command Fail Flag
 *  0b0..Error not detected
 *  0b1..Error detected
 */
#define FMUTEST_FSTAT_FAIL(x)                    (((uint32_t)(((uint32_t)(x)) << FMUTEST_FSTAT_FAIL_SHIFT)) & FMUTEST_FSTAT_FAIL_MASK)

#define FMUTEST_FSTAT_CMDABT_MASK                (0x4U)
#define FMUTEST_FSTAT_CMDABT_SHIFT               (2U)
/*! CMDABT - Command Abort Flag
 *  0b0..No command abort detected
 *  0b1..Command abort detected
 */
#define FMUTEST_FSTAT_CMDABT(x)                  (((uint32_t)(((uint32_t)(x)) << FMUTEST_FSTAT_CMDABT_SHIFT)) & FMUTEST_FSTAT_CMDABT_MASK)

#define FMUTEST_FSTAT_PVIOL_MASK                 (0x10U)
#define FMUTEST_FSTAT_PVIOL_SHIFT                (4U)
/*! PVIOL - Command Protection Violation Flag
 *  0b0..No protection violation detected
 *  0b1..Protection violation detected
 */
#define FMUTEST_FSTAT_PVIOL(x)                   (((uint32_t)(((uint32_t)(x)) << FMUTEST_FSTAT_PVIOL_SHIFT)) & FMUTEST_FSTAT_PVIOL_MASK)

#define FMUTEST_FSTAT_ACCERR_MASK                (0x20U)
#define FMUTEST_FSTAT_ACCERR_SHIFT               (5U)
/*! ACCERR - Command Access Error Flag
 *  0b0..No access error detected
 *  0b1..Access error detected
 */
#define FMUTEST_FSTAT_ACCERR(x)                  (((uint32_t)(((uint32_t)(x)) << FMUTEST_FSTAT_ACCERR_SHIFT)) & FMUTEST_FSTAT_ACCERR_MASK)

#define FMUTEST_FSTAT_CWSABT_MASK                (0x40U)
#define FMUTEST_FSTAT_CWSABT_SHIFT               (6U)
/*! CWSABT - Command Write Sequence Abort Flag
 *  0b0..Command write sequence not aborted
 *  0b1..Command write sequence aborted
 */
#define FMUTEST_FSTAT_CWSABT(x)                  (((uint32_t)(((uint32_t)(x)) << FMUTEST_FSTAT_CWSABT_SHIFT)) & FMUTEST_FSTAT_CWSABT_MASK)

#define FMUTEST_FSTAT_CCIF_MASK                  (0x80U)
#define FMUTEST_FSTAT_CCIF_SHIFT                 (7U)
/*! CCIF - Command Complete Interrupt Flag
 *  0b0..Flash command or initialization in progress
 *  0b1..Flash command or initialization has completed
 */
#define FMUTEST_FSTAT_CCIF(x)                    (((uint32_t)(((uint32_t)(x)) << FMUTEST_FSTAT_CCIF_SHIFT)) & FMUTEST_FSTAT_CCIF_MASK)

#define FMUTEST_FSTAT_CMDPRT_MASK                (0x300U)
#define FMUTEST_FSTAT_CMDPRT_SHIFT               (8U)
/*! CMDPRT - Command Protection Level
 *  0b00..Secure, normal access
 *  0b01..Secure, privileged access
 *  0b10..Nonsecure, normal access
 *  0b11..Nonsecure, privileged access
 */
#define FMUTEST_FSTAT_CMDPRT(x)                  (((uint32_t)(((uint32_t)(x)) << FMUTEST_FSTAT_CMDPRT_SHIFT)) & FMUTEST_FSTAT_CMDPRT_MASK)

#define FMUTEST_FSTAT_CMDP_MASK                  (0x800U)
#define FMUTEST_FSTAT_CMDP_SHIFT                 (11U)
/*! CMDP - Command Protection Status Flag
 *  0b0..Command protection level and domain ID are stale
 *  0b1..Command protection level (CMDPRT) and domain ID (CMDDID) are set
 */
#define FMUTEST_FSTAT_CMDP(x)                    (((uint32_t)(((uint32_t)(x)) << FMUTEST_FSTAT_CMDP_SHIFT)) & FMUTEST_FSTAT_CMDP_MASK)

#define FMUTEST_FSTAT_CMDDID_MASK                (0xF000U)
#define FMUTEST_FSTAT_CMDDID_SHIFT               (12U)
/*! CMDDID - Command Domain ID */
#define FMUTEST_FSTAT_CMDDID(x)                  (((uint32_t)(((uint32_t)(x)) << FMUTEST_FSTAT_CMDDID_SHIFT)) & FMUTEST_FSTAT_CMDDID_MASK)

#define FMUTEST_FSTAT_DFDIF_MASK                 (0x10000U)
#define FMUTEST_FSTAT_DFDIF_SHIFT                (16U)
/*! DFDIF - Double Bit Fault Detect Interrupt Flag
 *  0b0..Double bit fault not detected during a valid flash read access from the FMC
 *  0b1..Double bit fault detected (or FCTRL[FDFD] is set) during a valid flash read access from the FMC
 */
#define FMUTEST_FSTAT_DFDIF(x)                   (((uint32_t)(((uint32_t)(x)) << FMUTEST_FSTAT_DFDIF_SHIFT)) & FMUTEST_FSTAT_DFDIF_MASK)

#define FMUTEST_FSTAT_SALV_USED_MASK             (0x20000U)
#define FMUTEST_FSTAT_SALV_USED_SHIFT            (17U)
/*! SALV_USED - Salvage Used for Erase operation
 *  0b0..Salvage not used during the last operation
 *  0b1..Salvage used during the last erase operation
 */
#define FMUTEST_FSTAT_SALV_USED(x)               (((uint32_t)(((uint32_t)(x)) << FMUTEST_FSTAT_SALV_USED_SHIFT)) & FMUTEST_FSTAT_SALV_USED_MASK)

#define FMUTEST_FSTAT_PEWEN_MASK                 (0x3000000U)
#define FMUTEST_FSTAT_PEWEN_SHIFT                (24U)
/*! PEWEN - Program-Erase Write Enable Control
 *  0b00..Writes are not enabled
 *  0b01..Writes are enabled for one flash or IFR phrase (phrase programming, sector erase)
 *  0b10..Writes are enabled for one flash or IFR page (page programming)
 *  0b11..Reserved
 */
#define FMUTEST_FSTAT_PEWEN(x)                   (((uint32_t)(((uint32_t)(x)) << FMUTEST_FSTAT_PEWEN_SHIFT)) & FMUTEST_FSTAT_PEWEN_MASK)

#define FMUTEST_FSTAT_PERDY_MASK                 (0x80000000U)
#define FMUTEST_FSTAT_PERDY_SHIFT                (31U)
/*! PERDY - Program/Erase Ready Control/Status Flag
 *  0b0..Program or sector erase command operation is not stalled
 *  0b1..Program or sector erase command operation is stalled
 */
#define FMUTEST_FSTAT_PERDY(x)                   (((uint32_t)(((uint32_t)(x)) << FMUTEST_FSTAT_PERDY_SHIFT)) & FMUTEST_FSTAT_PERDY_MASK)
/*! @} */

/*! @name FCNFG - Flash Configuration Register */
/*! @{ */

#define FMUTEST_FCNFG_CCIE_MASK                  (0x80U)
#define FMUTEST_FCNFG_CCIE_SHIFT                 (7U)
/*! CCIE - Command Complete Interrupt Enable
 *  0b0..Command complete interrupt disabled
 *  0b1..Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF] flag is set.
 */
#define FMUTEST_FCNFG_CCIE(x)                    (((uint32_t)(((uint32_t)(x)) << FMUTEST_FCNFG_CCIE_SHIFT)) & FMUTEST_FCNFG_CCIE_MASK)

#define FMUTEST_FCNFG_ERSREQ_MASK                (0x100U)
#define FMUTEST_FCNFG_ERSREQ_SHIFT               (8U)
/*! ERSREQ - Mass Erase (Erase All) Request
 *  0b0..No request or request complete
 *  0b1..Request to run the Mass Erase operation
 */
#define FMUTEST_FCNFG_ERSREQ(x)                  (((uint32_t)(((uint32_t)(x)) << FMUTEST_FCNFG_ERSREQ_SHIFT)) & FMUTEST_FCNFG_ERSREQ_MASK)

#define FMUTEST_FCNFG_DFDIE_MASK                 (0x10000U)
#define FMUTEST_FCNFG_DFDIE_SHIFT                (16U)
/*! DFDIE - Double Bit Fault Detect Interrupt Enable
 *  0b0..Double bit fault detect interrupt disabled
 *  0b1..Double bit fault detect interrupt enabled; an interrupt request is generated whenever the FSTAT[DFDIF] flag is set
 */
#define FMUTEST_FCNFG_DFDIE(x)                   (((uint32_t)(((uint32_t)(x)) << FMUTEST_FCNFG_DFDIE_SHIFT)) & FMUTEST_FCNFG_DFDIE_MASK)

#define FMUTEST_FCNFG_ERSIEN0_MASK               (0xF000000U)
#define FMUTEST_FCNFG_ERSIEN0_SHIFT              (24U)
/*! ERSIEN0 - Erase IFR Sector Enable - Block 0
 *  0b0000..Block 0 IFR Sector X is protected from erase by ERSSCR command
 *  0b0001..Block 0 IFR Sector X is not protected from erase by ERSSCR command
 */
#define FMUTEST_FCNFG_ERSIEN0(x)                 (((uint32_t)(((uint32_t)(x)) << FMUTEST_FCNFG_ERSIEN0_SHIFT)) & FMUTEST_FCNFG_ERSIEN0_MASK)

#define FMUTEST_FCNFG_ERSIEN1_MASK               (0xF0000000U)
#define FMUTEST_FCNFG_ERSIEN1_SHIFT              (28U)
/*! ERSIEN1 - Erase IFR Sector Enable - Block 1 (for dual block configs)
 *  0b0000..Block 1 IFR Sector X is protected from erase by ERSSCR command
 *  0b0001..Block 1 IFR Sector X is not protected from erase by ERSSCR command
 */
#define FMUTEST_FCNFG_ERSIEN1(x)                 (((uint32_t)(((uint32_t)(x)) << FMUTEST_FCNFG_ERSIEN1_SHIFT)) & FMUTEST_FCNFG_ERSIEN1_MASK)
/*! @} */

/*! @name FCTRL - Flash Control Register */
/*! @{ */

#define FMUTEST_FCTRL_RWSC_MASK                  (0xFU)
#define FMUTEST_FCTRL_RWSC_SHIFT                 (0U)
/*! RWSC - Read Wait-State Control
 *  0b0000..no additional wait-states are added (single cycle access)
 *  0b0001..1 additional wait-state is added
 *  0b0010..2 additional wait-states are added
 *  0b0011..3 additional wait-states are added
 *  0b0100..4 additional wait-states are added
 *  0b0101..5 additional wait-states are added
 *  0b0110..6 additional wait-states are added
 *  0b0111..7 additional wait-states are added
 *  0b1000..8 additional wait-states are added
 *  0b1001..9 additional wait-states are added
 *  0b1010..10 additional wait-states are added
 *  0b1011..11 additional wait-states are added
 *  0b1100..12 additional wait-states are added
 *  0b1101..13 additional wait-states are added
 *  0b1110..14 additional wait-states are added
 *  0b1111..15 additional wait-states are added
 */
#define FMUTEST_FCTRL_RWSC(x)                    (((uint32_t)(((uint32_t)(x)) << FMUTEST_FCTRL_RWSC_SHIFT)) & FMUTEST_FCTRL_RWSC_MASK)

#define FMUTEST_FCTRL_LSACTIVE_MASK              (0x100U)
#define FMUTEST_FCTRL_LSACTIVE_SHIFT             (8U)
/*! LSACTIVE - Low Speed Active Mode
 *  0b0..Full speed active mode requested
 *  0b1..Low speed active mode requested
 */
#define FMUTEST_FCTRL_LSACTIVE(x)                (((uint32_t)(((uint32_t)(x)) << FMUTEST_FCTRL_LSACTIVE_SHIFT)) & FMUTEST_FCTRL_LSACTIVE_MASK)

#define FMUTEST_FCTRL_FDFD_MASK                  (0x10000U)
#define FMUTEST_FCTRL_FDFD_SHIFT                 (16U)
/*! FDFD - Force Double Bit Fault Detect
 *  0b0..FSTAT[DFDIF] sets only if a double bit fault is detected during a valid flash read access from the FMC
 *  0b1..FSTAT[DFDIF] sets during any valid flash read access from the FMC; an interrupt request is generated if the DFDIE bit is set
 */
#define FMUTEST_FCTRL_FDFD(x)                    (((uint32_t)(((uint32_t)(x)) << FMUTEST_FCTRL_FDFD_SHIFT)) & FMUTEST_FCTRL_FDFD_MASK)

#define FMUTEST_FCTRL_ABTREQ_MASK                (0x1000000U)
#define FMUTEST_FCTRL_ABTREQ_SHIFT               (24U)
/*! ABTREQ - Abort Request
 *  0b0..No request to abort a command write sequence
 *  0b1..Request to abort a command write sequence
 */
#define FMUTEST_FCTRL_ABTREQ(x)                  (((uint32_t)(((uint32_t)(x)) << FMUTEST_FCTRL_ABTREQ_SHIFT)) & FMUTEST_FCTRL_ABTREQ_MASK)
/*! @} */

/*! @name FTEST - Flash Test Register */
/*! @{ */

#define FMUTEST_FTEST_TMECTL_MASK                (0x1U)
#define FMUTEST_FTEST_TMECTL_SHIFT               (0U)
/*! TMECTL - Test Mode Entry Control
 *  0b0..FTEST register always reads 0 and writes to FTEST are ignored
 *  0b1..FTEST register is readable and can be written to enable writability of TME
 */
#define FMUTEST_FTEST_TMECTL(x)                  (((uint32_t)(((uint32_t)(x)) << FMUTEST_FTEST_TMECTL_SHIFT)) & FMUTEST_FTEST_TMECTL_MASK)

#define FMUTEST_FTEST_TMEWR_MASK                 (0x2U)
#define FMUTEST_FTEST_TMEWR_SHIFT                (1U)
/*! TMEWR - Test Mode Entry Writable
 *  0b0..TME bit is not writable
 *  0b1..TME bit is writable
 */
#define FMUTEST_FTEST_TMEWR(x)                   (((uint32_t)(((uint32_t)(x)) << FMUTEST_FTEST_TMEWR_SHIFT)) & FMUTEST_FTEST_TMEWR_MASK)

#define FMUTEST_FTEST_TME_MASK                   (0x4U)
#define FMUTEST_FTEST_TME_SHIFT                  (2U)
/*! TME - Test Mode Entry
 *  0b0..Test mode entry not requested
 *  0b1..Test mode entry requested
 */
#define FMUTEST_FTEST_TME(x)                     (((uint32_t)(((uint32_t)(x)) << FMUTEST_FTEST_TME_SHIFT)) & FMUTEST_FTEST_TME_MASK)

#define FMUTEST_FTEST_TMODE_MASK                 (0x8U)
#define FMUTEST_FTEST_TMODE_SHIFT                (3U)
/*! TMODE - Test Mode Status
 *  0b0..Test mode not active
 *  0b1..Test mode active
 */
#define FMUTEST_FTEST_TMODE(x)                   (((uint32_t)(((uint32_t)(x)) << FMUTEST_FTEST_TMODE_SHIFT)) & FMUTEST_FTEST_TMODE_MASK)

#define FMUTEST_FTEST_TMELOCK_MASK               (0x10U)
#define FMUTEST_FTEST_TMELOCK_SHIFT              (4U)
/*! TMELOCK - Test Mode Entry Lock
 *  0b0..FTEST register not locked from accepting writes
 *  0b1..FTEST register locked from accepting writes
 */
#define FMUTEST_FTEST_TMELOCK(x)                 (((uint32_t)(((uint32_t)(x)) << FMUTEST_FTEST_TMELOCK_SHIFT)) & FMUTEST_FTEST_TMELOCK_MASK)
/*! @} */

/*! @name FCCOB0 - Flash Command Control 0 Register */
/*! @{ */

#define FMUTEST_FCCOB0_CMDCODE_MASK              (0xFFU)
#define FMUTEST_FCCOB0_CMDCODE_SHIFT             (0U)
/*! CMDCODE - Command code */
#define FMUTEST_FCCOB0_CMDCODE(x)                (((uint32_t)(((uint32_t)(x)) << FMUTEST_FCCOB0_CMDCODE_SHIFT)) & FMUTEST_FCCOB0_CMDCODE_MASK)
/*! @} */

/*! @name FCCOB1 - Flash Command Control 1 Register */
/*! @{ */

#define FMUTEST_FCCOB1_CMDOPT_MASK               (0xFFU)
#define FMUTEST_FCCOB1_CMDOPT_SHIFT              (0U)
/*! CMDOPT - Command options */
#define FMUTEST_FCCOB1_CMDOPT(x)                 (((uint32_t)(((uint32_t)(x)) << FMUTEST_FCCOB1_CMDOPT_SHIFT)) & FMUTEST_FCCOB1_CMDOPT_MASK)
/*! @} */

/*! @name FCCOB2 - Flash Command Control 2 Register */
/*! @{ */

#define FMUTEST_FCCOB2_CMDADDR_MASK              (0xFFFFFFFFU)
#define FMUTEST_FCCOB2_CMDADDR_SHIFT             (0U)
/*! CMDADDR - Command starting address */
#define FMUTEST_FCCOB2_CMDADDR(x)                (((uint32_t)(((uint32_t)(x)) << FMUTEST_FCCOB2_CMDADDR_SHIFT)) & FMUTEST_FCCOB2_CMDADDR_MASK)
/*! @} */

/*! @name FCCOB3 - Flash Command Control 3 Register */
/*! @{ */

#define FMUTEST_FCCOB3_CMDADDRE_MASK             (0xFFFFFFFFU)
#define FMUTEST_FCCOB3_CMDADDRE_SHIFT            (0U)
/*! CMDADDRE - Command ending address */
#define FMUTEST_FCCOB3_CMDADDRE(x)               (((uint32_t)(((uint32_t)(x)) << FMUTEST_FCCOB3_CMDADDRE_SHIFT)) & FMUTEST_FCCOB3_CMDADDRE_MASK)
/*! @} */

/*! @name FCCOB4 - Flash Command Control 4 Register */
/*! @{ */

#define FMUTEST_FCCOB4_CMDDATA0_MASK             (0xFFFFFFFFU)
#define FMUTEST_FCCOB4_CMDDATA0_SHIFT            (0U)
/*! CMDDATA0 - Command data word 0 */
#define FMUTEST_FCCOB4_CMDDATA0(x)               (((uint32_t)(((uint32_t)(x)) << FMUTEST_FCCOB4_CMDDATA0_SHIFT)) & FMUTEST_FCCOB4_CMDDATA0_MASK)
/*! @} */

/*! @name FCCOB5 - Flash Command Control 5 Register */
/*! @{ */

#define FMUTEST_FCCOB5_CMDDATA1_MASK             (0xFFFFFFFFU)
#define FMUTEST_FCCOB5_CMDDATA1_SHIFT            (0U)
/*! CMDDATA1 - Command data word 1 */
#define FMUTEST_FCCOB5_CMDDATA1(x)               (((uint32_t)(((uint32_t)(x)) << FMUTEST_FCCOB5_CMDDATA1_SHIFT)) & FMUTEST_FCCOB5_CMDDATA1_MASK)
/*! @} */

/*! @name FCCOB6 - Flash Command Control 6 Register */
/*! @{ */

#define FMUTEST_FCCOB6_CMDDATA2_MASK             (0xFFFFFFFFU)
#define FMUTEST_FCCOB6_CMDDATA2_SHIFT            (0U)
/*! CMDDATA2 - Command data word 2 */
#define FMUTEST_FCCOB6_CMDDATA2(x)               (((uint32_t)(((uint32_t)(x)) << FMUTEST_FCCOB6_CMDDATA2_SHIFT)) & FMUTEST_FCCOB6_CMDDATA2_MASK)
/*! @} */

/*! @name FCCOB7 - Flash Command Control 7 Register */
/*! @{ */

#define FMUTEST_FCCOB7_CMDDATA3_MASK             (0xFFFFFFFFU)
#define FMUTEST_FCCOB7_CMDDATA3_SHIFT            (0U)
/*! CMDDATA3 - Command data word 3 */
#define FMUTEST_FCCOB7_CMDDATA3(x)               (((uint32_t)(((uint32_t)(x)) << FMUTEST_FCCOB7_CMDDATA3_SHIFT)) & FMUTEST_FCCOB7_CMDDATA3_MASK)
/*! @} */

/*! @name RESET_STATUS - FMU Initialization Tracking Register */
/*! @{ */

#define FMUTEST_RESET_STATUS_ARY_TRIM_DONE_MASK  (0x1U)
#define FMUTEST_RESET_STATUS_ARY_TRIM_DONE_SHIFT (0U)
/*! ARY_TRIM_DONE - Array Trim Complete
 *  0b0..Recall register load operation has not been completed
 *  0b1..Recall register load operation has completed
 */
#define FMUTEST_RESET_STATUS_ARY_TRIM_DONE(x)    (((uint32_t)(((uint32_t)(x)) << FMUTEST_RESET_STATUS_ARY_TRIM_DONE_SHIFT)) & FMUTEST_RESET_STATUS_ARY_TRIM_DONE_MASK)

#define FMUTEST_RESET_STATUS_FMU_PARM_EN_MASK    (0x2U)
#define FMUTEST_RESET_STATUS_FMU_PARM_EN_SHIFT   (1U)
/*! FMU_PARM_EN - Status of the C0DE_C0DEh check to enable loading of the FMU parameters
 *  0b0..C0DE_C0DEh check not attempted
 *  0b1..C0DE_C0DEh check completed
 */
#define FMUTEST_RESET_STATUS_FMU_PARM_EN(x)      (((uint32_t)(((uint32_t)(x)) << FMUTEST_RESET_STATUS_FMU_PARM_EN_SHIFT)) & FMUTEST_RESET_STATUS_FMU_PARM_EN_MASK)

#define FMUTEST_RESET_STATUS_FMU_PARM_DONE_MASK  (0x4U)
#define FMUTEST_RESET_STATUS_FMU_PARM_DONE_SHIFT (2U)
/*! FMU_PARM_DONE - FMU Register Load Complete
 *  0b0..FMU registers have not been loaded
 *  0b1..FMU registers have been loaded
 */
#define FMUTEST_RESET_STATUS_FMU_PARM_DONE(x)    (((uint32_t)(((uint32_t)(x)) << FMUTEST_RESET_STATUS_FMU_PARM_DONE_SHIFT)) & FMUTEST_RESET_STATUS_FMU_PARM_DONE_MASK)

#define FMUTEST_RESET_STATUS_SOC_TRIM_EN_MASK    (0x8U)
#define FMUTEST_RESET_STATUS_SOC_TRIM_EN_SHIFT   (3U)
/*! SOC_TRIM_EN - Status of the C0DE_C0DEh check to enable loading of the SoC trim settings
 *  0b0..C0DE_C0DEh check not attempted
 *  0b1..C0DE_C0DEh check completed
 */
#define FMUTEST_RESET_STATUS_SOC_TRIM_EN(x)      (((uint32_t)(((uint32_t)(x)) << FMUTEST_RESET_STATUS_SOC_TRIM_EN_SHIFT)) & FMUTEST_RESET_STATUS_SOC_TRIM_EN_MASK)

#define FMUTEST_RESET_STATUS_SOC_TRIM_ECC_MASK   (0x10U)
#define FMUTEST_RESET_STATUS_SOC_TRIM_ECC_SHIFT  (4U)
/*! SOC_TRIM_ECC - Status of the C0DE_C0DEh check for enabling ECC decoder during reads of SoC trim settings
 *  0b0..C0DE_C0DEh check failed
 *  0b1..C0DE_C0DEh check passed
 */
#define FMUTEST_RESET_STATUS_SOC_TRIM_ECC(x)     (((uint32_t)(((uint32_t)(x)) << FMUTEST_RESET_STATUS_SOC_TRIM_ECC_SHIFT)) & FMUTEST_RESET_STATUS_SOC_TRIM_ECC_MASK)

#define FMUTEST_RESET_STATUS_SOC_TRIM_DONE_MASK  (0x20U)
#define FMUTEST_RESET_STATUS_SOC_TRIM_DONE_SHIFT (5U)
/*! SOC_TRIM_DONE - SoC Trim Complete
 *  0b0..SoC Trim registers have not been updated
 *  0b1..All SoC Trim registers have been updated
 */
#define FMUTEST_RESET_STATUS_SOC_TRIM_DONE(x)    (((uint32_t)(((uint32_t)(x)) << FMUTEST_RESET_STATUS_SOC_TRIM_DONE_SHIFT)) & FMUTEST_RESET_STATUS_SOC_TRIM_DONE_MASK)

#define FMUTEST_RESET_STATUS_RPR_DONE_MASK       (0x40U)
#define FMUTEST_RESET_STATUS_RPR_DONE_SHIFT      (6U)
/*! RPR_DONE - Array Repair Complete
 *  0b0..Repair registers have not been loaded
 *  0b1..Repair registers have been loaded
 */
#define FMUTEST_RESET_STATUS_RPR_DONE(x)         (((uint32_t)(((uint32_t)(x)) << FMUTEST_RESET_STATUS_RPR_DONE_SHIFT)) & FMUTEST_RESET_STATUS_RPR_DONE_MASK)

#define FMUTEST_RESET_STATUS_INIT_DONE_MASK      (0x80U)
#define FMUTEST_RESET_STATUS_INIT_DONE_SHIFT     (7U)
/*! INIT_DONE - Initialization Done
 *  0b0..All initialization steps did not complete
 *  0b1..All initialization steps completed
 */
#define FMUTEST_RESET_STATUS_INIT_DONE(x)        (((uint32_t)(((uint32_t)(x)) << FMUTEST_RESET_STATUS_INIT_DONE_SHIFT)) & FMUTEST_RESET_STATUS_INIT_DONE_MASK)

#define FMUTEST_RESET_STATUS_RST_SF_ERR_MASK     (0x100U)
#define FMUTEST_RESET_STATUS_RST_SF_ERR_SHIFT    (8U)
/*! RST_SF_ERR - ECC Single Fault during Reset Recovery
 *  0b0..No single-bit faults detected during initialization
 *  0b1..At least one single ECC fault was detected during initialization
 */
#define FMUTEST_RESET_STATUS_RST_SF_ERR(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_RESET_STATUS_RST_SF_ERR_SHIFT)) & FMUTEST_RESET_STATUS_RST_SF_ERR_MASK)

#define FMUTEST_RESET_STATUS_RST_DF_ERR_MASK     (0x200U)
#define FMUTEST_RESET_STATUS_RST_DF_ERR_SHIFT    (9U)
/*! RST_DF_ERR - ECC Double Fault during Reset Recovery
 *  0b0..No double-bit faults detected during initialization
 *  0b1..Double-bit ECC fault was detected during initialization
 */
#define FMUTEST_RESET_STATUS_RST_DF_ERR(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_RESET_STATUS_RST_DF_ERR_SHIFT)) & FMUTEST_RESET_STATUS_RST_DF_ERR_MASK)

#define FMUTEST_RESET_STATUS_SOC_TRIM_DF_ERR_MASK (0x3FC00U)
#define FMUTEST_RESET_STATUS_SOC_TRIM_DF_ERR_SHIFT (10U)
/*! SOC_TRIM_DF_ERR - ECC Double Fault during load of SoC Trim phrases */
#define FMUTEST_RESET_STATUS_SOC_TRIM_DF_ERR(x)  (((uint32_t)(((uint32_t)(x)) << FMUTEST_RESET_STATUS_SOC_TRIM_DF_ERR_SHIFT)) & FMUTEST_RESET_STATUS_SOC_TRIM_DF_ERR_MASK)

#define FMUTEST_RESET_STATUS_RST_PATCH_LD_MASK   (0x40000U)
#define FMUTEST_RESET_STATUS_RST_PATCH_LD_SHIFT  (18U)
/*! RST_PATCH_LD - Reset Patch Required
 *  0b0..No patch required to be loaded during reset
 *  0b1..Patch loaded during reset
 */
#define FMUTEST_RESET_STATUS_RST_PATCH_LD(x)     (((uint32_t)(((uint32_t)(x)) << FMUTEST_RESET_STATUS_RST_PATCH_LD_SHIFT)) & FMUTEST_RESET_STATUS_RST_PATCH_LD_MASK)

#define FMUTEST_RESET_STATUS_RECALL_DATA_MISMATCH_MASK (0x80000U)
#define FMUTEST_RESET_STATUS_RECALL_DATA_MISMATCH_SHIFT (19U)
/*! RECALL_DATA_MISMATCH - Recall Data Mismatch
 *  0b0..Data read towards end of reset matched data read for Recall
 *  0b1..Data read towards end of reset did not match data read for recall
 */
#define FMUTEST_RESET_STATUS_RECALL_DATA_MISMATCH(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_RESET_STATUS_RECALL_DATA_MISMATCH_SHIFT)) & FMUTEST_RESET_STATUS_RECALL_DATA_MISMATCH_MASK)
/*! @} */

/*! @name MCTL - FMU Control Register */
/*! @{ */

#define FMUTEST_MCTL_COREHLD_MASK                (0x1U)
#define FMUTEST_MCTL_COREHLD_SHIFT               (0U)
/*! COREHLD - Core Hold
 *  0b0..CPU access is allowed
 *  0b1..CPU access must be blocked
 */
#define FMUTEST_MCTL_COREHLD(x)                  (((uint32_t)(((uint32_t)(x)) << FMUTEST_MCTL_COREHLD_SHIFT)) & FMUTEST_MCTL_COREHLD_MASK)

#define FMUTEST_MCTL_LSACT_EN_MASK               (0x4U)
#define FMUTEST_MCTL_LSACT_EN_SHIFT              (2U)
/*! LSACT_EN - LSACTIVE Feature Enable
 *  0b0..LSACTIVE feature disabled completely: FCTRL[LSACTIVE] is forced low and no longer writable, LVE cannot assert at the TSMC array interface.
 *  0b1..LSACTIVE feature fully enabled and controllable by SoC and internal UINT SM.
 */
#define FMUTEST_MCTL_LSACT_EN(x)                 (((uint32_t)(((uint32_t)(x)) << FMUTEST_MCTL_LSACT_EN_SHIFT)) & FMUTEST_MCTL_LSACT_EN_MASK)

#define FMUTEST_MCTL_LSACTWREN_MASK              (0x8U)
#define FMUTEST_MCTL_LSACTWREN_SHIFT             (3U)
/*! LSACTWREN - LSACTIVE Write Enable
 *  0b0..Unrestricted write access allowed
 *  0b1..Write access while CMP set must match CMDDID and CMDPRT
 */
#define FMUTEST_MCTL_LSACTWREN(x)                (((uint32_t)(((uint32_t)(x)) << FMUTEST_MCTL_LSACTWREN_SHIFT)) & FMUTEST_MCTL_LSACTWREN_MASK)

#define FMUTEST_MCTL_MASTER_REPAIR_EN_MASK       (0x10U)
#define FMUTEST_MCTL_MASTER_REPAIR_EN_SHIFT      (4U)
/*! MASTER_REPAIR_EN - Master Repair Enable
 *  0b0..Repair disabled
 *  0b1..Repair enable determined by bit 0 of each REPAIR register
 */
#define FMUTEST_MCTL_MASTER_REPAIR_EN(x)         (((uint32_t)(((uint32_t)(x)) << FMUTEST_MCTL_MASTER_REPAIR_EN_SHIFT)) & FMUTEST_MCTL_MASTER_REPAIR_EN_MASK)

#define FMUTEST_MCTL_RFCMDEN_MASK                (0x20U)
#define FMUTEST_MCTL_RFCMDEN_SHIFT               (5U)
/*! RFCMDEN - RF Active Command Enable Control
 *  0b0..Flash commands blocked (CCIF not writable)
 *  0b1..Flash commands allowed
 */
#define FMUTEST_MCTL_RFCMDEN(x)                  (((uint32_t)(((uint32_t)(x)) << FMUTEST_MCTL_RFCMDEN_SHIFT)) & FMUTEST_MCTL_RFCMDEN_MASK)

#define FMUTEST_MCTL_CWSABTEN_MASK               (0x40U)
#define FMUTEST_MCTL_CWSABTEN_SHIFT              (6U)
/*! CWSABTEN - Command Write Sequence Abort Enable
 *  0b0..CWS abort feature is disabled
 *  0b1..CWS abort feature is enabled
 */
#define FMUTEST_MCTL_CWSABTEN(x)                 (((uint32_t)(((uint32_t)(x)) << FMUTEST_MCTL_CWSABTEN_SHIFT)) & FMUTEST_MCTL_CWSABTEN_MASK)

#define FMUTEST_MCTL_MRGRDDIS_MASK               (0x80U)
#define FMUTEST_MCTL_MRGRDDIS_SHIFT              (7U)
/*! MRGRDDIS - Margin Read Disable
 *  0b0..Margin Read Settings are enabled
 *  0b1..Margin Read Settings are disabled
 */
#define FMUTEST_MCTL_MRGRDDIS(x)                 (((uint32_t)(((uint32_t)(x)) << FMUTEST_MCTL_MRGRDDIS_SHIFT)) & FMUTEST_MCTL_MRGRDDIS_MASK)

#define FMUTEST_MCTL_MRGRD0_MASK                 (0xF00U)
#define FMUTEST_MCTL_MRGRD0_SHIFT                (8U)
/*! MRGRD0 - Margin Read Setting for Program */
#define FMUTEST_MCTL_MRGRD0(x)                   (((uint32_t)(((uint32_t)(x)) << FMUTEST_MCTL_MRGRD0_SHIFT)) & FMUTEST_MCTL_MRGRD0_MASK)

#define FMUTEST_MCTL_MRGRD1_MASK                 (0xF000U)
#define FMUTEST_MCTL_MRGRD1_SHIFT                (12U)
/*! MRGRD1 - Margin Read Setting for Erase */
#define FMUTEST_MCTL_MRGRD1(x)                   (((uint32_t)(((uint32_t)(x)) << FMUTEST_MCTL_MRGRD1_SHIFT)) & FMUTEST_MCTL_MRGRD1_MASK)

#define FMUTEST_MCTL_ERSAACK_MASK                (0x10000U)
#define FMUTEST_MCTL_ERSAACK_SHIFT               (16U)
/*! ERSAACK - Mass Erase (Erase All) Acknowledge
 *  0b0..Mass Erase operation is not active (operation has completed or has not started)
 *  0b1..Mass Erase operation is active (controller acknowledges that the soc_ersall_req input is asserted and will continue with the operation)
 */
#define FMUTEST_MCTL_ERSAACK(x)                  (((uint32_t)(((uint32_t)(x)) << FMUTEST_MCTL_ERSAACK_SHIFT)) & FMUTEST_MCTL_ERSAACK_MASK)

#define FMUTEST_MCTL_SCAN_OBS_MASK               (0x80000U)
#define FMUTEST_MCTL_SCAN_OBS_SHIFT              (19U)
/*! SCAN_OBS - Scan Observability Control
 *  0b0..Normal functional behavior
 *  0b1..Enables observation of signals that may otherwise be ATPG untestable
 */
#define FMUTEST_MCTL_SCAN_OBS(x)                 (((uint32_t)(((uint32_t)(x)) << FMUTEST_MCTL_SCAN_OBS_SHIFT)) & FMUTEST_MCTL_SCAN_OBS_MASK)

#define FMUTEST_MCTL_BIST_CTL_MASK               (0x100000U)
#define FMUTEST_MCTL_BIST_CTL_SHIFT              (20U)
/*! BIST_CTL - BIST IP Control
 *  0b0..BIST IP disabled
 *  0b1..BIST IP enabled
 */
#define FMUTEST_MCTL_BIST_CTL(x)                 (((uint32_t)(((uint32_t)(x)) << FMUTEST_MCTL_BIST_CTL_SHIFT)) & FMUTEST_MCTL_BIST_CTL_MASK)

#define FMUTEST_MCTL_SMWR_CTL_MASK               (0x200000U)
#define FMUTEST_MCTL_SMWR_CTL_SHIFT              (21U)
/*! SMWR_CTL - SMWR IP Control
 *  0b0..SMWR IP disabled
 *  0b1..SMWR IP enabled
 */
#define FMUTEST_MCTL_SMWR_CTL(x)                 (((uint32_t)(((uint32_t)(x)) << FMUTEST_MCTL_SMWR_CTL_SHIFT)) & FMUTEST_MCTL_SMWR_CTL_MASK)

#define FMUTEST_MCTL_SALV_DIS_MASK               (0x1000000U)
#define FMUTEST_MCTL_SALV_DIS_SHIFT              (24U)
/*! SALV_DIS - Salvage Disable
 *  0b0..Salvage enabled (ECC used during erase verify)
 *  0b1..Salvage disabled (ECC not used during erase verify)
 */
#define FMUTEST_MCTL_SALV_DIS(x)                 (((uint32_t)(((uint32_t)(x)) << FMUTEST_MCTL_SALV_DIS_SHIFT)) & FMUTEST_MCTL_SALV_DIS_MASK)

#define FMUTEST_MCTL_SOC_ECC_CTL_MASK            (0x2000000U)
#define FMUTEST_MCTL_SOC_ECC_CTL_SHIFT           (25U)
/*! SOC_ECC_CTL - SOC ECC Control
 *  0b0..ECC is enabled for SOC read access
 *  0b1..ECC is disabled for SOC read access
 */
#define FMUTEST_MCTL_SOC_ECC_CTL(x)              (((uint32_t)(((uint32_t)(x)) << FMUTEST_MCTL_SOC_ECC_CTL_SHIFT)) & FMUTEST_MCTL_SOC_ECC_CTL_MASK)

#define FMUTEST_MCTL_FMU_ECC_CTL_MASK            (0x4000000U)
#define FMUTEST_MCTL_FMU_ECC_CTL_SHIFT           (26U)
/*! FMU_ECC_CTL - FMU ECC Control
 *  0b0..ECC is enabled for FMU program operations
 *  0b1..ECC is disabled for FMU program operations
 */
#define FMUTEST_MCTL_FMU_ECC_CTL(x)              (((uint32_t)(((uint32_t)(x)) << FMUTEST_MCTL_FMU_ECC_CTL_SHIFT)) & FMUTEST_MCTL_FMU_ECC_CTL_MASK)

#define FMUTEST_MCTL_BIST_PWR_DIS_MASK           (0x20000000U)
#define FMUTEST_MCTL_BIST_PWR_DIS_SHIFT          (29U)
/*! BIST_PWR_DIS - BIST Power Mode Disable
 *  0b0..BIST DFT logic has full control of SLM and LVE when BIST is enabled (including during commands)
 *  0b1..BIST DFT logic has no control of SLM and LVE; power mode RTL is in complete control of SLM and LVE values
 */
#define FMUTEST_MCTL_BIST_PWR_DIS(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_MCTL_BIST_PWR_DIS_SHIFT)) & FMUTEST_MCTL_BIST_PWR_DIS_MASK)

#define FMUTEST_MCTL_OSC_H_MASK                  (0x80000000U)
#define FMUTEST_MCTL_OSC_H_SHIFT                 (31U)
/*! OSC_H - Oscillator control
 *  0b0..Use APB clock
 *  0b1..Use a known fixed-frequency clock, e.g. 12 MHz
 */
#define FMUTEST_MCTL_OSC_H(x)                    (((uint32_t)(((uint32_t)(x)) << FMUTEST_MCTL_OSC_H_SHIFT)) & FMUTEST_MCTL_OSC_H_MASK)
/*! @} */

/*! @name BSEL_GEN - FMU Block Select Generation Register */
/*! @{ */

#define FMUTEST_BSEL_GEN_SBSEL_GEN_MASK          (0x3U)
#define FMUTEST_BSEL_GEN_SBSEL_GEN_SHIFT         (0U)
/*! SBSEL_GEN - Generated SBSEL */
#define FMUTEST_BSEL_GEN_SBSEL_GEN(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_BSEL_GEN_SBSEL_GEN_SHIFT)) & FMUTEST_BSEL_GEN_SBSEL_GEN_MASK)

#define FMUTEST_BSEL_GEN_MBSEL_GEN_MASK          (0x300U)
#define FMUTEST_BSEL_GEN_MBSEL_GEN_SHIFT         (8U)
/*! MBSEL_GEN - Generated MBSEL */
#define FMUTEST_BSEL_GEN_MBSEL_GEN(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_BSEL_GEN_MBSEL_GEN_SHIFT)) & FMUTEST_BSEL_GEN_MBSEL_GEN_MASK)
/*! @} */

/*! @name PWR_OPT - Power Mode Options Register */
/*! @{ */

#define FMUTEST_PWR_OPT_PD_CDIV_MASK             (0xFFU)
#define FMUTEST_PWR_OPT_PD_CDIV_SHIFT            (0U)
/*! PD_CDIV - Power Down Clock Divider Setting */
#define FMUTEST_PWR_OPT_PD_CDIV(x)               (((uint32_t)(((uint32_t)(x)) << FMUTEST_PWR_OPT_PD_CDIV_SHIFT)) & FMUTEST_PWR_OPT_PD_CDIV_MASK)

#define FMUTEST_PWR_OPT_SLM_COUNT_MASK           (0x3FF0000U)
#define FMUTEST_PWR_OPT_SLM_COUNT_SHIFT          (16U)
/*! SLM_COUNT - Sleep Recovery Timer Count */
#define FMUTEST_PWR_OPT_SLM_COUNT(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_PWR_OPT_SLM_COUNT_SHIFT)) & FMUTEST_PWR_OPT_SLM_COUNT_MASK)

#define FMUTEST_PWR_OPT_PD_TIMER_EN_MASK         (0x80000000U)
#define FMUTEST_PWR_OPT_PD_TIMER_EN_SHIFT        (31U)
/*! PD_TIMER_EN - Power Down BIST Timer Enable
 *  0b0..BIST timer is not triggered during Power Down recovery
 *  0b1..BIST timer is triggered during Power Down recovery (default behavior)
 */
#define FMUTEST_PWR_OPT_PD_TIMER_EN(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_PWR_OPT_PD_TIMER_EN_SHIFT)) & FMUTEST_PWR_OPT_PD_TIMER_EN_MASK)
/*! @} */

/*! @name CMD_CHECK - FMU Command Check Register */
/*! @{ */

#define FMUTEST_CMD_CHECK_ALIGNFAIL_PHR_MASK     (0x1U)
#define FMUTEST_CMD_CHECK_ALIGNFAIL_PHR_SHIFT    (0U)
/*! ALIGNFAIL_PHR - Phrase Alignment Fail
 *  0b0..The address is phrase-aligned
 *  0b1..The address is not phrase-aligned
 */
#define FMUTEST_CMD_CHECK_ALIGNFAIL_PHR(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_CMD_CHECK_ALIGNFAIL_PHR_SHIFT)) & FMUTEST_CMD_CHECK_ALIGNFAIL_PHR_MASK)

#define FMUTEST_CMD_CHECK_ALIGNFAIL_PG_MASK      (0x2U)
#define FMUTEST_CMD_CHECK_ALIGNFAIL_PG_SHIFT     (1U)
/*! ALIGNFAIL_PG - Page Alignment Fail
 *  0b0..The address is page-aligned
 *  0b1..The address is not page-aligned
 */
#define FMUTEST_CMD_CHECK_ALIGNFAIL_PG(x)        (((uint32_t)(((uint32_t)(x)) << FMUTEST_CMD_CHECK_ALIGNFAIL_PG_SHIFT)) & FMUTEST_CMD_CHECK_ALIGNFAIL_PG_MASK)

#define FMUTEST_CMD_CHECK_ALIGNFAIL_SCR_MASK     (0x4U)
#define FMUTEST_CMD_CHECK_ALIGNFAIL_SCR_SHIFT    (2U)
/*! ALIGNFAIL_SCR - Sector Alignment Fail
 *  0b0..The address is sector-aligned
 *  0b1..The address is not sector-aligned
 */
#define FMUTEST_CMD_CHECK_ALIGNFAIL_SCR(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_CMD_CHECK_ALIGNFAIL_SCR_SHIFT)) & FMUTEST_CMD_CHECK_ALIGNFAIL_SCR_MASK)

#define FMUTEST_CMD_CHECK_ALIGNFAIL_BLK_MASK     (0x8U)
#define FMUTEST_CMD_CHECK_ALIGNFAIL_BLK_SHIFT    (3U)
/*! ALIGNFAIL_BLK - Block Alignment Fail
 *  0b0..The address is block-aligned
 *  0b1..The address is not block-aligned
 */
#define FMUTEST_CMD_CHECK_ALIGNFAIL_BLK(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_CMD_CHECK_ALIGNFAIL_BLK_SHIFT)) & FMUTEST_CMD_CHECK_ALIGNFAIL_BLK_MASK)

#define FMUTEST_CMD_CHECK_ADDR_FAIL_MASK         (0x10U)
#define FMUTEST_CMD_CHECK_ADDR_FAIL_SHIFT        (4U)
/*! ADDR_FAIL - Address Fail
 *  0b0..The address is within the flash or IFR address space
 *  0b1..The address is outside the flash or IFR address space
 */
#define FMUTEST_CMD_CHECK_ADDR_FAIL(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_CMD_CHECK_ADDR_FAIL_SHIFT)) & FMUTEST_CMD_CHECK_ADDR_FAIL_MASK)

#define FMUTEST_CMD_CHECK_IFR_CMD_MASK           (0x20U)
#define FMUTEST_CMD_CHECK_IFR_CMD_SHIFT          (5U)
/*! IFR_CMD - IFR Command
 *  0b0..The command operates on a main flash address
 *  0b1..The command operates on an IFR address
 */
#define FMUTEST_CMD_CHECK_IFR_CMD(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_CMD_CHECK_IFR_CMD_SHIFT)) & FMUTEST_CMD_CHECK_IFR_CMD_MASK)

#define FMUTEST_CMD_CHECK_ALL_CMD_MASK           (0x40U)
#define FMUTEST_CMD_CHECK_ALL_CMD_SHIFT          (6U)
/*! ALL_CMD - All Blocks Command
 *  0b0..The command operates on a single flash block
 *  0b1..The command operates on all flash blocks
 */
#define FMUTEST_CMD_CHECK_ALL_CMD(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_CMD_CHECK_ALL_CMD_SHIFT)) & FMUTEST_CMD_CHECK_ALL_CMD_MASK)

#define FMUTEST_CMD_CHECK_RANGE_FAIL_MASK        (0x80U)
#define FMUTEST_CMD_CHECK_RANGE_FAIL_SHIFT       (7U)
/*! RANGE_FAIL - Address Range Fail
 *  0b0..The address range is valid
 *  0b1..The address range is invalid
 */
#define FMUTEST_CMD_CHECK_RANGE_FAIL(x)          (((uint32_t)(((uint32_t)(x)) << FMUTEST_CMD_CHECK_RANGE_FAIL_SHIFT)) & FMUTEST_CMD_CHECK_RANGE_FAIL_MASK)

#define FMUTEST_CMD_CHECK_SCR_ALIGN_CHK_MASK     (0x100U)
#define FMUTEST_CMD_CHECK_SCR_ALIGN_CHK_SHIFT    (8U)
/*! SCR_ALIGN_CHK - Sector Alignment Check
 *  0b0..No sector alignment check
 *  0b1..Sector alignment check
 */
#define FMUTEST_CMD_CHECK_SCR_ALIGN_CHK(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_CMD_CHECK_SCR_ALIGN_CHK_SHIFT)) & FMUTEST_CMD_CHECK_SCR_ALIGN_CHK_MASK)

#define FMUTEST_CMD_CHECK_OPTION_FAIL_MASK       (0x200U)
#define FMUTEST_CMD_CHECK_OPTION_FAIL_SHIFT      (9U)
/*! OPTION_FAIL - Option Check Fail
 *  0b0..Option check passes for read command or command is not a read command
 *  0b1..Option check fails for read command
 */
#define FMUTEST_CMD_CHECK_OPTION_FAIL(x)         (((uint32_t)(((uint32_t)(x)) << FMUTEST_CMD_CHECK_OPTION_FAIL_SHIFT)) & FMUTEST_CMD_CHECK_OPTION_FAIL_MASK)

#define FMUTEST_CMD_CHECK_ILLEGAL_CMD_MASK       (0x400U)
#define FMUTEST_CMD_CHECK_ILLEGAL_CMD_SHIFT      (10U)
/*! ILLEGAL_CMD - Illegal Command
 *  0b0..Command is legal
 *  0b1..Command is illegal
 */
#define FMUTEST_CMD_CHECK_ILLEGAL_CMD(x)         (((uint32_t)(((uint32_t)(x)) << FMUTEST_CMD_CHECK_ILLEGAL_CMD_SHIFT)) & FMUTEST_CMD_CHECK_ILLEGAL_CMD_MASK)
/*! @} */

/*! @name BSEL - FMU Block Select Register */
/*! @{ */

#define FMUTEST_BSEL_SBSEL_MASK                  (0x3U)
#define FMUTEST_BSEL_SBSEL_SHIFT                 (0U)
/*! SBSEL - Slave Block Select */
#define FMUTEST_BSEL_SBSEL(x)                    (((uint32_t)(((uint32_t)(x)) << FMUTEST_BSEL_SBSEL_SHIFT)) & FMUTEST_BSEL_SBSEL_MASK)

#define FMUTEST_BSEL_MBSEL_MASK                  (0x300U)
#define FMUTEST_BSEL_MBSEL_SHIFT                 (8U)
/*! MBSEL - Master Block Select */
#define FMUTEST_BSEL_MBSEL(x)                    (((uint32_t)(((uint32_t)(x)) << FMUTEST_BSEL_MBSEL_SHIFT)) & FMUTEST_BSEL_MBSEL_MASK)
/*! @} */

/*! @name MSIZE - FMU Memory Size Register */
/*! @{ */

#define FMUTEST_MSIZE_MAXADDR0_MASK              (0xFFU)
#define FMUTEST_MSIZE_MAXADDR0_SHIFT             (0U)
/*! MAXADDR0 - Size of Flash Block 0 */
#define FMUTEST_MSIZE_MAXADDR0(x)                (((uint32_t)(((uint32_t)(x)) << FMUTEST_MSIZE_MAXADDR0_SHIFT)) & FMUTEST_MSIZE_MAXADDR0_MASK)
/*! @} */

/*! @name FLASH_RD_ADD - Flash Read Address Register */
/*! @{ */

#define FMUTEST_FLASH_RD_ADD_FLASH_RD_ADD_MASK   (0xFFFFFFFFU)
#define FMUTEST_FLASH_RD_ADD_FLASH_RD_ADD_SHIFT  (0U)
/*! FLASH_RD_ADD - Flash Read Address */
#define FMUTEST_FLASH_RD_ADD_FLASH_RD_ADD(x)     (((uint32_t)(((uint32_t)(x)) << FMUTEST_FLASH_RD_ADD_FLASH_RD_ADD_SHIFT)) & FMUTEST_FLASH_RD_ADD_FLASH_RD_ADD_MASK)
/*! @} */

/*! @name FLASH_STOP_ADD - Flash Stop Address Register */
/*! @{ */

#define FMUTEST_FLASH_STOP_ADD_FLASH_STOP_ADD_MASK (0xFFFFFFFFU)
#define FMUTEST_FLASH_STOP_ADD_FLASH_STOP_ADD_SHIFT (0U)
/*! FLASH_STOP_ADD - Flash Stop Address */
#define FMUTEST_FLASH_STOP_ADD_FLASH_STOP_ADD(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_FLASH_STOP_ADD_FLASH_STOP_ADD_SHIFT)) & FMUTEST_FLASH_STOP_ADD_FLASH_STOP_ADD_MASK)
/*! @} */

/*! @name FLASH_RD_CTRL - Flash Read Control Register */
/*! @{ */

#define FMUTEST_FLASH_RD_CTRL_FLASH_RD_MASK      (0x1U)
#define FMUTEST_FLASH_RD_CTRL_FLASH_RD_SHIFT     (0U)
/*! FLASH_RD - Flash Read Enable
 *  0b0..Manual flash read not enabled.(default)
 *  0b1..Manual flash read enabled
 */
#define FMUTEST_FLASH_RD_CTRL_FLASH_RD(x)        (((uint32_t)(((uint32_t)(x)) << FMUTEST_FLASH_RD_CTRL_FLASH_RD_SHIFT)) & FMUTEST_FLASH_RD_CTRL_FLASH_RD_MASK)

#define FMUTEST_FLASH_RD_CTRL_WIDE_LOAD_MASK     (0x2U)
#define FMUTEST_FLASH_RD_CTRL_WIDE_LOAD_SHIFT    (1U)
/*! WIDE_LOAD - Wide Load Enable
 *  0b0..Wide load mode disabled (default)
 *  0b1..Wide load mode enabled
 */
#define FMUTEST_FLASH_RD_CTRL_WIDE_LOAD(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_FLASH_RD_CTRL_WIDE_LOAD_SHIFT)) & FMUTEST_FLASH_RD_CTRL_WIDE_LOAD_MASK)

#define FMUTEST_FLASH_RD_CTRL_SINGLE_RD_MASK     (0x4U)
#define FMUTEST_FLASH_RD_CTRL_SINGLE_RD_SHIFT    (2U)
/*! SINGLE_RD - Single Flash Read
 *  0b0..Normal UINT operation
 *  0b1..UINT configured for single cycle reads
 */
#define FMUTEST_FLASH_RD_CTRL_SINGLE_RD(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_FLASH_RD_CTRL_SINGLE_RD_SHIFT)) & FMUTEST_FLASH_RD_CTRL_SINGLE_RD_MASK)
/*! @} */

/*! @name MM_ADDR - Memory Map Address Register */
/*! @{ */

#define FMUTEST_MM_ADDR_MM_ADDR_MASK             (0xFFFFFFFFU)
#define FMUTEST_MM_ADDR_MM_ADDR_SHIFT            (0U)
/*! MM_ADDR - Memory Map Address */
#define FMUTEST_MM_ADDR_MM_ADDR(x)               (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
/*! @} */

/*! @name MM_WDATA - Memory Map Write Data Register */
/*! @{ */

#define FMUTEST_MM_WDATA_MM_WDATA_MASK           (0xFFFFFFFFU)
#define FMUTEST_MM_WDATA_MM_WDATA_SHIFT          (0U)
/*! MM_WDATA - Memory Map Write Data */
#define FMUTEST_MM_WDATA_MM_WDATA(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_WDATA_MM_WDATA_SHIFT)) & FMUTEST_MM_WDATA_MM_WDATA_MASK)
/*! @} */

/*! @name MM_CTL - Memory Map Control Register */
/*! @{ */

#define FMUTEST_MM_CTL_MM_SEL_MASK               (0x1U)
#define FMUTEST_MM_CTL_MM_SEL_SHIFT              (0U)
/*! MM_SEL - Register Access Enable */
#define FMUTEST_MM_CTL_MM_SEL(x)                 (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_CTL_MM_SEL_SHIFT)) & FMUTEST_MM_CTL_MM_SEL_MASK)

#define FMUTEST_MM_CTL_MM_RD_MASK                (0x2U)
#define FMUTEST_MM_CTL_MM_RD_SHIFT               (1U)
/*! MM_RD - Register R/W Control
 *  0b0..Write to register
 *  0b1..Read register
 */
#define FMUTEST_MM_CTL_MM_RD(x)                  (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_CTL_MM_RD_SHIFT)) & FMUTEST_MM_CTL_MM_RD_MASK)

#define FMUTEST_MM_CTL_BIST_ON_MASK              (0x4U)
#define FMUTEST_MM_CTL_BIST_ON_SHIFT             (2U)
/*! BIST_ON - BIST on
 *  0b0..BIST enable not forced by user interface
 *  0b1..BIST enable control by user interface
 */
#define FMUTEST_MM_CTL_BIST_ON(x)                (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_CTL_BIST_ON_SHIFT)) & FMUTEST_MM_CTL_BIST_ON_MASK)

#define FMUTEST_MM_CTL_FORCE_SW_CLK_MASK         (0x8U)
#define FMUTEST_MM_CTL_FORCE_SW_CLK_SHIFT        (3U)
/*! FORCE_SW_CLK - Force Switch Clock
 *  0b0..Switch clock not forced on (gated normally)
 *  0b1..Switch clock forced on
 */
#define FMUTEST_MM_CTL_FORCE_SW_CLK(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_CTL_FORCE_SW_CLK_SHIFT)) & FMUTEST_MM_CTL_FORCE_SW_CLK_MASK)
/*! @} */

/*! @name UINT_CTL - User Interface Control Register */
/*! @{ */

#define FMUTEST_UINT_CTL_SET_FAIL_MASK           (0x1U)
#define FMUTEST_UINT_CTL_SET_FAIL_SHIFT          (0U)
/*! SET_FAIL - Set Fail On Exit
 *  0b0..FAIL flag should not be set on command exit (no failure detected)
 *  0b1..FAIL flag should be set on command exit
 */
#define FMUTEST_UINT_CTL_SET_FAIL(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_UINT_CTL_SET_FAIL_SHIFT)) & FMUTEST_UINT_CTL_SET_FAIL_MASK)

#define FMUTEST_UINT_CTL_DBERR_MASK              (0x2U)
#define FMUTEST_UINT_CTL_DBERR_SHIFT             (1U)
/*! DBERR - Double-Bit ECC Fault Detect
 *  0b0..No double-bit fault detected during UINT-driven read sequence
 *  0b1..Double-bit fault detected during UINT-driven read sequence
 */
#define FMUTEST_UINT_CTL_DBERR(x)                (((uint32_t)(((uint32_t)(x)) << FMUTEST_UINT_CTL_DBERR_SHIFT)) & FMUTEST_UINT_CTL_DBERR_MASK)
/*! @} */

/*! @name RD_DATA0 - Read Data 0 Register */
/*! @{ */

#define FMUTEST_RD_DATA0_RD_DATA0_MASK           (0xFFFFFFFFU)
#define FMUTEST_RD_DATA0_RD_DATA0_SHIFT          (0U)
/*! RD_DATA0 - Read Data 0 */
#define FMUTEST_RD_DATA0_RD_DATA0(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_RD_DATA0_RD_DATA0_SHIFT)) & FMUTEST_RD_DATA0_RD_DATA0_MASK)
/*! @} */

/*! @name RD_DATA1 - Read Data 1 Register */
/*! @{ */

#define FMUTEST_RD_DATA1_RD_DATA1_MASK           (0xFFFFFFFFU)
#define FMUTEST_RD_DATA1_RD_DATA1_SHIFT          (0U)
/*! RD_DATA1 - Read Data 1 */
#define FMUTEST_RD_DATA1_RD_DATA1(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_RD_DATA1_RD_DATA1_SHIFT)) & FMUTEST_RD_DATA1_RD_DATA1_MASK)
/*! @} */

/*! @name RD_DATA2 - Read Data 2 Register */
/*! @{ */

#define FMUTEST_RD_DATA2_RD_DATA2_MASK           (0xFFFFFFFFU)
#define FMUTEST_RD_DATA2_RD_DATA2_SHIFT          (0U)
/*! RD_DATA2 - Read Data 2 */
#define FMUTEST_RD_DATA2_RD_DATA2(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_RD_DATA2_RD_DATA2_SHIFT)) & FMUTEST_RD_DATA2_RD_DATA2_MASK)
/*! @} */

/*! @name RD_DATA3 - Read Data 3 Register */
/*! @{ */

#define FMUTEST_RD_DATA3_RD_DATA3_MASK           (0xFFFFFFFFU)
#define FMUTEST_RD_DATA3_RD_DATA3_SHIFT          (0U)
/*! RD_DATA3 - Read Data 3 */
#define FMUTEST_RD_DATA3_RD_DATA3(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_RD_DATA3_RD_DATA3_SHIFT)) & FMUTEST_RD_DATA3_RD_DATA3_MASK)
/*! @} */

/*! @name PARITY - Parity Register */
/*! @{ */

#define FMUTEST_PARITY_PARITY_MASK               (0x1FFU)
#define FMUTEST_PARITY_PARITY_SHIFT              (0U)
/*! PARITY - Read data [136:128] */
#define FMUTEST_PARITY_PARITY(x)                 (((uint32_t)(((uint32_t)(x)) << FMUTEST_PARITY_PARITY_SHIFT)) & FMUTEST_PARITY_PARITY_MASK)
/*! @} */

/*! @name RD_PATH_CTRL_STATUS - Read Path Control and Status Register */
/*! @{ */

#define FMUTEST_RD_PATH_CTRL_STATUS_RD_CAPT_MASK (0xFFU)
#define FMUTEST_RD_PATH_CTRL_STATUS_RD_CAPT_SHIFT (0U)
/*! RD_CAPT - Read Capture Clock Periods */
#define FMUTEST_RD_PATH_CTRL_STATUS_RD_CAPT(x)   (((uint32_t)(((uint32_t)(x)) << FMUTEST_RD_PATH_CTRL_STATUS_RD_CAPT_SHIFT)) & FMUTEST_RD_PATH_CTRL_STATUS_RD_CAPT_MASK)

#define FMUTEST_RD_PATH_CTRL_STATUS_SE_SIZE_MASK (0xFF00U)
#define FMUTEST_RD_PATH_CTRL_STATUS_SE_SIZE_SHIFT (8U)
/*! SE_SIZE - SE Clock Periods */
#define FMUTEST_RD_PATH_CTRL_STATUS_SE_SIZE(x)   (((uint32_t)(((uint32_t)(x)) << FMUTEST_RD_PATH_CTRL_STATUS_SE_SIZE_SHIFT)) & FMUTEST_RD_PATH_CTRL_STATUS_SE_SIZE_MASK)

#define FMUTEST_RD_PATH_CTRL_STATUS_ECC_ENABLEB_MASK (0x10000U)
#define FMUTEST_RD_PATH_CTRL_STATUS_ECC_ENABLEB_SHIFT (16U)
/*! ECC_ENABLEB - ECC Decoder Control
 *  0b0..ECC decoder enabled (default)
 *  0b1..ECC decoder disabled
 */
#define FMUTEST_RD_PATH_CTRL_STATUS_ECC_ENABLEB(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_RD_PATH_CTRL_STATUS_ECC_ENABLEB_SHIFT)) & FMUTEST_RD_PATH_CTRL_STATUS_ECC_ENABLEB_MASK)

#define FMUTEST_RD_PATH_CTRL_STATUS_MISR_EN_MASK (0x20000U)
#define FMUTEST_RD_PATH_CTRL_STATUS_MISR_EN_SHIFT (17U)
/*! MISR_EN - MISR Enable
 *  0b0..MISR option disabled (default)
 *  0b1..MISR option enabled
 */
#define FMUTEST_RD_PATH_CTRL_STATUS_MISR_EN(x)   (((uint32_t)(((uint32_t)(x)) << FMUTEST_RD_PATH_CTRL_STATUS_MISR_EN_SHIFT)) & FMUTEST_RD_PATH_CTRL_STATUS_MISR_EN_MASK)

#define FMUTEST_RD_PATH_CTRL_STATUS_CPY_PAR_EN_MASK (0x40000U)
#define FMUTEST_RD_PATH_CTRL_STATUS_CPY_PAR_EN_SHIFT (18U)
/*! CPY_PAR_EN - Copy Parity Enable
 *  0b0..Copy parity disabled
 *  0b1..Copy parity enabled
 */
#define FMUTEST_RD_PATH_CTRL_STATUS_CPY_PAR_EN(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_RD_PATH_CTRL_STATUS_CPY_PAR_EN_SHIFT)) & FMUTEST_RD_PATH_CTRL_STATUS_CPY_PAR_EN_MASK)

#define FMUTEST_RD_PATH_CTRL_STATUS_BIST_MUX_TO_SMW_MASK (0x80000U)
#define FMUTEST_RD_PATH_CTRL_STATUS_BIST_MUX_TO_SMW_SHIFT (19U)
/*! BIST_MUX_TO_SMW - BIST Mux to SMW
 *  0b0..BIST drives fields
 *  0b1..SMW registers drive fields
 */
#define FMUTEST_RD_PATH_CTRL_STATUS_BIST_MUX_TO_SMW(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_RD_PATH_CTRL_STATUS_BIST_MUX_TO_SMW_SHIFT)) & FMUTEST_RD_PATH_CTRL_STATUS_BIST_MUX_TO_SMW_MASK)

#define FMUTEST_RD_PATH_CTRL_STATUS_AD_SET_MASK  (0xF00000U)
#define FMUTEST_RD_PATH_CTRL_STATUS_AD_SET_SHIFT (20U)
/*! AD_SET - Multi-Cycle Address Setup Time */
#define FMUTEST_RD_PATH_CTRL_STATUS_AD_SET(x)    (((uint32_t)(((uint32_t)(x)) << FMUTEST_RD_PATH_CTRL_STATUS_AD_SET_SHIFT)) & FMUTEST_RD_PATH_CTRL_STATUS_AD_SET_MASK)

#define FMUTEST_RD_PATH_CTRL_STATUS_WR_PATH_EN_MASK (0x1000000U)
#define FMUTEST_RD_PATH_CTRL_STATUS_WR_PATH_EN_SHIFT (24U)
/*! WR_PATH_EN - Write Path Enable
 *  0b0..Writes to BIST setting registers driven by MM_WDATA
 *  0b1..Writes to BIST setting registers driven by SMW_DIN
 */
#define FMUTEST_RD_PATH_CTRL_STATUS_WR_PATH_EN(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_RD_PATH_CTRL_STATUS_WR_PATH_EN_SHIFT)) & FMUTEST_RD_PATH_CTRL_STATUS_WR_PATH_EN_MASK)

#define FMUTEST_RD_PATH_CTRL_STATUS_WR_PATH_ECC_EN_MASK (0x2000000U)
#define FMUTEST_RD_PATH_CTRL_STATUS_WR_PATH_ECC_EN_SHIFT (25U)
/*! WR_PATH_ECC_EN - Write Path ECC Enable
 *  0b0..ECC encoding disabled
 *  0b1..ECC encoding enabled
 */
#define FMUTEST_RD_PATH_CTRL_STATUS_WR_PATH_ECC_EN(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_RD_PATH_CTRL_STATUS_WR_PATH_ECC_EN_SHIFT)) & FMUTEST_RD_PATH_CTRL_STATUS_WR_PATH_ECC_EN_MASK)

#define FMUTEST_RD_PATH_CTRL_STATUS_DBERR_REG_MASK (0x4000000U)
#define FMUTEST_RD_PATH_CTRL_STATUS_DBERR_REG_SHIFT (26U)
/*! DBERR_REG - Double-Bit Error
 *  0b0..Double-bit fault not detected
 *  0b1..Double-bit fault detected on previous UINT flash read
 */
#define FMUTEST_RD_PATH_CTRL_STATUS_DBERR_REG(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_RD_PATH_CTRL_STATUS_DBERR_REG_SHIFT)) & FMUTEST_RD_PATH_CTRL_STATUS_DBERR_REG_MASK)

#define FMUTEST_RD_PATH_CTRL_STATUS_SBERR_REG_MASK (0x8000000U)
#define FMUTEST_RD_PATH_CTRL_STATUS_SBERR_REG_SHIFT (27U)
/*! SBERR_REG - Single-Bit Error
 *  0b0..Single-bit fault not detected
 *  0b1..Single-bit fault detected on previous UINT flash read
 */
#define FMUTEST_RD_PATH_CTRL_STATUS_SBERR_REG(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_RD_PATH_CTRL_STATUS_SBERR_REG_SHIFT)) & FMUTEST_RD_PATH_CTRL_STATUS_SBERR_REG_MASK)

#define FMUTEST_RD_PATH_CTRL_STATUS_CPY_PHRASE_EN_MASK (0x10000000U)
#define FMUTEST_RD_PATH_CTRL_STATUS_CPY_PHRASE_EN_SHIFT (28U)
/*! CPY_PHRASE_EN - Copy Phrase Enable
 *  0b0..Copy Flash read data disabled
 *  0b1..Copy Flash read data enabled
 */
#define FMUTEST_RD_PATH_CTRL_STATUS_CPY_PHRASE_EN(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_RD_PATH_CTRL_STATUS_CPY_PHRASE_EN_SHIFT)) & FMUTEST_RD_PATH_CTRL_STATUS_CPY_PHRASE_EN_MASK)

#define FMUTEST_RD_PATH_CTRL_STATUS_SMW_ARRAY1_SMW0_SEL_MASK (0x20000000U)
#define FMUTEST_RD_PATH_CTRL_STATUS_SMW_ARRAY1_SMW0_SEL_SHIFT (29U)
/*! SMW_ARRAY1_SMW0_SEL - SMW_ARRAY1_SMW0_SEL
 *  0b0..Select block 0
 *  0b1..Select block 1
 */
#define FMUTEST_RD_PATH_CTRL_STATUS_SMW_ARRAY1_SMW0_SEL(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_RD_PATH_CTRL_STATUS_SMW_ARRAY1_SMW0_SEL_SHIFT)) & FMUTEST_RD_PATH_CTRL_STATUS_SMW_ARRAY1_SMW0_SEL_MASK)

#define FMUTEST_RD_PATH_CTRL_STATUS_BIST_ECC_EN_MASK (0x40000000U)
#define FMUTEST_RD_PATH_CTRL_STATUS_BIST_ECC_EN_SHIFT (30U)
/*! BIST_ECC_EN - BIST ECC Enable
 *  0b0..ECC correction disabled
 *  0b1..ECC correction enabled
 */
#define FMUTEST_RD_PATH_CTRL_STATUS_BIST_ECC_EN(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_RD_PATH_CTRL_STATUS_BIST_ECC_EN_SHIFT)) & FMUTEST_RD_PATH_CTRL_STATUS_BIST_ECC_EN_MASK)

#define FMUTEST_RD_PATH_CTRL_STATUS_LAST_READ_MASK (0x80000000U)
#define FMUTEST_RD_PATH_CTRL_STATUS_LAST_READ_SHIFT (31U)
/*! LAST_READ - Last Read
 *  0b0..Latest read not last in multi-address operation
 *  0b1..Latest read last in multi-address operation
 */
#define FMUTEST_RD_PATH_CTRL_STATUS_LAST_READ(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_RD_PATH_CTRL_STATUS_LAST_READ_SHIFT)) & FMUTEST_RD_PATH_CTRL_STATUS_LAST_READ_MASK)
/*! @} */

/*! @name SMW_DIN0 - SMW DIN 0 Register */
/*! @{ */

#define FMUTEST_SMW_DIN0_SMW_DIN0_MASK           (0xFFFFFFFFU)
#define FMUTEST_SMW_DIN0_SMW_DIN0_SHIFT          (0U)
/*! SMW_DIN0 - SMW DIN 0 */
#define FMUTEST_SMW_DIN0_SMW_DIN0(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_DIN0_SMW_DIN0_SHIFT)) & FMUTEST_SMW_DIN0_SMW_DIN0_MASK)
/*! @} */

/*! @name SMW_DIN1 - SMW DIN 1 Register */
/*! @{ */

#define FMUTEST_SMW_DIN1_SMW_DIN1_MASK           (0xFFFFFFFFU)
#define FMUTEST_SMW_DIN1_SMW_DIN1_SHIFT          (0U)
/*! SMW_DIN1 - SMW DIN 1 */
#define FMUTEST_SMW_DIN1_SMW_DIN1(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_DIN1_SMW_DIN1_SHIFT)) & FMUTEST_SMW_DIN1_SMW_DIN1_MASK)
/*! @} */

/*! @name SMW_DIN2 - SMW DIN 2 Register */
/*! @{ */

#define FMUTEST_SMW_DIN2_SMW_DIN2_MASK           (0xFFFFFFFFU)
#define FMUTEST_SMW_DIN2_SMW_DIN2_SHIFT          (0U)
/*! SMW_DIN2 - SMW DIN 2 */
#define FMUTEST_SMW_DIN2_SMW_DIN2(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_DIN2_SMW_DIN2_SHIFT)) & FMUTEST_SMW_DIN2_SMW_DIN2_MASK)
/*! @} */

/*! @name SMW_DIN3 - SMW DIN 3 Register */
/*! @{ */

#define FMUTEST_SMW_DIN3_SMW_DIN3_MASK           (0xFFFFFFFFU)
#define FMUTEST_SMW_DIN3_SMW_DIN3_SHIFT          (0U)
/*! SMW_DIN3 - SMW DIN 3 */
#define FMUTEST_SMW_DIN3_SMW_DIN3(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_DIN3_SMW_DIN3_SHIFT)) & FMUTEST_SMW_DIN3_SMW_DIN3_MASK)
/*! @} */

/*! @name SMW_ADDR - SMW Address Register */
/*! @{ */

#define FMUTEST_SMW_ADDR_SMW_ADDR_MASK           (0xFFFFFFFFU)
#define FMUTEST_SMW_ADDR_SMW_ADDR_SHIFT          (0U)
/*! SMW_ADDR - SMW Address */
#define FMUTEST_SMW_ADDR_SMW_ADDR(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_ADDR_SMW_ADDR_SHIFT)) & FMUTEST_SMW_ADDR_SMW_ADDR_MASK)
/*! @} */

/*! @name SMW_CMD_WAIT - SMW Command and Wait Register */
/*! @{ */

#define FMUTEST_SMW_CMD_WAIT_CMD_MASK            (0x7U)
#define FMUTEST_SMW_CMD_WAIT_CMD_SHIFT           (0U)
/*! CMD - SMW Command
 *  0b000..IDLE
 *  0b001..ABORT
 *  0b010..SME2 to one-shot mass erase
 *  0b011..SME3 to sector erase on selected array
 *  0b100..SMP1 to program phrase or page on selected array with shot disabled on previously programmed bit
 *  0b101..Reserved for SME4 (multi-sector erase)
 *  0b110..SMP2 to program phrase or page on selected array to repair cells of weak program after power loss
 *  0b111..Reserved
 */
#define FMUTEST_SMW_CMD_WAIT_CMD(x)              (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_CMD_WAIT_CMD_SHIFT)) & FMUTEST_SMW_CMD_WAIT_CMD_MASK)

#define FMUTEST_SMW_CMD_WAIT_WAIT_EN_MASK        (0x8U)
#define FMUTEST_SMW_CMD_WAIT_WAIT_EN_SHIFT       (3U)
/*! WAIT_EN - SMW Wait Enable
 *  0b0..Wait feature disabled
 *  0b1..Wait feature enabled
 */
#define FMUTEST_SMW_CMD_WAIT_WAIT_EN(x)          (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_CMD_WAIT_WAIT_EN_SHIFT)) & FMUTEST_SMW_CMD_WAIT_WAIT_EN_MASK)

#define FMUTEST_SMW_CMD_WAIT_WAIT_AUTO_SET_MASK  (0x10U)
#define FMUTEST_SMW_CMD_WAIT_WAIT_AUTO_SET_SHIFT (4U)
/*! WAIT_AUTO_SET - SMW Wait Auto Set */
#define FMUTEST_SMW_CMD_WAIT_WAIT_AUTO_SET(x)    (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_CMD_WAIT_WAIT_AUTO_SET_SHIFT)) & FMUTEST_SMW_CMD_WAIT_WAIT_AUTO_SET_MASK)
/*! @} */

/*! @name SMW_STATUS - SMW Status Register */
/*! @{ */

#define FMUTEST_SMW_STATUS_SMW_ERR_MASK          (0x1U)
#define FMUTEST_SMW_STATUS_SMW_ERR_SHIFT         (0U)
/*! SMW_ERR - SMW Error
 *  0b0..Error not detected
 *  0b1..Error detected
 */
#define FMUTEST_SMW_STATUS_SMW_ERR(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_STATUS_SMW_ERR_SHIFT)) & FMUTEST_SMW_STATUS_SMW_ERR_MASK)

#define FMUTEST_SMW_STATUS_SMW_BUSY_MASK         (0x2U)
#define FMUTEST_SMW_STATUS_SMW_BUSY_SHIFT        (1U)
/*! SMW_BUSY - SMW Busy
 *  0b0..SMW command not active
 *  0b1..SMW command is active
 */
#define FMUTEST_SMW_STATUS_SMW_BUSY(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_STATUS_SMW_BUSY_SHIFT)) & FMUTEST_SMW_STATUS_SMW_BUSY_MASK)

#define FMUTEST_SMW_STATUS_BIST_BUSY_MASK        (0x4U)
#define FMUTEST_SMW_STATUS_BIST_BUSY_SHIFT       (2U)
/*! BIST_BUSY - BIST Busy
 *  0b0..BIST Command not active
 *  0b1..BIST Command is active
 */
#define FMUTEST_SMW_STATUS_BIST_BUSY(x)          (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_STATUS_BIST_BUSY_SHIFT)) & FMUTEST_SMW_STATUS_BIST_BUSY_MASK)
/*! @} */

/*! @name SOCTRIM0_0 - SoC Trim Phrase 0 Word 0 Register */
/*! @{ */

#define FMUTEST_SOCTRIM0_0_TRIM0_0_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM0_0_TRIM0_0_SHIFT         (0U)
/*! TRIM0_0 - TRIM0_0 */
#define FMUTEST_SOCTRIM0_0_TRIM0_0(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM0_0_TRIM0_0_SHIFT)) & FMUTEST_SOCTRIM0_0_TRIM0_0_MASK)
/*! @} */

/*! @name SOCTRIM0_1 - SoC Trim Phrase 0 Word 1 Register */
/*! @{ */

#define FMUTEST_SOCTRIM0_1_TRIM0_1_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM0_1_TRIM0_1_SHIFT         (0U)
/*! TRIM0_1 - TRIM0_1 */
#define FMUTEST_SOCTRIM0_1_TRIM0_1(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM0_1_TRIM0_1_SHIFT)) & FMUTEST_SOCTRIM0_1_TRIM0_1_MASK)
/*! @} */

/*! @name SOCTRIM0_2 - SoC Trim Phrase 0 Word 2 Register */
/*! @{ */

#define FMUTEST_SOCTRIM0_2_TRIM0_2_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM0_2_TRIM0_2_SHIFT         (0U)
/*! TRIM0_2 - TRIM0_2 */
#define FMUTEST_SOCTRIM0_2_TRIM0_2(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM0_2_TRIM0_2_SHIFT)) & FMUTEST_SOCTRIM0_2_TRIM0_2_MASK)
/*! @} */

/*! @name SOCTRIM0_3 - SoC Trim Phrase 0 Word 3 Register */
/*! @{ */

#define FMUTEST_SOCTRIM0_3_TRIM0_3_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM0_3_TRIM0_3_SHIFT         (0U)
/*! TRIM0_3 - TRIM0_3 */
#define FMUTEST_SOCTRIM0_3_TRIM0_3(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM0_3_TRIM0_3_SHIFT)) & FMUTEST_SOCTRIM0_3_TRIM0_3_MASK)
/*! @} */

/*! @name SOCTRIM1_0 - SoC Trim Phrase 1 Word 0 Register */
/*! @{ */

#define FMUTEST_SOCTRIM1_0_TRIM1_0_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM1_0_TRIM1_0_SHIFT         (0U)
/*! TRIM1_0 - TRIM1_0 */
#define FMUTEST_SOCTRIM1_0_TRIM1_0(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM1_0_TRIM1_0_SHIFT)) & FMUTEST_SOCTRIM1_0_TRIM1_0_MASK)
/*! @} */

/*! @name SOCTRIM1_1 - SoC Trim Phrase 1 Word 1 Register */
/*! @{ */

#define FMUTEST_SOCTRIM1_1_TRIM1_1_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM1_1_TRIM1_1_SHIFT         (0U)
/*! TRIM1_1 - TRIM1_1 */
#define FMUTEST_SOCTRIM1_1_TRIM1_1(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM1_1_TRIM1_1_SHIFT)) & FMUTEST_SOCTRIM1_1_TRIM1_1_MASK)
/*! @} */

/*! @name SOCTRIM1_2 - SoC Trim Phrase 1 Word 2 Register */
/*! @{ */

#define FMUTEST_SOCTRIM1_2_TRIM1_2_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM1_2_TRIM1_2_SHIFT         (0U)
/*! TRIM1_2 - TRIM1_2 */
#define FMUTEST_SOCTRIM1_2_TRIM1_2(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM1_2_TRIM1_2_SHIFT)) & FMUTEST_SOCTRIM1_2_TRIM1_2_MASK)
/*! @} */

/*! @name SOCTRIM1_3 - SoC Trim Phrase 1 Word 3 Register */
/*! @{ */

#define FMUTEST_SOCTRIM1_3_TRIM1_3_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM1_3_TRIM1_3_SHIFT         (0U)
/*! TRIM1_3 - TRIM1_3 */
#define FMUTEST_SOCTRIM1_3_TRIM1_3(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM1_3_TRIM1_3_SHIFT)) & FMUTEST_SOCTRIM1_3_TRIM1_3_MASK)
/*! @} */

/*! @name SOCTRIM2_0 - SoC Trim Phrase 2 Word 0 Register */
/*! @{ */

#define FMUTEST_SOCTRIM2_0_TRIM2_0_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM2_0_TRIM2_0_SHIFT         (0U)
/*! TRIM2_0 - TRIM2_0 */
#define FMUTEST_SOCTRIM2_0_TRIM2_0(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM2_0_TRIM2_0_SHIFT)) & FMUTEST_SOCTRIM2_0_TRIM2_0_MASK)
/*! @} */

/*! @name SOCTRIM2_1 - SoC Trim Phrase 2 Word 1 Register */
/*! @{ */

#define FMUTEST_SOCTRIM2_1_TRIM2_1_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM2_1_TRIM2_1_SHIFT         (0U)
/*! TRIM2_1 - TRIM2_1 */
#define FMUTEST_SOCTRIM2_1_TRIM2_1(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM2_1_TRIM2_1_SHIFT)) & FMUTEST_SOCTRIM2_1_TRIM2_1_MASK)
/*! @} */

/*! @name SOCTRIM2_2 - SoC Trim Phrase 2 Word 2 Register */
/*! @{ */

#define FMUTEST_SOCTRIM2_2_TRIM2_2_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM2_2_TRIM2_2_SHIFT         (0U)
/*! TRIM2_2 - TRIM2_2 */
#define FMUTEST_SOCTRIM2_2_TRIM2_2(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM2_2_TRIM2_2_SHIFT)) & FMUTEST_SOCTRIM2_2_TRIM2_2_MASK)
/*! @} */

/*! @name SOCTRIM2_3 - SoC Trim Phrase 2 Word 3 Register */
/*! @{ */

#define FMUTEST_SOCTRIM2_3_TRIM2_3_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM2_3_TRIM2_3_SHIFT         (0U)
/*! TRIM2_3 - TRIM2_3 */
#define FMUTEST_SOCTRIM2_3_TRIM2_3(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM2_3_TRIM2_3_SHIFT)) & FMUTEST_SOCTRIM2_3_TRIM2_3_MASK)
/*! @} */

/*! @name SOCTRIM3_0 - SoC Trim Phrase 3 Word 0 Register */
/*! @{ */

#define FMUTEST_SOCTRIM3_0_TRIM3_0_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM3_0_TRIM3_0_SHIFT         (0U)
/*! TRIM3_0 - TRIM3_0 */
#define FMUTEST_SOCTRIM3_0_TRIM3_0(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM3_0_TRIM3_0_SHIFT)) & FMUTEST_SOCTRIM3_0_TRIM3_0_MASK)
/*! @} */

/*! @name SOCTRIM3_1 - SoC Trim Phrase 3 Word 1 Register */
/*! @{ */

#define FMUTEST_SOCTRIM3_1_TRIM3_1_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM3_1_TRIM3_1_SHIFT         (0U)
/*! TRIM3_1 - TRIM3_1 */
#define FMUTEST_SOCTRIM3_1_TRIM3_1(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM3_1_TRIM3_1_SHIFT)) & FMUTEST_SOCTRIM3_1_TRIM3_1_MASK)
/*! @} */

/*! @name SOCTRIM3_2 - SoC Trim Phrase 3 Word 2 Register */
/*! @{ */

#define FMUTEST_SOCTRIM3_2_TRIM3_2_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM3_2_TRIM3_2_SHIFT         (0U)
/*! TRIM3_2 - TRIM3_2 */
#define FMUTEST_SOCTRIM3_2_TRIM3_2(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM3_2_TRIM3_2_SHIFT)) & FMUTEST_SOCTRIM3_2_TRIM3_2_MASK)
/*! @} */

/*! @name SOCTRIM3_3 - SoC Trim Phrase 3 Word 3 Register */
/*! @{ */

#define FMUTEST_SOCTRIM3_3_TRIM3_3_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM3_3_TRIM3_3_SHIFT         (0U)
/*! TRIM3_3 - TRIM3_3 */
#define FMUTEST_SOCTRIM3_3_TRIM3_3(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM3_3_TRIM3_3_SHIFT)) & FMUTEST_SOCTRIM3_3_TRIM3_3_MASK)
/*! @} */

/*! @name SOCTRIM4_0 - SoC Trim Phrase 4 Word 0 Register */
/*! @{ */

#define FMUTEST_SOCTRIM4_0_TRIM4_0_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM4_0_TRIM4_0_SHIFT         (0U)
/*! TRIM4_0 - TRIM4_0 */
#define FMUTEST_SOCTRIM4_0_TRIM4_0(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM4_0_TRIM4_0_SHIFT)) & FMUTEST_SOCTRIM4_0_TRIM4_0_MASK)
/*! @} */

/*! @name SOCTRIM4_1 - SoC Trim Phrase 4 Word 1 Register */
/*! @{ */

#define FMUTEST_SOCTRIM4_1_TRIM4_1_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM4_1_TRIM4_1_SHIFT         (0U)
/*! TRIM4_1 - TRIM4_1 */
#define FMUTEST_SOCTRIM4_1_TRIM4_1(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM4_1_TRIM4_1_SHIFT)) & FMUTEST_SOCTRIM4_1_TRIM4_1_MASK)
/*! @} */

/*! @name SOCTRIM4_2 - SoC Trim Phrase 4 Word 2 Register */
/*! @{ */

#define FMUTEST_SOCTRIM4_2_TRIM4_2_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM4_2_TRIM4_2_SHIFT         (0U)
/*! TRIM4_2 - TRIM4_2 */
#define FMUTEST_SOCTRIM4_2_TRIM4_2(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM4_2_TRIM4_2_SHIFT)) & FMUTEST_SOCTRIM4_2_TRIM4_2_MASK)
/*! @} */

/*! @name SOCTRIM4_3 - SoC Trim Phrase 4 Word 3 Register */
/*! @{ */

#define FMUTEST_SOCTRIM4_3_TRIM4_3_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM4_3_TRIM4_3_SHIFT         (0U)
/*! TRIM4_3 - TRIM4_3 */
#define FMUTEST_SOCTRIM4_3_TRIM4_3(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM4_3_TRIM4_3_SHIFT)) & FMUTEST_SOCTRIM4_3_TRIM4_3_MASK)
/*! @} */

/*! @name SOCTRIM5_0 - SoC Trim Phrase 5 Word 0 Register */
/*! @{ */

#define FMUTEST_SOCTRIM5_0_TRIM5_0_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM5_0_TRIM5_0_SHIFT         (0U)
/*! TRIM5_0 - TRIM5_0 */
#define FMUTEST_SOCTRIM5_0_TRIM5_0(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM5_0_TRIM5_0_SHIFT)) & FMUTEST_SOCTRIM5_0_TRIM5_0_MASK)
/*! @} */

/*! @name SOCTRIM5_1 - SoC Trim Phrase 5 Word 1 Register */
/*! @{ */

#define FMUTEST_SOCTRIM5_1_TRIM5_1_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM5_1_TRIM5_1_SHIFT         (0U)
/*! TRIM5_1 - TRIM5_1 */
#define FMUTEST_SOCTRIM5_1_TRIM5_1(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM5_1_TRIM5_1_SHIFT)) & FMUTEST_SOCTRIM5_1_TRIM5_1_MASK)
/*! @} */

/*! @name SOCTRIM5_2 - SoC Trim Phrase 5 Word 2 Register */
/*! @{ */

#define FMUTEST_SOCTRIM5_2_TRIM5_2_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM5_2_TRIM5_2_SHIFT         (0U)
/*! TRIM5_2 - TRIM5_2 */
#define FMUTEST_SOCTRIM5_2_TRIM5_2(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM5_2_TRIM5_2_SHIFT)) & FMUTEST_SOCTRIM5_2_TRIM5_2_MASK)
/*! @} */

/*! @name SOCTRIM5_3 - SoC Trim Phrase 5 Word 3 Register */
/*! @{ */

#define FMUTEST_SOCTRIM5_3_TRIM5_3_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM5_3_TRIM5_3_SHIFT         (0U)
/*! TRIM5_3 - TRIM5_3 */
#define FMUTEST_SOCTRIM5_3_TRIM5_3(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM5_3_TRIM5_3_SHIFT)) & FMUTEST_SOCTRIM5_3_TRIM5_3_MASK)
/*! @} */

/*! @name SOCTRIM6_0 - SoC Trim Phrase 6 Word 0 Register */
/*! @{ */

#define FMUTEST_SOCTRIM6_0_TRIM6_0_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM6_0_TRIM6_0_SHIFT         (0U)
/*! TRIM6_0 - TRIM6_0 */
#define FMUTEST_SOCTRIM6_0_TRIM6_0(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM6_0_TRIM6_0_SHIFT)) & FMUTEST_SOCTRIM6_0_TRIM6_0_MASK)
/*! @} */

/*! @name SOCTRIM6_1 - SoC Trim Phrase 6 Word 1 Register */
/*! @{ */

#define FMUTEST_SOCTRIM6_1_TRIM6_1_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM6_1_TRIM6_1_SHIFT         (0U)
/*! TRIM6_1 - TRIM6_1 */
#define FMUTEST_SOCTRIM6_1_TRIM6_1(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM6_1_TRIM6_1_SHIFT)) & FMUTEST_SOCTRIM6_1_TRIM6_1_MASK)
/*! @} */

/*! @name SOCTRIM6_2 - SoC Trim Phrase 6 Word 2 Register */
/*! @{ */

#define FMUTEST_SOCTRIM6_2_TRIM6_2_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM6_2_TRIM6_2_SHIFT         (0U)
/*! TRIM6_2 - TRIM6_2 */
#define FMUTEST_SOCTRIM6_2_TRIM6_2(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM6_2_TRIM6_2_SHIFT)) & FMUTEST_SOCTRIM6_2_TRIM6_2_MASK)
/*! @} */

/*! @name SOCTRIM6_3 - SoC Trim Phrase 6 Word 3 Register */
/*! @{ */

#define FMUTEST_SOCTRIM6_3_TRIM6_3_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM6_3_TRIM6_3_SHIFT         (0U)
/*! TRIM6_3 - TRIM6_3 */
#define FMUTEST_SOCTRIM6_3_TRIM6_3(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM6_3_TRIM6_3_SHIFT)) & FMUTEST_SOCTRIM6_3_TRIM6_3_MASK)
/*! @} */

/*! @name SOCTRIM7_0 - SoC Trim Phrase 7 Word 0 Register */
/*! @{ */

#define FMUTEST_SOCTRIM7_0_TRIM7_0_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM7_0_TRIM7_0_SHIFT         (0U)
/*! TRIM7_0 - TRIM7_0 */
#define FMUTEST_SOCTRIM7_0_TRIM7_0(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM7_0_TRIM7_0_SHIFT)) & FMUTEST_SOCTRIM7_0_TRIM7_0_MASK)
/*! @} */

/*! @name SOCTRIM7_1 - SoC Trim Phrase 7 Word 1 Register */
/*! @{ */

#define FMUTEST_SOCTRIM7_1_TRIM7_1_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM7_1_TRIM7_1_SHIFT         (0U)
/*! TRIM7_1 - TRIM7_1 */
#define FMUTEST_SOCTRIM7_1_TRIM7_1(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM7_1_TRIM7_1_SHIFT)) & FMUTEST_SOCTRIM7_1_TRIM7_1_MASK)
/*! @} */

/*! @name SOCTRIM7_2 - SoC Trim Phrase 7 Word 2 Register */
/*! @{ */

#define FMUTEST_SOCTRIM7_2_TRIM7_2_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM7_2_TRIM7_2_SHIFT         (0U)
/*! TRIM7_2 - TRIM7_2 */
#define FMUTEST_SOCTRIM7_2_TRIM7_2(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM7_2_TRIM7_2_SHIFT)) & FMUTEST_SOCTRIM7_2_TRIM7_2_MASK)
/*! @} */

/*! @name SOCTRIM7_3 - SoC Trim Phrase 7 Word 3 Register */
/*! @{ */

#define FMUTEST_SOCTRIM7_3_TRIM7_3_MASK          (0xFFFFFFFFU)
#define FMUTEST_SOCTRIM7_3_TRIM7_3_SHIFT         (0U)
/*! TRIM7_3 - TRIM7_3 */
#define FMUTEST_SOCTRIM7_3_TRIM7_3(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_SOCTRIM7_3_TRIM7_3_SHIFT)) & FMUTEST_SOCTRIM7_3_TRIM7_3_MASK)
/*! @} */

/*! @name R_IP_CONFIG - BIST Configuration Register */
/*! @{ */

#define FMUTEST_R_IP_CONFIG_IPSEL0_MASK          (0x3U)
#define FMUTEST_R_IP_CONFIG_IPSEL0_SHIFT         (0U)
/*! IPSEL0 - Block 0 Select Control
 *  0b00..Unselect block 0
 *  0b01..not used, reserved
 *  0b10..Enable block 0 test, repair off (default)
 *  0b11..Enable block 0 test, repair on
 */
#define FMUTEST_R_IP_CONFIG_IPSEL0(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_IP_CONFIG_IPSEL0_SHIFT)) & FMUTEST_R_IP_CONFIG_IPSEL0_MASK)

#define FMUTEST_R_IP_CONFIG_IPSEL1_MASK          (0xCU)
#define FMUTEST_R_IP_CONFIG_IPSEL1_SHIFT         (2U)
/*! IPSEL1 - Block 1 Select Control
 *  0b00..Unselect block 1
 *  0b01..not used, reserved
 *  0b10..Enable block 1 test, repair off (default)
 *  0b11..Enable block 1 test, repair on
 */
#define FMUTEST_R_IP_CONFIG_IPSEL1(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_IP_CONFIG_IPSEL1_SHIFT)) & FMUTEST_R_IP_CONFIG_IPSEL1_MASK)

#define FMUTEST_R_IP_CONFIG_BIST_CDIVL_MASK      (0xFF0U)
#define FMUTEST_R_IP_CONFIG_BIST_CDIVL_SHIFT     (4U)
/*! BIST_CDIVL - Clock Divide Scalar for Long Pulse */
#define FMUTEST_R_IP_CONFIG_BIST_CDIVL(x)        (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_IP_CONFIG_BIST_CDIVL_SHIFT)) & FMUTEST_R_IP_CONFIG_BIST_CDIVL_MASK)

#define FMUTEST_R_IP_CONFIG_CDIVS_MASK           (0x7000U)
#define FMUTEST_R_IP_CONFIG_CDIVS_SHIFT          (12U)
/*! CDIVS - Number of clock cycles to generate short pulse */
#define FMUTEST_R_IP_CONFIG_CDIVS(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_IP_CONFIG_CDIVS_SHIFT)) & FMUTEST_R_IP_CONFIG_CDIVS_MASK)

#define FMUTEST_R_IP_CONFIG_BIST_TVFY_MASK       (0xF8000U)
#define FMUTEST_R_IP_CONFIG_BIST_TVFY_SHIFT      (15U)
/*! BIST_TVFY - Timer adjust for verify */
#define FMUTEST_R_IP_CONFIG_BIST_TVFY(x)         (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_IP_CONFIG_BIST_TVFY_SHIFT)) & FMUTEST_R_IP_CONFIG_BIST_TVFY_MASK)

#define FMUTEST_R_IP_CONFIG_TSTCTL_MASK          (0x300000U)
#define FMUTEST_R_IP_CONFIG_TSTCTL_SHIFT         (20U)
/*! TSTCTL - BIST self-test control
 *  0b00..Default, disable both BIST self-test and MISR
 *  0b01..Enable BIST self-test mode DOUT from macro will be forced to '0', and disable MISR.
 *  0b10..Enable MISR
 *  0b11..Enable both BIST self-test mode and MISR
 */
#define FMUTEST_R_IP_CONFIG_TSTCTL(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_IP_CONFIG_TSTCTL_SHIFT)) & FMUTEST_R_IP_CONFIG_TSTCTL_MASK)

#define FMUTEST_R_IP_CONFIG_DBGCTL_MASK          (0x400000U)
#define FMUTEST_R_IP_CONFIG_DBGCTL_SHIFT         (22U)
/*! DBGCTL - Debug feature control
 *  0b0..Default
 *  0b1..Enable debug feature to collect failure address and data.
 */
#define FMUTEST_R_IP_CONFIG_DBGCTL(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_IP_CONFIG_DBGCTL_SHIFT)) & FMUTEST_R_IP_CONFIG_DBGCTL_MASK)

#define FMUTEST_R_IP_CONFIG_BIST_CLK_SEL_MASK    (0x800000U)
#define FMUTEST_R_IP_CONFIG_BIST_CLK_SEL_SHIFT   (23U)
/*! BIST_CLK_SEL - BIST Clock Select */
#define FMUTEST_R_IP_CONFIG_BIST_CLK_SEL(x)      (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_IP_CONFIG_BIST_CLK_SEL_SHIFT)) & FMUTEST_R_IP_CONFIG_BIST_CLK_SEL_MASK)

#define FMUTEST_R_IP_CONFIG_SMWTST_MASK          (0x3000000U)
#define FMUTEST_R_IP_CONFIG_SMWTST_SHIFT         (24U)
/*! SMWTST - SMWR DOUT Function Control
 *  0b00..Default
 *  0b01..Enable SMWR self-test mode, DOUT from macro will be forced to all 0
 *  0b10..Enable SMWR self-test mode, DOUT from macro will be forced to all 1
 *  0b11..Reserved (unused)
 */
#define FMUTEST_R_IP_CONFIG_SMWTST(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_IP_CONFIG_SMWTST_SHIFT)) & FMUTEST_R_IP_CONFIG_SMWTST_MASK)

#define FMUTEST_R_IP_CONFIG_ECCEN_MASK           (0x4000000U)
#define FMUTEST_R_IP_CONFIG_ECCEN_SHIFT          (26U)
/*! ECCEN - BIST ECC Control
 *  0b0..Default mode (no ECC encode or decode)
 *  0b1..Enable ECC encode/decode
 */
#define FMUTEST_R_IP_CONFIG_ECCEN(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_IP_CONFIG_ECCEN_SHIFT)) & FMUTEST_R_IP_CONFIG_ECCEN_MASK)
/*! @} */

/*! @name R_TESTCODE - BIST Test Code Register */
/*! @{ */

#define FMUTEST_R_TESTCODE_TESTCODE_MASK         (0x3FU)
#define FMUTEST_R_TESTCODE_TESTCODE_SHIFT        (0U)
/*! TESTCODE - Used to store test code information before running TMR-RST/TMRSET BIST command */
#define FMUTEST_R_TESTCODE_TESTCODE(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
/*! @} */

/*! @name R_DFT_CTRL - BIST DFT Control Register */
/*! @{ */

#define FMUTEST_R_DFT_CTRL_DFT_XADR_MASK         (0xFU)
#define FMUTEST_R_DFT_CTRL_DFT_XADR_SHIFT        (0U)
/*! DFT_XADR - DFT XADR Pattern
 *  0b0000..XADR fixed, no change at all
 *  0b0001..XADR increased by 1 after row. For READ operation, XADR increases by 1 after reading the last word of
 *          row. For PROG operation, XADR increases by 1 after NVSTR falls.
 *  0b0010..XADR increased for diagonal. For PROG-DIAGONAL operation, XADR is increased to create diagonal pattern.
 *  0b0011..XADR increased by sector. During ERASE operation, XADR increased by number of rows in a sector when NVSTR falls.
 *  0b0100..XADR inversed. XADR is inversed after reading one word or after programming one row when NVSTR falls.
 *  0b0101..XADR increased by 2 after row. For READ operation, XADR is increased by 2 after reading the last word
 *          of a row. For PROG operation, XADR is increased by 2 when NVSTR falls.
 *  0b0110..XADR[0] inversed. XADR[0] is inversed after reading one word or after programming one row when NVSTR falls.
 *  0b0111..XADR increased by 1. For READ operations only, XADR increased by 1 after each read cycle.
 *  0b1000..XADR decreased by 1 after row. For READ operations only, XADR is decreased by 1 after YADR decreases to 0.
 *  0b1001..XADR decreased by 1. For READ operations only, XADR is decreased by 1 after each read cycle.
 */
#define FMUTEST_R_DFT_CTRL_DFT_XADR(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_DFT_CTRL_DFT_XADR_SHIFT)) & FMUTEST_R_DFT_CTRL_DFT_XADR_MASK)

#define FMUTEST_R_DFT_CTRL_DFT_YADR_MASK         (0xF0U)
#define FMUTEST_R_DFT_CTRL_DFT_YADR_SHIFT        (4U)
/*! DFT_YADR - DFT YADR Pattern
 *  0b0000..YADR fixed, no change at all
 *  0b0001..YADR for ICKBD. For PROG and READ operations, YADR changed to generate inverse checkerboard pattern.
 *  0b0010..YADR for CKBD. For PROG and READ operations, YADR changed to generate checkerboard pattern.
 *  0b0011..YADR increased by 1. For READ operations, YADR increased by 1 after each read cycle. For PROG
 *          operations, YADR increased by 1 after YE falls.
 *  0b0100..YADR increased for diagonal. For PROG-DIAGONAL operation, YADR is increased to create diagonal pattern.
 *  0b0101..YADR inversed. YADR is inversed after reading one word or after programming one word when YE falls.
 *  0b0110..YADR[0] inversed. YADR[0] is inversed after reading one word or after programming one word when YE falls.
 *  0b0111..YADR increased by 1 after last row. For READ operations only, YADR is increased by 1 after XADR reaches last row.
 *  0b1000..YADR decreased by 1. For READ operations only, YADR is decreased by 1 after each read cycle.
 *  0b1001..YADR decreased by 1 after first row. For READ operations only, YADR is decreased by 1 after XADR decreases to 0.
 */
#define FMUTEST_R_DFT_CTRL_DFT_YADR(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_DFT_CTRL_DFT_YADR_SHIFT)) & FMUTEST_R_DFT_CTRL_DFT_YADR_MASK)

#define FMUTEST_R_DFT_CTRL_DFT_DATA_MASK         (0xF00U)
#define FMUTEST_R_DFT_CTRL_DFT_DATA_SHIFT        (8U)
/*! DFT_DATA - DFT Data Pattern
 *  0b0000..CKBD pattern. For READ operations only, compare DOUT with checkerboard data pattern for each read cycle.
 *  0b0001..ICKBD pattern. For READ operations only, compare DOUT with inverse checkerboard data pattern for each read cycle.
 *  0b0010..Diagonal pattern. Used for READ operations only, compare DOUT to diagonal pattern.
 *  0b0011..Fixed data pattern. For READ operations, comparison to DOUT for selected groups; refer to
 *          R_ADR_CTRL[GRPSEL] for modules with multiple groups.
 *  0b0100..Random data pattern which will be generated based on the initial seed set in R_DATA; for READ
 *          operations, used for DOUT comparison of selected groups. For PROG operations, used to control DIN of selected
 *          groups.
 *  0b0101..DOUT based pattern. For READ operations only, DOUT of selected group will be latched in R_DATA. If
 *          more than one group is selected in R_ADR_CTRL[GRPSEL], the group with the lower index will be latched.
 *  0b0110..R_DATA based pattern. For READ operations, expected DOUT value of selected groups equals to R_DATA
 *          when XADR[0]==YADR[0] or ~R_DATA when XADR[0]!=YADR[0]. For PROG operations, DIN of selected groups equals
 *          R_DATA when XADR[0]==YADR[0] or ~R_DATA when XADR[0]!=YADR[0].
 *  0b0111..SCAN-IO pattern. For READ operations, control expected DOUT value of selected groups to SCAN-IO data
 *          pattern. For PROG operations, control DIN of selected groups to SCAN-IO data pattern.
 *  0b1000..REPAIR set. For PROG operation to IFR1(7,1) and IFR1(7,2), R_REPAIR0_0 and R_REPAIR0_1 or R_REPAIR1_0
 *          and R_REPAIR1_1 will control DIN. For READ operation on IFR1(7,1) and IFR1(7,2), DOUT will be compared
 *          against R_REPAIR0_0 and R_REPAIR0_1 or R_REPAIR1_0 andR_REPAIR1_1. When this option is selected, only
 *          one flash block can be selected.
 *  0b1001..REPAIR load. For READ operation only, DOUT from IFR1(7,1) and IFR1(7,2) is loaded to R_REPAIR0 and R_REPAIR1.
 */
#define FMUTEST_R_DFT_CTRL_DFT_DATA(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_DFT_CTRL_DFT_DATA_SHIFT)) & FMUTEST_R_DFT_CTRL_DFT_DATA_MASK)

#define FMUTEST_R_DFT_CTRL_CMP_MASK_MASK         (0x3000U)
#define FMUTEST_R_DFT_CTRL_CMP_MASK_SHIFT        (12U)
/*! CMP_MASK - Data Compare Mask
 *  0b00..Expected data is compared to DOUT
 *  0b01..Expected data (only 0s are considered) are compared to DOUT
 *  0b10..Expected data (only 1s are considered) are compared to DOUT
 */
#define FMUTEST_R_DFT_CTRL_CMP_MASK(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_DFT_CTRL_CMP_MASK_SHIFT)) & FMUTEST_R_DFT_CTRL_CMP_MASK_MASK)

#define FMUTEST_R_DFT_CTRL_DFT_DATA_SRC_MASK     (0x4000U)
#define FMUTEST_R_DFT_CTRL_DFT_DATA_SRC_SHIFT    (14U)
/*! DFT_DATA_SRC - DFT Data Source
 *  0b0..{R_DATA_CTRL0,R_DATA_CTRL_EX[2:0],R_DATA_CTRL0,R_DATA_CTRL_EX[2:0],R_DATA_CTRL0,R_DATA_CTRL_EX[2:0],R_DATA_CTRL0} is used
 *  0b1..{R_DATA_CTRL3,R_DATA_CTRL2_EX[2:0],R_DATA_CTRL2,R_DATA_CTRL1_EX[2:0],R_DATA_CTRL1,R_DATA_CTRL_EX[2:0],R_DATA_CTRL0} is used
 */
#define FMUTEST_R_DFT_CTRL_DFT_DATA_SRC(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_DFT_CTRL_DFT_DATA_SRC_SHIFT)) & FMUTEST_R_DFT_CTRL_DFT_DATA_SRC_MASK)
/*! @} */

/*! @name R_ADR_CTRL - BIST Address Control Register */
/*! @{ */

#define FMUTEST_R_ADR_CTRL_GRPSEL_MASK           (0xFU)
#define FMUTEST_R_ADR_CTRL_GRPSEL_SHIFT          (0U)
/*! GRPSEL - Data Group Select
 *  0b0000..Select no data
 *  0b0001..Select data slice [34:0]
 *  0b0010..Select data slice [69:35]
 *  0b0100..Select data slice [104:70]
 *  0b1000..Select data slice [136:105]
 *  0b1111..Select data [136:0]
 */
#define FMUTEST_R_ADR_CTRL_GRPSEL(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_ADR_CTRL_GRPSEL_SHIFT)) & FMUTEST_R_ADR_CTRL_GRPSEL_MASK)

#define FMUTEST_R_ADR_CTRL_XADR_MASK             (0xFFF0U)
#define FMUTEST_R_ADR_CTRL_XADR_SHIFT            (4U)
/*! XADR - BIST XADR */
#define FMUTEST_R_ADR_CTRL_XADR(x)               (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_ADR_CTRL_XADR_SHIFT)) & FMUTEST_R_ADR_CTRL_XADR_MASK)

#define FMUTEST_R_ADR_CTRL_YADR_MASK             (0x1F0000U)
#define FMUTEST_R_ADR_CTRL_YADR_SHIFT            (16U)
/*! YADR - BIST YADR */
#define FMUTEST_R_ADR_CTRL_YADR(x)               (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_ADR_CTRL_YADR_SHIFT)) & FMUTEST_R_ADR_CTRL_YADR_MASK)

#define FMUTEST_R_ADR_CTRL_PROG_ATTR_MASK        (0xE00000U)
#define FMUTEST_R_ADR_CTRL_PROG_ATTR_SHIFT       (21U)
/*! PROG_ATTR - Program Attribute
 *  0b000..One YE pulse will program one data slice group
 *  0b001..One YE pulse will program two data slice groups
 *  0b010..One YE pulse will program three data slice groups (reserved)
 *  0b011..One YE pulse will program four data slice groups
 *  0b100..One YE pulse will program five data slice groups (reserved)
 *  0b101..One YE pulse will program six data slice groups (reserved)
 *  0b110..One YE pulse will program seven data slice groups (reserved)
 *  0b111..One YE pulse will program eight data slice groups (reserved)
 */
#define FMUTEST_R_ADR_CTRL_PROG_ATTR(x)          (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_ADR_CTRL_PROG_ATTR_SHIFT)) & FMUTEST_R_ADR_CTRL_PROG_ATTR_MASK)
/*! @} */

/*! @name R_DATA_CTRL0 - BIST Data Control 0 Register */
/*! @{ */

#define FMUTEST_R_DATA_CTRL0_DATA0_MASK          (0xFFFFFFFFU)
#define FMUTEST_R_DATA_CTRL0_DATA0_SHIFT         (0U)
/*! DATA0 - BIST Data 0 Low */
#define FMUTEST_R_DATA_CTRL0_DATA0(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_DATA_CTRL0_DATA0_SHIFT)) & FMUTEST_R_DATA_CTRL0_DATA0_MASK)
/*! @} */

/*! @name R_PIN_CTRL - BIST Pin Control Register */
/*! @{ */

#define FMUTEST_R_PIN_CTRL_MAS1_MASK             (0x1U)
#define FMUTEST_R_PIN_CTRL_MAS1_SHIFT            (0U)
/*! MAS1 - Mass Erase */
#define FMUTEST_R_PIN_CTRL_MAS1(x)               (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_PIN_CTRL_MAS1_SHIFT)) & FMUTEST_R_PIN_CTRL_MAS1_MASK)

#define FMUTEST_R_PIN_CTRL_IFREN_MASK            (0x2U)
#define FMUTEST_R_PIN_CTRL_IFREN_SHIFT           (1U)
/*! IFREN - IFR Enable */
#define FMUTEST_R_PIN_CTRL_IFREN(x)              (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_PIN_CTRL_IFREN_SHIFT)) & FMUTEST_R_PIN_CTRL_IFREN_MASK)

#define FMUTEST_R_PIN_CTRL_IFREN1_MASK           (0x4U)
#define FMUTEST_R_PIN_CTRL_IFREN1_SHIFT          (2U)
/*! IFREN1 - IFR1 Enable */
#define FMUTEST_R_PIN_CTRL_IFREN1(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_PIN_CTRL_IFREN1_SHIFT)) & FMUTEST_R_PIN_CTRL_IFREN1_MASK)

#define FMUTEST_R_PIN_CTRL_REDEN_MASK            (0x8U)
#define FMUTEST_R_PIN_CTRL_REDEN_SHIFT           (3U)
/*! REDEN - Redundancy Block Enable */
#define FMUTEST_R_PIN_CTRL_REDEN(x)              (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_PIN_CTRL_REDEN_SHIFT)) & FMUTEST_R_PIN_CTRL_REDEN_MASK)

#define FMUTEST_R_PIN_CTRL_LVE_MASK              (0x10U)
#define FMUTEST_R_PIN_CTRL_LVE_SHIFT             (4U)
/*! LVE - Low Voltage Enable */
#define FMUTEST_R_PIN_CTRL_LVE(x)                (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_PIN_CTRL_LVE_SHIFT)) & FMUTEST_R_PIN_CTRL_LVE_MASK)

#define FMUTEST_R_PIN_CTRL_PV_MASK               (0x20U)
#define FMUTEST_R_PIN_CTRL_PV_SHIFT              (5U)
/*! PV - Program Verify Enable */
#define FMUTEST_R_PIN_CTRL_PV(x)                 (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_PIN_CTRL_PV_SHIFT)) & FMUTEST_R_PIN_CTRL_PV_MASK)

#define FMUTEST_R_PIN_CTRL_EV_MASK               (0x40U)
#define FMUTEST_R_PIN_CTRL_EV_SHIFT              (6U)
/*! EV - Erase Verify Enable */
#define FMUTEST_R_PIN_CTRL_EV(x)                 (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_PIN_CTRL_EV_SHIFT)) & FMUTEST_R_PIN_CTRL_EV_MASK)

#define FMUTEST_R_PIN_CTRL_WIPGM_MASK            (0x180U)
#define FMUTEST_R_PIN_CTRL_WIPGM_SHIFT           (7U)
/*! WIPGM - Program Current */
#define FMUTEST_R_PIN_CTRL_WIPGM(x)              (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_PIN_CTRL_WIPGM_SHIFT)) & FMUTEST_R_PIN_CTRL_WIPGM_MASK)

#define FMUTEST_R_PIN_CTRL_WHV_MASK              (0x1E00U)
#define FMUTEST_R_PIN_CTRL_WHV_SHIFT             (9U)
/*! WHV - High Voltage Level */
#define FMUTEST_R_PIN_CTRL_WHV(x)                (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_PIN_CTRL_WHV_SHIFT)) & FMUTEST_R_PIN_CTRL_WHV_MASK)

#define FMUTEST_R_PIN_CTRL_WMV_MASK              (0xE000U)
#define FMUTEST_R_PIN_CTRL_WMV_SHIFT             (13U)
/*! WMV - Medium Voltage Level */
#define FMUTEST_R_PIN_CTRL_WMV(x)                (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_PIN_CTRL_WMV_SHIFT)) & FMUTEST_R_PIN_CTRL_WMV_MASK)

#define FMUTEST_R_PIN_CTRL_XE_MASK               (0x10000U)
#define FMUTEST_R_PIN_CTRL_XE_SHIFT              (16U)
/*! XE - X Address Enable */
#define FMUTEST_R_PIN_CTRL_XE(x)                 (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_PIN_CTRL_XE_SHIFT)) & FMUTEST_R_PIN_CTRL_XE_MASK)

#define FMUTEST_R_PIN_CTRL_YE_MASK               (0x20000U)
#define FMUTEST_R_PIN_CTRL_YE_SHIFT              (17U)
/*! YE - Y Address Enable */
#define FMUTEST_R_PIN_CTRL_YE(x)                 (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_PIN_CTRL_YE_SHIFT)) & FMUTEST_R_PIN_CTRL_YE_MASK)

#define FMUTEST_R_PIN_CTRL_SE_MASK               (0x40000U)
#define FMUTEST_R_PIN_CTRL_SE_SHIFT              (18U)
/*! SE - Sense Amp Enable */
#define FMUTEST_R_PIN_CTRL_SE(x)                 (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_PIN_CTRL_SE_SHIFT)) & FMUTEST_R_PIN_CTRL_SE_MASK)

#define FMUTEST_R_PIN_CTRL_ERASE_MASK            (0x80000U)
#define FMUTEST_R_PIN_CTRL_ERASE_SHIFT           (19U)
/*! ERASE - Erase Mode */
#define FMUTEST_R_PIN_CTRL_ERASE(x)              (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_PIN_CTRL_ERASE_SHIFT)) & FMUTEST_R_PIN_CTRL_ERASE_MASK)

#define FMUTEST_R_PIN_CTRL_PROG_MASK             (0x100000U)
#define FMUTEST_R_PIN_CTRL_PROG_SHIFT            (20U)
/*! PROG - Program Mode */
#define FMUTEST_R_PIN_CTRL_PROG(x)               (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_PIN_CTRL_PROG_SHIFT)) & FMUTEST_R_PIN_CTRL_PROG_MASK)

#define FMUTEST_R_PIN_CTRL_NVSTR_MASK            (0x200000U)
#define FMUTEST_R_PIN_CTRL_NVSTR_SHIFT           (21U)
/*! NVSTR - NVM Store */
#define FMUTEST_R_PIN_CTRL_NVSTR(x)              (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_PIN_CTRL_NVSTR_SHIFT)) & FMUTEST_R_PIN_CTRL_NVSTR_MASK)

#define FMUTEST_R_PIN_CTRL_SLM_MASK              (0x400000U)
#define FMUTEST_R_PIN_CTRL_SLM_SHIFT             (22U)
/*! SLM - Sleep Mode Enable */
#define FMUTEST_R_PIN_CTRL_SLM(x)                (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_PIN_CTRL_SLM_SHIFT)) & FMUTEST_R_PIN_CTRL_SLM_MASK)

#define FMUTEST_R_PIN_CTRL_RECALL_MASK           (0x800000U)
#define FMUTEST_R_PIN_CTRL_RECALL_SHIFT          (23U)
/*! RECALL - Recall Trim Code */
#define FMUTEST_R_PIN_CTRL_RECALL(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_PIN_CTRL_RECALL_SHIFT)) & FMUTEST_R_PIN_CTRL_RECALL_MASK)

#define FMUTEST_R_PIN_CTRL_HEM_MASK              (0x1000000U)
#define FMUTEST_R_PIN_CTRL_HEM_SHIFT             (24U)
/*! HEM - HEM Control */
#define FMUTEST_R_PIN_CTRL_HEM(x)                (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_PIN_CTRL_HEM_SHIFT)) & FMUTEST_R_PIN_CTRL_HEM_MASK)
/*! @} */

/*! @name R_CNT_LOOP_CTRL - BIST Loop Count Control Register */
/*! @{ */

#define FMUTEST_R_CNT_LOOP_CTRL_LOOPCNT_MASK     (0xFFFU)
#define FMUTEST_R_CNT_LOOP_CTRL_LOOPCNT_SHIFT    (0U)
/*! LOOPCNT - Loop Count Control */
#define FMUTEST_R_CNT_LOOP_CTRL_LOOPCNT(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_CNT_LOOP_CTRL_LOOPCNT_SHIFT)) & FMUTEST_R_CNT_LOOP_CTRL_LOOPCNT_MASK)

#define FMUTEST_R_CNT_LOOP_CTRL_LOOPOPT_MASK     (0x7000U)
#define FMUTEST_R_CNT_LOOP_CTRL_LOOPOPT_SHIFT    (12U)
/*! LOOPOPT - Loop Option
 *  0b000..Loop is disabled; selected BIST operation is run once
 *  0b001..Loop is enabled; XADR increments by 1 XADR increments by 1 for each new loop. Stops when total loop count meets LOOPCNT+1.
 *  0b010..Loop is enabled; YADR increments by 1 YADR increments by 1 for each new loop. Stops when total loop count meets LOOPCNT+1.
 *  0b011..Loop is enabled; XADR increments by 2 XADR increments by 2 for each new loop. Stops when total loop count meets LOOPCNT+1.
 *  0b100..Loop is enabled; XADR increments by sector XADR increments by 16 for each new loop. Stops when total loop count meets LOOPCNT+1.
 */
#define FMUTEST_R_CNT_LOOP_CTRL_LOOPOPT(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_CNT_LOOP_CTRL_LOOPOPT_SHIFT)) & FMUTEST_R_CNT_LOOP_CTRL_LOOPOPT_MASK)

#define FMUTEST_R_CNT_LOOP_CTRL_LOOPUNIT_MASK    (0x38000U)
#define FMUTEST_R_CNT_LOOP_CTRL_LOOPUNIT_SHIFT   (15U)
/*! LOOPUNIT - Loop Time Unit
 *  0b000..Clock cycles
 *  0b001..0.5 usec
 *  0b010..1 usec
 *  0b011..10 usec
 *  0b100..100 usec
 *  0b101..1 msec
 *  0b110..10 msec
 *  0b111..100 msec
 */
#define FMUTEST_R_CNT_LOOP_CTRL_LOOPUNIT(x)      (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_CNT_LOOP_CTRL_LOOPUNIT_SHIFT)) & FMUTEST_R_CNT_LOOP_CTRL_LOOPUNIT_MASK)

#define FMUTEST_R_CNT_LOOP_CTRL_LOOPDLY_MASK     (0x1FC0000U)
#define FMUTEST_R_CNT_LOOP_CTRL_LOOPDLY_SHIFT    (18U)
/*! LOOPDLY - Loop Time Delay Scalar */
#define FMUTEST_R_CNT_LOOP_CTRL_LOOPDLY(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_CNT_LOOP_CTRL_LOOPDLY_SHIFT)) & FMUTEST_R_CNT_LOOP_CTRL_LOOPDLY_MASK)
/*! @} */

/*! @name R_TIMER_CTRL - BIST Timer Control Register */
/*! @{ */

#define FMUTEST_R_TIMER_CTRL_TNVSUNIT_MASK       (0x7U)
#define FMUTEST_R_TIMER_CTRL_TNVSUNIT_SHIFT      (0U)
/*! TNVSUNIT - Tnvs Time Unit
 *  0b000..Clock cycles
 *  0b001..0.5 usec
 *  0b010..1 usec
 *  0b011..10 usec
 *  0b100..100 usec
 *  0b101..1 msec
 *  0b110..10 msec
 *  0b111..100 msec
 */
#define FMUTEST_R_TIMER_CTRL_TNVSUNIT(x)         (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TIMER_CTRL_TNVSUNIT_SHIFT)) & FMUTEST_R_TIMER_CTRL_TNVSUNIT_MASK)

#define FMUTEST_R_TIMER_CTRL_TNVSDLY_MASK        (0x78U)
#define FMUTEST_R_TIMER_CTRL_TNVSDLY_SHIFT       (3U)
/*! TNVSDLY - Tnvs Time Delay Scalar */
#define FMUTEST_R_TIMER_CTRL_TNVSDLY(x)          (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TIMER_CTRL_TNVSDLY_SHIFT)) & FMUTEST_R_TIMER_CTRL_TNVSDLY_MASK)

#define FMUTEST_R_TIMER_CTRL_TNVHUNIT_MASK       (0x380U)
#define FMUTEST_R_TIMER_CTRL_TNVHUNIT_SHIFT      (7U)
/*! TNVHUNIT - Tnvh Time Unit
 *  0b000..Clock cycles
 *  0b001..0.5 usec
 *  0b010..1 usec
 *  0b011..10 usec
 *  0b100..100 usec
 *  0b101..1 msec
 *  0b110..10 msec
 *  0b111..100 msec
 */
#define FMUTEST_R_TIMER_CTRL_TNVHUNIT(x)         (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TIMER_CTRL_TNVHUNIT_SHIFT)) & FMUTEST_R_TIMER_CTRL_TNVHUNIT_MASK)

#define FMUTEST_R_TIMER_CTRL_TNVHDLY_MASK        (0x3C00U)
#define FMUTEST_R_TIMER_CTRL_TNVHDLY_SHIFT       (10U)
/*! TNVHDLY - Tnvh Time Delay Scalar */
#define FMUTEST_R_TIMER_CTRL_TNVHDLY(x)          (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TIMER_CTRL_TNVHDLY_SHIFT)) & FMUTEST_R_TIMER_CTRL_TNVHDLY_MASK)

#define FMUTEST_R_TIMER_CTRL_TPGSUNIT_MASK       (0x1C000U)
#define FMUTEST_R_TIMER_CTRL_TPGSUNIT_SHIFT      (14U)
/*! TPGSUNIT - Tpgs Time Unit
 *  0b000..Clock cycles
 *  0b001..0.5 usec
 *  0b010..1 usec
 *  0b011..10 usec
 *  0b100..100 usec
 *  0b101..1 msec
 *  0b110..10 msec
 *  0b111..100 msec
 */
#define FMUTEST_R_TIMER_CTRL_TPGSUNIT(x)         (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TIMER_CTRL_TPGSUNIT_SHIFT)) & FMUTEST_R_TIMER_CTRL_TPGSUNIT_MASK)

#define FMUTEST_R_TIMER_CTRL_TPGSDLY_MASK        (0x1E0000U)
#define FMUTEST_R_TIMER_CTRL_TPGSDLY_SHIFT       (17U)
/*! TPGSDLY - Tpgs Time Delay Scalar */
#define FMUTEST_R_TIMER_CTRL_TPGSDLY(x)          (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TIMER_CTRL_TPGSDLY_SHIFT)) & FMUTEST_R_TIMER_CTRL_TPGSDLY_MASK)

#define FMUTEST_R_TIMER_CTRL_TRCVUNIT_MASK       (0xE00000U)
#define FMUTEST_R_TIMER_CTRL_TRCVUNIT_SHIFT      (21U)
/*! TRCVUNIT - Trcv Time Unit
 *  0b000..Clock cycles
 *  0b001..0.5 usec
 *  0b010..1 usec
 *  0b011..10 usec
 *  0b100..100 usec
 *  0b101..1 msec
 *  0b110..10 msec
 *  0b111..100 msec
 */
#define FMUTEST_R_TIMER_CTRL_TRCVUNIT(x)         (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TIMER_CTRL_TRCVUNIT_SHIFT)) & FMUTEST_R_TIMER_CTRL_TRCVUNIT_MASK)

#define FMUTEST_R_TIMER_CTRL_TRCVDLY_MASK        (0xF000000U)
#define FMUTEST_R_TIMER_CTRL_TRCVDLY_SHIFT       (24U)
/*! TRCVDLY - Trcv Time Delay Scalar */
#define FMUTEST_R_TIMER_CTRL_TRCVDLY(x)          (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TIMER_CTRL_TRCVDLY_SHIFT)) & FMUTEST_R_TIMER_CTRL_TRCVDLY_MASK)

#define FMUTEST_R_TIMER_CTRL_TLVSUNIT_MASK       (0x70000000U)
#define FMUTEST_R_TIMER_CTRL_TLVSUNIT_SHIFT      (28U)
/*! TLVSUNIT - Tlvs Time Unit
 *  0b000..Clock cycles
 *  0b001..0.5 usec
 *  0b010..1 usec
 *  0b011..10 usec
 *  0b100..100 usec
 *  0b101..1 msec
 *  0b110..10 msec
 *  0b111..100 msec
 */
#define FMUTEST_R_TIMER_CTRL_TLVSUNIT(x)         (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TIMER_CTRL_TLVSUNIT_SHIFT)) & FMUTEST_R_TIMER_CTRL_TLVSUNIT_MASK)

#define FMUTEST_R_TIMER_CTRL_TLVSDLY_L_MASK      (0x80000000U)
#define FMUTEST_R_TIMER_CTRL_TLVSDLY_L_SHIFT     (31U)
/*! TLVSDLY_L - Tlvs Time Delay Scalar Low */
#define FMUTEST_R_TIMER_CTRL_TLVSDLY_L(x)        (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TIMER_CTRL_TLVSDLY_L_SHIFT)) & FMUTEST_R_TIMER_CTRL_TLVSDLY_L_MASK)
/*! @} */

/*! @name R_TEST_CTRL - BIST Test Control Register */
/*! @{ */

#define FMUTEST_R_TEST_CTRL_BUSY_MASK            (0x1U)
#define FMUTEST_R_TEST_CTRL_BUSY_SHIFT           (0U)
/*! BUSY - BIST Busy Status
 *  0b0..BIST is idle
 *  0b1..BIST is busy
 */
#define FMUTEST_R_TEST_CTRL_BUSY(x)              (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TEST_CTRL_BUSY_SHIFT)) & FMUTEST_R_TEST_CTRL_BUSY_MASK)

#define FMUTEST_R_TEST_CTRL_DEBUG_MASK           (0x2U)
#define FMUTEST_R_TEST_CTRL_DEBUG_SHIFT          (1U)
/*! DEBUG - BIST Debug Status */
#define FMUTEST_R_TEST_CTRL_DEBUG(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TEST_CTRL_DEBUG_SHIFT)) & FMUTEST_R_TEST_CTRL_DEBUG_MASK)

#define FMUTEST_R_TEST_CTRL_STATUS0_MASK         (0x4U)
#define FMUTEST_R_TEST_CTRL_STATUS0_SHIFT        (2U)
/*! STATUS0 - BIST Status 0
 *  0b0..BIST test passed on flash block 0
 *  0b1..BIST test failed on flash block 0
 */
#define FMUTEST_R_TEST_CTRL_STATUS0(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TEST_CTRL_STATUS0_SHIFT)) & FMUTEST_R_TEST_CTRL_STATUS0_MASK)

#define FMUTEST_R_TEST_CTRL_STATUS1_MASK         (0x8U)
#define FMUTEST_R_TEST_CTRL_STATUS1_SHIFT        (3U)
/*! STATUS1 - BIST status 1
 *  0b0..BIST test passed on flash block 1
 *  0b1..BIST test failed on flash block 1
 */
#define FMUTEST_R_TEST_CTRL_STATUS1(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TEST_CTRL_STATUS1_SHIFT)) & FMUTEST_R_TEST_CTRL_STATUS1_MASK)

#define FMUTEST_R_TEST_CTRL_DEBUGRUN_MASK        (0x10U)
#define FMUTEST_R_TEST_CTRL_DEBUGRUN_SHIFT       (4U)
/*! DEBUGRUN - BIST Continue Debug Run */
#define FMUTEST_R_TEST_CTRL_DEBUGRUN(x)          (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TEST_CTRL_DEBUGRUN_SHIFT)) & FMUTEST_R_TEST_CTRL_DEBUGRUN_MASK)

#define FMUTEST_R_TEST_CTRL_STARTRUN_MASK        (0x20U)
#define FMUTEST_R_TEST_CTRL_STARTRUN_SHIFT       (5U)
/*! STARTRUN - Run New BIST Operation */
#define FMUTEST_R_TEST_CTRL_STARTRUN(x)          (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TEST_CTRL_STARTRUN_SHIFT)) & FMUTEST_R_TEST_CTRL_STARTRUN_MASK)

#define FMUTEST_R_TEST_CTRL_CMDINDEX_MASK        (0xFFC0U)
#define FMUTEST_R_TEST_CTRL_CMDINDEX_SHIFT       (6U)
/*! CMDINDEX - BIST Command Index (code) */
#define FMUTEST_R_TEST_CTRL_CMDINDEX(x)          (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TEST_CTRL_CMDINDEX_SHIFT)) & FMUTEST_R_TEST_CTRL_CMDINDEX_MASK)

#define FMUTEST_R_TEST_CTRL_DISABLE_IP1_MASK     (0x10000U)
#define FMUTEST_R_TEST_CTRL_DISABLE_IP1_SHIFT    (16U)
/*! DISABLE_IP1 - BIST Disable IP1 */
#define FMUTEST_R_TEST_CTRL_DISABLE_IP1(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TEST_CTRL_DISABLE_IP1_SHIFT)) & FMUTEST_R_TEST_CTRL_DISABLE_IP1_MASK)
/*! @} */

/*! @name R_ABORT_LOOP - BIST Abort Loop Register */
/*! @{ */

#define FMUTEST_R_ABORT_LOOP_ABORT_LOOP_MASK     (0x1U)
#define FMUTEST_R_ABORT_LOOP_ABORT_LOOP_SHIFT    (0U)
/*! ABORT_LOOP - Abort Loop
 *  0b0..No effect
 *  0b1..Abort BIST loop commands and force the loop counter to return to 0x0
 */
#define FMUTEST_R_ABORT_LOOP_ABORT_LOOP(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_ABORT_LOOP_ABORT_LOOP_SHIFT)) & FMUTEST_R_ABORT_LOOP_ABORT_LOOP_MASK)
/*! @} */

/*! @name R_ADR_QUERY - BIST Address Query Register */
/*! @{ */

#define FMUTEST_R_ADR_QUERY_YADRFAIL_MASK        (0x1FU)
#define FMUTEST_R_ADR_QUERY_YADRFAIL_SHIFT       (0U)
/*! YADRFAIL - Failing YADR */
#define FMUTEST_R_ADR_QUERY_YADRFAIL(x)          (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_ADR_QUERY_YADRFAIL_SHIFT)) & FMUTEST_R_ADR_QUERY_YADRFAIL_MASK)

#define FMUTEST_R_ADR_QUERY_XADRFAIL_MASK        (0x1FFE0U)
#define FMUTEST_R_ADR_QUERY_XADRFAIL_SHIFT       (5U)
/*! XADRFAIL - Failing XADR */
#define FMUTEST_R_ADR_QUERY_XADRFAIL(x)          (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_ADR_QUERY_XADRFAIL_SHIFT)) & FMUTEST_R_ADR_QUERY_XADRFAIL_MASK)
/*! @} */

/*! @name R_DOUT_QUERY0 - BIST DOUT Query 0 Register */
/*! @{ */

#define FMUTEST_R_DOUT_QUERY0_DOUTFAIL_MASK      (0xFFFFFFFFU)
#define FMUTEST_R_DOUT_QUERY0_DOUTFAIL_SHIFT     (0U)
/*! DOUTFAIL - Failing DOUT Low */
#define FMUTEST_R_DOUT_QUERY0_DOUTFAIL(x)        (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_DOUT_QUERY0_DOUTFAIL_SHIFT)) & FMUTEST_R_DOUT_QUERY0_DOUTFAIL_MASK)
/*! @} */

/*! @name R_SMW_QUERY - BIST SMW Query Register */
/*! @{ */

#define FMUTEST_R_SMW_QUERY_SMWLOOP_MASK         (0x3FFU)
#define FMUTEST_R_SMW_QUERY_SMWLOOP_SHIFT        (0U)
/*! SMWLOOP - SMW Total Loop Count */
#define FMUTEST_R_SMW_QUERY_SMWLOOP(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMW_QUERY_SMWLOOP_SHIFT)) & FMUTEST_R_SMW_QUERY_SMWLOOP_MASK)

#define FMUTEST_R_SMW_QUERY_SMWLAST_MASK         (0x7FC00U)
#define FMUTEST_R_SMW_QUERY_SMWLAST_SHIFT        (10U)
/*! SMWLAST - SMW Last Voltage Setting */
#define FMUTEST_R_SMW_QUERY_SMWLAST(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMW_QUERY_SMWLAST_SHIFT)) & FMUTEST_R_SMW_QUERY_SMWLAST_MASK)
/*! @} */

/*! @name R_SMW_SETTING0 - BIST SMW Setting 0 Register */
/*! @{ */

#define FMUTEST_R_SMW_SETTING0_SMWPARM0_MASK     (0x7FFFFFFFU)
#define FMUTEST_R_SMW_SETTING0_SMWPARM0_SHIFT    (0U)
/*! SMWPARM0 - SMW Parameter Set 0 */
#define FMUTEST_R_SMW_SETTING0_SMWPARM0(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMW_SETTING0_SMWPARM0_SHIFT)) & FMUTEST_R_SMW_SETTING0_SMWPARM0_MASK)
/*! @} */

/*! @name R_SMW_SETTING1 - BIST SMW Setting 1 Register */
/*! @{ */

#define FMUTEST_R_SMW_SETTING1_SMWPARM1_MASK     (0xFFFFFFFU)
#define FMUTEST_R_SMW_SETTING1_SMWPARM1_SHIFT    (0U)
/*! SMWPARM1 - SMW Parameter Set 1 */
#define FMUTEST_R_SMW_SETTING1_SMWPARM1(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMW_SETTING1_SMWPARM1_SHIFT)) & FMUTEST_R_SMW_SETTING1_SMWPARM1_MASK)
/*! @} */

/*! @name R_SMP_WHV0 - BIST SMP WHV Setting 0 Register */
/*! @{ */

#define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK          (0xFFFFFFFFU)
#define FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT         (0U)
/*! SMPWHV0 - SMP WHV Parameter Set 0 */
#define FMUTEST_R_SMP_WHV0_SMPWHV0(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
/*! @} */

/*! @name R_SMP_WHV1 - BIST SMP WHV Setting 1 Register */
/*! @{ */

#define FMUTEST_R_SMP_WHV1_SMPWHV1_MASK          (0xFFFFFFFFU)
#define FMUTEST_R_SMP_WHV1_SMPWHV1_SHIFT         (0U)
/*! SMPWHV1 - SMP WHV Parameter Set 1 */
#define FMUTEST_R_SMP_WHV1_SMPWHV1(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV1_SMPWHV1_SHIFT)) & FMUTEST_R_SMP_WHV1_SMPWHV1_MASK)
/*! @} */

/*! @name R_SME_WHV0 - BIST SME WHV Setting 0 Register */
/*! @{ */

#define FMUTEST_R_SME_WHV0_SMEWHV0_MASK          (0xFFFFFFFFU)
#define FMUTEST_R_SME_WHV0_SMEWHV0_SHIFT         (0U)
/*! SMEWHV0 - SME WHV Parameter Set 0 */
#define FMUTEST_R_SME_WHV0_SMEWHV0(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_SME_WHV0_SMEWHV0_SHIFT)) & FMUTEST_R_SME_WHV0_SMEWHV0_MASK)
/*! @} */

/*! @name R_SME_WHV1 - BIST SME WHV Setting 1 Register */
/*! @{ */

#define FMUTEST_R_SME_WHV1_SMEWHV1_MASK          (0xFFFFFFFFU)
#define FMUTEST_R_SME_WHV1_SMEWHV1_SHIFT         (0U)
/*! SMEWHV1 - SME WHV Parameter Set 1 */
#define FMUTEST_R_SME_WHV1_SMEWHV1(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_SME_WHV1_SMEWHV1_SHIFT)) & FMUTEST_R_SME_WHV1_SMEWHV1_MASK)
/*! @} */

/*! @name R_SMW_SETTING2 - BIST SMW Setting 2 Register */
/*! @{ */

#define FMUTEST_R_SMW_SETTING2_SMWPARM2_MASK     (0x1FFFFFFFU)
#define FMUTEST_R_SMW_SETTING2_SMWPARM2_SHIFT    (0U)
/*! SMWPARM2 - SMW Parameter Set 2 */
#define FMUTEST_R_SMW_SETTING2_SMWPARM2(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMW_SETTING2_SMWPARM2_SHIFT)) & FMUTEST_R_SMW_SETTING2_SMWPARM2_MASK)
/*! @} */

/*! @name R_D_MISR0 - BIST DIN MISR 0 Register */
/*! @{ */

#define FMUTEST_R_D_MISR0_DATASIG0_MASK          (0xFFFFFFFFU)
#define FMUTEST_R_D_MISR0_DATASIG0_SHIFT         (0U)
/*! DATASIG0 - Data Signature */
#define FMUTEST_R_D_MISR0_DATASIG0(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_D_MISR0_DATASIG0_SHIFT)) & FMUTEST_R_D_MISR0_DATASIG0_MASK)
/*! @} */

/*! @name R_A_MISR0 - BIST Address MISR 0 Register */
/*! @{ */

#define FMUTEST_R_A_MISR0_ADRSIG0_MASK           (0xFFFFFFFFU)
#define FMUTEST_R_A_MISR0_ADRSIG0_SHIFT          (0U)
/*! ADRSIG0 - Address Signature */
#define FMUTEST_R_A_MISR0_ADRSIG0(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_A_MISR0_ADRSIG0_SHIFT)) & FMUTEST_R_A_MISR0_ADRSIG0_MASK)
/*! @} */

/*! @name R_C_MISR0 - BIST Control MISR 0 Register */
/*! @{ */

#define FMUTEST_R_C_MISR0_CTRLSIG0_MASK          (0xFFFFFFFFU)
#define FMUTEST_R_C_MISR0_CTRLSIG0_SHIFT         (0U)
/*! CTRLSIG0 - Control Signature */
#define FMUTEST_R_C_MISR0_CTRLSIG0(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_C_MISR0_CTRLSIG0_SHIFT)) & FMUTEST_R_C_MISR0_CTRLSIG0_MASK)
/*! @} */

/*! @name R_SMW_SETTING3 - BIST SMW Setting 3 Register */
/*! @{ */

#define FMUTEST_R_SMW_SETTING3_SMWPARM3_MASK     (0x1FFFFU)
#define FMUTEST_R_SMW_SETTING3_SMWPARM3_SHIFT    (0U)
/*! SMWPARM3 - SMW Parameter Set 3 */
#define FMUTEST_R_SMW_SETTING3_SMWPARM3(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMW_SETTING3_SMWPARM3_SHIFT)) & FMUTEST_R_SMW_SETTING3_SMWPARM3_MASK)
/*! @} */

/*! @name R_DATA_CTRL1 - BIST Data Control 1 Register */
/*! @{ */

#define FMUTEST_R_DATA_CTRL1_DATA1_MASK          (0xFFFFFFFFU)
#define FMUTEST_R_DATA_CTRL1_DATA1_SHIFT         (0U)
/*! DATA1 - BIST Data 1 Low */
#define FMUTEST_R_DATA_CTRL1_DATA1(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_DATA_CTRL1_DATA1_SHIFT)) & FMUTEST_R_DATA_CTRL1_DATA1_MASK)
/*! @} */

/*! @name R_DATA_CTRL2 - BIST Data Control 2 Register */
/*! @{ */

#define FMUTEST_R_DATA_CTRL2_DATA2_MASK          (0xFFFFFFFFU)
#define FMUTEST_R_DATA_CTRL2_DATA2_SHIFT         (0U)
/*! DATA2 - BIST Data 2 Low */
#define FMUTEST_R_DATA_CTRL2_DATA2(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_DATA_CTRL2_DATA2_SHIFT)) & FMUTEST_R_DATA_CTRL2_DATA2_MASK)
/*! @} */

/*! @name R_DATA_CTRL3 - BIST Data Control 3 Register */
/*! @{ */

#define FMUTEST_R_DATA_CTRL3_DATA3_MASK          (0xFFFFFFFFU)
#define FMUTEST_R_DATA_CTRL3_DATA3_SHIFT         (0U)
/*! DATA3 - BIST Data 3 Low */
#define FMUTEST_R_DATA_CTRL3_DATA3(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_DATA_CTRL3_DATA3_SHIFT)) & FMUTEST_R_DATA_CTRL3_DATA3_MASK)
/*! @} */

/*! @name R_REPAIR0_0 - BIST Repair 0 for Block 0 Register */
/*! @{ */

#define FMUTEST_R_REPAIR0_0_RDIS0_0_MASK         (0x1U)
#define FMUTEST_R_REPAIR0_0_RDIS0_0_SHIFT        (0U)
/*! RDIS0_0 - Control Repair 0 in Block 0.
 *  0b0..Repair address is valid
 *  0b1..Repair address is not valid
 */
#define FMUTEST_R_REPAIR0_0_RDIS0_0(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_REPAIR0_0_RDIS0_0_SHIFT)) & FMUTEST_R_REPAIR0_0_RDIS0_0_MASK)

#define FMUTEST_R_REPAIR0_0_RADR0_0_MASK         (0x1FEU)
#define FMUTEST_R_REPAIR0_0_RADR0_0_SHIFT        (1U)
/*! RADR0_0 - XADR for Repair 0 in Block 0 */
#define FMUTEST_R_REPAIR0_0_RADR0_0(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_REPAIR0_0_RADR0_0_SHIFT)) & FMUTEST_R_REPAIR0_0_RADR0_0_MASK)
/*! @} */

/*! @name R_REPAIR0_1 - BIST Repair 1 Block 0 Register */
/*! @{ */

#define FMUTEST_R_REPAIR0_1_RDIS0_1_MASK         (0x1U)
#define FMUTEST_R_REPAIR0_1_RDIS0_1_SHIFT        (0U)
/*! RDIS0_1 - Control Repair 1 in Block 0.
 *  0b0..Repair address is valid
 *  0b1..Repair address is not valid
 */
#define FMUTEST_R_REPAIR0_1_RDIS0_1(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_REPAIR0_1_RDIS0_1_SHIFT)) & FMUTEST_R_REPAIR0_1_RDIS0_1_MASK)

#define FMUTEST_R_REPAIR0_1_RADR0_1_MASK         (0x1FEU)
#define FMUTEST_R_REPAIR0_1_RADR0_1_SHIFT        (1U)
/*! RADR0_1 - XADR for Repair 1 in Block 0. */
#define FMUTEST_R_REPAIR0_1_RADR0_1(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_REPAIR0_1_RADR0_1_SHIFT)) & FMUTEST_R_REPAIR0_1_RADR0_1_MASK)
/*! @} */

/*! @name R_REPAIR1_0 - BIST Repair 0 Block 1 Register */
/*! @{ */

#define FMUTEST_R_REPAIR1_0_RDIS1_0_MASK         (0x1U)
#define FMUTEST_R_REPAIR1_0_RDIS1_0_SHIFT        (0U)
/*! RDIS1_0 - Control Repair 0 in Block 1.
 *  0b0..Repair address is valid
 *  0b1..Repair address is not valid
 */
#define FMUTEST_R_REPAIR1_0_RDIS1_0(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_REPAIR1_0_RDIS1_0_SHIFT)) & FMUTEST_R_REPAIR1_0_RDIS1_0_MASK)

#define FMUTEST_R_REPAIR1_0_RADR1_0_MASK         (0x1FEU)
#define FMUTEST_R_REPAIR1_0_RADR1_0_SHIFT        (1U)
/*! RADR1_0 - XADR for Repair 0 in Block 1. */
#define FMUTEST_R_REPAIR1_0_RADR1_0(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_REPAIR1_0_RADR1_0_SHIFT)) & FMUTEST_R_REPAIR1_0_RADR1_0_MASK)
/*! @} */

/*! @name R_REPAIR1_1 - BIST Repair 1 Block 1 Register */
/*! @{ */

#define FMUTEST_R_REPAIR1_1_RDIS1_1_MASK         (0x1U)
#define FMUTEST_R_REPAIR1_1_RDIS1_1_SHIFT        (0U)
/*! RDIS1_1 - Control Repair 1 in Block 1.
 *  0b0..Repair address is valid
 *  0b1..Repair address is not valid
 */
#define FMUTEST_R_REPAIR1_1_RDIS1_1(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_REPAIR1_1_RDIS1_1_SHIFT)) & FMUTEST_R_REPAIR1_1_RDIS1_1_MASK)

#define FMUTEST_R_REPAIR1_1_RADR1_1_MASK         (0x1FEU)
#define FMUTEST_R_REPAIR1_1_RADR1_1_SHIFT        (1U)
/*! RADR1_1 - XADR for Repair 1 in Block 1. */
#define FMUTEST_R_REPAIR1_1_RADR1_1(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_REPAIR1_1_RADR1_1_SHIFT)) & FMUTEST_R_REPAIR1_1_RADR1_1_MASK)
/*! @} */

/*! @name R_DATA_CTRL0_EX - BIST Data Control 0 Extension Register */
/*! @{ */

#define FMUTEST_R_DATA_CTRL0_EX_DATA0X_MASK      (0x7U)
#define FMUTEST_R_DATA_CTRL0_EX_DATA0X_SHIFT     (0U)
/*! DATA0X - BIST Data 0 High */
#define FMUTEST_R_DATA_CTRL0_EX_DATA0X(x)        (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_DATA_CTRL0_EX_DATA0X_SHIFT)) & FMUTEST_R_DATA_CTRL0_EX_DATA0X_MASK)
/*! @} */

/*! @name R_TIMER_CTRL_EX - BIST Timer Control Extension Register */
/*! @{ */

#define FMUTEST_R_TIMER_CTRL_EX_TLVSDLY_H_MASK   (0x7U)
#define FMUTEST_R_TIMER_CTRL_EX_TLVSDLY_H_SHIFT  (0U)
/*! TLVSDLY_H - Tlvs Time Delay Scalar High */
#define FMUTEST_R_TIMER_CTRL_EX_TLVSDLY_H(x)     (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_TIMER_CTRL_EX_TLVSDLY_H_SHIFT)) & FMUTEST_R_TIMER_CTRL_EX_TLVSDLY_H_MASK)
/*! @} */

/*! @name R_DOUT_QUERY1 - BIST DOUT Query 1 Register */
/*! @{ */

#define FMUTEST_R_DOUT_QUERY1_DOUT_MASK          (0x7U)
#define FMUTEST_R_DOUT_QUERY1_DOUT_SHIFT         (0U)
/*! DOUT - Failing DOUT High */
#define FMUTEST_R_DOUT_QUERY1_DOUT(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_DOUT_QUERY1_DOUT_SHIFT)) & FMUTEST_R_DOUT_QUERY1_DOUT_MASK)
/*! @} */

/*! @name R_D_MISR1 - BIST DIN MISR 1 Register */
/*! @{ */

#define FMUTEST_R_D_MISR1_DATASIG1_MASK          (0xFFU)
#define FMUTEST_R_D_MISR1_DATASIG1_SHIFT         (0U)
/*! DATASIG1 - MISR Data Signature High */
#define FMUTEST_R_D_MISR1_DATASIG1(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_D_MISR1_DATASIG1_SHIFT)) & FMUTEST_R_D_MISR1_DATASIG1_MASK)
/*! @} */

/*! @name R_A_MISR1 - BIST Address MISR 1 Register */
/*! @{ */

#define FMUTEST_R_A_MISR1_ADRSIG1_MASK           (0xFFU)
#define FMUTEST_R_A_MISR1_ADRSIG1_SHIFT          (0U)
/*! ADRSIG1 - MISR Address Signature High */
#define FMUTEST_R_A_MISR1_ADRSIG1(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_A_MISR1_ADRSIG1_SHIFT)) & FMUTEST_R_A_MISR1_ADRSIG1_MASK)
/*! @} */

/*! @name R_C_MISR1 - BIST Control MISR 1 Register */
/*! @{ */

#define FMUTEST_R_C_MISR1_CTRLSIG1_MASK          (0xFFU)
#define FMUTEST_R_C_MISR1_CTRLSIG1_SHIFT         (0U)
/*! CTRLSIG1 - MISR Control Signature High */
#define FMUTEST_R_C_MISR1_CTRLSIG1(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_C_MISR1_CTRLSIG1_SHIFT)) & FMUTEST_R_C_MISR1_CTRLSIG1_MASK)
/*! @} */

/*! @name R_DATA_CTRL1_EX - BIST Data Control 1 Extension Register */
/*! @{ */

#define FMUTEST_R_DATA_CTRL1_EX_DATA1X_MASK      (0x7U)
#define FMUTEST_R_DATA_CTRL1_EX_DATA1X_SHIFT     (0U)
/*! DATA1X - BIST Data 1 High */
#define FMUTEST_R_DATA_CTRL1_EX_DATA1X(x)        (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_DATA_CTRL1_EX_DATA1X_SHIFT)) & FMUTEST_R_DATA_CTRL1_EX_DATA1X_MASK)
/*! @} */

/*! @name R_DATA_CTRL2_EX - BIST Data Control 2 Extension Register */
/*! @{ */

#define FMUTEST_R_DATA_CTRL2_EX_DATA2X_MASK      (0x7U)
#define FMUTEST_R_DATA_CTRL2_EX_DATA2X_SHIFT     (0U)
/*! DATA2X - BIST Data 2 High */
#define FMUTEST_R_DATA_CTRL2_EX_DATA2X(x)        (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_DATA_CTRL2_EX_DATA2X_SHIFT)) & FMUTEST_R_DATA_CTRL2_EX_DATA2X_MASK)
/*! @} */

/*! @name R_DATA_CTRL3_EX - BIST Data Control 3 Extension Register */
/*! @{ */

#define FMUTEST_R_DATA_CTRL3_EX_DATA3X_MASK      (0x7U)
#define FMUTEST_R_DATA_CTRL3_EX_DATA3X_SHIFT     (0U)
/*! DATA3X - BIST Data 3 High */
#define FMUTEST_R_DATA_CTRL3_EX_DATA3X(x)        (((uint32_t)(((uint32_t)(x)) << FMUTEST_R_DATA_CTRL3_EX_DATA3X_SHIFT)) & FMUTEST_R_DATA_CTRL3_EX_DATA3X_MASK)
/*! @} */

/*! @name SMW_TIMER_OPTION - SMW Timer Option Register */
/*! @{ */

#define FMUTEST_SMW_TIMER_OPTION_SMW_CDIVL_MASK  (0xFFU)
#define FMUTEST_SMW_TIMER_OPTION_SMW_CDIVL_SHIFT (0U)
/*! SMW_CDIVL - Clock Divide Scalar for Long Pulse */
#define FMUTEST_SMW_TIMER_OPTION_SMW_CDIVL(x)    (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_TIMER_OPTION_SMW_CDIVL_SHIFT)) & FMUTEST_SMW_TIMER_OPTION_SMW_CDIVL_MASK)

#define FMUTEST_SMW_TIMER_OPTION_SMW_TVFY_MASK   (0x1F00U)
#define FMUTEST_SMW_TIMER_OPTION_SMW_TVFY_SHIFT  (8U)
/*! SMW_TVFY - Timer Adjust for Verify */
#define FMUTEST_SMW_TIMER_OPTION_SMW_TVFY(x)     (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_TIMER_OPTION_SMW_TVFY_SHIFT)) & FMUTEST_SMW_TIMER_OPTION_SMW_TVFY_MASK)
/*! @} */

/*! @name SMW_SETTING_OPTION0 - SMW Setting Option 0 Register */
/*! @{ */

#define FMUTEST_SMW_SETTING_OPTION0_MV_INIT_MASK (0x1C000U)
#define FMUTEST_SMW_SETTING_OPTION0_MV_INIT_SHIFT (14U)
/*! MV_INIT - Medium Voltage Level Select Initial */
#define FMUTEST_SMW_SETTING_OPTION0_MV_INIT(x)   (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION0_MV_INIT_SHIFT)) & FMUTEST_SMW_SETTING_OPTION0_MV_INIT_MASK)

#define FMUTEST_SMW_SETTING_OPTION0_MV_END_MASK  (0xE0000U)
#define FMUTEST_SMW_SETTING_OPTION0_MV_END_SHIFT (17U)
/*! MV_END - Medium Voltage Level Select Final */
#define FMUTEST_SMW_SETTING_OPTION0_MV_END(x)    (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION0_MV_END_SHIFT)) & FMUTEST_SMW_SETTING_OPTION0_MV_END_MASK)

#define FMUTEST_SMW_SETTING_OPTION0_MV_MISC_MASK (0xF00000U)
#define FMUTEST_SMW_SETTING_OPTION0_MV_MISC_SHIFT (20U)
/*! MV_MISC - Medium Voltage Control Misc */
#define FMUTEST_SMW_SETTING_OPTION0_MV_MISC(x)   (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION0_MV_MISC_SHIFT)) & FMUTEST_SMW_SETTING_OPTION0_MV_MISC_MASK)

#define FMUTEST_SMW_SETTING_OPTION0_IPGM_INIT_MASK (0x3000000U)
#define FMUTEST_SMW_SETTING_OPTION0_IPGM_INIT_SHIFT (24U)
/*! IPGM_INIT - Program Current Control Initial */
#define FMUTEST_SMW_SETTING_OPTION0_IPGM_INIT(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION0_IPGM_INIT_SHIFT)) & FMUTEST_SMW_SETTING_OPTION0_IPGM_INIT_MASK)

#define FMUTEST_SMW_SETTING_OPTION0_IPGM_END_MASK (0xC000000U)
#define FMUTEST_SMW_SETTING_OPTION0_IPGM_END_SHIFT (26U)
/*! IPGM_END - Program Current Control Final */
#define FMUTEST_SMW_SETTING_OPTION0_IPGM_END(x)  (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION0_IPGM_END_SHIFT)) & FMUTEST_SMW_SETTING_OPTION0_IPGM_END_MASK)

#define FMUTEST_SMW_SETTING_OPTION0_IPGM_MISC_MASK (0x70000000U)
#define FMUTEST_SMW_SETTING_OPTION0_IPGM_MISC_SHIFT (28U)
/*! IPGM_MISC - Program Current Control Misc */
#define FMUTEST_SMW_SETTING_OPTION0_IPGM_MISC(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION0_IPGM_MISC_SHIFT)) & FMUTEST_SMW_SETTING_OPTION0_IPGM_MISC_MASK)
/*! @} */

/*! @name SMW_SETTING_OPTION2 - SMW Setting Option 2 Register */
/*! @{ */

#define FMUTEST_SMW_SETTING_OPTION2_THVS_CTRL_MASK (0x7U)
#define FMUTEST_SMW_SETTING_OPTION2_THVS_CTRL_SHIFT (0U)
/*! THVS_CTRL - Thvs control */
#define FMUTEST_SMW_SETTING_OPTION2_THVS_CTRL(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION2_THVS_CTRL_SHIFT)) & FMUTEST_SMW_SETTING_OPTION2_THVS_CTRL_MASK)

#define FMUTEST_SMW_SETTING_OPTION2_TRCV_CTRL_MASK (0x38U)
#define FMUTEST_SMW_SETTING_OPTION2_TRCV_CTRL_SHIFT (3U)
/*! TRCV_CTRL - Trcv Control */
#define FMUTEST_SMW_SETTING_OPTION2_TRCV_CTRL(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION2_TRCV_CTRL_SHIFT)) & FMUTEST_SMW_SETTING_OPTION2_TRCV_CTRL_MASK)

#define FMUTEST_SMW_SETTING_OPTION2_XTRA_ERS_MASK (0xC0U)
#define FMUTEST_SMW_SETTING_OPTION2_XTRA_ERS_SHIFT (6U)
/*! XTRA_ERS - Number of Post Shots for SME */
#define FMUTEST_SMW_SETTING_OPTION2_XTRA_ERS(x)  (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION2_XTRA_ERS_SHIFT)) & FMUTEST_SMW_SETTING_OPTION2_XTRA_ERS_MASK)

#define FMUTEST_SMW_SETTING_OPTION2_XTRA_PGM_MASK (0x300U)
#define FMUTEST_SMW_SETTING_OPTION2_XTRA_PGM_SHIFT (8U)
/*! XTRA_PGM - Number of Post Shots for SMP */
#define FMUTEST_SMW_SETTING_OPTION2_XTRA_PGM(x)  (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION2_XTRA_PGM_SHIFT)) & FMUTEST_SMW_SETTING_OPTION2_XTRA_PGM_MASK)

#define FMUTEST_SMW_SETTING_OPTION2_WHV_CNTR_MASK (0x3FC00U)
#define FMUTEST_SMW_SETTING_OPTION2_WHV_CNTR_SHIFT (10U)
/*! WHV_CNTR - WHV Counter */
#define FMUTEST_SMW_SETTING_OPTION2_WHV_CNTR(x)  (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION2_WHV_CNTR_SHIFT)) & FMUTEST_SMW_SETTING_OPTION2_WHV_CNTR_MASK)

#define FMUTEST_SMW_SETTING_OPTION2_POST_TERS_MASK (0x1C0000U)
#define FMUTEST_SMW_SETTING_OPTION2_POST_TERS_SHIFT (18U)
/*! POST_TERS - Post Ters Time
 *  0b000..50 usec
 *  0b001..100 usec
 *  0b010..200 usec
 *  0b011..300 usec
 *  0b100..500 usec
 *  0b101..1 msec
 *  0b110..1.5 msec
 *  0b111..2 msec
 */
#define FMUTEST_SMW_SETTING_OPTION2_POST_TERS(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION2_POST_TERS_SHIFT)) & FMUTEST_SMW_SETTING_OPTION2_POST_TERS_MASK)

#define FMUTEST_SMW_SETTING_OPTION2_POST_TPGM_MASK (0x600000U)
#define FMUTEST_SMW_SETTING_OPTION2_POST_TPGM_SHIFT (21U)
/*! POST_TPGM - Post Tpgm Time
 *  0b00..1 usec
 *  0b01..2 usec
 *  0b10..4 usec
 *  0b11..8 usec
 */
#define FMUTEST_SMW_SETTING_OPTION2_POST_TPGM(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION2_POST_TPGM_SHIFT)) & FMUTEST_SMW_SETTING_OPTION2_POST_TPGM_MASK)

#define FMUTEST_SMW_SETTING_OPTION2_VFY_OPT_MASK (0x1800000U)
#define FMUTEST_SMW_SETTING_OPTION2_VFY_OPT_SHIFT (23U)
/*! VFY_OPT - Verify Option
 *  0b00..Skip verify for post shot only, verify for all other shots
 *  0b01..Skip verify for the 1st and post shots
 *  0b10..Skip the 1st, 2nd, and post shots
 *  0b11..Skip verify for all shots
 */
#define FMUTEST_SMW_SETTING_OPTION2_VFY_OPT(x)   (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION2_VFY_OPT_SHIFT)) & FMUTEST_SMW_SETTING_OPTION2_VFY_OPT_MASK)

#define FMUTEST_SMW_SETTING_OPTION2_TPGM_OPT_MASK (0x6000000U)
#define FMUTEST_SMW_SETTING_OPTION2_TPGM_OPT_SHIFT (25U)
/*! TPGM_OPT - Tpgm Option
 *  0b00..Fixed Tpgm for all shots, except post shot
 *  0b01..Increase Tpgm option by 1 for each loop until Tpgm reaches 4 usec
 *  0b10..Increase Tpgm option by 1 for each loop until Tpgm reaches 8 usec
 *  0b11..Unused
 */
#define FMUTEST_SMW_SETTING_OPTION2_TPGM_OPT(x)  (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION2_TPGM_OPT_SHIFT)) & FMUTEST_SMW_SETTING_OPTION2_TPGM_OPT_MASK)

#define FMUTEST_SMW_SETTING_OPTION2_MASK0_OPT_MASK (0x8000000U)
#define FMUTEST_SMW_SETTING_OPTION2_MASK0_OPT_SHIFT (27U)
/*! MASK0_OPT - MASK0_OPT
 *  0b0..Mask programmed bits passing PV until extra shot
 *  0b1..Always program bits even if they pass PV
 */
#define FMUTEST_SMW_SETTING_OPTION2_MASK0_OPT(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION2_MASK0_OPT_SHIFT)) & FMUTEST_SMW_SETTING_OPTION2_MASK0_OPT_MASK)

#define FMUTEST_SMW_SETTING_OPTION2_DIS_PRER_MASK (0x10000000U)
#define FMUTEST_SMW_SETTING_OPTION2_DIS_PRER_SHIFT (28U)
/*! DIS_PRER - Disable pre-PV Read before First Program Shot
 *  0b0..Enable pre-PV read before first program shot
 *  0b1..Disable pre-PV read before first program shot
 */
#define FMUTEST_SMW_SETTING_OPTION2_DIS_PRER(x)  (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION2_DIS_PRER_SHIFT)) & FMUTEST_SMW_SETTING_OPTION2_DIS_PRER_MASK)
/*! @} */

/*! @name SMW_SETTING_OPTION3 - SMW Setting Option 3 Register */
/*! @{ */

#define FMUTEST_SMW_SETTING_OPTION3_HEM_WHV_CNTR_MASK (0xFFU)
#define FMUTEST_SMW_SETTING_OPTION3_HEM_WHV_CNTR_SHIFT (0U)
/*! HEM_WHV_CNTR - WHV_COUNTER for HEM-erase Cycle */
#define FMUTEST_SMW_SETTING_OPTION3_HEM_WHV_CNTR(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION3_HEM_WHV_CNTR_SHIFT)) & FMUTEST_SMW_SETTING_OPTION3_HEM_WHV_CNTR_MASK)

#define FMUTEST_SMW_SETTING_OPTION3_HEM_MAX_ERS_MASK (0x1FF00U)
#define FMUTEST_SMW_SETTING_OPTION3_HEM_MAX_ERS_SHIFT (8U)
/*! HEM_MAX_ERS - HEM Max Erase Shot Count */
#define FMUTEST_SMW_SETTING_OPTION3_HEM_MAX_ERS(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION3_HEM_MAX_ERS_SHIFT)) & FMUTEST_SMW_SETTING_OPTION3_HEM_MAX_ERS_MASK)
/*! @} */

/*! @name SMW_SMP_WHV_OPTION0 - SMW SMP WHV Option 0 Register */
/*! @{ */

#define FMUTEST_SMW_SMP_WHV_OPTION0_SMP_WHV_OPT0_MASK (0xFFFFFFFFU)
#define FMUTEST_SMW_SMP_WHV_OPTION0_SMP_WHV_OPT0_SHIFT (0U)
/*! SMP_WHV_OPT0 - Smart Program WHV Option Low */
#define FMUTEST_SMW_SMP_WHV_OPTION0_SMP_WHV_OPT0(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SMP_WHV_OPTION0_SMP_WHV_OPT0_SHIFT)) & FMUTEST_SMW_SMP_WHV_OPTION0_SMP_WHV_OPT0_MASK)
/*! @} */

/*! @name SMW_SME_WHV_OPTION0 - SMW SME WHV Option 0 Register */
/*! @{ */

#define FMUTEST_SMW_SME_WHV_OPTION0_SME_WHV_OPT0_MASK (0xFFFFFFFFU)
#define FMUTEST_SMW_SME_WHV_OPTION0_SME_WHV_OPT0_SHIFT (0U)
/*! SME_WHV_OPT0 - Smart Erase WHV Option Low */
#define FMUTEST_SMW_SME_WHV_OPTION0_SME_WHV_OPT0(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SME_WHV_OPTION0_SME_WHV_OPT0_SHIFT)) & FMUTEST_SMW_SME_WHV_OPTION0_SME_WHV_OPT0_MASK)
/*! @} */

/*! @name SMW_SETTING_OPTION1 - SMW Setting Option 1 Register */
/*! @{ */

#define FMUTEST_SMW_SETTING_OPTION1_TERS_CTRL0_MASK (0x7U)
#define FMUTEST_SMW_SETTING_OPTION1_TERS_CTRL0_SHIFT (0U)
/*! TERS_CTRL0 - Ters Control
 *  0b000..50 usec
 *  0b001..100 usec
 *  0b010..200 usec
 *  0b011..300 usec
 *  0b100..500 usec
 *  0b101..1 msec
 *  0b110..1.5 msec
 *  0b111..2 msec
 */
#define FMUTEST_SMW_SETTING_OPTION1_TERS_CTRL0(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION1_TERS_CTRL0_SHIFT)) & FMUTEST_SMW_SETTING_OPTION1_TERS_CTRL0_MASK)

#define FMUTEST_SMW_SETTING_OPTION1_TPGM_CTRL_MASK (0x18U)
#define FMUTEST_SMW_SETTING_OPTION1_TPGM_CTRL_SHIFT (3U)
/*! TPGM_CTRL - Tpgm Control
 *  0b00..1 usec
 *  0b01..2 usec
 *  0b10..4 usec
 *  0b11..8 usec
 */
#define FMUTEST_SMW_SETTING_OPTION1_TPGM_CTRL(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION1_TPGM_CTRL_SHIFT)) & FMUTEST_SMW_SETTING_OPTION1_TPGM_CTRL_MASK)

#define FMUTEST_SMW_SETTING_OPTION1_TNVS_CTRL_MASK (0xE0U)
#define FMUTEST_SMW_SETTING_OPTION1_TNVS_CTRL_SHIFT (5U)
/*! TNVS_CTRL - Tnvs Control
 *  0b000..5 usec
 *  0b001..8 usec
 *  0b010..11 usec
 *  0b011..14 usec
 *  0b100..17 usec
 *  0b101..20 usec
 *  0b110..23 usec
 *  0b111..26 usec
 */
#define FMUTEST_SMW_SETTING_OPTION1_TNVS_CTRL(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION1_TNVS_CTRL_SHIFT)) & FMUTEST_SMW_SETTING_OPTION1_TNVS_CTRL_MASK)

#define FMUTEST_SMW_SETTING_OPTION1_TNVH_CTRL_MASK (0x700U)
#define FMUTEST_SMW_SETTING_OPTION1_TNVH_CTRL_SHIFT (8U)
/*! TNVH_CTRL - Tnvh Control
 *  0b000..2 usec
 *  0b001..2.5 usec
 *  0b010..3 usec
 *  0b011..3.5 usec
 *  0b100..4 usec
 *  0b101..4.5 usec
 *  0b110..5 usec
 *  0b111..5.5 usec
 */
#define FMUTEST_SMW_SETTING_OPTION1_TNVH_CTRL(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION1_TNVH_CTRL_SHIFT)) & FMUTEST_SMW_SETTING_OPTION1_TNVH_CTRL_MASK)

#define FMUTEST_SMW_SETTING_OPTION1_TPGS_CTRL_MASK (0x3800U)
#define FMUTEST_SMW_SETTING_OPTION1_TPGS_CTRL_SHIFT (11U)
/*! TPGS_CTRL - Tpgs Control
 *  0b000..1 usec
 *  0b001..2 usec
 *  0b010..3 usec
 *  0b011..4 usec
 *  0b100..5 usec
 *  0b101..6 usec
 *  0b110..7 usec
 *  0b111..8 usec
 */
#define FMUTEST_SMW_SETTING_OPTION1_TPGS_CTRL(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION1_TPGS_CTRL_SHIFT)) & FMUTEST_SMW_SETTING_OPTION1_TPGS_CTRL_MASK)

#define FMUTEST_SMW_SETTING_OPTION1_MAX_ERASE_MASK (0x7FC000U)
#define FMUTEST_SMW_SETTING_OPTION1_MAX_ERASE_SHIFT (14U)
/*! MAX_ERASE - Number of Erase Shots */
#define FMUTEST_SMW_SETTING_OPTION1_MAX_ERASE(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION1_MAX_ERASE_SHIFT)) & FMUTEST_SMW_SETTING_OPTION1_MAX_ERASE_MASK)

#define FMUTEST_SMW_SETTING_OPTION1_MAX_PROG_MASK (0xF800000U)
#define FMUTEST_SMW_SETTING_OPTION1_MAX_PROG_SHIFT (23U)
/*! MAX_PROG - Number of Program Shots */
#define FMUTEST_SMW_SETTING_OPTION1_MAX_PROG(x)  (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SETTING_OPTION1_MAX_PROG_SHIFT)) & FMUTEST_SMW_SETTING_OPTION1_MAX_PROG_MASK)
/*! @} */

/*! @name SMW_SMP_WHV_OPTION1 - SMW SMP WHV Option 1 Register */
/*! @{ */

#define FMUTEST_SMW_SMP_WHV_OPTION1_SMP_WHV_OPT1_MASK (0xFFFFFFFFU)
#define FMUTEST_SMW_SMP_WHV_OPTION1_SMP_WHV_OPT1_SHIFT (0U)
/*! SMP_WHV_OPT1 - Smart Program WHV Option High */
#define FMUTEST_SMW_SMP_WHV_OPTION1_SMP_WHV_OPT1(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SMP_WHV_OPTION1_SMP_WHV_OPT1_SHIFT)) & FMUTEST_SMW_SMP_WHV_OPTION1_SMP_WHV_OPT1_MASK)
/*! @} */

/*! @name SMW_SME_WHV_OPTION1 - SMW SME WHV Option 1 Register */
/*! @{ */

#define FMUTEST_SMW_SME_WHV_OPTION1_SME_WHV_OPT1_MASK (0xFFFFFFFFU)
#define FMUTEST_SMW_SME_WHV_OPTION1_SME_WHV_OPT1_SHIFT (0U)
/*! SME_WHV_OPT1 - Smart Erase WHV Option High */
#define FMUTEST_SMW_SME_WHV_OPTION1_SME_WHV_OPT1(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_SME_WHV_OPTION1_SME_WHV_OPT1_SHIFT)) & FMUTEST_SMW_SME_WHV_OPTION1_SME_WHV_OPT1_MASK)
/*! @} */

/*! @name REPAIR0_0 - FMU Repair 0 Block 0 Register */
/*! @{ */

#define FMUTEST_REPAIR0_0_RDIS0_0_MASK           (0x1U)
#define FMUTEST_REPAIR0_0_RDIS0_0_SHIFT          (0U)
/*! RDIS0_0 - RDIS0_0
 *  0b0..Repair address is valid
 *  0b1..Repair address is not valid
 */
#define FMUTEST_REPAIR0_0_RDIS0_0(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_REPAIR0_0_RDIS0_0_SHIFT)) & FMUTEST_REPAIR0_0_RDIS0_0_MASK)

#define FMUTEST_REPAIR0_0_RADR0_0_MASK           (0x1FEU)
#define FMUTEST_REPAIR0_0_RADR0_0_SHIFT          (1U)
/*! RADR0_0 - RADR0_0 */
#define FMUTEST_REPAIR0_0_RADR0_0(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_REPAIR0_0_RADR0_0_SHIFT)) & FMUTEST_REPAIR0_0_RADR0_0_MASK)
/*! @} */

/*! @name REPAIR0_1 - FMU Repair 1 Block 0 Register */
/*! @{ */

#define FMUTEST_REPAIR0_1_RDIS0_1_MASK           (0x1U)
#define FMUTEST_REPAIR0_1_RDIS0_1_SHIFT          (0U)
/*! RDIS0_1 - RDIS0_1
 *  0b0..Repair address is valid
 *  0b1..Repair address is not valid
 */
#define FMUTEST_REPAIR0_1_RDIS0_1(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_REPAIR0_1_RDIS0_1_SHIFT)) & FMUTEST_REPAIR0_1_RDIS0_1_MASK)

#define FMUTEST_REPAIR0_1_RADR0_1_MASK           (0x1FEU)
#define FMUTEST_REPAIR0_1_RADR0_1_SHIFT          (1U)
/*! RADR0_1 - RADR0_1 */
#define FMUTEST_REPAIR0_1_RADR0_1(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_REPAIR0_1_RADR0_1_SHIFT)) & FMUTEST_REPAIR0_1_RADR0_1_MASK)
/*! @} */

/*! @name REPAIR1_0 - FMU Repair 0 Block 1 Register */
/*! @{ */

#define FMUTEST_REPAIR1_0_RDIS1_0_MASK           (0x1U)
#define FMUTEST_REPAIR1_0_RDIS1_0_SHIFT          (0U)
/*! RDIS1_0 - RDIS1_0
 *  0b0..Repair address is valid
 *  0b1..Repair address is not valid
 */
#define FMUTEST_REPAIR1_0_RDIS1_0(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_REPAIR1_0_RDIS1_0_SHIFT)) & FMUTEST_REPAIR1_0_RDIS1_0_MASK)

#define FMUTEST_REPAIR1_0_RADR1_0_MASK           (0x1FEU)
#define FMUTEST_REPAIR1_0_RADR1_0_SHIFT          (1U)
/*! RADR1_0 - RADR1_0 */
#define FMUTEST_REPAIR1_0_RADR1_0(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_REPAIR1_0_RADR1_0_SHIFT)) & FMUTEST_REPAIR1_0_RADR1_0_MASK)
/*! @} */

/*! @name REPAIR1_1 - FMU Repair 1 Block 1 Register */
/*! @{ */

#define FMUTEST_REPAIR1_1_RDIS1_1_MASK           (0x1U)
#define FMUTEST_REPAIR1_1_RDIS1_1_SHIFT          (0U)
/*! RDIS1_1 - RDIS1_1
 *  0b0..Repair address is valid
 *  0b1..Repair address is not valid
 */
#define FMUTEST_REPAIR1_1_RDIS1_1(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_REPAIR1_1_RDIS1_1_SHIFT)) & FMUTEST_REPAIR1_1_RDIS1_1_MASK)

#define FMUTEST_REPAIR1_1_RADR1_1_MASK           (0x1FEU)
#define FMUTEST_REPAIR1_1_RADR1_1_SHIFT          (1U)
/*! RADR1_1 - RADR1_1 */
#define FMUTEST_REPAIR1_1_RADR1_1(x)             (((uint32_t)(((uint32_t)(x)) << FMUTEST_REPAIR1_1_RADR1_1_SHIFT)) & FMUTEST_REPAIR1_1_RADR1_1_MASK)
/*! @} */

/*! @name SMW_HB_SIGNALS - SMW HB Signals Register */
/*! @{ */

#define FMUTEST_SMW_HB_SIGNALS_SMW_ARRAY_MASK    (0x7U)
#define FMUTEST_SMW_HB_SIGNALS_SMW_ARRAY_SHIFT   (0U)
/*! SMW_ARRAY - SMW Region Select
 *  0b000..Main array
 *  0b001..IFR space only or main (and REDEN space) with IFR space for mass erase
 *  0b010..IFR1 space
 *  0b100..REDEN space
 */
#define FMUTEST_SMW_HB_SIGNALS_SMW_ARRAY(x)      (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_HB_SIGNALS_SMW_ARRAY_SHIFT)) & FMUTEST_SMW_HB_SIGNALS_SMW_ARRAY_MASK)

#define FMUTEST_SMW_HB_SIGNALS_USER_IFREN1_MASK  (0x8U)
#define FMUTEST_SMW_HB_SIGNALS_USER_IFREN1_SHIFT (3U)
/*! USER_IFREN1 - IFR1 Enable
 *  0b0..IFREN1 input to the flash array is driven LOW
 *  0b1..IFREN1 input to the flash array is driven HIGH
 */
#define FMUTEST_SMW_HB_SIGNALS_USER_IFREN1(x)    (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_HB_SIGNALS_USER_IFREN1_SHIFT)) & FMUTEST_SMW_HB_SIGNALS_USER_IFREN1_MASK)

#define FMUTEST_SMW_HB_SIGNALS_USER_PV_MASK      (0x10U)
#define FMUTEST_SMW_HB_SIGNALS_USER_PV_SHIFT     (4U)
/*! USER_PV - Program Verify
 *  0b0..PV input to the flash array is driven LOW
 *  0b1..PV input to the flash array is driven HIGH
 */
#define FMUTEST_SMW_HB_SIGNALS_USER_PV(x)        (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_HB_SIGNALS_USER_PV_SHIFT)) & FMUTEST_SMW_HB_SIGNALS_USER_PV_MASK)

#define FMUTEST_SMW_HB_SIGNALS_USER_EV_MASK      (0x20U)
#define FMUTEST_SMW_HB_SIGNALS_USER_EV_SHIFT     (5U)
/*! USER_EV - Erase Verify
 *  0b0..EV input to the flash array is driven LOW
 *  0b1..EV input to the flash array is driven HIGH
 */
#define FMUTEST_SMW_HB_SIGNALS_USER_EV(x)        (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_HB_SIGNALS_USER_EV_SHIFT)) & FMUTEST_SMW_HB_SIGNALS_USER_EV_MASK)

#define FMUTEST_SMW_HB_SIGNALS_USER_IFREN_MASK   (0x40U)
#define FMUTEST_SMW_HB_SIGNALS_USER_IFREN_SHIFT  (6U)
/*! USER_IFREN - IFR Enable
 *  0b0..IFREN input to the flash array is driven LOW
 *  0b1..IFREN input to the flash array is driven HIGH
 */
#define FMUTEST_SMW_HB_SIGNALS_USER_IFREN(x)     (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_HB_SIGNALS_USER_IFREN_SHIFT)) & FMUTEST_SMW_HB_SIGNALS_USER_IFREN_MASK)

#define FMUTEST_SMW_HB_SIGNALS_USER_REDEN_MASK   (0x80U)
#define FMUTEST_SMW_HB_SIGNALS_USER_REDEN_SHIFT  (7U)
/*! USER_REDEN - Repair Read Enable
 *  0b0..REDEN input to the flash array is driven LOW
 *  0b1..REDEN input to the flash array is driven HIGH
 */
#define FMUTEST_SMW_HB_SIGNALS_USER_REDEN(x)     (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_HB_SIGNALS_USER_REDEN_SHIFT)) & FMUTEST_SMW_HB_SIGNALS_USER_REDEN_MASK)

#define FMUTEST_SMW_HB_SIGNALS_USER_HEM_MASK     (0x100U)
#define FMUTEST_SMW_HB_SIGNALS_USER_HEM_SHIFT    (8U)
/*! USER_HEM - High Endurance Enable
 *  0b0..HEM input to SMW / BIST PIN_CTRL[24] is driven LOW
 *  0b1..HEM input to SMW / BIST PIN_CTRL[24] is driven HIGH
 */
#define FMUTEST_SMW_HB_SIGNALS_USER_HEM(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_SMW_HB_SIGNALS_USER_HEM_SHIFT)) & FMUTEST_SMW_HB_SIGNALS_USER_HEM_MASK)
/*! @} */

/*! @name BIST_DUMP_CTRL - BIST Datadump Control Register */
/*! @{ */

#define FMUTEST_BIST_DUMP_CTRL_BIST_DONE_MASK    (0x10000U)
#define FMUTEST_BIST_DUMP_CTRL_BIST_DONE_SHIFT   (16U)
/*! BIST_DONE - BIST Done
 *  0b0..The BIST (or data dump) is running
 *  0b1..The BIST (or data dump) has completed
 */
#define FMUTEST_BIST_DUMP_CTRL_BIST_DONE(x)      (((uint32_t)(((uint32_t)(x)) << FMUTEST_BIST_DUMP_CTRL_BIST_DONE_SHIFT)) & FMUTEST_BIST_DUMP_CTRL_BIST_DONE_MASK)

#define FMUTEST_BIST_DUMP_CTRL_BIST_FAIL_MASK    (0x20000U)
#define FMUTEST_BIST_DUMP_CTRL_BIST_FAIL_SHIFT   (17U)
/*! BIST_FAIL - BIST Fail
 *  0b0..The last BIST operation completed successfully (or could not fail)
 *  0b1..The last BIST operation failed
 */
#define FMUTEST_BIST_DUMP_CTRL_BIST_FAIL(x)      (((uint32_t)(((uint32_t)(x)) << FMUTEST_BIST_DUMP_CTRL_BIST_FAIL_SHIFT)) & FMUTEST_BIST_DUMP_CTRL_BIST_FAIL_MASK)

#define FMUTEST_BIST_DUMP_CTRL_DATADUMP_MASK     (0x40000U)
#define FMUTEST_BIST_DUMP_CTRL_DATADUMP_SHIFT    (18U)
/*! DATADUMP - Data Dump Enable */
#define FMUTEST_BIST_DUMP_CTRL_DATADUMP(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_BIST_DUMP_CTRL_DATADUMP_SHIFT)) & FMUTEST_BIST_DUMP_CTRL_DATADUMP_MASK)

#define FMUTEST_BIST_DUMP_CTRL_DATADUMP_TRIG_MASK (0x80000U)
#define FMUTEST_BIST_DUMP_CTRL_DATADUMP_TRIG_SHIFT (19U)
/*! DATADUMP_TRIG - Data Dump Trigger */
#define FMUTEST_BIST_DUMP_CTRL_DATADUMP_TRIG(x)  (((uint32_t)(((uint32_t)(x)) << FMUTEST_BIST_DUMP_CTRL_DATADUMP_TRIG_SHIFT)) & FMUTEST_BIST_DUMP_CTRL_DATADUMP_TRIG_MASK)

#define FMUTEST_BIST_DUMP_CTRL_DATADUMP_PATT_MASK (0x300000U)
#define FMUTEST_BIST_DUMP_CTRL_DATADUMP_PATT_SHIFT (20U)
/*! DATADUMP_PATT - Data Dump Pattern Select
 *  0b00..All ones
 *  0b01..All zeroes
 *  0b10..Checkerboard
 *  0b11..Inverse checkerboard
 */
#define FMUTEST_BIST_DUMP_CTRL_DATADUMP_PATT(x)  (((uint32_t)(((uint32_t)(x)) << FMUTEST_BIST_DUMP_CTRL_DATADUMP_PATT_SHIFT)) & FMUTEST_BIST_DUMP_CTRL_DATADUMP_PATT_MASK)

#define FMUTEST_BIST_DUMP_CTRL_DATADUMP_MRGEN_MASK (0x400000U)
#define FMUTEST_BIST_DUMP_CTRL_DATADUMP_MRGEN_SHIFT (22U)
/*! DATADUMP_MRGEN - Data Dump Margin Enable
 *  0b0..Normal read pulse shape
 *  0b1..Margin read pulse shape
 */
#define FMUTEST_BIST_DUMP_CTRL_DATADUMP_MRGEN(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_BIST_DUMP_CTRL_DATADUMP_MRGEN_SHIFT)) & FMUTEST_BIST_DUMP_CTRL_DATADUMP_MRGEN_MASK)

#define FMUTEST_BIST_DUMP_CTRL_DATADUMP_MRGTYPE_MASK (0x800000U)
#define FMUTEST_BIST_DUMP_CTRL_DATADUMP_MRGTYPE_SHIFT (23U)
/*! DATADUMP_MRGTYPE - Data Dump Margin Type
 *  0b0..DIN method used
 *  0b1..TM method used
 */
#define FMUTEST_BIST_DUMP_CTRL_DATADUMP_MRGTYPE(x) (((uint32_t)(((uint32_t)(x)) << FMUTEST_BIST_DUMP_CTRL_DATADUMP_MRGTYPE_SHIFT)) & FMUTEST_BIST_DUMP_CTRL_DATADUMP_MRGTYPE_MASK)
/*! @} */

/*! @name ATX_PIN_CTRL - ATX Pin Control Register */
/*! @{ */

#define FMUTEST_ATX_PIN_CTRL_TM_TO_ATX_MASK      (0xFFU)
#define FMUTEST_ATX_PIN_CTRL_TM_TO_ATX_SHIFT     (0U)
/*! TM_TO_ATX - TM to ATX
 *  0b00000001..TM[0] to ATX0
 *  0b00000010..TM[1] to ATX0
 *  0b00000100..TM[2] to ATX0
 *  0b00001000..TM[3] to ATX0
 *  0b00010000..TM[0] to ATX1
 *  0b00100000..TM[1] to ATX1
 *  0b01000000..TM[2] to ATX1
 *  0b10000000..TM[3] to ATX1
 */
#define FMUTEST_ATX_PIN_CTRL_TM_TO_ATX(x)        (((uint32_t)(((uint32_t)(x)) << FMUTEST_ATX_PIN_CTRL_TM_TO_ATX_SHIFT)) & FMUTEST_ATX_PIN_CTRL_TM_TO_ATX_MASK)
/*! @} */

/*! @name FAILCNT - Fail Count Register */
/*! @{ */

#define FMUTEST_FAILCNT_FAILCNT_MASK             (0xFFFFFFFFU)
#define FMUTEST_FAILCNT_FAILCNT_SHIFT            (0U)
/*! FAILCNT - Fail Count */
#define FMUTEST_FAILCNT_FAILCNT(x)               (((uint32_t)(((uint32_t)(x)) << FMUTEST_FAILCNT_FAILCNT_SHIFT)) & FMUTEST_FAILCNT_FAILCNT_MASK)
/*! @} */

/*! @name PGM_PULSE_CNT0 - Block 0 Program Pulse Count Register */
/*! @{ */

#define FMUTEST_PGM_PULSE_CNT0_PGM_CNT0_MASK     (0xFFFFFFFFU)
#define FMUTEST_PGM_PULSE_CNT0_PGM_CNT0_SHIFT    (0U)
/*! PGM_CNT0 - Program Pulse Count */
#define FMUTEST_PGM_PULSE_CNT0_PGM_CNT0(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_PGM_PULSE_CNT0_PGM_CNT0_SHIFT)) & FMUTEST_PGM_PULSE_CNT0_PGM_CNT0_MASK)
/*! @} */

/*! @name PGM_PULSE_CNT1 - Block 1 Program Pulse Count Register */
/*! @{ */

#define FMUTEST_PGM_PULSE_CNT1_PGM_CNT1_MASK     (0xFFFFFFFFU)
#define FMUTEST_PGM_PULSE_CNT1_PGM_CNT1_SHIFT    (0U)
/*! PGM_CNT1 - Program Pulse Count */
#define FMUTEST_PGM_PULSE_CNT1_PGM_CNT1(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_PGM_PULSE_CNT1_PGM_CNT1_SHIFT)) & FMUTEST_PGM_PULSE_CNT1_PGM_CNT1_MASK)
/*! @} */

/*! @name ERS_PULSE_CNT - Erase Pulse Count Register */
/*! @{ */

#define FMUTEST_ERS_PULSE_CNT_ERS_CNT0_MASK      (0xFFFFU)
#define FMUTEST_ERS_PULSE_CNT_ERS_CNT0_SHIFT     (0U)
/*! ERS_CNT0 - Block 0 Erase Pulse Count */
#define FMUTEST_ERS_PULSE_CNT_ERS_CNT0(x)        (((uint32_t)(((uint32_t)(x)) << FMUTEST_ERS_PULSE_CNT_ERS_CNT0_SHIFT)) & FMUTEST_ERS_PULSE_CNT_ERS_CNT0_MASK)

#define FMUTEST_ERS_PULSE_CNT_ERS_CNT1_MASK      (0xFFFF0000U)
#define FMUTEST_ERS_PULSE_CNT_ERS_CNT1_SHIFT     (16U)
/*! ERS_CNT1 - Block 1 Erase Pulse Count */
#define FMUTEST_ERS_PULSE_CNT_ERS_CNT1(x)        (((uint32_t)(((uint32_t)(x)) << FMUTEST_ERS_PULSE_CNT_ERS_CNT1_SHIFT)) & FMUTEST_ERS_PULSE_CNT_ERS_CNT1_MASK)
/*! @} */

/*! @name MAX_PULSE_CNT - Maximum Pulse Count Register */
/*! @{ */

#define FMUTEST_MAX_PULSE_CNT_LAST_PCNT_MASK     (0x1FFU)
#define FMUTEST_MAX_PULSE_CNT_LAST_PCNT_SHIFT    (0U)
/*! LAST_PCNT - Last SMW Operation's Pulse Count */
#define FMUTEST_MAX_PULSE_CNT_LAST_PCNT(x)       (((uint32_t)(((uint32_t)(x)) << FMUTEST_MAX_PULSE_CNT_LAST_PCNT_SHIFT)) & FMUTEST_MAX_PULSE_CNT_LAST_PCNT_MASK)

#define FMUTEST_MAX_PULSE_CNT_MAX_ERS_CNT_MASK   (0x1FF0000U)
#define FMUTEST_MAX_PULSE_CNT_MAX_ERS_CNT_SHIFT  (16U)
/*! MAX_ERS_CNT - Maximum Erase Pulse Count */
#define FMUTEST_MAX_PULSE_CNT_MAX_ERS_CNT(x)     (((uint32_t)(((uint32_t)(x)) << FMUTEST_MAX_PULSE_CNT_MAX_ERS_CNT_SHIFT)) & FMUTEST_MAX_PULSE_CNT_MAX_ERS_CNT_MASK)

#define FMUTEST_MAX_PULSE_CNT_MAX_PGM_CNT_MASK   (0xF8000000U)
#define FMUTEST_MAX_PULSE_CNT_MAX_PGM_CNT_SHIFT  (27U)
/*! MAX_PGM_CNT - Maximum Program Pulse Count */
#define FMUTEST_MAX_PULSE_CNT_MAX_PGM_CNT(x)     (((uint32_t)(((uint32_t)(x)) << FMUTEST_MAX_PULSE_CNT_MAX_PGM_CNT_SHIFT)) & FMUTEST_MAX_PULSE_CNT_MAX_PGM_CNT_MASK)
/*! @} */

/*! @name PORT_CTRL - Port Control Register */
/*! @{ */

#define FMUTEST_PORT_CTRL_BDONE_SEL_MASK         (0x3U)
#define FMUTEST_PORT_CTRL_BDONE_SEL_SHIFT        (0U)
/*! BDONE_SEL - BIST Done Select
 *  0b00..Select internal bist_done signal from current module instantiation
 *  0b01..Select ipt_bist_fail signal from current module instantiation
 *  0b10..Select ipt_bist_done signal from other module instantiation
 *  0b11..Select AND of internal bist_done signal from current module instantiation with ipt_bist_done signal from other module instantiation
 */
#define FMUTEST_PORT_CTRL_BDONE_SEL(x)           (((uint32_t)(((uint32_t)(x)) << FMUTEST_PORT_CTRL_BDONE_SEL_SHIFT)) & FMUTEST_PORT_CTRL_BDONE_SEL_MASK)

#define FMUTEST_PORT_CTRL_BSDO_SEL_MASK          (0xCU)
#define FMUTEST_PORT_CTRL_BSDO_SEL_SHIFT         (2U)
/*! BSDO_SEL - BIST Serial Data Output Select
 *  0b00..Select internal bist_sdo signal from current module instantiation
 *  0b01..Select ipt_bist_done signal from current module instantiation
 *  0b10..Select ipt_bist_sdo signal from other module instantiation
 *  0b11..Select ipt_bist_done signal from other module instantiation
 */
#define FMUTEST_PORT_CTRL_BSDO_SEL(x)            (((uint32_t)(((uint32_t)(x)) << FMUTEST_PORT_CTRL_BSDO_SEL_SHIFT)) & FMUTEST_PORT_CTRL_BSDO_SEL_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group FMUTEST_Register_Masks */


/* FMUTEST - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral FMU0TEST base address */
  #define FMU0TEST_BASE                            (0x50096000u)
  /** Peripheral FMU0TEST base address */
  #define FMU0TEST_BASE_NS                         (0x40096000u)
  /** Peripheral FMU0TEST base pointer */
  #define FMU0TEST                                 ((FMUTEST_Type *)FMU0TEST_BASE)
  /** Peripheral FMU0TEST base pointer */
  #define FMU0TEST_NS                              ((FMUTEST_Type *)FMU0TEST_BASE_NS)
  /** Array initializer of FMUTEST peripheral base addresses */
  #define FMUTEST_BASE_ADDRS                       { FMU0TEST_BASE }
  /** Array initializer of FMUTEST peripheral base pointers */
  #define FMUTEST_BASE_PTRS                        { FMU0TEST }
  /** Array initializer of FMUTEST peripheral base addresses */
  #define FMUTEST_BASE_ADDRS_NS                    { FMU0TEST_BASE_NS }
  /** Array initializer of FMUTEST peripheral base pointers */
  #define FMUTEST_BASE_PTRS_NS                     { FMU0TEST_NS }
#else
  /** Peripheral FMU0TEST base address */
  #define FMU0TEST_BASE                            (0x40096000u)
  /** Peripheral FMU0TEST base pointer */
  #define FMU0TEST                                 ((FMUTEST_Type *)FMU0TEST_BASE)
  /** Array initializer of FMUTEST peripheral base addresses */
  #define FMUTEST_BASE_ADDRS                       { FMU0TEST_BASE }
  /** Array initializer of FMUTEST peripheral base pointers */
  #define FMUTEST_BASE_PTRS                        { FMU0TEST }
#endif

/*!
 * @}
 */ /* end of group FMUTEST_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- FREQME Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup FREQME_Peripheral_Access_Layer FREQME Peripheral Access Layer
 * @{
 */

/** FREQME - Register Layout Typedef */
typedef struct {
  union {                                          /* offset: 0x0 */
    __I  uint32_t CTRL_R;                            /**< Control (in Read mode), offset: 0x0 */
    __O  uint32_t CTRL_W;                            /**< Control (in Write mode), offset: 0x0 */
  };
  __IO uint32_t CTRLSTAT;                          /**< Control Status, offset: 0x4 */
  __IO uint32_t MIN;                               /**< Minimum, offset: 0x8 */
  __IO uint32_t MAX;                               /**< Maximum, offset: 0xC */
} FREQME_Type;

/* ----------------------------------------------------------------------------
   -- FREQME Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup FREQME_Register_Masks FREQME Register Masks
 * @{
 */

/*! @name CTRL_R - Control (in Read mode) */
/*! @{ */

#define FREQME_CTRL_R_RESULT_MASK                (0x7FFFFFFFU)
#define FREQME_CTRL_R_RESULT_SHIFT               (0U)
#define FREQME_CTRL_R_RESULT(x)                  (((uint32_t)(((uint32_t)(x)) << FREQME_CTRL_R_RESULT_SHIFT)) & FREQME_CTRL_R_RESULT_MASK)

#define FREQME_CTRL_R_MEASURE_IN_PROGRESS_MASK   (0x80000000U)
#define FREQME_CTRL_R_MEASURE_IN_PROGRESS_SHIFT  (31U)
/*! MEASURE_IN_PROGRESS - Measurement In Progress
 *  0b0..Complete
 *  0b1..In progress
 */
#define FREQME_CTRL_R_MEASURE_IN_PROGRESS(x)     (((uint32_t)(((uint32_t)(x)) << FREQME_CTRL_R_MEASURE_IN_PROGRESS_SHIFT)) & FREQME_CTRL_R_MEASURE_IN_PROGRESS_MASK)
/*! @} */

/*! @name CTRL_W - Control (in Write mode) */
/*! @{ */

#define FREQME_CTRL_W_REF_SCALE_MASK             (0x1FU)
#define FREQME_CTRL_W_REF_SCALE_SHIFT            (0U)
/*! REF_SCALE - Reference Clock Scaling Factor */
#define FREQME_CTRL_W_REF_SCALE(x)               (((uint32_t)(((uint32_t)(x)) << FREQME_CTRL_W_REF_SCALE_SHIFT)) & FREQME_CTRL_W_REF_SCALE_MASK)

#define FREQME_CTRL_W_PULSE_MODE_MASK            (0x100U)
#define FREQME_CTRL_W_PULSE_MODE_SHIFT           (8U)
/*! PULSE_MODE - Pulse Width Measurement Mode Select
 *  0b0..Frequency Measurement mode
 *  0b1..Pulse Width Measurement mode
 */
#define FREQME_CTRL_W_PULSE_MODE(x)              (((uint32_t)(((uint32_t)(x)) << FREQME_CTRL_W_PULSE_MODE_SHIFT)) & FREQME_CTRL_W_PULSE_MODE_MASK)

#define FREQME_CTRL_W_PULSE_POL_MASK             (0x200U)
#define FREQME_CTRL_W_PULSE_POL_SHIFT            (9U)
/*! PULSE_POL - Pulse Polarity
 *  0b0..High period
 *  0b1..Low period
 */
#define FREQME_CTRL_W_PULSE_POL(x)               (((uint32_t)(((uint32_t)(x)) << FREQME_CTRL_W_PULSE_POL_SHIFT)) & FREQME_CTRL_W_PULSE_POL_MASK)

#define FREQME_CTRL_W_LT_MIN_INT_EN_MASK         (0x1000U)
#define FREQME_CTRL_W_LT_MIN_INT_EN_SHIFT        (12U)
/*! LT_MIN_INT_EN - Less Than Minimum Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define FREQME_CTRL_W_LT_MIN_INT_EN(x)           (((uint32_t)(((uint32_t)(x)) << FREQME_CTRL_W_LT_MIN_INT_EN_SHIFT)) & FREQME_CTRL_W_LT_MIN_INT_EN_MASK)

#define FREQME_CTRL_W_GT_MAX_INT_EN_MASK         (0x2000U)
#define FREQME_CTRL_W_GT_MAX_INT_EN_SHIFT        (13U)
/*! GT_MAX_INT_EN - Greater Than Maximum Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define FREQME_CTRL_W_GT_MAX_INT_EN(x)           (((uint32_t)(((uint32_t)(x)) << FREQME_CTRL_W_GT_MAX_INT_EN_SHIFT)) & FREQME_CTRL_W_GT_MAX_INT_EN_MASK)

#define FREQME_CTRL_W_RESULT_READY_INT_EN_MASK   (0x4000U)
#define FREQME_CTRL_W_RESULT_READY_INT_EN_SHIFT  (14U)
/*! RESULT_READY_INT_EN - Result Ready Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define FREQME_CTRL_W_RESULT_READY_INT_EN(x)     (((uint32_t)(((uint32_t)(x)) << FREQME_CTRL_W_RESULT_READY_INT_EN_SHIFT)) & FREQME_CTRL_W_RESULT_READY_INT_EN_MASK)

#define FREQME_CTRL_W_CONTINUOUS_MODE_EN_MASK    (0x40000000U)
#define FREQME_CTRL_W_CONTINUOUS_MODE_EN_SHIFT   (30U)
/*! CONTINUOUS_MODE_EN - Continuous Mode Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define FREQME_CTRL_W_CONTINUOUS_MODE_EN(x)      (((uint32_t)(((uint32_t)(x)) << FREQME_CTRL_W_CONTINUOUS_MODE_EN_SHIFT)) & FREQME_CTRL_W_CONTINUOUS_MODE_EN_MASK)

#define FREQME_CTRL_W_MEASURE_IN_PROGRESS_MASK   (0x80000000U)
#define FREQME_CTRL_W_MEASURE_IN_PROGRESS_SHIFT  (31U)
/*! MEASURE_IN_PROGRESS - Measurement In Progress
 *  0b0..Terminates measurement
 *  0b1..Initiates measurement
 */
#define FREQME_CTRL_W_MEASURE_IN_PROGRESS(x)     (((uint32_t)(((uint32_t)(x)) << FREQME_CTRL_W_MEASURE_IN_PROGRESS_SHIFT)) & FREQME_CTRL_W_MEASURE_IN_PROGRESS_MASK)
/*! @} */

/*! @name CTRLSTAT - Control Status */
/*! @{ */

#define FREQME_CTRLSTAT_REF_SCALE_MASK           (0x1FU)
#define FREQME_CTRLSTAT_REF_SCALE_SHIFT          (0U)
/*! REF_SCALE - Reference Scale */
#define FREQME_CTRLSTAT_REF_SCALE(x)             (((uint32_t)(((uint32_t)(x)) << FREQME_CTRLSTAT_REF_SCALE_SHIFT)) & FREQME_CTRLSTAT_REF_SCALE_MASK)

#define FREQME_CTRLSTAT_PULSE_MODE_MASK          (0x100U)
#define FREQME_CTRLSTAT_PULSE_MODE_SHIFT         (8U)
/*! PULSE_MODE - Pulse Mode
 *  0b0..Frequency Measurement mode
 *  0b1..Pulse Width Measurement mode
 */
#define FREQME_CTRLSTAT_PULSE_MODE(x)            (((uint32_t)(((uint32_t)(x)) << FREQME_CTRLSTAT_PULSE_MODE_SHIFT)) & FREQME_CTRLSTAT_PULSE_MODE_MASK)

#define FREQME_CTRLSTAT_PULSE_POL_MASK           (0x200U)
#define FREQME_CTRLSTAT_PULSE_POL_SHIFT          (9U)
/*! PULSE_POL - Pulse Polarity
 *  0b0..High period
 *  0b1..Low period
 */
#define FREQME_CTRLSTAT_PULSE_POL(x)             (((uint32_t)(((uint32_t)(x)) << FREQME_CTRLSTAT_PULSE_POL_SHIFT)) & FREQME_CTRLSTAT_PULSE_POL_MASK)

#define FREQME_CTRLSTAT_LT_MIN_INT_EN_MASK       (0x1000U)
#define FREQME_CTRLSTAT_LT_MIN_INT_EN_SHIFT      (12U)
/*! LT_MIN_INT_EN - Less Than Minimum Interrupt Enable
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define FREQME_CTRLSTAT_LT_MIN_INT_EN(x)         (((uint32_t)(((uint32_t)(x)) << FREQME_CTRLSTAT_LT_MIN_INT_EN_SHIFT)) & FREQME_CTRLSTAT_LT_MIN_INT_EN_MASK)

#define FREQME_CTRLSTAT_GT_MAX_INT_EN_MASK       (0x2000U)
#define FREQME_CTRLSTAT_GT_MAX_INT_EN_SHIFT      (13U)
/*! GT_MAX_INT_EN - Greater Than Maximum Interrupt Enable
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define FREQME_CTRLSTAT_GT_MAX_INT_EN(x)         (((uint32_t)(((uint32_t)(x)) << FREQME_CTRLSTAT_GT_MAX_INT_EN_SHIFT)) & FREQME_CTRLSTAT_GT_MAX_INT_EN_MASK)

#define FREQME_CTRLSTAT_RESULT_READY_INT_EN_MASK (0x4000U)
#define FREQME_CTRLSTAT_RESULT_READY_INT_EN_SHIFT (14U)
/*! RESULT_READY_INT_EN - Result Ready Interrupt Enable
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define FREQME_CTRLSTAT_RESULT_READY_INT_EN(x)   (((uint32_t)(((uint32_t)(x)) << FREQME_CTRLSTAT_RESULT_READY_INT_EN_SHIFT)) & FREQME_CTRLSTAT_RESULT_READY_INT_EN_MASK)

#define FREQME_CTRLSTAT_LT_MIN_STAT_MASK         (0x1000000U)
#define FREQME_CTRLSTAT_LT_MIN_STAT_SHIFT        (24U)
/*! LT_MIN_STAT - Less Than Minimum Results Status
 *  0b0..Greater than MIN[MIN_VALUE]
 *  0b1..Less than MIN[MIN_VALUE]
 */
#define FREQME_CTRLSTAT_LT_MIN_STAT(x)           (((uint32_t)(((uint32_t)(x)) << FREQME_CTRLSTAT_LT_MIN_STAT_SHIFT)) & FREQME_CTRLSTAT_LT_MIN_STAT_MASK)

#define FREQME_CTRLSTAT_GT_MAX_STAT_MASK         (0x2000000U)
#define FREQME_CTRLSTAT_GT_MAX_STAT_SHIFT        (25U)
/*! GT_MAX_STAT - Greater Than Maximum Result Status
 *  0b0..Less than MAX[MAX_VALUE]
 *  0b1..Greater than MAX[MAX_VALUE]
 */
#define FREQME_CTRLSTAT_GT_MAX_STAT(x)           (((uint32_t)(((uint32_t)(x)) << FREQME_CTRLSTAT_GT_MAX_STAT_SHIFT)) & FREQME_CTRLSTAT_GT_MAX_STAT_MASK)

#define FREQME_CTRLSTAT_RESULT_READY_STAT_MASK   (0x4000000U)
#define FREQME_CTRLSTAT_RESULT_READY_STAT_SHIFT  (26U)
/*! RESULT_READY_STAT - Result Ready Status
 *  0b0..Not complete
 *  0b1..Complete
 */
#define FREQME_CTRLSTAT_RESULT_READY_STAT(x)     (((uint32_t)(((uint32_t)(x)) << FREQME_CTRLSTAT_RESULT_READY_STAT_SHIFT)) & FREQME_CTRLSTAT_RESULT_READY_STAT_MASK)

#define FREQME_CTRLSTAT_CONTINUOUS_MODE_EN_MASK  (0x40000000U)
#define FREQME_CTRLSTAT_CONTINUOUS_MODE_EN_SHIFT (30U)
/*! CONTINUOUS_MODE_EN - Continuous Mode Enable Status
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define FREQME_CTRLSTAT_CONTINUOUS_MODE_EN(x)    (((uint32_t)(((uint32_t)(x)) << FREQME_CTRLSTAT_CONTINUOUS_MODE_EN_SHIFT)) & FREQME_CTRLSTAT_CONTINUOUS_MODE_EN_MASK)

#define FREQME_CTRLSTAT_MEASURE_IN_PROGRESS_MASK (0x80000000U)
#define FREQME_CTRLSTAT_MEASURE_IN_PROGRESS_SHIFT (31U)
/*! MEASURE_IN_PROGRESS - Measurement in Progress Status
 *  0b0..Not in progress
 *  0b1..In progress
 */
#define FREQME_CTRLSTAT_MEASURE_IN_PROGRESS(x)   (((uint32_t)(((uint32_t)(x)) << FREQME_CTRLSTAT_MEASURE_IN_PROGRESS_SHIFT)) & FREQME_CTRLSTAT_MEASURE_IN_PROGRESS_MASK)
/*! @} */

/*! @name MIN - Minimum */
/*! @{ */

#define FREQME_MIN_MIN_VALUE_MASK                (0x7FFFFFFFU)
#define FREQME_MIN_MIN_VALUE_SHIFT               (0U)
/*! MIN_VALUE - Minimum Value */
#define FREQME_MIN_MIN_VALUE(x)                  (((uint32_t)(((uint32_t)(x)) << FREQME_MIN_MIN_VALUE_SHIFT)) & FREQME_MIN_MIN_VALUE_MASK)
/*! @} */

/*! @name MAX - Maximum */
/*! @{ */

#define FREQME_MAX_MAX_VALUE_MASK                (0x7FFFFFFFU)
#define FREQME_MAX_MAX_VALUE_SHIFT               (0U)
/*! MAX_VALUE - Maximum Value */
#define FREQME_MAX_MAX_VALUE(x)                  (((uint32_t)(((uint32_t)(x)) << FREQME_MAX_MAX_VALUE_SHIFT)) & FREQME_MAX_MAX_VALUE_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group FREQME_Register_Masks */


/* FREQME - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral FREQME0 base address */
  #define FREQME0_BASE                             (0x50009000u)
  /** Peripheral FREQME0 base address */
  #define FREQME0_BASE_NS                          (0x40009000u)
  /** Peripheral FREQME0 base pointer */
  #define FREQME0                                  ((FREQME_Type *)FREQME0_BASE)
  /** Peripheral FREQME0 base pointer */
  #define FREQME0_NS                               ((FREQME_Type *)FREQME0_BASE_NS)
  /** Array initializer of FREQME peripheral base addresses */
  #define FREQME_BASE_ADDRS                        { FREQME0_BASE }
  /** Array initializer of FREQME peripheral base pointers */
  #define FREQME_BASE_PTRS                         { FREQME0 }
  /** Array initializer of FREQME peripheral base addresses */
  #define FREQME_BASE_ADDRS_NS                     { FREQME0_BASE_NS }
  /** Array initializer of FREQME peripheral base pointers */
  #define FREQME_BASE_PTRS_NS                      { FREQME0_NS }
#else
  /** Peripheral FREQME0 base address */
  #define FREQME0_BASE                             (0x40009000u)
  /** Peripheral FREQME0 base pointer */
  #define FREQME0                                  ((FREQME_Type *)FREQME0_BASE)
  /** Array initializer of FREQME peripheral base addresses */
  #define FREQME_BASE_ADDRS                        { FREQME0_BASE }
  /** Array initializer of FREQME peripheral base pointers */
  #define FREQME_BASE_PTRS                         { FREQME0 }
#endif

/*!
 * @}
 */ /* end of group FREQME_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- GLIKEY Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup GLIKEY_Peripheral_Access_Layer GLIKEY Peripheral Access Layer
 * @{
 */

/** GLIKEY - Register Layout Typedef */
typedef struct {
  __IO uint32_t CTRL_0;                            /**< Control Register 0 SFR, offset: 0x0 */
  __IO uint32_t CTRL_1;                            /**< Control Register 1 SFR, offset: 0x4 */
  __IO uint32_t INTR_CTRL;                         /**< Interrupt Control, offset: 0x8 */
  __I  uint32_t STATUS;                            /**< Status, offset: 0xC */
       uint8_t RESERVED_0[236];
  __I  uint32_t VERSION;                           /**< IP Version, offset: 0xFC */
} GLIKEY_Type;

/* ----------------------------------------------------------------------------
   -- GLIKEY Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup GLIKEY_Register_Masks GLIKEY Register Masks
 * @{
 */

/*! @name CTRL_0 - Control Register 0 SFR */
/*! @{ */

#define GLIKEY_CTRL_0_WRITE_INDEX_MASK           (0xFFU)
#define GLIKEY_CTRL_0_WRITE_INDEX_SHIFT          (0U)
/*! WRITE_INDEX - Write Index */
#define GLIKEY_CTRL_0_WRITE_INDEX(x)             (((uint32_t)(((uint32_t)(x)) << GLIKEY_CTRL_0_WRITE_INDEX_SHIFT)) & GLIKEY_CTRL_0_WRITE_INDEX_MASK)

#define GLIKEY_CTRL_0_RESERVED15_MASK            (0xFF00U)
#define GLIKEY_CTRL_0_RESERVED15_SHIFT           (8U)
/*! RESERVED15 - Reserved for Future Use */
#define GLIKEY_CTRL_0_RESERVED15(x)              (((uint32_t)(((uint32_t)(x)) << GLIKEY_CTRL_0_RESERVED15_SHIFT)) & GLIKEY_CTRL_0_RESERVED15_MASK)

#define GLIKEY_CTRL_0_WR_EN_0_MASK               (0x30000U)
#define GLIKEY_CTRL_0_WR_EN_0_SHIFT              (16U)
/*! WR_EN_0 - Write Enable 0 */
#define GLIKEY_CTRL_0_WR_EN_0(x)                 (((uint32_t)(((uint32_t)(x)) << GLIKEY_CTRL_0_WR_EN_0_SHIFT)) & GLIKEY_CTRL_0_WR_EN_0_MASK)

#define GLIKEY_CTRL_0_SFT_RST_MASK               (0x40000U)
#define GLIKEY_CTRL_0_SFT_RST_SHIFT              (18U)
/*! SFT_RST - Soft reset for the core reset (SFR configuration will be preseved).This register reads as 0
 *  0b0..No effect
 *  0b1..Triggers the soft reset
 */
#define GLIKEY_CTRL_0_SFT_RST(x)                 (((uint32_t)(((uint32_t)(x)) << GLIKEY_CTRL_0_SFT_RST_SHIFT)) & GLIKEY_CTRL_0_SFT_RST_MASK)

#define GLIKEY_CTRL_0_RESERVED31_MASK            (0xFFF80000U)
#define GLIKEY_CTRL_0_RESERVED31_SHIFT           (19U)
/*! RESERVED31 - Reserved for Future Use */
#define GLIKEY_CTRL_0_RESERVED31(x)              (((uint32_t)(((uint32_t)(x)) << GLIKEY_CTRL_0_RESERVED31_SHIFT)) & GLIKEY_CTRL_0_RESERVED31_MASK)
/*! @} */

/*! @name CTRL_1 - Control Register 1 SFR */
/*! @{ */

#define GLIKEY_CTRL_1_READ_INDEX_MASK            (0xFFU)
#define GLIKEY_CTRL_1_READ_INDEX_SHIFT           (0U)
/*! READ_INDEX - Index status, Writing an index value to this register will request the block to return the lock status of this index. */
#define GLIKEY_CTRL_1_READ_INDEX(x)              (((uint32_t)(((uint32_t)(x)) << GLIKEY_CTRL_1_READ_INDEX_SHIFT)) & GLIKEY_CTRL_1_READ_INDEX_MASK)

#define GLIKEY_CTRL_1_RESERVED15_MASK            (0xFF00U)
#define GLIKEY_CTRL_1_RESERVED15_SHIFT           (8U)
/*! RESERVED15 - Reserved for Future Use */
#define GLIKEY_CTRL_1_RESERVED15(x)              (((uint32_t)(((uint32_t)(x)) << GLIKEY_CTRL_1_RESERVED15_SHIFT)) & GLIKEY_CTRL_1_RESERVED15_MASK)

#define GLIKEY_CTRL_1_WR_EN_1_MASK               (0x30000U)
#define GLIKEY_CTRL_1_WR_EN_1_SHIFT              (16U)
/*! WR_EN_1 - Write Enable One */
#define GLIKEY_CTRL_1_WR_EN_1(x)                 (((uint32_t)(((uint32_t)(x)) << GLIKEY_CTRL_1_WR_EN_1_SHIFT)) & GLIKEY_CTRL_1_WR_EN_1_MASK)

#define GLIKEY_CTRL_1_SFR_LOCK_MASK              (0x3C0000U)
#define GLIKEY_CTRL_1_SFR_LOCK_SHIFT             (18U)
/*! SFR_LOCK - LOCK register for GLIKEY */
#define GLIKEY_CTRL_1_SFR_LOCK(x)                (((uint32_t)(((uint32_t)(x)) << GLIKEY_CTRL_1_SFR_LOCK_SHIFT)) & GLIKEY_CTRL_1_SFR_LOCK_MASK)

#define GLIKEY_CTRL_1_RESERVED31_MASK            (0xFFC00000U)
#define GLIKEY_CTRL_1_RESERVED31_SHIFT           (22U)
/*! RESERVED31 - Reserved for Future Use */
#define GLIKEY_CTRL_1_RESERVED31(x)              (((uint32_t)(((uint32_t)(x)) << GLIKEY_CTRL_1_RESERVED31_SHIFT)) & GLIKEY_CTRL_1_RESERVED31_MASK)
/*! @} */

/*! @name INTR_CTRL - Interrupt Control */
/*! @{ */

#define GLIKEY_INTR_CTRL_INT_EN_MASK             (0x1U)
#define GLIKEY_INTR_CTRL_INT_EN_SHIFT            (0U)
/*! INT_EN - Interrupt Enable. Writing a 1, Interrupt asserts on Interrupt output port */
#define GLIKEY_INTR_CTRL_INT_EN(x)               (((uint32_t)(((uint32_t)(x)) << GLIKEY_INTR_CTRL_INT_EN_SHIFT)) & GLIKEY_INTR_CTRL_INT_EN_MASK)

#define GLIKEY_INTR_CTRL_INT_CLR_MASK            (0x2U)
#define GLIKEY_INTR_CTRL_INT_CLR_SHIFT           (1U)
/*! INT_CLR - Interrupt Clear. Writing a 1 to this register creates a single interrupt clear pulse. This register reads as 0 */
#define GLIKEY_INTR_CTRL_INT_CLR(x)              (((uint32_t)(((uint32_t)(x)) << GLIKEY_INTR_CTRL_INT_CLR_SHIFT)) & GLIKEY_INTR_CTRL_INT_CLR_MASK)

#define GLIKEY_INTR_CTRL_INT_SET_MASK            (0x4U)
#define GLIKEY_INTR_CTRL_INT_SET_SHIFT           (2U)
/*! INT_SET - Interrupt Set. Writing a 1 to this register asserts the interrupt. This register reads as 0
 *  0b0..No effect
 *  0b1..Triggers interrupt
 */
#define GLIKEY_INTR_CTRL_INT_SET(x)              (((uint32_t)(((uint32_t)(x)) << GLIKEY_INTR_CTRL_INT_SET_SHIFT)) & GLIKEY_INTR_CTRL_INT_SET_MASK)

#define GLIKEY_INTR_CTRL_RESERVED31_MASK         (0xFFFFFFF8U)
#define GLIKEY_INTR_CTRL_RESERVED31_SHIFT        (3U)
/*! RESERVED31 - Reserved for Future Use */
#define GLIKEY_INTR_CTRL_RESERVED31(x)           (((uint32_t)(((uint32_t)(x)) << GLIKEY_INTR_CTRL_RESERVED31_SHIFT)) & GLIKEY_INTR_CTRL_RESERVED31_MASK)
/*! @} */

/*! @name STATUS - Status */
/*! @{ */

#define GLIKEY_STATUS_INT_STATUS_MASK            (0x1U)
#define GLIKEY_STATUS_INT_STATUS_SHIFT           (0U)
/*! INT_STATUS - Interrupt Status.
 *  0b0..No effect
 *  0b1..Triggers interrupt
 */
#define GLIKEY_STATUS_INT_STATUS(x)              (((uint32_t)(((uint32_t)(x)) << GLIKEY_STATUS_INT_STATUS_SHIFT)) & GLIKEY_STATUS_INT_STATUS_MASK)

#define GLIKEY_STATUS_LOCK_STATUS_MASK           (0x2U)
#define GLIKEY_STATUS_LOCK_STATUS_SHIFT          (1U)
/*! LOCK_STATUS - Provides the current lock status of indexes.
 *  0b0..Current read index is not locked
 *  0b1..Current read index is locked
 */
#define GLIKEY_STATUS_LOCK_STATUS(x)             (((uint32_t)(((uint32_t)(x)) << GLIKEY_STATUS_LOCK_STATUS_SHIFT)) & GLIKEY_STATUS_LOCK_STATUS_MASK)

#define GLIKEY_STATUS_ERROR_STATUS_MASK          (0x1CU)
#define GLIKEY_STATUS_ERROR_STATUS_SHIFT         (2U)
/*! ERROR_STATUS - Status of the Error
 *  0b000..No error
 *  0b001..FSM error has occurred
 *  0b010..Write index out of the bound (OOB) error
 *  0b011..Write index OOB and FSM error
 *  0b100..Read index OOB error
 *  0b110..Write index and read index OOB error
 *  0b111..Read index OOB, write index OOB, and FSM error
 */
#define GLIKEY_STATUS_ERROR_STATUS(x)            (((uint32_t)(((uint32_t)(x)) << GLIKEY_STATUS_ERROR_STATUS_SHIFT)) & GLIKEY_STATUS_ERROR_STATUS_MASK)

#define GLIKEY_STATUS_RESERVED18_MASK            (0x7FFE0U)
#define GLIKEY_STATUS_RESERVED18_SHIFT           (5U)
/*! RESERVED18 - Reserved for Future Use */
#define GLIKEY_STATUS_RESERVED18(x)              (((uint32_t)(((uint32_t)(x)) << GLIKEY_STATUS_RESERVED18_SHIFT)) & GLIKEY_STATUS_RESERVED18_MASK)

#define GLIKEY_STATUS_FSM_STATE_MASK             (0xFFF80000U)
#define GLIKEY_STATUS_FSM_STATE_SHIFT            (19U)
/*! FSM_STATE - Status of FSM */
#define GLIKEY_STATUS_FSM_STATE(x)               (((uint32_t)(((uint32_t)(x)) << GLIKEY_STATUS_FSM_STATE_SHIFT)) & GLIKEY_STATUS_FSM_STATE_MASK)
/*! @} */

/*! @name VERSION - IP Version */
/*! @{ */

#define GLIKEY_VERSION_Z_MASK                    (0xFU)
#define GLIKEY_VERSION_Z_SHIFT                   (0U)
/*! Z - Extended revision number in X.Y1Y2.Z, e.g. 1.20.3. */
#define GLIKEY_VERSION_Z(x)                      (((uint32_t)(((uint32_t)(x)) << GLIKEY_VERSION_Z_SHIFT)) & GLIKEY_VERSION_Z_MASK)

#define GLIKEY_VERSION_Y2_MASK                   (0xF0U)
#define GLIKEY_VERSION_Y2_SHIFT                  (4U)
/*! Y2 - Minor revision number 2 in X.Y1Y2.Z, e.g. 1.20.3. */
#define GLIKEY_VERSION_Y2(x)                     (((uint32_t)(((uint32_t)(x)) << GLIKEY_VERSION_Y2_SHIFT)) & GLIKEY_VERSION_Y2_MASK)

#define GLIKEY_VERSION_Y1_MASK                   (0xF00U)
#define GLIKEY_VERSION_Y1_SHIFT                  (8U)
/*! Y1 - Minor revision number 1 in X.Y1Y2.Z, e.g. 1.20.3. */
#define GLIKEY_VERSION_Y1(x)                     (((uint32_t)(((uint32_t)(x)) << GLIKEY_VERSION_Y1_SHIFT)) & GLIKEY_VERSION_Y1_MASK)

#define GLIKEY_VERSION_X_MASK                    (0xF000U)
#define GLIKEY_VERSION_X_SHIFT                   (12U)
/*! X - Major revision number in X.Y1Y2.Z, e.g. 1.20.3. */
#define GLIKEY_VERSION_X(x)                      (((uint32_t)(((uint32_t)(x)) << GLIKEY_VERSION_X_SHIFT)) & GLIKEY_VERSION_X_MASK)

#define GLIKEY_VERSION_MILESTONE_MASK            (0x30000U)
#define GLIKEY_VERSION_MILESTONE_SHIFT           (16U)
/*! MILESTONE - Release milestone. 00-PREL, 01-BR, 10-SI, 11-GO. */
#define GLIKEY_VERSION_MILESTONE(x)              (((uint32_t)(((uint32_t)(x)) << GLIKEY_VERSION_MILESTONE_SHIFT)) & GLIKEY_VERSION_MILESTONE_MASK)

#define GLIKEY_VERSION_FSM_CONFIG_MASK           (0x40000U)
#define GLIKEY_VERSION_FSM_CONFIG_SHIFT          (18U)
/*! FSM_CONFIG - 0:4 step, 1:8 step */
#define GLIKEY_VERSION_FSM_CONFIG(x)             (((uint32_t)(((uint32_t)(x)) << GLIKEY_VERSION_FSM_CONFIG_SHIFT)) & GLIKEY_VERSION_FSM_CONFIG_MASK)

#define GLIKEY_VERSION_INDEX_CONFIG_MASK         (0x7F80000U)
#define GLIKEY_VERSION_INDEX_CONFIG_SHIFT        (19U)
/*! INDEX_CONFIG - Configured number of addressable indexes */
#define GLIKEY_VERSION_INDEX_CONFIG(x)           (((uint32_t)(((uint32_t)(x)) << GLIKEY_VERSION_INDEX_CONFIG_SHIFT)) & GLIKEY_VERSION_INDEX_CONFIG_MASK)

#define GLIKEY_VERSION_RESERVED31_MASK           (0xF8000000U)
#define GLIKEY_VERSION_RESERVED31_SHIFT          (27U)
/*! Reserved31 - Reserved for Future Use */
#define GLIKEY_VERSION_RESERVED31(x)             (((uint32_t)(((uint32_t)(x)) << GLIKEY_VERSION_RESERVED31_SHIFT)) & GLIKEY_VERSION_RESERVED31_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group GLIKEY_Register_Masks */


/* GLIKEY - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral GLIKEY0 base address */
  #define GLIKEY0_BASE                             (0x50091D00u)
  /** Peripheral GLIKEY0 base address */
  #define GLIKEY0_BASE_NS                          (0x40091D00u)
  /** Peripheral GLIKEY0 base pointer */
  #define GLIKEY0                                  ((GLIKEY_Type *)GLIKEY0_BASE)
  /** Peripheral GLIKEY0 base pointer */
  #define GLIKEY0_NS                               ((GLIKEY_Type *)GLIKEY0_BASE_NS)
  /** Array initializer of GLIKEY peripheral base addresses */
  #define GLIKEY_BASE_ADDRS                        { GLIKEY0_BASE }
  /** Array initializer of GLIKEY peripheral base pointers */
  #define GLIKEY_BASE_PTRS                         { GLIKEY0 }
  /** Array initializer of GLIKEY peripheral base addresses */
  #define GLIKEY_BASE_ADDRS_NS                     { GLIKEY0_BASE_NS }
  /** Array initializer of GLIKEY peripheral base pointers */
  #define GLIKEY_BASE_PTRS_NS                      { GLIKEY0_NS }
#else
  /** Peripheral GLIKEY0 base address */
  #define GLIKEY0_BASE                             (0x40091D00u)
  /** Peripheral GLIKEY0 base pointer */
  #define GLIKEY0                                  ((GLIKEY_Type *)GLIKEY0_BASE)
  /** Array initializer of GLIKEY peripheral base addresses */
  #define GLIKEY_BASE_ADDRS                        { GLIKEY0_BASE }
  /** Array initializer of GLIKEY peripheral base pointers */
  #define GLIKEY_BASE_PTRS                         { GLIKEY0 }
#endif
/** Interrupt vectors for the GLIKEY peripheral type */
#define GLIKEY_IRQS                              { GLIKEY0_IRQn }

/*!
 * @}
 */ /* end of group GLIKEY_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- GPIO Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup GPIO_Peripheral_Access_Layer GPIO Peripheral Access Layer
 * @{
 */

/** GPIO - Register Layout Typedef */
typedef struct {
  __I  uint32_t VERID;                             /**< Version ID, offset: 0x0 */
  __I  uint32_t PARAM;                             /**< Parameter, offset: 0x4 */
       uint8_t RESERVED_0[4];
  __IO uint32_t LOCK;                              /**< Lock, offset: 0xC */
  __IO uint32_t PCNS;                              /**< Pin Control Nonsecure, offset: 0x10 */
  __IO uint32_t ICNS;                              /**< Interrupt Control Nonsecure, offset: 0x14 */
  __IO uint32_t PCNP;                              /**< Pin Control Nonprivilege, offset: 0x18 */
  __IO uint32_t ICNP;                              /**< Interrupt Control Nonprivilege, offset: 0x1C */
       uint8_t RESERVED_1[32];
  __IO uint32_t PDOR;                              /**< Port Data Output, offset: 0x40 */
  __IO uint32_t PSOR;                              /**< Port Set Output, offset: 0x44 */
  __IO uint32_t PCOR;                              /**< Port Clear Output, offset: 0x48 */
  __IO uint32_t PTOR;                              /**< Port Toggle Output, offset: 0x4C */
  __I  uint32_t PDIR;                              /**< Port Data Input, offset: 0x50 */
  __IO uint32_t PDDR;                              /**< Port Data Direction, offset: 0x54 */
  __IO uint32_t PIDR;                              /**< Port Input Disable, offset: 0x58 */
       uint8_t RESERVED_2[4];
  __IO uint8_t PDR[32];                            /**< Pin Data, array offset: 0x60, array step: 0x1 */
  __IO uint32_t ICR[32];                           /**< Interrupt Control 0..Interrupt Control 31, array offset: 0x80, array step: 0x4 */
  __IO uint32_t GICLR;                             /**< Global Interrupt Control Low, offset: 0x100 */
  __IO uint32_t GICHR;                             /**< Global Interrupt Control High, offset: 0x104 */
       uint8_t RESERVED_3[24];
  __IO uint32_t ISFR[2];                           /**< Interrupt Status Flag, array offset: 0x120, array step: 0x4 */
} GPIO_Type;

/* ----------------------------------------------------------------------------
   -- GPIO Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup GPIO_Register_Masks GPIO Register Masks
 * @{
 */

/*! @name VERID - Version ID */
/*! @{ */

#define GPIO_VERID_FEATURE_MASK                  (0xFFFFU)
#define GPIO_VERID_FEATURE_SHIFT                 (0U)
/*! FEATURE - Feature Specification Number
 *  0b0000000000000000..Basic implementation
 *  0b0000000000000001..Protection registers implemented
 */
#define GPIO_VERID_FEATURE(x)                    (((uint32_t)(((uint32_t)(x)) << GPIO_VERID_FEATURE_SHIFT)) & GPIO_VERID_FEATURE_MASK)

#define GPIO_VERID_MINOR_MASK                    (0xFF0000U)
#define GPIO_VERID_MINOR_SHIFT                   (16U)
/*! MINOR - Minor Version Number */
#define GPIO_VERID_MINOR(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_VERID_MINOR_SHIFT)) & GPIO_VERID_MINOR_MASK)

#define GPIO_VERID_MAJOR_MASK                    (0xFF000000U)
#define GPIO_VERID_MAJOR_SHIFT                   (24U)
/*! MAJOR - Major Version Number */
#define GPIO_VERID_MAJOR(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_VERID_MAJOR_SHIFT)) & GPIO_VERID_MAJOR_MASK)
/*! @} */

/*! @name PARAM - Parameter */
/*! @{ */

#define GPIO_PARAM_IRQNUM_MASK                   (0xFU)
#define GPIO_PARAM_IRQNUM_SHIFT                  (0U)
/*! IRQNUM - Interrupt Number */
#define GPIO_PARAM_IRQNUM(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_PARAM_IRQNUM_SHIFT)) & GPIO_PARAM_IRQNUM_MASK)
/*! @} */

/*! @name LOCK - Lock */
/*! @{ */

#define GPIO_LOCK_PCNS_MASK                      (0x1U)
#define GPIO_LOCK_PCNS_SHIFT                     (0U)
/*! PCNS - Lock PCNS
 *  0b0..Writable in Secure-Privilege state
 *  0b1..Not writable until the next reset
 */
#define GPIO_LOCK_PCNS(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_LOCK_PCNS_SHIFT)) & GPIO_LOCK_PCNS_MASK)

#define GPIO_LOCK_ICNS_MASK                      (0x2U)
#define GPIO_LOCK_ICNS_SHIFT                     (1U)
/*! ICNS - Lock ICNS
 *  0b0..Writable in Secure-Privilege state
 *  0b1..Not writable until the next reset
 */
#define GPIO_LOCK_ICNS(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_LOCK_ICNS_SHIFT)) & GPIO_LOCK_ICNS_MASK)

#define GPIO_LOCK_PCNP_MASK                      (0x4U)
#define GPIO_LOCK_PCNP_SHIFT                     (2U)
/*! PCNP - Lock PCNP
 *  0b0..Writable in Secure-Privilege state
 *  0b1..Not writable until the next reset
 */
#define GPIO_LOCK_PCNP(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_LOCK_PCNP_SHIFT)) & GPIO_LOCK_PCNP_MASK)

#define GPIO_LOCK_ICNP_MASK                      (0x8U)
#define GPIO_LOCK_ICNP_SHIFT                     (3U)
/*! ICNP - Lock ICNP
 *  0b0..Writable in Secure-Privilege state
 *  0b1..Not writable until the next reset
 */
#define GPIO_LOCK_ICNP(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_LOCK_ICNP_SHIFT)) & GPIO_LOCK_ICNP_MASK)
/*! @} */

/*! @name PCNS - Pin Control Nonsecure */
/*! @{ */

#define GPIO_PCNS_NSE0_MASK                      (0x1U)
#define GPIO_PCNS_NSE0_SHIFT                     (0U)
/*! NSE0 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE0(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE0_SHIFT)) & GPIO_PCNS_NSE0_MASK)

#define GPIO_PCNS_NSE1_MASK                      (0x2U)
#define GPIO_PCNS_NSE1_SHIFT                     (1U)
/*! NSE1 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE1(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE1_SHIFT)) & GPIO_PCNS_NSE1_MASK)

#define GPIO_PCNS_NSE2_MASK                      (0x4U)
#define GPIO_PCNS_NSE2_SHIFT                     (2U)
/*! NSE2 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE2(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE2_SHIFT)) & GPIO_PCNS_NSE2_MASK)

#define GPIO_PCNS_NSE3_MASK                      (0x8U)
#define GPIO_PCNS_NSE3_SHIFT                     (3U)
/*! NSE3 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE3(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE3_SHIFT)) & GPIO_PCNS_NSE3_MASK)

#define GPIO_PCNS_NSE4_MASK                      (0x10U)
#define GPIO_PCNS_NSE4_SHIFT                     (4U)
/*! NSE4 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE4(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE4_SHIFT)) & GPIO_PCNS_NSE4_MASK)

#define GPIO_PCNS_NSE5_MASK                      (0x20U)
#define GPIO_PCNS_NSE5_SHIFT                     (5U)
/*! NSE5 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE5(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE5_SHIFT)) & GPIO_PCNS_NSE5_MASK)

#define GPIO_PCNS_NSE6_MASK                      (0x40U)
#define GPIO_PCNS_NSE6_SHIFT                     (6U)
/*! NSE6 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE6(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE6_SHIFT)) & GPIO_PCNS_NSE6_MASK)

#define GPIO_PCNS_NSE7_MASK                      (0x80U)
#define GPIO_PCNS_NSE7_SHIFT                     (7U)
/*! NSE7 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE7(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE7_SHIFT)) & GPIO_PCNS_NSE7_MASK)

#define GPIO_PCNS_NSE8_MASK                      (0x100U)
#define GPIO_PCNS_NSE8_SHIFT                     (8U)
/*! NSE8 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE8(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE8_SHIFT)) & GPIO_PCNS_NSE8_MASK)

#define GPIO_PCNS_NSE9_MASK                      (0x200U)
#define GPIO_PCNS_NSE9_SHIFT                     (9U)
/*! NSE9 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE9(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE9_SHIFT)) & GPIO_PCNS_NSE9_MASK)

#define GPIO_PCNS_NSE10_MASK                     (0x400U)
#define GPIO_PCNS_NSE10_SHIFT                    (10U)
/*! NSE10 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE10(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE10_SHIFT)) & GPIO_PCNS_NSE10_MASK)

#define GPIO_PCNS_NSE11_MASK                     (0x800U)
#define GPIO_PCNS_NSE11_SHIFT                    (11U)
/*! NSE11 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE11(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE11_SHIFT)) & GPIO_PCNS_NSE11_MASK)

#define GPIO_PCNS_NSE12_MASK                     (0x1000U)
#define GPIO_PCNS_NSE12_SHIFT                    (12U)
/*! NSE12 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE12(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE12_SHIFT)) & GPIO_PCNS_NSE12_MASK)

#define GPIO_PCNS_NSE13_MASK                     (0x2000U)
#define GPIO_PCNS_NSE13_SHIFT                    (13U)
/*! NSE13 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE13(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE13_SHIFT)) & GPIO_PCNS_NSE13_MASK)

#define GPIO_PCNS_NSE14_MASK                     (0x4000U)
#define GPIO_PCNS_NSE14_SHIFT                    (14U)
/*! NSE14 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE14(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE14_SHIFT)) & GPIO_PCNS_NSE14_MASK)

#define GPIO_PCNS_NSE15_MASK                     (0x8000U)
#define GPIO_PCNS_NSE15_SHIFT                    (15U)
/*! NSE15 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE15(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE15_SHIFT)) & GPIO_PCNS_NSE15_MASK)

#define GPIO_PCNS_NSE16_MASK                     (0x10000U)
#define GPIO_PCNS_NSE16_SHIFT                    (16U)
/*! NSE16 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE16(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE16_SHIFT)) & GPIO_PCNS_NSE16_MASK)

#define GPIO_PCNS_NSE17_MASK                     (0x20000U)
#define GPIO_PCNS_NSE17_SHIFT                    (17U)
/*! NSE17 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE17(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE17_SHIFT)) & GPIO_PCNS_NSE17_MASK)

#define GPIO_PCNS_NSE18_MASK                     (0x40000U)
#define GPIO_PCNS_NSE18_SHIFT                    (18U)
/*! NSE18 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE18(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE18_SHIFT)) & GPIO_PCNS_NSE18_MASK)

#define GPIO_PCNS_NSE19_MASK                     (0x80000U)
#define GPIO_PCNS_NSE19_SHIFT                    (19U)
/*! NSE19 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE19(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE19_SHIFT)) & GPIO_PCNS_NSE19_MASK)

#define GPIO_PCNS_NSE20_MASK                     (0x100000U)
#define GPIO_PCNS_NSE20_SHIFT                    (20U)
/*! NSE20 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE20(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE20_SHIFT)) & GPIO_PCNS_NSE20_MASK)

#define GPIO_PCNS_NSE21_MASK                     (0x200000U)
#define GPIO_PCNS_NSE21_SHIFT                    (21U)
/*! NSE21 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE21(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE21_SHIFT)) & GPIO_PCNS_NSE21_MASK)

#define GPIO_PCNS_NSE22_MASK                     (0x400000U)
#define GPIO_PCNS_NSE22_SHIFT                    (22U)
/*! NSE22 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE22(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE22_SHIFT)) & GPIO_PCNS_NSE22_MASK)

#define GPIO_PCNS_NSE23_MASK                     (0x800000U)
#define GPIO_PCNS_NSE23_SHIFT                    (23U)
/*! NSE23 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE23(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE23_SHIFT)) & GPIO_PCNS_NSE23_MASK)

#define GPIO_PCNS_NSE24_MASK                     (0x1000000U)
#define GPIO_PCNS_NSE24_SHIFT                    (24U)
/*! NSE24 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE24(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE24_SHIFT)) & GPIO_PCNS_NSE24_MASK)

#define GPIO_PCNS_NSE25_MASK                     (0x2000000U)
#define GPIO_PCNS_NSE25_SHIFT                    (25U)
/*! NSE25 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE25(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE25_SHIFT)) & GPIO_PCNS_NSE25_MASK)

#define GPIO_PCNS_NSE26_MASK                     (0x4000000U)
#define GPIO_PCNS_NSE26_SHIFT                    (26U)
/*! NSE26 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE26(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE26_SHIFT)) & GPIO_PCNS_NSE26_MASK)

#define GPIO_PCNS_NSE27_MASK                     (0x8000000U)
#define GPIO_PCNS_NSE27_SHIFT                    (27U)
/*! NSE27 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE27(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE27_SHIFT)) & GPIO_PCNS_NSE27_MASK)

#define GPIO_PCNS_NSE28_MASK                     (0x10000000U)
#define GPIO_PCNS_NSE28_SHIFT                    (28U)
/*! NSE28 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE28(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE28_SHIFT)) & GPIO_PCNS_NSE28_MASK)

#define GPIO_PCNS_NSE29_MASK                     (0x20000000U)
#define GPIO_PCNS_NSE29_SHIFT                    (29U)
/*! NSE29 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE29(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE29_SHIFT)) & GPIO_PCNS_NSE29_MASK)

#define GPIO_PCNS_NSE30_MASK                     (0x40000000U)
#define GPIO_PCNS_NSE30_SHIFT                    (30U)
/*! NSE30 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE30(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE30_SHIFT)) & GPIO_PCNS_NSE30_MASK)

#define GPIO_PCNS_NSE31_MASK                     (0x80000000U)
#define GPIO_PCNS_NSE31_SHIFT                    (31U)
/*! NSE31 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_PCNS_NSE31(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNS_NSE31_SHIFT)) & GPIO_PCNS_NSE31_MASK)
/*! @} */

/*! @name ICNS - Interrupt Control Nonsecure */
/*! @{ */

#define GPIO_ICNS_NSE0_MASK                      (0x1U)
#define GPIO_ICNS_NSE0_SHIFT                     (0U)
/*! NSE0 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_ICNS_NSE0(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_ICNS_NSE0_SHIFT)) & GPIO_ICNS_NSE0_MASK)

#define GPIO_ICNS_NSE1_MASK                      (0x2U)
#define GPIO_ICNS_NSE1_SHIFT                     (1U)
/*! NSE1 - Nonsecure Enable
 *  0b0..Secure access
 *  0b1..Nonsecure access
 */
#define GPIO_ICNS_NSE1(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_ICNS_NSE1_SHIFT)) & GPIO_ICNS_NSE1_MASK)
/*! @} */

/*! @name PCNP - Pin Control Nonprivilege */
/*! @{ */

#define GPIO_PCNP_NPE0_MASK                      (0x1U)
#define GPIO_PCNP_NPE0_SHIFT                     (0U)
/*! NPE0 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE0(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE0_SHIFT)) & GPIO_PCNP_NPE0_MASK)

#define GPIO_PCNP_NPE1_MASK                      (0x2U)
#define GPIO_PCNP_NPE1_SHIFT                     (1U)
/*! NPE1 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE1(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE1_SHIFT)) & GPIO_PCNP_NPE1_MASK)

#define GPIO_PCNP_NPE2_MASK                      (0x4U)
#define GPIO_PCNP_NPE2_SHIFT                     (2U)
/*! NPE2 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE2(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE2_SHIFT)) & GPIO_PCNP_NPE2_MASK)

#define GPIO_PCNP_NPE3_MASK                      (0x8U)
#define GPIO_PCNP_NPE3_SHIFT                     (3U)
/*! NPE3 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE3(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE3_SHIFT)) & GPIO_PCNP_NPE3_MASK)

#define GPIO_PCNP_NPE4_MASK                      (0x10U)
#define GPIO_PCNP_NPE4_SHIFT                     (4U)
/*! NPE4 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE4(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE4_SHIFT)) & GPIO_PCNP_NPE4_MASK)

#define GPIO_PCNP_NPE5_MASK                      (0x20U)
#define GPIO_PCNP_NPE5_SHIFT                     (5U)
/*! NPE5 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE5(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE5_SHIFT)) & GPIO_PCNP_NPE5_MASK)

#define GPIO_PCNP_NPE6_MASK                      (0x40U)
#define GPIO_PCNP_NPE6_SHIFT                     (6U)
/*! NPE6 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE6(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE6_SHIFT)) & GPIO_PCNP_NPE6_MASK)

#define GPIO_PCNP_NPE7_MASK                      (0x80U)
#define GPIO_PCNP_NPE7_SHIFT                     (7U)
/*! NPE7 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE7(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE7_SHIFT)) & GPIO_PCNP_NPE7_MASK)

#define GPIO_PCNP_NPE8_MASK                      (0x100U)
#define GPIO_PCNP_NPE8_SHIFT                     (8U)
/*! NPE8 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE8(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE8_SHIFT)) & GPIO_PCNP_NPE8_MASK)

#define GPIO_PCNP_NPE9_MASK                      (0x200U)
#define GPIO_PCNP_NPE9_SHIFT                     (9U)
/*! NPE9 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE9(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE9_SHIFT)) & GPIO_PCNP_NPE9_MASK)

#define GPIO_PCNP_NPE10_MASK                     (0x400U)
#define GPIO_PCNP_NPE10_SHIFT                    (10U)
/*! NPE10 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE10(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE10_SHIFT)) & GPIO_PCNP_NPE10_MASK)

#define GPIO_PCNP_NPE11_MASK                     (0x800U)
#define GPIO_PCNP_NPE11_SHIFT                    (11U)
/*! NPE11 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE11(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE11_SHIFT)) & GPIO_PCNP_NPE11_MASK)

#define GPIO_PCNP_NPE12_MASK                     (0x1000U)
#define GPIO_PCNP_NPE12_SHIFT                    (12U)
/*! NPE12 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE12(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE12_SHIFT)) & GPIO_PCNP_NPE12_MASK)

#define GPIO_PCNP_NPE13_MASK                     (0x2000U)
#define GPIO_PCNP_NPE13_SHIFT                    (13U)
/*! NPE13 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE13(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE13_SHIFT)) & GPIO_PCNP_NPE13_MASK)

#define GPIO_PCNP_NPE14_MASK                     (0x4000U)
#define GPIO_PCNP_NPE14_SHIFT                    (14U)
/*! NPE14 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE14(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE14_SHIFT)) & GPIO_PCNP_NPE14_MASK)

#define GPIO_PCNP_NPE15_MASK                     (0x8000U)
#define GPIO_PCNP_NPE15_SHIFT                    (15U)
/*! NPE15 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE15(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE15_SHIFT)) & GPIO_PCNP_NPE15_MASK)

#define GPIO_PCNP_NPE16_MASK                     (0x10000U)
#define GPIO_PCNP_NPE16_SHIFT                    (16U)
/*! NPE16 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE16(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE16_SHIFT)) & GPIO_PCNP_NPE16_MASK)

#define GPIO_PCNP_NPE17_MASK                     (0x20000U)
#define GPIO_PCNP_NPE17_SHIFT                    (17U)
/*! NPE17 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE17(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE17_SHIFT)) & GPIO_PCNP_NPE17_MASK)

#define GPIO_PCNP_NPE18_MASK                     (0x40000U)
#define GPIO_PCNP_NPE18_SHIFT                    (18U)
/*! NPE18 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE18(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE18_SHIFT)) & GPIO_PCNP_NPE18_MASK)

#define GPIO_PCNP_NPE19_MASK                     (0x80000U)
#define GPIO_PCNP_NPE19_SHIFT                    (19U)
/*! NPE19 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE19(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE19_SHIFT)) & GPIO_PCNP_NPE19_MASK)

#define GPIO_PCNP_NPE20_MASK                     (0x100000U)
#define GPIO_PCNP_NPE20_SHIFT                    (20U)
/*! NPE20 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE20(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE20_SHIFT)) & GPIO_PCNP_NPE20_MASK)

#define GPIO_PCNP_NPE21_MASK                     (0x200000U)
#define GPIO_PCNP_NPE21_SHIFT                    (21U)
/*! NPE21 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE21(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE21_SHIFT)) & GPIO_PCNP_NPE21_MASK)

#define GPIO_PCNP_NPE22_MASK                     (0x400000U)
#define GPIO_PCNP_NPE22_SHIFT                    (22U)
/*! NPE22 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE22(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE22_SHIFT)) & GPIO_PCNP_NPE22_MASK)

#define GPIO_PCNP_NPE23_MASK                     (0x800000U)
#define GPIO_PCNP_NPE23_SHIFT                    (23U)
/*! NPE23 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE23(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE23_SHIFT)) & GPIO_PCNP_NPE23_MASK)

#define GPIO_PCNP_NPE24_MASK                     (0x1000000U)
#define GPIO_PCNP_NPE24_SHIFT                    (24U)
/*! NPE24 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE24(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE24_SHIFT)) & GPIO_PCNP_NPE24_MASK)

#define GPIO_PCNP_NPE25_MASK                     (0x2000000U)
#define GPIO_PCNP_NPE25_SHIFT                    (25U)
/*! NPE25 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE25(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE25_SHIFT)) & GPIO_PCNP_NPE25_MASK)

#define GPIO_PCNP_NPE26_MASK                     (0x4000000U)
#define GPIO_PCNP_NPE26_SHIFT                    (26U)
/*! NPE26 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE26(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE26_SHIFT)) & GPIO_PCNP_NPE26_MASK)

#define GPIO_PCNP_NPE27_MASK                     (0x8000000U)
#define GPIO_PCNP_NPE27_SHIFT                    (27U)
/*! NPE27 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE27(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE27_SHIFT)) & GPIO_PCNP_NPE27_MASK)

#define GPIO_PCNP_NPE28_MASK                     (0x10000000U)
#define GPIO_PCNP_NPE28_SHIFT                    (28U)
/*! NPE28 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE28(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE28_SHIFT)) & GPIO_PCNP_NPE28_MASK)

#define GPIO_PCNP_NPE29_MASK                     (0x20000000U)
#define GPIO_PCNP_NPE29_SHIFT                    (29U)
/*! NPE29 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE29(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE29_SHIFT)) & GPIO_PCNP_NPE29_MASK)

#define GPIO_PCNP_NPE30_MASK                     (0x40000000U)
#define GPIO_PCNP_NPE30_SHIFT                    (30U)
/*! NPE30 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE30(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE30_SHIFT)) & GPIO_PCNP_NPE30_MASK)

#define GPIO_PCNP_NPE31_MASK                     (0x80000000U)
#define GPIO_PCNP_NPE31_SHIFT                    (31U)
/*! NPE31 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_PCNP_NPE31(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCNP_NPE31_SHIFT)) & GPIO_PCNP_NPE31_MASK)
/*! @} */

/*! @name ICNP - Interrupt Control Nonprivilege */
/*! @{ */

#define GPIO_ICNP_NPE0_MASK                      (0x1U)
#define GPIO_ICNP_NPE0_SHIFT                     (0U)
/*! NPE0 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_ICNP_NPE0(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_ICNP_NPE0_SHIFT)) & GPIO_ICNP_NPE0_MASK)

#define GPIO_ICNP_NPE1_MASK                      (0x2U)
#define GPIO_ICNP_NPE1_SHIFT                     (1U)
/*! NPE1 - Nonprivilege Enable
 *  0b0..Privilege access
 *  0b1..Nonprivilege access
 */
#define GPIO_ICNP_NPE1(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_ICNP_NPE1_SHIFT)) & GPIO_ICNP_NPE1_MASK)
/*! @} */

/*! @name PDOR - Port Data Output */
/*! @{ */

#define GPIO_PDOR_PDO0_MASK                      (0x1U)
#define GPIO_PDOR_PDO0_SHIFT                     (0U)
/*! PDO0 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO0(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO0_SHIFT)) & GPIO_PDOR_PDO0_MASK)

#define GPIO_PDOR_PDO1_MASK                      (0x2U)
#define GPIO_PDOR_PDO1_SHIFT                     (1U)
/*! PDO1 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO1(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO1_SHIFT)) & GPIO_PDOR_PDO1_MASK)

#define GPIO_PDOR_PDO2_MASK                      (0x4U)
#define GPIO_PDOR_PDO2_SHIFT                     (2U)
/*! PDO2 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO2(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO2_SHIFT)) & GPIO_PDOR_PDO2_MASK)

#define GPIO_PDOR_PDO3_MASK                      (0x8U)
#define GPIO_PDOR_PDO3_SHIFT                     (3U)
/*! PDO3 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO3(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO3_SHIFT)) & GPIO_PDOR_PDO3_MASK)

#define GPIO_PDOR_PDO4_MASK                      (0x10U)
#define GPIO_PDOR_PDO4_SHIFT                     (4U)
/*! PDO4 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO4(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO4_SHIFT)) & GPIO_PDOR_PDO4_MASK)

#define GPIO_PDOR_PDO5_MASK                      (0x20U)
#define GPIO_PDOR_PDO5_SHIFT                     (5U)
/*! PDO5 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO5(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO5_SHIFT)) & GPIO_PDOR_PDO5_MASK)

#define GPIO_PDOR_PDO6_MASK                      (0x40U)
#define GPIO_PDOR_PDO6_SHIFT                     (6U)
/*! PDO6 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO6(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO6_SHIFT)) & GPIO_PDOR_PDO6_MASK)

#define GPIO_PDOR_PDO7_MASK                      (0x80U)
#define GPIO_PDOR_PDO7_SHIFT                     (7U)
/*! PDO7 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO7(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO7_SHIFT)) & GPIO_PDOR_PDO7_MASK)

#define GPIO_PDOR_PDO8_MASK                      (0x100U)
#define GPIO_PDOR_PDO8_SHIFT                     (8U)
/*! PDO8 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO8(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO8_SHIFT)) & GPIO_PDOR_PDO8_MASK)

#define GPIO_PDOR_PDO9_MASK                      (0x200U)
#define GPIO_PDOR_PDO9_SHIFT                     (9U)
/*! PDO9 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO9(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO9_SHIFT)) & GPIO_PDOR_PDO9_MASK)

#define GPIO_PDOR_PDO10_MASK                     (0x400U)
#define GPIO_PDOR_PDO10_SHIFT                    (10U)
/*! PDO10 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO10(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO10_SHIFT)) & GPIO_PDOR_PDO10_MASK)

#define GPIO_PDOR_PDO11_MASK                     (0x800U)
#define GPIO_PDOR_PDO11_SHIFT                    (11U)
/*! PDO11 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO11(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO11_SHIFT)) & GPIO_PDOR_PDO11_MASK)

#define GPIO_PDOR_PDO12_MASK                     (0x1000U)
#define GPIO_PDOR_PDO12_SHIFT                    (12U)
/*! PDO12 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO12(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO12_SHIFT)) & GPIO_PDOR_PDO12_MASK)

#define GPIO_PDOR_PDO13_MASK                     (0x2000U)
#define GPIO_PDOR_PDO13_SHIFT                    (13U)
/*! PDO13 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO13(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO13_SHIFT)) & GPIO_PDOR_PDO13_MASK)

#define GPIO_PDOR_PDO14_MASK                     (0x4000U)
#define GPIO_PDOR_PDO14_SHIFT                    (14U)
/*! PDO14 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO14(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO14_SHIFT)) & GPIO_PDOR_PDO14_MASK)

#define GPIO_PDOR_PDO15_MASK                     (0x8000U)
#define GPIO_PDOR_PDO15_SHIFT                    (15U)
/*! PDO15 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO15(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO15_SHIFT)) & GPIO_PDOR_PDO15_MASK)

#define GPIO_PDOR_PDO16_MASK                     (0x10000U)
#define GPIO_PDOR_PDO16_SHIFT                    (16U)
/*! PDO16 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO16(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO16_SHIFT)) & GPIO_PDOR_PDO16_MASK)

#define GPIO_PDOR_PDO17_MASK                     (0x20000U)
#define GPIO_PDOR_PDO17_SHIFT                    (17U)
/*! PDO17 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO17(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO17_SHIFT)) & GPIO_PDOR_PDO17_MASK)

#define GPIO_PDOR_PDO18_MASK                     (0x40000U)
#define GPIO_PDOR_PDO18_SHIFT                    (18U)
/*! PDO18 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO18(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO18_SHIFT)) & GPIO_PDOR_PDO18_MASK)

#define GPIO_PDOR_PDO19_MASK                     (0x80000U)
#define GPIO_PDOR_PDO19_SHIFT                    (19U)
/*! PDO19 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO19(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO19_SHIFT)) & GPIO_PDOR_PDO19_MASK)

#define GPIO_PDOR_PDO20_MASK                     (0x100000U)
#define GPIO_PDOR_PDO20_SHIFT                    (20U)
/*! PDO20 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO20(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO20_SHIFT)) & GPIO_PDOR_PDO20_MASK)

#define GPIO_PDOR_PDO21_MASK                     (0x200000U)
#define GPIO_PDOR_PDO21_SHIFT                    (21U)
/*! PDO21 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO21(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO21_SHIFT)) & GPIO_PDOR_PDO21_MASK)

#define GPIO_PDOR_PDO22_MASK                     (0x400000U)
#define GPIO_PDOR_PDO22_SHIFT                    (22U)
/*! PDO22 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO22(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO22_SHIFT)) & GPIO_PDOR_PDO22_MASK)

#define GPIO_PDOR_PDO23_MASK                     (0x800000U)
#define GPIO_PDOR_PDO23_SHIFT                    (23U)
/*! PDO23 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO23(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO23_SHIFT)) & GPIO_PDOR_PDO23_MASK)

#define GPIO_PDOR_PDO24_MASK                     (0x1000000U)
#define GPIO_PDOR_PDO24_SHIFT                    (24U)
/*! PDO24 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO24(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO24_SHIFT)) & GPIO_PDOR_PDO24_MASK)

#define GPIO_PDOR_PDO25_MASK                     (0x2000000U)
#define GPIO_PDOR_PDO25_SHIFT                    (25U)
/*! PDO25 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO25(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO25_SHIFT)) & GPIO_PDOR_PDO25_MASK)

#define GPIO_PDOR_PDO26_MASK                     (0x4000000U)
#define GPIO_PDOR_PDO26_SHIFT                    (26U)
/*! PDO26 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO26(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO26_SHIFT)) & GPIO_PDOR_PDO26_MASK)

#define GPIO_PDOR_PDO27_MASK                     (0x8000000U)
#define GPIO_PDOR_PDO27_SHIFT                    (27U)
/*! PDO27 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO27(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO27_SHIFT)) & GPIO_PDOR_PDO27_MASK)

#define GPIO_PDOR_PDO28_MASK                     (0x10000000U)
#define GPIO_PDOR_PDO28_SHIFT                    (28U)
/*! PDO28 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO28(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO28_SHIFT)) & GPIO_PDOR_PDO28_MASK)

#define GPIO_PDOR_PDO29_MASK                     (0x20000000U)
#define GPIO_PDOR_PDO29_SHIFT                    (29U)
/*! PDO29 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO29(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO29_SHIFT)) & GPIO_PDOR_PDO29_MASK)

#define GPIO_PDOR_PDO30_MASK                     (0x40000000U)
#define GPIO_PDOR_PDO30_SHIFT                    (30U)
/*! PDO30 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO30(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO30_SHIFT)) & GPIO_PDOR_PDO30_MASK)

#define GPIO_PDOR_PDO31_MASK                     (0x80000000U)
#define GPIO_PDOR_PDO31_SHIFT                    (31U)
/*! PDO31 - Port Data Output
 *  0b0..Logic level 0
 *  0b1..Logic level 1
 */
#define GPIO_PDOR_PDO31(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO31_SHIFT)) & GPIO_PDOR_PDO31_MASK)
/*! @} */

/*! @name PSOR - Port Set Output */
/*! @{ */

#define GPIO_PSOR_PTSO0_MASK                     (0x1U)
#define GPIO_PSOR_PTSO0_SHIFT                    (0U)
/*! PTSO0 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO0(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO0_SHIFT)) & GPIO_PSOR_PTSO0_MASK)

#define GPIO_PSOR_PTSO1_MASK                     (0x2U)
#define GPIO_PSOR_PTSO1_SHIFT                    (1U)
/*! PTSO1 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO1(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO1_SHIFT)) & GPIO_PSOR_PTSO1_MASK)

#define GPIO_PSOR_PTSO2_MASK                     (0x4U)
#define GPIO_PSOR_PTSO2_SHIFT                    (2U)
/*! PTSO2 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO2(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO2_SHIFT)) & GPIO_PSOR_PTSO2_MASK)

#define GPIO_PSOR_PTSO3_MASK                     (0x8U)
#define GPIO_PSOR_PTSO3_SHIFT                    (3U)
/*! PTSO3 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO3(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO3_SHIFT)) & GPIO_PSOR_PTSO3_MASK)

#define GPIO_PSOR_PTSO4_MASK                     (0x10U)
#define GPIO_PSOR_PTSO4_SHIFT                    (4U)
/*! PTSO4 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO4(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO4_SHIFT)) & GPIO_PSOR_PTSO4_MASK)

#define GPIO_PSOR_PTSO5_MASK                     (0x20U)
#define GPIO_PSOR_PTSO5_SHIFT                    (5U)
/*! PTSO5 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO5(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO5_SHIFT)) & GPIO_PSOR_PTSO5_MASK)

#define GPIO_PSOR_PTSO6_MASK                     (0x40U)
#define GPIO_PSOR_PTSO6_SHIFT                    (6U)
/*! PTSO6 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO6(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO6_SHIFT)) & GPIO_PSOR_PTSO6_MASK)

#define GPIO_PSOR_PTSO7_MASK                     (0x80U)
#define GPIO_PSOR_PTSO7_SHIFT                    (7U)
/*! PTSO7 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO7(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO7_SHIFT)) & GPIO_PSOR_PTSO7_MASK)

#define GPIO_PSOR_PTSO8_MASK                     (0x100U)
#define GPIO_PSOR_PTSO8_SHIFT                    (8U)
/*! PTSO8 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO8(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO8_SHIFT)) & GPIO_PSOR_PTSO8_MASK)

#define GPIO_PSOR_PTSO9_MASK                     (0x200U)
#define GPIO_PSOR_PTSO9_SHIFT                    (9U)
/*! PTSO9 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO9(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO9_SHIFT)) & GPIO_PSOR_PTSO9_MASK)

#define GPIO_PSOR_PTSO10_MASK                    (0x400U)
#define GPIO_PSOR_PTSO10_SHIFT                   (10U)
/*! PTSO10 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO10(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO10_SHIFT)) & GPIO_PSOR_PTSO10_MASK)

#define GPIO_PSOR_PTSO11_MASK                    (0x800U)
#define GPIO_PSOR_PTSO11_SHIFT                   (11U)
/*! PTSO11 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO11(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO11_SHIFT)) & GPIO_PSOR_PTSO11_MASK)

#define GPIO_PSOR_PTSO12_MASK                    (0x1000U)
#define GPIO_PSOR_PTSO12_SHIFT                   (12U)
/*! PTSO12 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO12(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO12_SHIFT)) & GPIO_PSOR_PTSO12_MASK)

#define GPIO_PSOR_PTSO13_MASK                    (0x2000U)
#define GPIO_PSOR_PTSO13_SHIFT                   (13U)
/*! PTSO13 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO13(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO13_SHIFT)) & GPIO_PSOR_PTSO13_MASK)

#define GPIO_PSOR_PTSO14_MASK                    (0x4000U)
#define GPIO_PSOR_PTSO14_SHIFT                   (14U)
/*! PTSO14 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO14(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO14_SHIFT)) & GPIO_PSOR_PTSO14_MASK)

#define GPIO_PSOR_PTSO15_MASK                    (0x8000U)
#define GPIO_PSOR_PTSO15_SHIFT                   (15U)
/*! PTSO15 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO15(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO15_SHIFT)) & GPIO_PSOR_PTSO15_MASK)

#define GPIO_PSOR_PTSO16_MASK                    (0x10000U)
#define GPIO_PSOR_PTSO16_SHIFT                   (16U)
/*! PTSO16 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO16(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO16_SHIFT)) & GPIO_PSOR_PTSO16_MASK)

#define GPIO_PSOR_PTSO17_MASK                    (0x20000U)
#define GPIO_PSOR_PTSO17_SHIFT                   (17U)
/*! PTSO17 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO17(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO17_SHIFT)) & GPIO_PSOR_PTSO17_MASK)

#define GPIO_PSOR_PTSO18_MASK                    (0x40000U)
#define GPIO_PSOR_PTSO18_SHIFT                   (18U)
/*! PTSO18 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO18(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO18_SHIFT)) & GPIO_PSOR_PTSO18_MASK)

#define GPIO_PSOR_PTSO19_MASK                    (0x80000U)
#define GPIO_PSOR_PTSO19_SHIFT                   (19U)
/*! PTSO19 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO19(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO19_SHIFT)) & GPIO_PSOR_PTSO19_MASK)

#define GPIO_PSOR_PTSO20_MASK                    (0x100000U)
#define GPIO_PSOR_PTSO20_SHIFT                   (20U)
/*! PTSO20 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO20(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO20_SHIFT)) & GPIO_PSOR_PTSO20_MASK)

#define GPIO_PSOR_PTSO21_MASK                    (0x200000U)
#define GPIO_PSOR_PTSO21_SHIFT                   (21U)
/*! PTSO21 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO21(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO21_SHIFT)) & GPIO_PSOR_PTSO21_MASK)

#define GPIO_PSOR_PTSO22_MASK                    (0x400000U)
#define GPIO_PSOR_PTSO22_SHIFT                   (22U)
/*! PTSO22 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO22(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO22_SHIFT)) & GPIO_PSOR_PTSO22_MASK)

#define GPIO_PSOR_PTSO23_MASK                    (0x800000U)
#define GPIO_PSOR_PTSO23_SHIFT                   (23U)
/*! PTSO23 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO23(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO23_SHIFT)) & GPIO_PSOR_PTSO23_MASK)

#define GPIO_PSOR_PTSO24_MASK                    (0x1000000U)
#define GPIO_PSOR_PTSO24_SHIFT                   (24U)
/*! PTSO24 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO24(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO24_SHIFT)) & GPIO_PSOR_PTSO24_MASK)

#define GPIO_PSOR_PTSO25_MASK                    (0x2000000U)
#define GPIO_PSOR_PTSO25_SHIFT                   (25U)
/*! PTSO25 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO25(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO25_SHIFT)) & GPIO_PSOR_PTSO25_MASK)

#define GPIO_PSOR_PTSO26_MASK                    (0x4000000U)
#define GPIO_PSOR_PTSO26_SHIFT                   (26U)
/*! PTSO26 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO26(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO26_SHIFT)) & GPIO_PSOR_PTSO26_MASK)

#define GPIO_PSOR_PTSO27_MASK                    (0x8000000U)
#define GPIO_PSOR_PTSO27_SHIFT                   (27U)
/*! PTSO27 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO27(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO27_SHIFT)) & GPIO_PSOR_PTSO27_MASK)

#define GPIO_PSOR_PTSO28_MASK                    (0x10000000U)
#define GPIO_PSOR_PTSO28_SHIFT                   (28U)
/*! PTSO28 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO28(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO28_SHIFT)) & GPIO_PSOR_PTSO28_MASK)

#define GPIO_PSOR_PTSO29_MASK                    (0x20000000U)
#define GPIO_PSOR_PTSO29_SHIFT                   (29U)
/*! PTSO29 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO29(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO29_SHIFT)) & GPIO_PSOR_PTSO29_MASK)

#define GPIO_PSOR_PTSO30_MASK                    (0x40000000U)
#define GPIO_PSOR_PTSO30_SHIFT                   (30U)
/*! PTSO30 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO30(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO30_SHIFT)) & GPIO_PSOR_PTSO30_MASK)

#define GPIO_PSOR_PTSO31_MASK                    (0x80000000U)
#define GPIO_PSOR_PTSO31_SHIFT                   (31U)
/*! PTSO31 - Port Set Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 1
 */
#define GPIO_PSOR_PTSO31(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO31_SHIFT)) & GPIO_PSOR_PTSO31_MASK)
/*! @} */

/*! @name PCOR - Port Clear Output */
/*! @{ */

#define GPIO_PCOR_PTCO0_MASK                     (0x1U)
#define GPIO_PCOR_PTCO0_SHIFT                    (0U)
/*! PTCO0 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO0(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO0_SHIFT)) & GPIO_PCOR_PTCO0_MASK)

#define GPIO_PCOR_PTCO1_MASK                     (0x2U)
#define GPIO_PCOR_PTCO1_SHIFT                    (1U)
/*! PTCO1 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO1(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO1_SHIFT)) & GPIO_PCOR_PTCO1_MASK)

#define GPIO_PCOR_PTCO2_MASK                     (0x4U)
#define GPIO_PCOR_PTCO2_SHIFT                    (2U)
/*! PTCO2 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO2(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO2_SHIFT)) & GPIO_PCOR_PTCO2_MASK)

#define GPIO_PCOR_PTCO3_MASK                     (0x8U)
#define GPIO_PCOR_PTCO3_SHIFT                    (3U)
/*! PTCO3 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO3(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO3_SHIFT)) & GPIO_PCOR_PTCO3_MASK)

#define GPIO_PCOR_PTCO4_MASK                     (0x10U)
#define GPIO_PCOR_PTCO4_SHIFT                    (4U)
/*! PTCO4 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO4(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO4_SHIFT)) & GPIO_PCOR_PTCO4_MASK)

#define GPIO_PCOR_PTCO5_MASK                     (0x20U)
#define GPIO_PCOR_PTCO5_SHIFT                    (5U)
/*! PTCO5 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO5(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO5_SHIFT)) & GPIO_PCOR_PTCO5_MASK)

#define GPIO_PCOR_PTCO6_MASK                     (0x40U)
#define GPIO_PCOR_PTCO6_SHIFT                    (6U)
/*! PTCO6 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO6(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO6_SHIFT)) & GPIO_PCOR_PTCO6_MASK)

#define GPIO_PCOR_PTCO7_MASK                     (0x80U)
#define GPIO_PCOR_PTCO7_SHIFT                    (7U)
/*! PTCO7 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO7(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO7_SHIFT)) & GPIO_PCOR_PTCO7_MASK)

#define GPIO_PCOR_PTCO8_MASK                     (0x100U)
#define GPIO_PCOR_PTCO8_SHIFT                    (8U)
/*! PTCO8 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO8(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO8_SHIFT)) & GPIO_PCOR_PTCO8_MASK)

#define GPIO_PCOR_PTCO9_MASK                     (0x200U)
#define GPIO_PCOR_PTCO9_SHIFT                    (9U)
/*! PTCO9 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO9(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO9_SHIFT)) & GPIO_PCOR_PTCO9_MASK)

#define GPIO_PCOR_PTCO10_MASK                    (0x400U)
#define GPIO_PCOR_PTCO10_SHIFT                   (10U)
/*! PTCO10 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO10(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO10_SHIFT)) & GPIO_PCOR_PTCO10_MASK)

#define GPIO_PCOR_PTCO11_MASK                    (0x800U)
#define GPIO_PCOR_PTCO11_SHIFT                   (11U)
/*! PTCO11 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO11(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO11_SHIFT)) & GPIO_PCOR_PTCO11_MASK)

#define GPIO_PCOR_PTCO12_MASK                    (0x1000U)
#define GPIO_PCOR_PTCO12_SHIFT                   (12U)
/*! PTCO12 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO12(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO12_SHIFT)) & GPIO_PCOR_PTCO12_MASK)

#define GPIO_PCOR_PTCO13_MASK                    (0x2000U)
#define GPIO_PCOR_PTCO13_SHIFT                   (13U)
/*! PTCO13 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO13(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO13_SHIFT)) & GPIO_PCOR_PTCO13_MASK)

#define GPIO_PCOR_PTCO14_MASK                    (0x4000U)
#define GPIO_PCOR_PTCO14_SHIFT                   (14U)
/*! PTCO14 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO14(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO14_SHIFT)) & GPIO_PCOR_PTCO14_MASK)

#define GPIO_PCOR_PTCO15_MASK                    (0x8000U)
#define GPIO_PCOR_PTCO15_SHIFT                   (15U)
/*! PTCO15 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO15(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO15_SHIFT)) & GPIO_PCOR_PTCO15_MASK)

#define GPIO_PCOR_PTCO16_MASK                    (0x10000U)
#define GPIO_PCOR_PTCO16_SHIFT                   (16U)
/*! PTCO16 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO16(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO16_SHIFT)) & GPIO_PCOR_PTCO16_MASK)

#define GPIO_PCOR_PTCO17_MASK                    (0x20000U)
#define GPIO_PCOR_PTCO17_SHIFT                   (17U)
/*! PTCO17 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO17(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO17_SHIFT)) & GPIO_PCOR_PTCO17_MASK)

#define GPIO_PCOR_PTCO18_MASK                    (0x40000U)
#define GPIO_PCOR_PTCO18_SHIFT                   (18U)
/*! PTCO18 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO18(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO18_SHIFT)) & GPIO_PCOR_PTCO18_MASK)

#define GPIO_PCOR_PTCO19_MASK                    (0x80000U)
#define GPIO_PCOR_PTCO19_SHIFT                   (19U)
/*! PTCO19 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO19(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO19_SHIFT)) & GPIO_PCOR_PTCO19_MASK)

#define GPIO_PCOR_PTCO20_MASK                    (0x100000U)
#define GPIO_PCOR_PTCO20_SHIFT                   (20U)
/*! PTCO20 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO20(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO20_SHIFT)) & GPIO_PCOR_PTCO20_MASK)

#define GPIO_PCOR_PTCO21_MASK                    (0x200000U)
#define GPIO_PCOR_PTCO21_SHIFT                   (21U)
/*! PTCO21 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO21(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO21_SHIFT)) & GPIO_PCOR_PTCO21_MASK)

#define GPIO_PCOR_PTCO22_MASK                    (0x400000U)
#define GPIO_PCOR_PTCO22_SHIFT                   (22U)
/*! PTCO22 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO22(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO22_SHIFT)) & GPIO_PCOR_PTCO22_MASK)

#define GPIO_PCOR_PTCO23_MASK                    (0x800000U)
#define GPIO_PCOR_PTCO23_SHIFT                   (23U)
/*! PTCO23 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO23(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO23_SHIFT)) & GPIO_PCOR_PTCO23_MASK)

#define GPIO_PCOR_PTCO24_MASK                    (0x1000000U)
#define GPIO_PCOR_PTCO24_SHIFT                   (24U)
/*! PTCO24 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO24(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO24_SHIFT)) & GPIO_PCOR_PTCO24_MASK)

#define GPIO_PCOR_PTCO25_MASK                    (0x2000000U)
#define GPIO_PCOR_PTCO25_SHIFT                   (25U)
/*! PTCO25 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO25(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO25_SHIFT)) & GPIO_PCOR_PTCO25_MASK)

#define GPIO_PCOR_PTCO26_MASK                    (0x4000000U)
#define GPIO_PCOR_PTCO26_SHIFT                   (26U)
/*! PTCO26 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO26(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO26_SHIFT)) & GPIO_PCOR_PTCO26_MASK)

#define GPIO_PCOR_PTCO27_MASK                    (0x8000000U)
#define GPIO_PCOR_PTCO27_SHIFT                   (27U)
/*! PTCO27 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO27(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO27_SHIFT)) & GPIO_PCOR_PTCO27_MASK)

#define GPIO_PCOR_PTCO28_MASK                    (0x10000000U)
#define GPIO_PCOR_PTCO28_SHIFT                   (28U)
/*! PTCO28 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO28(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO28_SHIFT)) & GPIO_PCOR_PTCO28_MASK)

#define GPIO_PCOR_PTCO29_MASK                    (0x20000000U)
#define GPIO_PCOR_PTCO29_SHIFT                   (29U)
/*! PTCO29 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO29(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO29_SHIFT)) & GPIO_PCOR_PTCO29_MASK)

#define GPIO_PCOR_PTCO30_MASK                    (0x40000000U)
#define GPIO_PCOR_PTCO30_SHIFT                   (30U)
/*! PTCO30 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO30(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO30_SHIFT)) & GPIO_PCOR_PTCO30_MASK)

#define GPIO_PCOR_PTCO31_MASK                    (0x80000000U)
#define GPIO_PCOR_PTCO31_SHIFT                   (31U)
/*! PTCO31 - Port Clear Output
 *  0b0..No change
 *  0b1..Corresponding field in PDOR becomes 0
 */
#define GPIO_PCOR_PTCO31(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO31_SHIFT)) & GPIO_PCOR_PTCO31_MASK)
/*! @} */

/*! @name PTOR - Port Toggle Output */
/*! @{ */

#define GPIO_PTOR_PTTO0_MASK                     (0x1U)
#define GPIO_PTOR_PTTO0_SHIFT                    (0U)
/*! PTTO0 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO0(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO0_SHIFT)) & GPIO_PTOR_PTTO0_MASK)

#define GPIO_PTOR_PTTO1_MASK                     (0x2U)
#define GPIO_PTOR_PTTO1_SHIFT                    (1U)
/*! PTTO1 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO1(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO1_SHIFT)) & GPIO_PTOR_PTTO1_MASK)

#define GPIO_PTOR_PTTO2_MASK                     (0x4U)
#define GPIO_PTOR_PTTO2_SHIFT                    (2U)
/*! PTTO2 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO2(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO2_SHIFT)) & GPIO_PTOR_PTTO2_MASK)

#define GPIO_PTOR_PTTO3_MASK                     (0x8U)
#define GPIO_PTOR_PTTO3_SHIFT                    (3U)
/*! PTTO3 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO3(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO3_SHIFT)) & GPIO_PTOR_PTTO3_MASK)

#define GPIO_PTOR_PTTO4_MASK                     (0x10U)
#define GPIO_PTOR_PTTO4_SHIFT                    (4U)
/*! PTTO4 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO4(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO4_SHIFT)) & GPIO_PTOR_PTTO4_MASK)

#define GPIO_PTOR_PTTO5_MASK                     (0x20U)
#define GPIO_PTOR_PTTO5_SHIFT                    (5U)
/*! PTTO5 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO5(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO5_SHIFT)) & GPIO_PTOR_PTTO5_MASK)

#define GPIO_PTOR_PTTO6_MASK                     (0x40U)
#define GPIO_PTOR_PTTO6_SHIFT                    (6U)
/*! PTTO6 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO6(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO6_SHIFT)) & GPIO_PTOR_PTTO6_MASK)

#define GPIO_PTOR_PTTO7_MASK                     (0x80U)
#define GPIO_PTOR_PTTO7_SHIFT                    (7U)
/*! PTTO7 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO7(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO7_SHIFT)) & GPIO_PTOR_PTTO7_MASK)

#define GPIO_PTOR_PTTO8_MASK                     (0x100U)
#define GPIO_PTOR_PTTO8_SHIFT                    (8U)
/*! PTTO8 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO8(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO8_SHIFT)) & GPIO_PTOR_PTTO8_MASK)

#define GPIO_PTOR_PTTO9_MASK                     (0x200U)
#define GPIO_PTOR_PTTO9_SHIFT                    (9U)
/*! PTTO9 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO9(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO9_SHIFT)) & GPIO_PTOR_PTTO9_MASK)

#define GPIO_PTOR_PTTO10_MASK                    (0x400U)
#define GPIO_PTOR_PTTO10_SHIFT                   (10U)
/*! PTTO10 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO10(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO10_SHIFT)) & GPIO_PTOR_PTTO10_MASK)

#define GPIO_PTOR_PTTO11_MASK                    (0x800U)
#define GPIO_PTOR_PTTO11_SHIFT                   (11U)
/*! PTTO11 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO11(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO11_SHIFT)) & GPIO_PTOR_PTTO11_MASK)

#define GPIO_PTOR_PTTO12_MASK                    (0x1000U)
#define GPIO_PTOR_PTTO12_SHIFT                   (12U)
/*! PTTO12 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO12(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO12_SHIFT)) & GPIO_PTOR_PTTO12_MASK)

#define GPIO_PTOR_PTTO13_MASK                    (0x2000U)
#define GPIO_PTOR_PTTO13_SHIFT                   (13U)
/*! PTTO13 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO13(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO13_SHIFT)) & GPIO_PTOR_PTTO13_MASK)

#define GPIO_PTOR_PTTO14_MASK                    (0x4000U)
#define GPIO_PTOR_PTTO14_SHIFT                   (14U)
/*! PTTO14 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO14(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO14_SHIFT)) & GPIO_PTOR_PTTO14_MASK)

#define GPIO_PTOR_PTTO15_MASK                    (0x8000U)
#define GPIO_PTOR_PTTO15_SHIFT                   (15U)
/*! PTTO15 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO15(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO15_SHIFT)) & GPIO_PTOR_PTTO15_MASK)

#define GPIO_PTOR_PTTO16_MASK                    (0x10000U)
#define GPIO_PTOR_PTTO16_SHIFT                   (16U)
/*! PTTO16 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO16(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO16_SHIFT)) & GPIO_PTOR_PTTO16_MASK)

#define GPIO_PTOR_PTTO17_MASK                    (0x20000U)
#define GPIO_PTOR_PTTO17_SHIFT                   (17U)
/*! PTTO17 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO17(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO17_SHIFT)) & GPIO_PTOR_PTTO17_MASK)

#define GPIO_PTOR_PTTO18_MASK                    (0x40000U)
#define GPIO_PTOR_PTTO18_SHIFT                   (18U)
/*! PTTO18 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO18(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO18_SHIFT)) & GPIO_PTOR_PTTO18_MASK)

#define GPIO_PTOR_PTTO19_MASK                    (0x80000U)
#define GPIO_PTOR_PTTO19_SHIFT                   (19U)
/*! PTTO19 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO19(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO19_SHIFT)) & GPIO_PTOR_PTTO19_MASK)

#define GPIO_PTOR_PTTO20_MASK                    (0x100000U)
#define GPIO_PTOR_PTTO20_SHIFT                   (20U)
/*! PTTO20 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO20(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO20_SHIFT)) & GPIO_PTOR_PTTO20_MASK)

#define GPIO_PTOR_PTTO21_MASK                    (0x200000U)
#define GPIO_PTOR_PTTO21_SHIFT                   (21U)
/*! PTTO21 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO21(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO21_SHIFT)) & GPIO_PTOR_PTTO21_MASK)

#define GPIO_PTOR_PTTO22_MASK                    (0x400000U)
#define GPIO_PTOR_PTTO22_SHIFT                   (22U)
/*! PTTO22 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO22(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO22_SHIFT)) & GPIO_PTOR_PTTO22_MASK)

#define GPIO_PTOR_PTTO23_MASK                    (0x800000U)
#define GPIO_PTOR_PTTO23_SHIFT                   (23U)
/*! PTTO23 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO23(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO23_SHIFT)) & GPIO_PTOR_PTTO23_MASK)

#define GPIO_PTOR_PTTO24_MASK                    (0x1000000U)
#define GPIO_PTOR_PTTO24_SHIFT                   (24U)
/*! PTTO24 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO24(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO24_SHIFT)) & GPIO_PTOR_PTTO24_MASK)

#define GPIO_PTOR_PTTO25_MASK                    (0x2000000U)
#define GPIO_PTOR_PTTO25_SHIFT                   (25U)
/*! PTTO25 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO25(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO25_SHIFT)) & GPIO_PTOR_PTTO25_MASK)

#define GPIO_PTOR_PTTO26_MASK                    (0x4000000U)
#define GPIO_PTOR_PTTO26_SHIFT                   (26U)
/*! PTTO26 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO26(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO26_SHIFT)) & GPIO_PTOR_PTTO26_MASK)

#define GPIO_PTOR_PTTO27_MASK                    (0x8000000U)
#define GPIO_PTOR_PTTO27_SHIFT                   (27U)
/*! PTTO27 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO27(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO27_SHIFT)) & GPIO_PTOR_PTTO27_MASK)

#define GPIO_PTOR_PTTO28_MASK                    (0x10000000U)
#define GPIO_PTOR_PTTO28_SHIFT                   (28U)
/*! PTTO28 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO28(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO28_SHIFT)) & GPIO_PTOR_PTTO28_MASK)

#define GPIO_PTOR_PTTO29_MASK                    (0x20000000U)
#define GPIO_PTOR_PTTO29_SHIFT                   (29U)
/*! PTTO29 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO29(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO29_SHIFT)) & GPIO_PTOR_PTTO29_MASK)

#define GPIO_PTOR_PTTO30_MASK                    (0x40000000U)
#define GPIO_PTOR_PTTO30_SHIFT                   (30U)
/*! PTTO30 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO30(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO30_SHIFT)) & GPIO_PTOR_PTTO30_MASK)

#define GPIO_PTOR_PTTO31_MASK                    (0x80000000U)
#define GPIO_PTOR_PTTO31_SHIFT                   (31U)
/*! PTTO31 - Port Toggle Output
 *  0b0..No change
 *  0b1..Set to the inverse of its current logic state
 */
#define GPIO_PTOR_PTTO31(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO31_SHIFT)) & GPIO_PTOR_PTTO31_MASK)
/*! @} */

/*! @name PDIR - Port Data Input */
/*! @{ */

#define GPIO_PDIR_PDI0_MASK                      (0x1U)
#define GPIO_PDIR_PDI0_SHIFT                     (0U)
/*! PDI0 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI0(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI0_SHIFT)) & GPIO_PDIR_PDI0_MASK)

#define GPIO_PDIR_PDI1_MASK                      (0x2U)
#define GPIO_PDIR_PDI1_SHIFT                     (1U)
/*! PDI1 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI1(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI1_SHIFT)) & GPIO_PDIR_PDI1_MASK)

#define GPIO_PDIR_PDI2_MASK                      (0x4U)
#define GPIO_PDIR_PDI2_SHIFT                     (2U)
/*! PDI2 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI2(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI2_SHIFT)) & GPIO_PDIR_PDI2_MASK)

#define GPIO_PDIR_PDI3_MASK                      (0x8U)
#define GPIO_PDIR_PDI3_SHIFT                     (3U)
/*! PDI3 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI3(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI3_SHIFT)) & GPIO_PDIR_PDI3_MASK)

#define GPIO_PDIR_PDI4_MASK                      (0x10U)
#define GPIO_PDIR_PDI4_SHIFT                     (4U)
/*! PDI4 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI4(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI4_SHIFT)) & GPIO_PDIR_PDI4_MASK)

#define GPIO_PDIR_PDI5_MASK                      (0x20U)
#define GPIO_PDIR_PDI5_SHIFT                     (5U)
/*! PDI5 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI5(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI5_SHIFT)) & GPIO_PDIR_PDI5_MASK)

#define GPIO_PDIR_PDI6_MASK                      (0x40U)
#define GPIO_PDIR_PDI6_SHIFT                     (6U)
/*! PDI6 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI6(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI6_SHIFT)) & GPIO_PDIR_PDI6_MASK)

#define GPIO_PDIR_PDI7_MASK                      (0x80U)
#define GPIO_PDIR_PDI7_SHIFT                     (7U)
/*! PDI7 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI7(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI7_SHIFT)) & GPIO_PDIR_PDI7_MASK)

#define GPIO_PDIR_PDI8_MASK                      (0x100U)
#define GPIO_PDIR_PDI8_SHIFT                     (8U)
/*! PDI8 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI8(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI8_SHIFT)) & GPIO_PDIR_PDI8_MASK)

#define GPIO_PDIR_PDI9_MASK                      (0x200U)
#define GPIO_PDIR_PDI9_SHIFT                     (9U)
/*! PDI9 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI9(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI9_SHIFT)) & GPIO_PDIR_PDI9_MASK)

#define GPIO_PDIR_PDI10_MASK                     (0x400U)
#define GPIO_PDIR_PDI10_SHIFT                    (10U)
/*! PDI10 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI10(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI10_SHIFT)) & GPIO_PDIR_PDI10_MASK)

#define GPIO_PDIR_PDI11_MASK                     (0x800U)
#define GPIO_PDIR_PDI11_SHIFT                    (11U)
/*! PDI11 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI11(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI11_SHIFT)) & GPIO_PDIR_PDI11_MASK)

#define GPIO_PDIR_PDI12_MASK                     (0x1000U)
#define GPIO_PDIR_PDI12_SHIFT                    (12U)
/*! PDI12 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI12(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI12_SHIFT)) & GPIO_PDIR_PDI12_MASK)

#define GPIO_PDIR_PDI13_MASK                     (0x2000U)
#define GPIO_PDIR_PDI13_SHIFT                    (13U)
/*! PDI13 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI13(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI13_SHIFT)) & GPIO_PDIR_PDI13_MASK)

#define GPIO_PDIR_PDI14_MASK                     (0x4000U)
#define GPIO_PDIR_PDI14_SHIFT                    (14U)
/*! PDI14 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI14(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI14_SHIFT)) & GPIO_PDIR_PDI14_MASK)

#define GPIO_PDIR_PDI15_MASK                     (0x8000U)
#define GPIO_PDIR_PDI15_SHIFT                    (15U)
/*! PDI15 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI15(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI15_SHIFT)) & GPIO_PDIR_PDI15_MASK)

#define GPIO_PDIR_PDI16_MASK                     (0x10000U)
#define GPIO_PDIR_PDI16_SHIFT                    (16U)
/*! PDI16 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI16(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI16_SHIFT)) & GPIO_PDIR_PDI16_MASK)

#define GPIO_PDIR_PDI17_MASK                     (0x20000U)
#define GPIO_PDIR_PDI17_SHIFT                    (17U)
/*! PDI17 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI17(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI17_SHIFT)) & GPIO_PDIR_PDI17_MASK)

#define GPIO_PDIR_PDI18_MASK                     (0x40000U)
#define GPIO_PDIR_PDI18_SHIFT                    (18U)
/*! PDI18 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI18(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI18_SHIFT)) & GPIO_PDIR_PDI18_MASK)

#define GPIO_PDIR_PDI19_MASK                     (0x80000U)
#define GPIO_PDIR_PDI19_SHIFT                    (19U)
/*! PDI19 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI19(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI19_SHIFT)) & GPIO_PDIR_PDI19_MASK)

#define GPIO_PDIR_PDI20_MASK                     (0x100000U)
#define GPIO_PDIR_PDI20_SHIFT                    (20U)
/*! PDI20 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI20(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI20_SHIFT)) & GPIO_PDIR_PDI20_MASK)

#define GPIO_PDIR_PDI21_MASK                     (0x200000U)
#define GPIO_PDIR_PDI21_SHIFT                    (21U)
/*! PDI21 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI21(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI21_SHIFT)) & GPIO_PDIR_PDI21_MASK)

#define GPIO_PDIR_PDI22_MASK                     (0x400000U)
#define GPIO_PDIR_PDI22_SHIFT                    (22U)
/*! PDI22 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI22(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI22_SHIFT)) & GPIO_PDIR_PDI22_MASK)

#define GPIO_PDIR_PDI23_MASK                     (0x800000U)
#define GPIO_PDIR_PDI23_SHIFT                    (23U)
/*! PDI23 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI23(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI23_SHIFT)) & GPIO_PDIR_PDI23_MASK)

#define GPIO_PDIR_PDI24_MASK                     (0x1000000U)
#define GPIO_PDIR_PDI24_SHIFT                    (24U)
/*! PDI24 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI24(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI24_SHIFT)) & GPIO_PDIR_PDI24_MASK)

#define GPIO_PDIR_PDI25_MASK                     (0x2000000U)
#define GPIO_PDIR_PDI25_SHIFT                    (25U)
/*! PDI25 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI25(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI25_SHIFT)) & GPIO_PDIR_PDI25_MASK)

#define GPIO_PDIR_PDI26_MASK                     (0x4000000U)
#define GPIO_PDIR_PDI26_SHIFT                    (26U)
/*! PDI26 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI26(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI26_SHIFT)) & GPIO_PDIR_PDI26_MASK)

#define GPIO_PDIR_PDI27_MASK                     (0x8000000U)
#define GPIO_PDIR_PDI27_SHIFT                    (27U)
/*! PDI27 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI27(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI27_SHIFT)) & GPIO_PDIR_PDI27_MASK)

#define GPIO_PDIR_PDI28_MASK                     (0x10000000U)
#define GPIO_PDIR_PDI28_SHIFT                    (28U)
/*! PDI28 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI28(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI28_SHIFT)) & GPIO_PDIR_PDI28_MASK)

#define GPIO_PDIR_PDI29_MASK                     (0x20000000U)
#define GPIO_PDIR_PDI29_SHIFT                    (29U)
/*! PDI29 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI29(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI29_SHIFT)) & GPIO_PDIR_PDI29_MASK)

#define GPIO_PDIR_PDI30_MASK                     (0x40000000U)
#define GPIO_PDIR_PDI30_SHIFT                    (30U)
/*! PDI30 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI30(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI30_SHIFT)) & GPIO_PDIR_PDI30_MASK)

#define GPIO_PDIR_PDI31_MASK                     (0x80000000U)
#define GPIO_PDIR_PDI31_SHIFT                    (31U)
/*! PDI31 - Port Data Input
 *  0b0..Logic 0
 *  0b1..Logic 1
 */
#define GPIO_PDIR_PDI31(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI31_SHIFT)) & GPIO_PDIR_PDI31_MASK)
/*! @} */

/*! @name PDDR - Port Data Direction */
/*! @{ */

#define GPIO_PDDR_PDD0_MASK                      (0x1U)
#define GPIO_PDDR_PDD0_SHIFT                     (0U)
/*! PDD0 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD0(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD0_SHIFT)) & GPIO_PDDR_PDD0_MASK)

#define GPIO_PDDR_PDD1_MASK                      (0x2U)
#define GPIO_PDDR_PDD1_SHIFT                     (1U)
/*! PDD1 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD1(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD1_SHIFT)) & GPIO_PDDR_PDD1_MASK)

#define GPIO_PDDR_PDD2_MASK                      (0x4U)
#define GPIO_PDDR_PDD2_SHIFT                     (2U)
/*! PDD2 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD2(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD2_SHIFT)) & GPIO_PDDR_PDD2_MASK)

#define GPIO_PDDR_PDD3_MASK                      (0x8U)
#define GPIO_PDDR_PDD3_SHIFT                     (3U)
/*! PDD3 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD3(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD3_SHIFT)) & GPIO_PDDR_PDD3_MASK)

#define GPIO_PDDR_PDD4_MASK                      (0x10U)
#define GPIO_PDDR_PDD4_SHIFT                     (4U)
/*! PDD4 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD4(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD4_SHIFT)) & GPIO_PDDR_PDD4_MASK)

#define GPIO_PDDR_PDD5_MASK                      (0x20U)
#define GPIO_PDDR_PDD5_SHIFT                     (5U)
/*! PDD5 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD5(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD5_SHIFT)) & GPIO_PDDR_PDD5_MASK)

#define GPIO_PDDR_PDD6_MASK                      (0x40U)
#define GPIO_PDDR_PDD6_SHIFT                     (6U)
/*! PDD6 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD6(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD6_SHIFT)) & GPIO_PDDR_PDD6_MASK)

#define GPIO_PDDR_PDD7_MASK                      (0x80U)
#define GPIO_PDDR_PDD7_SHIFT                     (7U)
/*! PDD7 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD7(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD7_SHIFT)) & GPIO_PDDR_PDD7_MASK)

#define GPIO_PDDR_PDD8_MASK                      (0x100U)
#define GPIO_PDDR_PDD8_SHIFT                     (8U)
/*! PDD8 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD8(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD8_SHIFT)) & GPIO_PDDR_PDD8_MASK)

#define GPIO_PDDR_PDD9_MASK                      (0x200U)
#define GPIO_PDDR_PDD9_SHIFT                     (9U)
/*! PDD9 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD9(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD9_SHIFT)) & GPIO_PDDR_PDD9_MASK)

#define GPIO_PDDR_PDD10_MASK                     (0x400U)
#define GPIO_PDDR_PDD10_SHIFT                    (10U)
/*! PDD10 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD10(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD10_SHIFT)) & GPIO_PDDR_PDD10_MASK)

#define GPIO_PDDR_PDD11_MASK                     (0x800U)
#define GPIO_PDDR_PDD11_SHIFT                    (11U)
/*! PDD11 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD11(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD11_SHIFT)) & GPIO_PDDR_PDD11_MASK)

#define GPIO_PDDR_PDD12_MASK                     (0x1000U)
#define GPIO_PDDR_PDD12_SHIFT                    (12U)
/*! PDD12 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD12(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD12_SHIFT)) & GPIO_PDDR_PDD12_MASK)

#define GPIO_PDDR_PDD13_MASK                     (0x2000U)
#define GPIO_PDDR_PDD13_SHIFT                    (13U)
/*! PDD13 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD13(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD13_SHIFT)) & GPIO_PDDR_PDD13_MASK)

#define GPIO_PDDR_PDD14_MASK                     (0x4000U)
#define GPIO_PDDR_PDD14_SHIFT                    (14U)
/*! PDD14 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD14(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD14_SHIFT)) & GPIO_PDDR_PDD14_MASK)

#define GPIO_PDDR_PDD15_MASK                     (0x8000U)
#define GPIO_PDDR_PDD15_SHIFT                    (15U)
/*! PDD15 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD15(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD15_SHIFT)) & GPIO_PDDR_PDD15_MASK)

#define GPIO_PDDR_PDD16_MASK                     (0x10000U)
#define GPIO_PDDR_PDD16_SHIFT                    (16U)
/*! PDD16 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD16(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD16_SHIFT)) & GPIO_PDDR_PDD16_MASK)

#define GPIO_PDDR_PDD17_MASK                     (0x20000U)
#define GPIO_PDDR_PDD17_SHIFT                    (17U)
/*! PDD17 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD17(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD17_SHIFT)) & GPIO_PDDR_PDD17_MASK)

#define GPIO_PDDR_PDD18_MASK                     (0x40000U)
#define GPIO_PDDR_PDD18_SHIFT                    (18U)
/*! PDD18 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD18(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD18_SHIFT)) & GPIO_PDDR_PDD18_MASK)

#define GPIO_PDDR_PDD19_MASK                     (0x80000U)
#define GPIO_PDDR_PDD19_SHIFT                    (19U)
/*! PDD19 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD19(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD19_SHIFT)) & GPIO_PDDR_PDD19_MASK)

#define GPIO_PDDR_PDD20_MASK                     (0x100000U)
#define GPIO_PDDR_PDD20_SHIFT                    (20U)
/*! PDD20 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD20(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD20_SHIFT)) & GPIO_PDDR_PDD20_MASK)

#define GPIO_PDDR_PDD21_MASK                     (0x200000U)
#define GPIO_PDDR_PDD21_SHIFT                    (21U)
/*! PDD21 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD21(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD21_SHIFT)) & GPIO_PDDR_PDD21_MASK)

#define GPIO_PDDR_PDD22_MASK                     (0x400000U)
#define GPIO_PDDR_PDD22_SHIFT                    (22U)
/*! PDD22 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD22(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD22_SHIFT)) & GPIO_PDDR_PDD22_MASK)

#define GPIO_PDDR_PDD23_MASK                     (0x800000U)
#define GPIO_PDDR_PDD23_SHIFT                    (23U)
/*! PDD23 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD23(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD23_SHIFT)) & GPIO_PDDR_PDD23_MASK)

#define GPIO_PDDR_PDD24_MASK                     (0x1000000U)
#define GPIO_PDDR_PDD24_SHIFT                    (24U)
/*! PDD24 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD24(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD24_SHIFT)) & GPIO_PDDR_PDD24_MASK)

#define GPIO_PDDR_PDD25_MASK                     (0x2000000U)
#define GPIO_PDDR_PDD25_SHIFT                    (25U)
/*! PDD25 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD25(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD25_SHIFT)) & GPIO_PDDR_PDD25_MASK)

#define GPIO_PDDR_PDD26_MASK                     (0x4000000U)
#define GPIO_PDDR_PDD26_SHIFT                    (26U)
/*! PDD26 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD26(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD26_SHIFT)) & GPIO_PDDR_PDD26_MASK)

#define GPIO_PDDR_PDD27_MASK                     (0x8000000U)
#define GPIO_PDDR_PDD27_SHIFT                    (27U)
/*! PDD27 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD27(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD27_SHIFT)) & GPIO_PDDR_PDD27_MASK)

#define GPIO_PDDR_PDD28_MASK                     (0x10000000U)
#define GPIO_PDDR_PDD28_SHIFT                    (28U)
/*! PDD28 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD28(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD28_SHIFT)) & GPIO_PDDR_PDD28_MASK)

#define GPIO_PDDR_PDD29_MASK                     (0x20000000U)
#define GPIO_PDDR_PDD29_SHIFT                    (29U)
/*! PDD29 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD29(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD29_SHIFT)) & GPIO_PDDR_PDD29_MASK)

#define GPIO_PDDR_PDD30_MASK                     (0x40000000U)
#define GPIO_PDDR_PDD30_SHIFT                    (30U)
/*! PDD30 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD30(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD30_SHIFT)) & GPIO_PDDR_PDD30_MASK)

#define GPIO_PDDR_PDD31_MASK                     (0x80000000U)
#define GPIO_PDDR_PDD31_SHIFT                    (31U)
/*! PDD31 - Port Data Direction
 *  0b0..Input
 *  0b1..Output
 */
#define GPIO_PDDR_PDD31(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD31_SHIFT)) & GPIO_PDDR_PDD31_MASK)
/*! @} */

/*! @name PIDR - Port Input Disable */
/*! @{ */

#define GPIO_PIDR_PID0_MASK                      (0x1U)
#define GPIO_PIDR_PID0_SHIFT                     (0U)
/*! PID0 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID0(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID0_SHIFT)) & GPIO_PIDR_PID0_MASK)

#define GPIO_PIDR_PID1_MASK                      (0x2U)
#define GPIO_PIDR_PID1_SHIFT                     (1U)
/*! PID1 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID1(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID1_SHIFT)) & GPIO_PIDR_PID1_MASK)

#define GPIO_PIDR_PID2_MASK                      (0x4U)
#define GPIO_PIDR_PID2_SHIFT                     (2U)
/*! PID2 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID2(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID2_SHIFT)) & GPIO_PIDR_PID2_MASK)

#define GPIO_PIDR_PID3_MASK                      (0x8U)
#define GPIO_PIDR_PID3_SHIFT                     (3U)
/*! PID3 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID3(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID3_SHIFT)) & GPIO_PIDR_PID3_MASK)

#define GPIO_PIDR_PID4_MASK                      (0x10U)
#define GPIO_PIDR_PID4_SHIFT                     (4U)
/*! PID4 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID4(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID4_SHIFT)) & GPIO_PIDR_PID4_MASK)

#define GPIO_PIDR_PID5_MASK                      (0x20U)
#define GPIO_PIDR_PID5_SHIFT                     (5U)
/*! PID5 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID5(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID5_SHIFT)) & GPIO_PIDR_PID5_MASK)

#define GPIO_PIDR_PID6_MASK                      (0x40U)
#define GPIO_PIDR_PID6_SHIFT                     (6U)
/*! PID6 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID6(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID6_SHIFT)) & GPIO_PIDR_PID6_MASK)

#define GPIO_PIDR_PID7_MASK                      (0x80U)
#define GPIO_PIDR_PID7_SHIFT                     (7U)
/*! PID7 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID7(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID7_SHIFT)) & GPIO_PIDR_PID7_MASK)

#define GPIO_PIDR_PID8_MASK                      (0x100U)
#define GPIO_PIDR_PID8_SHIFT                     (8U)
/*! PID8 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID8(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID8_SHIFT)) & GPIO_PIDR_PID8_MASK)

#define GPIO_PIDR_PID9_MASK                      (0x200U)
#define GPIO_PIDR_PID9_SHIFT                     (9U)
/*! PID9 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID9(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID9_SHIFT)) & GPIO_PIDR_PID9_MASK)

#define GPIO_PIDR_PID10_MASK                     (0x400U)
#define GPIO_PIDR_PID10_SHIFT                    (10U)
/*! PID10 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID10(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID10_SHIFT)) & GPIO_PIDR_PID10_MASK)

#define GPIO_PIDR_PID11_MASK                     (0x800U)
#define GPIO_PIDR_PID11_SHIFT                    (11U)
/*! PID11 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID11(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID11_SHIFT)) & GPIO_PIDR_PID11_MASK)

#define GPIO_PIDR_PID12_MASK                     (0x1000U)
#define GPIO_PIDR_PID12_SHIFT                    (12U)
/*! PID12 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID12(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID12_SHIFT)) & GPIO_PIDR_PID12_MASK)

#define GPIO_PIDR_PID13_MASK                     (0x2000U)
#define GPIO_PIDR_PID13_SHIFT                    (13U)
/*! PID13 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID13(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID13_SHIFT)) & GPIO_PIDR_PID13_MASK)

#define GPIO_PIDR_PID14_MASK                     (0x4000U)
#define GPIO_PIDR_PID14_SHIFT                    (14U)
/*! PID14 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID14(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID14_SHIFT)) & GPIO_PIDR_PID14_MASK)

#define GPIO_PIDR_PID15_MASK                     (0x8000U)
#define GPIO_PIDR_PID15_SHIFT                    (15U)
/*! PID15 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID15(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID15_SHIFT)) & GPIO_PIDR_PID15_MASK)

#define GPIO_PIDR_PID16_MASK                     (0x10000U)
#define GPIO_PIDR_PID16_SHIFT                    (16U)
/*! PID16 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID16(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID16_SHIFT)) & GPIO_PIDR_PID16_MASK)

#define GPIO_PIDR_PID17_MASK                     (0x20000U)
#define GPIO_PIDR_PID17_SHIFT                    (17U)
/*! PID17 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID17(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID17_SHIFT)) & GPIO_PIDR_PID17_MASK)

#define GPIO_PIDR_PID18_MASK                     (0x40000U)
#define GPIO_PIDR_PID18_SHIFT                    (18U)
/*! PID18 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID18(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID18_SHIFT)) & GPIO_PIDR_PID18_MASK)

#define GPIO_PIDR_PID19_MASK                     (0x80000U)
#define GPIO_PIDR_PID19_SHIFT                    (19U)
/*! PID19 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID19(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID19_SHIFT)) & GPIO_PIDR_PID19_MASK)

#define GPIO_PIDR_PID20_MASK                     (0x100000U)
#define GPIO_PIDR_PID20_SHIFT                    (20U)
/*! PID20 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID20(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID20_SHIFT)) & GPIO_PIDR_PID20_MASK)

#define GPIO_PIDR_PID21_MASK                     (0x200000U)
#define GPIO_PIDR_PID21_SHIFT                    (21U)
/*! PID21 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID21(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID21_SHIFT)) & GPIO_PIDR_PID21_MASK)

#define GPIO_PIDR_PID22_MASK                     (0x400000U)
#define GPIO_PIDR_PID22_SHIFT                    (22U)
/*! PID22 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID22(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID22_SHIFT)) & GPIO_PIDR_PID22_MASK)

#define GPIO_PIDR_PID23_MASK                     (0x800000U)
#define GPIO_PIDR_PID23_SHIFT                    (23U)
/*! PID23 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID23(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID23_SHIFT)) & GPIO_PIDR_PID23_MASK)

#define GPIO_PIDR_PID24_MASK                     (0x1000000U)
#define GPIO_PIDR_PID24_SHIFT                    (24U)
/*! PID24 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID24(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID24_SHIFT)) & GPIO_PIDR_PID24_MASK)

#define GPIO_PIDR_PID25_MASK                     (0x2000000U)
#define GPIO_PIDR_PID25_SHIFT                    (25U)
/*! PID25 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID25(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID25_SHIFT)) & GPIO_PIDR_PID25_MASK)

#define GPIO_PIDR_PID26_MASK                     (0x4000000U)
#define GPIO_PIDR_PID26_SHIFT                    (26U)
/*! PID26 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID26(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID26_SHIFT)) & GPIO_PIDR_PID26_MASK)

#define GPIO_PIDR_PID27_MASK                     (0x8000000U)
#define GPIO_PIDR_PID27_SHIFT                    (27U)
/*! PID27 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID27(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID27_SHIFT)) & GPIO_PIDR_PID27_MASK)

#define GPIO_PIDR_PID28_MASK                     (0x10000000U)
#define GPIO_PIDR_PID28_SHIFT                    (28U)
/*! PID28 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID28(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID28_SHIFT)) & GPIO_PIDR_PID28_MASK)

#define GPIO_PIDR_PID29_MASK                     (0x20000000U)
#define GPIO_PIDR_PID29_SHIFT                    (29U)
/*! PID29 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID29(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID29_SHIFT)) & GPIO_PIDR_PID29_MASK)

#define GPIO_PIDR_PID30_MASK                     (0x40000000U)
#define GPIO_PIDR_PID30_SHIFT                    (30U)
/*! PID30 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID30(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID30_SHIFT)) & GPIO_PIDR_PID30_MASK)

#define GPIO_PIDR_PID31_MASK                     (0x80000000U)
#define GPIO_PIDR_PID31_SHIFT                    (31U)
/*! PID31 - Port Input Disable
 *  0b0..Configured for general-purpose input
 *  0b1..Disabled for general-purpose input
 */
#define GPIO_PIDR_PID31(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_PIDR_PID31_SHIFT)) & GPIO_PIDR_PID31_MASK)
/*! @} */

/*! @name PDR - Pin Data */
/*! @{ */

#define GPIO_PDR_PD_MASK                         (0x1U)
#define GPIO_PDR_PD_SHIFT                        (0U)
/*! PD - Pin Data (I/O)
 *  0b0..Logic zero
 *  0b1..Logic one
 */
#define GPIO_PDR_PD(x)                           (((uint8_t)(((uint8_t)(x)) << GPIO_PDR_PD_SHIFT)) & GPIO_PDR_PD_MASK)
/*! @} */

/* The count of GPIO_PDR */
#define GPIO_PDR_COUNT                           (32U)

/*! @name ICR - Interrupt Control 0..Interrupt Control 31 */
/*! @{ */

#define GPIO_ICR_IRQC_MASK                       (0xF0000U)
#define GPIO_ICR_IRQC_SHIFT                      (16U)
/*! IRQC - Interrupt Configuration
 *  0b0000..ISF is disabled
 *  0b0001..ISF and DMA request on rising edge
 *  0b0010..ISF and DMA request on falling edge
 *  0b0011..ISF and DMA request on either edge
 *  0b0100..Reserved
 *  0b0101..ISF sets on rising edge
 *  0b0110..ISF sets on falling edge
 *  0b0111..ISF sets on either edge
 *  0b1000..ISF and interrupt when logic 0
 *  0b1001..ISF and interrupt on rising edge
 *  0b1010..ISF and interrupt on falling edge
 *  0b1011..ISF and Interrupt on either edge
 *  0b1100..ISF and interrupt when logic 1
 *  0b1101..Enable active-high trigger output; ISF on rising edge (pin state is ORed with other enabled triggers
 *          to generate the output trigger for use by other peripherals)
 *  0b1110..Enable active-low trigger output; ISF on falling edge (pin state is inverted and ORed with other
 *          enabled triggers to generate the output trigger for use by other peripherals)
 *  0b1111..Reserved
 */
#define GPIO_ICR_IRQC(x)                         (((uint32_t)(((uint32_t)(x)) << GPIO_ICR_IRQC_SHIFT)) & GPIO_ICR_IRQC_MASK)

#define GPIO_ICR_IRQS_MASK                       (0x100000U)
#define GPIO_ICR_IRQS_SHIFT                      (20U)
/*! IRQS - Interrupt Select
 *  0b0..Interrupt, trigger output, or DMA request 0
 *  0b1..Interrupt, trigger output, or DMA request 1
 */
#define GPIO_ICR_IRQS(x)                         (((uint32_t)(((uint32_t)(x)) << GPIO_ICR_IRQS_SHIFT)) & GPIO_ICR_IRQS_MASK)

#define GPIO_ICR_LK_MASK                         (0x800000U)
#define GPIO_ICR_LK_SHIFT                        (23U)
/*! LK - Lock
 *  0b0..Not locked
 *  0b1..Locked
 */
#define GPIO_ICR_LK(x)                           (((uint32_t)(((uint32_t)(x)) << GPIO_ICR_LK_SHIFT)) & GPIO_ICR_LK_MASK)

#define GPIO_ICR_ISF_MASK                        (0x1000000U)
#define GPIO_ICR_ISF_SHIFT                       (24U)
/*! ISF - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ICR_ISF(x)                          (((uint32_t)(((uint32_t)(x)) << GPIO_ICR_ISF_SHIFT)) & GPIO_ICR_ISF_MASK)
/*! @} */

/* The count of GPIO_ICR */
#define GPIO_ICR_COUNT                           (32U)

/*! @name GICLR - Global Interrupt Control Low */
/*! @{ */

#define GPIO_GICLR_GIWE0_MASK                    (0x1U)
#define GPIO_GICLR_GIWE0_SHIFT                   (0U)
/*! GIWE0 - Global Interrupt Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define GPIO_GICLR_GIWE0(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_GICLR_GIWE0_SHIFT)) & GPIO_GICLR_GIWE0_MASK)

#define GPIO_GICLR_GIWE1_MASK                    (0x2U)
#define GPIO_GICLR_GIWE1_SHIFT                   (1U)
/*! GIWE1 - Global Interrupt Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define GPIO_GICLR_GIWE1(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_GICLR_GIWE1_SHIFT)) & GPIO_GICLR_GIWE1_MASK)

#define GPIO_GICLR_GIWE2_MASK                    (0x4U)
#define GPIO_GICLR_GIWE2_SHIFT                   (2U)
/*! GIWE2 - Global Interrupt Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define GPIO_GICLR_GIWE2(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_GICLR_GIWE2_SHIFT)) & GPIO_GICLR_GIWE2_MASK)

#define GPIO_GICLR_GIWE3_MASK                    (0x8U)
#define GPIO_GICLR_GIWE3_SHIFT                   (3U)
/*! GIWE3 - Global Interrupt Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define GPIO_GICLR_GIWE3(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_GICLR_GIWE3_SHIFT)) & GPIO_GICLR_GIWE3_MASK)

#define GPIO_GICLR_GIWE4_MASK                    (0x10U)
#define GPIO_GICLR_GIWE4_SHIFT                   (4U)
/*! GIWE4 - Global Interrupt Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define GPIO_GICLR_GIWE4(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_GICLR_GIWE4_SHIFT)) & GPIO_GICLR_GIWE4_MASK)

#define GPIO_GICLR_GIWE5_MASK                    (0x20U)
#define GPIO_GICLR_GIWE5_SHIFT                   (5U)
/*! GIWE5 - Global Interrupt Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define GPIO_GICLR_GIWE5(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_GICLR_GIWE5_SHIFT)) & GPIO_GICLR_GIWE5_MASK)

#define GPIO_GICLR_GIWE6_MASK                    (0x40U)
#define GPIO_GICLR_GIWE6_SHIFT                   (6U)
/*! GIWE6 - Global Interrupt Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define GPIO_GICLR_GIWE6(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_GICLR_GIWE6_SHIFT)) & GPIO_GICLR_GIWE6_MASK)

#define GPIO_GICLR_GIWE7_MASK                    (0x80U)
#define GPIO_GICLR_GIWE7_SHIFT                   (7U)
/*! GIWE7 - Global Interrupt Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define GPIO_GICLR_GIWE7(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_GICLR_GIWE7_SHIFT)) & GPIO_GICLR_GIWE7_MASK)

#define GPIO_GICLR_GIWE8_MASK                    (0x100U)
#define GPIO_GICLR_GIWE8_SHIFT                   (8U)
/*! GIWE8 - Global Interrupt Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define GPIO_GICLR_GIWE8(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_GICLR_GIWE8_SHIFT)) & GPIO_GICLR_GIWE8_MASK)

#define GPIO_GICLR_GIWE9_MASK                    (0x200U)
#define GPIO_GICLR_GIWE9_SHIFT                   (9U)
/*! GIWE9 - Global Interrupt Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define GPIO_GICLR_GIWE9(x)                      (((uint32_t)(((uint32_t)(x)) << GPIO_GICLR_GIWE9_SHIFT)) & GPIO_GICLR_GIWE9_MASK)

#define GPIO_GICLR_GIWE10_MASK                   (0x400U)
#define GPIO_GICLR_GIWE10_SHIFT                  (10U)
/*! GIWE10 - Global Interrupt Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define GPIO_GICLR_GIWE10(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICLR_GIWE10_SHIFT)) & GPIO_GICLR_GIWE10_MASK)

#define GPIO_GICLR_GIWE11_MASK                   (0x800U)
#define GPIO_GICLR_GIWE11_SHIFT                  (11U)
/*! GIWE11 - Global Interrupt Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define GPIO_GICLR_GIWE11(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICLR_GIWE11_SHIFT)) & GPIO_GICLR_GIWE11_MASK)

#define GPIO_GICLR_GIWE12_MASK                   (0x1000U)
#define GPIO_GICLR_GIWE12_SHIFT                  (12U)
/*! GIWE12 - Global Interrupt Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define GPIO_GICLR_GIWE12(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICLR_GIWE12_SHIFT)) & GPIO_GICLR_GIWE12_MASK)

#define GPIO_GICLR_GIWE13_MASK                   (0x2000U)
#define GPIO_GICLR_GIWE13_SHIFT                  (13U)
/*! GIWE13 - Global Interrupt Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define GPIO_GICLR_GIWE13(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICLR_GIWE13_SHIFT)) & GPIO_GICLR_GIWE13_MASK)

#define GPIO_GICLR_GIWE14_MASK                   (0x4000U)
#define GPIO_GICLR_GIWE14_SHIFT                  (14U)
/*! GIWE14 - Global Interrupt Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define GPIO_GICLR_GIWE14(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICLR_GIWE14_SHIFT)) & GPIO_GICLR_GIWE14_MASK)

#define GPIO_GICLR_GIWE15_MASK                   (0x8000U)
#define GPIO_GICLR_GIWE15_SHIFT                  (15U)
/*! GIWE15 - Global Interrupt Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define GPIO_GICLR_GIWE15(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICLR_GIWE15_SHIFT)) & GPIO_GICLR_GIWE15_MASK)

#define GPIO_GICLR_GIWD_MASK                     (0xFFFF0000U)
#define GPIO_GICLR_GIWD_SHIFT                    (16U)
/*! GIWD - Global Interrupt Write Data */
#define GPIO_GICLR_GIWD(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_GICLR_GIWD_SHIFT)) & GPIO_GICLR_GIWD_MASK)
/*! @} */

/*! @name GICHR - Global Interrupt Control High */
/*! @{ */

#define GPIO_GICHR_GIWE16_MASK                   (0x1U)
#define GPIO_GICHR_GIWE16_SHIFT                  (0U)
/*! GIWE16 - Global Interrupt Write Enable
 *  0b0..Not updated.
 *  0b1..Updated
 */
#define GPIO_GICHR_GIWE16(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICHR_GIWE16_SHIFT)) & GPIO_GICHR_GIWE16_MASK)

#define GPIO_GICHR_GIWE17_MASK                   (0x2U)
#define GPIO_GICHR_GIWE17_SHIFT                  (1U)
/*! GIWE17 - Global Interrupt Write Enable
 *  0b0..Not updated.
 *  0b1..Updated
 */
#define GPIO_GICHR_GIWE17(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICHR_GIWE17_SHIFT)) & GPIO_GICHR_GIWE17_MASK)

#define GPIO_GICHR_GIWE18_MASK                   (0x4U)
#define GPIO_GICHR_GIWE18_SHIFT                  (2U)
/*! GIWE18 - Global Interrupt Write Enable
 *  0b0..Not updated.
 *  0b1..Updated
 */
#define GPIO_GICHR_GIWE18(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICHR_GIWE18_SHIFT)) & GPIO_GICHR_GIWE18_MASK)

#define GPIO_GICHR_GIWE19_MASK                   (0x8U)
#define GPIO_GICHR_GIWE19_SHIFT                  (3U)
/*! GIWE19 - Global Interrupt Write Enable
 *  0b0..Not updated.
 *  0b1..Updated
 */
#define GPIO_GICHR_GIWE19(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICHR_GIWE19_SHIFT)) & GPIO_GICHR_GIWE19_MASK)

#define GPIO_GICHR_GIWE20_MASK                   (0x10U)
#define GPIO_GICHR_GIWE20_SHIFT                  (4U)
/*! GIWE20 - Global Interrupt Write Enable
 *  0b0..Not updated.
 *  0b1..Updated
 */
#define GPIO_GICHR_GIWE20(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICHR_GIWE20_SHIFT)) & GPIO_GICHR_GIWE20_MASK)

#define GPIO_GICHR_GIWE21_MASK                   (0x20U)
#define GPIO_GICHR_GIWE21_SHIFT                  (5U)
/*! GIWE21 - Global Interrupt Write Enable
 *  0b0..Not updated.
 *  0b1..Updated
 */
#define GPIO_GICHR_GIWE21(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICHR_GIWE21_SHIFT)) & GPIO_GICHR_GIWE21_MASK)

#define GPIO_GICHR_GIWE22_MASK                   (0x40U)
#define GPIO_GICHR_GIWE22_SHIFT                  (6U)
/*! GIWE22 - Global Interrupt Write Enable
 *  0b0..Not updated.
 *  0b1..Updated
 */
#define GPIO_GICHR_GIWE22(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICHR_GIWE22_SHIFT)) & GPIO_GICHR_GIWE22_MASK)

#define GPIO_GICHR_GIWE23_MASK                   (0x80U)
#define GPIO_GICHR_GIWE23_SHIFT                  (7U)
/*! GIWE23 - Global Interrupt Write Enable
 *  0b0..Not updated.
 *  0b1..Updated
 */
#define GPIO_GICHR_GIWE23(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICHR_GIWE23_SHIFT)) & GPIO_GICHR_GIWE23_MASK)

#define GPIO_GICHR_GIWE24_MASK                   (0x100U)
#define GPIO_GICHR_GIWE24_SHIFT                  (8U)
/*! GIWE24 - Global Interrupt Write Enable
 *  0b0..Not updated.
 *  0b1..Updated
 */
#define GPIO_GICHR_GIWE24(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICHR_GIWE24_SHIFT)) & GPIO_GICHR_GIWE24_MASK)

#define GPIO_GICHR_GIWE25_MASK                   (0x200U)
#define GPIO_GICHR_GIWE25_SHIFT                  (9U)
/*! GIWE25 - Global Interrupt Write Enable
 *  0b0..Not updated.
 *  0b1..Updated
 */
#define GPIO_GICHR_GIWE25(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICHR_GIWE25_SHIFT)) & GPIO_GICHR_GIWE25_MASK)

#define GPIO_GICHR_GIWE26_MASK                   (0x400U)
#define GPIO_GICHR_GIWE26_SHIFT                  (10U)
/*! GIWE26 - Global Interrupt Write Enable
 *  0b0..Not updated.
 *  0b1..Updated
 */
#define GPIO_GICHR_GIWE26(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICHR_GIWE26_SHIFT)) & GPIO_GICHR_GIWE26_MASK)

#define GPIO_GICHR_GIWE27_MASK                   (0x800U)
#define GPIO_GICHR_GIWE27_SHIFT                  (11U)
/*! GIWE27 - Global Interrupt Write Enable
 *  0b0..Not updated.
 *  0b1..Updated
 */
#define GPIO_GICHR_GIWE27(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICHR_GIWE27_SHIFT)) & GPIO_GICHR_GIWE27_MASK)

#define GPIO_GICHR_GIWE28_MASK                   (0x1000U)
#define GPIO_GICHR_GIWE28_SHIFT                  (12U)
/*! GIWE28 - Global Interrupt Write Enable
 *  0b0..Not updated.
 *  0b1..Updated
 */
#define GPIO_GICHR_GIWE28(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICHR_GIWE28_SHIFT)) & GPIO_GICHR_GIWE28_MASK)

#define GPIO_GICHR_GIWE29_MASK                   (0x2000U)
#define GPIO_GICHR_GIWE29_SHIFT                  (13U)
/*! GIWE29 - Global Interrupt Write Enable
 *  0b0..Not updated.
 *  0b1..Updated
 */
#define GPIO_GICHR_GIWE29(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICHR_GIWE29_SHIFT)) & GPIO_GICHR_GIWE29_MASK)

#define GPIO_GICHR_GIWE30_MASK                   (0x4000U)
#define GPIO_GICHR_GIWE30_SHIFT                  (14U)
/*! GIWE30 - Global Interrupt Write Enable
 *  0b0..Not updated.
 *  0b1..Updated
 */
#define GPIO_GICHR_GIWE30(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICHR_GIWE30_SHIFT)) & GPIO_GICHR_GIWE30_MASK)

#define GPIO_GICHR_GIWE31_MASK                   (0x8000U)
#define GPIO_GICHR_GIWE31_SHIFT                  (15U)
/*! GIWE31 - Global Interrupt Write Enable
 *  0b0..Not updated.
 *  0b1..Updated
 */
#define GPIO_GICHR_GIWE31(x)                     (((uint32_t)(((uint32_t)(x)) << GPIO_GICHR_GIWE31_SHIFT)) & GPIO_GICHR_GIWE31_MASK)

#define GPIO_GICHR_GIWD_MASK                     (0xFFFF0000U)
#define GPIO_GICHR_GIWD_SHIFT                    (16U)
/*! GIWD - Global Interrupt Write Data */
#define GPIO_GICHR_GIWD(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_GICHR_GIWD_SHIFT)) & GPIO_GICHR_GIWD_MASK)
/*! @} */

/*! @name ISFR - Interrupt Status Flag */
/*! @{ */

#define GPIO_ISFR_ISF0_MASK                      (0x1U)
#define GPIO_ISFR_ISF0_SHIFT                     (0U)
/*! ISF0 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF0(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF0_SHIFT)) & GPIO_ISFR_ISF0_MASK)

#define GPIO_ISFR_ISF1_MASK                      (0x2U)
#define GPIO_ISFR_ISF1_SHIFT                     (1U)
/*! ISF1 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF1(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF1_SHIFT)) & GPIO_ISFR_ISF1_MASK)

#define GPIO_ISFR_ISF2_MASK                      (0x4U)
#define GPIO_ISFR_ISF2_SHIFT                     (2U)
/*! ISF2 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF2(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF2_SHIFT)) & GPIO_ISFR_ISF2_MASK)

#define GPIO_ISFR_ISF3_MASK                      (0x8U)
#define GPIO_ISFR_ISF3_SHIFT                     (3U)
/*! ISF3 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF3(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF3_SHIFT)) & GPIO_ISFR_ISF3_MASK)

#define GPIO_ISFR_ISF4_MASK                      (0x10U)
#define GPIO_ISFR_ISF4_SHIFT                     (4U)
/*! ISF4 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF4(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF4_SHIFT)) & GPIO_ISFR_ISF4_MASK)

#define GPIO_ISFR_ISF5_MASK                      (0x20U)
#define GPIO_ISFR_ISF5_SHIFT                     (5U)
/*! ISF5 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF5(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF5_SHIFT)) & GPIO_ISFR_ISF5_MASK)

#define GPIO_ISFR_ISF6_MASK                      (0x40U)
#define GPIO_ISFR_ISF6_SHIFT                     (6U)
/*! ISF6 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF6(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF6_SHIFT)) & GPIO_ISFR_ISF6_MASK)

#define GPIO_ISFR_ISF7_MASK                      (0x80U)
#define GPIO_ISFR_ISF7_SHIFT                     (7U)
/*! ISF7 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF7(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF7_SHIFT)) & GPIO_ISFR_ISF7_MASK)

#define GPIO_ISFR_ISF8_MASK                      (0x100U)
#define GPIO_ISFR_ISF8_SHIFT                     (8U)
/*! ISF8 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF8(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF8_SHIFT)) & GPIO_ISFR_ISF8_MASK)

#define GPIO_ISFR_ISF9_MASK                      (0x200U)
#define GPIO_ISFR_ISF9_SHIFT                     (9U)
/*! ISF9 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF9(x)                        (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF9_SHIFT)) & GPIO_ISFR_ISF9_MASK)

#define GPIO_ISFR_ISF10_MASK                     (0x400U)
#define GPIO_ISFR_ISF10_SHIFT                    (10U)
/*! ISF10 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF10(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF10_SHIFT)) & GPIO_ISFR_ISF10_MASK)

#define GPIO_ISFR_ISF11_MASK                     (0x800U)
#define GPIO_ISFR_ISF11_SHIFT                    (11U)
/*! ISF11 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF11(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF11_SHIFT)) & GPIO_ISFR_ISF11_MASK)

#define GPIO_ISFR_ISF12_MASK                     (0x1000U)
#define GPIO_ISFR_ISF12_SHIFT                    (12U)
/*! ISF12 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF12(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF12_SHIFT)) & GPIO_ISFR_ISF12_MASK)

#define GPIO_ISFR_ISF13_MASK                     (0x2000U)
#define GPIO_ISFR_ISF13_SHIFT                    (13U)
/*! ISF13 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF13(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF13_SHIFT)) & GPIO_ISFR_ISF13_MASK)

#define GPIO_ISFR_ISF14_MASK                     (0x4000U)
#define GPIO_ISFR_ISF14_SHIFT                    (14U)
/*! ISF14 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF14(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF14_SHIFT)) & GPIO_ISFR_ISF14_MASK)

#define GPIO_ISFR_ISF15_MASK                     (0x8000U)
#define GPIO_ISFR_ISF15_SHIFT                    (15U)
/*! ISF15 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF15(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF15_SHIFT)) & GPIO_ISFR_ISF15_MASK)

#define GPIO_ISFR_ISF16_MASK                     (0x10000U)
#define GPIO_ISFR_ISF16_SHIFT                    (16U)
/*! ISF16 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF16(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF16_SHIFT)) & GPIO_ISFR_ISF16_MASK)

#define GPIO_ISFR_ISF17_MASK                     (0x20000U)
#define GPIO_ISFR_ISF17_SHIFT                    (17U)
/*! ISF17 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF17(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF17_SHIFT)) & GPIO_ISFR_ISF17_MASK)

#define GPIO_ISFR_ISF18_MASK                     (0x40000U)
#define GPIO_ISFR_ISF18_SHIFT                    (18U)
/*! ISF18 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF18(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF18_SHIFT)) & GPIO_ISFR_ISF18_MASK)

#define GPIO_ISFR_ISF19_MASK                     (0x80000U)
#define GPIO_ISFR_ISF19_SHIFT                    (19U)
/*! ISF19 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF19(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF19_SHIFT)) & GPIO_ISFR_ISF19_MASK)

#define GPIO_ISFR_ISF20_MASK                     (0x100000U)
#define GPIO_ISFR_ISF20_SHIFT                    (20U)
/*! ISF20 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF20(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF20_SHIFT)) & GPIO_ISFR_ISF20_MASK)

#define GPIO_ISFR_ISF21_MASK                     (0x200000U)
#define GPIO_ISFR_ISF21_SHIFT                    (21U)
/*! ISF21 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF21(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF21_SHIFT)) & GPIO_ISFR_ISF21_MASK)

#define GPIO_ISFR_ISF22_MASK                     (0x400000U)
#define GPIO_ISFR_ISF22_SHIFT                    (22U)
/*! ISF22 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF22(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF22_SHIFT)) & GPIO_ISFR_ISF22_MASK)

#define GPIO_ISFR_ISF23_MASK                     (0x800000U)
#define GPIO_ISFR_ISF23_SHIFT                    (23U)
/*! ISF23 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF23(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF23_SHIFT)) & GPIO_ISFR_ISF23_MASK)

#define GPIO_ISFR_ISF24_MASK                     (0x1000000U)
#define GPIO_ISFR_ISF24_SHIFT                    (24U)
/*! ISF24 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF24(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF24_SHIFT)) & GPIO_ISFR_ISF24_MASK)

#define GPIO_ISFR_ISF25_MASK                     (0x2000000U)
#define GPIO_ISFR_ISF25_SHIFT                    (25U)
/*! ISF25 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF25(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF25_SHIFT)) & GPIO_ISFR_ISF25_MASK)

#define GPIO_ISFR_ISF26_MASK                     (0x4000000U)
#define GPIO_ISFR_ISF26_SHIFT                    (26U)
/*! ISF26 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF26(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF26_SHIFT)) & GPIO_ISFR_ISF26_MASK)

#define GPIO_ISFR_ISF27_MASK                     (0x8000000U)
#define GPIO_ISFR_ISF27_SHIFT                    (27U)
/*! ISF27 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF27(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF27_SHIFT)) & GPIO_ISFR_ISF27_MASK)

#define GPIO_ISFR_ISF28_MASK                     (0x10000000U)
#define GPIO_ISFR_ISF28_SHIFT                    (28U)
/*! ISF28 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF28(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF28_SHIFT)) & GPIO_ISFR_ISF28_MASK)

#define GPIO_ISFR_ISF29_MASK                     (0x20000000U)
#define GPIO_ISFR_ISF29_SHIFT                    (29U)
/*! ISF29 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF29(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF29_SHIFT)) & GPIO_ISFR_ISF29_MASK)

#define GPIO_ISFR_ISF30_MASK                     (0x40000000U)
#define GPIO_ISFR_ISF30_SHIFT                    (30U)
/*! ISF30 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF30(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF30_SHIFT)) & GPIO_ISFR_ISF30_MASK)

#define GPIO_ISFR_ISF31_MASK                     (0x80000000U)
#define GPIO_ISFR_ISF31_SHIFT                    (31U)
/*! ISF31 - Interrupt Status Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define GPIO_ISFR_ISF31(x)                       (((uint32_t)(((uint32_t)(x)) << GPIO_ISFR_ISF31_SHIFT)) & GPIO_ISFR_ISF31_MASK)
/*! @} */

/* The count of GPIO_ISFR */
#define GPIO_ISFR_COUNT                          (2U)


/*!
 * @}
 */ /* end of group GPIO_Register_Masks */


/* GPIO - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral AON__GPIO0 base address */
  #define AON__GPIO0_BASE                          (0xB009F000u)
  /** Peripheral AON__GPIO0 base address */
  #define AON__GPIO0_BASE_NS                       (0xA009F000u)
  /** Peripheral AON__GPIO0 base pointer */
  #define AON__GPIO0                               ((GPIO_Type *)AON__GPIO0_BASE)
  /** Peripheral AON__GPIO0 base pointer */
  #define AON__GPIO0_NS                            ((GPIO_Type *)AON__GPIO0_BASE_NS)
  /** Peripheral GPIO1 base address */
  #define GPIO1_BASE                               (0x50102000u)
  /** Peripheral GPIO1 base address */
  #define GPIO1_BASE_NS                            (0x40102000u)
  /** Peripheral GPIO1 base pointer */
  #define GPIO1                                    ((GPIO_Type *)GPIO1_BASE)
  /** Peripheral GPIO1 base pointer */
  #define GPIO1_NS                                 ((GPIO_Type *)GPIO1_BASE_NS)
  /** Peripheral GPIO2 base address */
  #define GPIO2_BASE                               (0x50103000u)
  /** Peripheral GPIO2 base address */
  #define GPIO2_BASE_NS                            (0x40103000u)
  /** Peripheral GPIO2 base pointer */
  #define GPIO2                                    ((GPIO_Type *)GPIO2_BASE)
  /** Peripheral GPIO2 base pointer */
  #define GPIO2_NS                                 ((GPIO_Type *)GPIO2_BASE_NS)
  /** Peripheral GPIO3 base address */
  #define GPIO3_BASE                               (0x50104000u)
  /** Peripheral GPIO3 base address */
  #define GPIO3_BASE_NS                            (0x40104000u)
  /** Peripheral GPIO3 base pointer */
  #define GPIO3                                    ((GPIO_Type *)GPIO3_BASE)
  /** Peripheral GPIO3 base pointer */
  #define GPIO3_NS                                 ((GPIO_Type *)GPIO3_BASE_NS)
  /** Array initializer of GPIO peripheral base addresses */
  #define GPIO_BASE_ADDRS                          { AON__GPIO0_BASE, GPIO1_BASE, GPIO2_BASE, GPIO3_BASE }
  /** Array initializer of GPIO peripheral base pointers */
  #define GPIO_BASE_PTRS                           { AON__GPIO0, GPIO1, GPIO2, GPIO3 }
  /** Array initializer of GPIO peripheral base addresses */
  #define GPIO_BASE_ADDRS_NS                       { AON__GPIO0_BASE_NS, GPIO1_BASE_NS, GPIO2_BASE_NS, GPIO3_BASE_NS }
  /** Array initializer of GPIO peripheral base pointers */
  #define GPIO_BASE_PTRS_NS                        { AON__GPIO0_NS, GPIO1_NS, GPIO2_NS, GPIO3_NS }
#else
  /** Peripheral AON__GPIO0 base address */
  #define AON__GPIO0_BASE                          (0xA009F000u)
  /** Peripheral AON__GPIO0 base pointer */
  #define AON__GPIO0                               ((GPIO_Type *)AON__GPIO0_BASE)
  /** Peripheral GPIO1 base address */
  #define GPIO1_BASE                               (0x40102000u)
  /** Peripheral GPIO1 base pointer */
  #define GPIO1                                    ((GPIO_Type *)GPIO1_BASE)
  /** Peripheral GPIO2 base address */
  #define GPIO2_BASE                               (0x40103000u)
  /** Peripheral GPIO2 base pointer */
  #define GPIO2                                    ((GPIO_Type *)GPIO2_BASE)
  /** Peripheral GPIO3 base address */
  #define GPIO3_BASE                               (0x40104000u)
  /** Peripheral GPIO3 base pointer */
  #define GPIO3                                    ((GPIO_Type *)GPIO3_BASE)
  /** Array initializer of GPIO peripheral base addresses */
  #define GPIO_BASE_ADDRS                          { AON__GPIO0_BASE, GPIO1_BASE, GPIO2_BASE, GPIO3_BASE }
  /** Array initializer of GPIO peripheral base pointers */
  #define GPIO_BASE_PTRS                           { AON__GPIO0, GPIO1, GPIO2, GPIO3 }
#endif
/** Interrupt vectors for the GPIO peripheral type */
#define GPIO_IRQS                                { NotAvail_IRQn, GPIO10_IRQn, GPIO20_IRQn, GPIO30_IRQn }

/*!
 * @}
 */ /* end of group GPIO_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- INPUTMUX Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup INPUTMUX_Peripheral_Access_Layer INPUTMUX Peripheral Access Layer
 * @{
 */

/** INPUTMUX - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[32];
  __IO uint32_t CTIMER0CAP[4];                     /**< Capture select register for CTIMER0 inputs, array offset: 0x20, array step: 0x4 */
  __IO uint32_t CTIMER0TRIG;                       /**< Trigger register for CTIMER0, offset: 0x30 */
       uint8_t RESERVED_1[12];
  __IO uint32_t CTIMER1CAP[4];                     /**< Capture select register for CTIMER1 inputs, array offset: 0x40, array step: 0x4 */
  __IO uint32_t CTIMER1TRIG;                       /**< Trigger register for CTIMER1, offset: 0x50 */
       uint8_t RESERVED_2[12];
  __IO uint32_t CTIMER2CAP[4];                     /**< Capture select register for CTIMER2 inputs, array offset: 0x60, array step: 0x4 */
  __IO uint32_t TIMER2TRIG;                        /**< Trigger register for CTIMER2 inputs, offset: 0x70 */
       uint8_t RESERVED_3[268];
  __IO uint32_t FREQMEAS_REF;                      /**< Selection for frequency measurement reference clock, offset: 0x180 */
  __IO uint32_t FREQMEAS_TAR;                      /**< Selection for frequency measurement target clock, offset: 0x184 */
       uint8_t RESERVED_4[216];
  __IO uint32_t CMP0_TRIG;                         /**< CMP0 Input Connections, offset: 0x260 */
       uint8_t RESERVED_5[28];
  __IO uint32_t ADC0_TRIG[4];                      /**< ADC Trigger Input Connections, array offset: 0x280, array step: 0x4 */
       uint8_t RESERVED_6[432];
  __IO uint32_t AOI0_MUX[16];                      /**< AOI0 Trigger Input Connections, array offset: 0x440, array step: 0x4 */
       uint8_t RESERVED_7[64];
  __IO uint32_t EXT_TRIG[8];                       /**< EXT Trigger Connections, array offset: 0x4C0, array step: 0x4 */
       uint8_t RESERVED_8[192];
  __IO uint32_t LPI2C0_TRIG;                       /**< LPI2C0 Trigger Input Connections, offset: 0x5A0 */
       uint8_t RESERVED_9[28];
  __IO uint32_t LPI2C1_TRIG;                       /**< LPI2C1 Trigger Input Connections, offset: 0x5C0 */
       uint8_t RESERVED_10[28];
  __IO uint32_t LPSPI0_TRIG;                       /**< LPSPI0 Trigger Input Connections, offset: 0x5E0 */
       uint8_t RESERVED_11[28];
  __IO uint32_t LPSPI1_TRIG;                       /**< LPSPI1 Trigger Input Connections, offset: 0x600 */
       uint8_t RESERVED_12[28];
  __IO uint32_t LPUART0r;                          /**< LPUART0 Trigger Input Connections, offset: 0x620, 'r' suffix has been added to avoid a clash with peripheral base pointer macro 'LPUART0' */
       uint8_t RESERVED_13[28];
  __IO uint32_t LPUART1r;                          /**< LPUART1 Trigger Input Connections, offset: 0x640, 'r' suffix has been added to avoid a clash with peripheral base pointer macro 'LPUART1' */
} INPUTMUX_Type;

/* ----------------------------------------------------------------------------
   -- INPUTMUX Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup INPUTMUX_Register_Masks INPUTMUX Register Masks
 * @{
 */

/*! @name CTIMERA_CTIMER0CAP - Capture select register for CTIMER0 inputs */
/*! @{ */

#define INPUTMUX_CTIMERA_CTIMER0CAP_INP_MASK     (0x7FU)
#define INPUTMUX_CTIMERA_CTIMER0CAP_INP_SHIFT    (0U)
/*! INP - Input number for CTIMER0
 *  0b0000000..Reserved
 *  0b0000001..CT_INP0 input is selected
 *  0b0000010..CT_INP1 input is selected
 *  0b0000011..CT_INP2 input is selected
 *  0b0000100..CT_INP3 input is selected
 *  0b0000101..CT_INP4 input is selected
 *  0b0000110..CT_INP5 input is selected
 *  0b0000111..CT_INP6 input is selected
 *  0b0001000..CT_INP7 input is selected
 *  0b0001001..CT_INP8 input is selected
 *  0b0001010..CT_INP9 input is selected
 *  0b0001011..CT_INP10 input is selected
 *  0b0001100..CT_INP11 input is selected
 *  0b0001101..CT_INP12 input is selected
 *  0b0001110..CT_INP13 input is selected
 *  0b0001111..CT_INP14 input is selected
 *  0b0010000..CT_INP15 input is selected
 *  0b0010001..CT_INP16 input is selected
 *  0b0010010..CT_INP17 input is selected
 *  0b0010011..CT_INP18 input is selected
 *  0b0010100..CT_INP19 input is selected
 *  0b0010101..Reserved
 *  0b0010110..AOI0_OUT0 input is selected
 *  0b0010111..AOI0_OUT1 input is selected
 *  0b0011000..AOI0_OUT2 input is selected
 *  0b0011001..AOI0_OUT3 input is selected
 *  0b0011010..ADC0_tcomp[0]
 *  0b0011011..ADC0_tcomp[1]
 *  0b0011100..ADC0_tcomp[2]
 *  0b0011101..ADC0_tcomp[3] input is selected
 *  0b0011110..CMP0_OUT is selected
 *  0b0011111..Reserved
 *  0b0100000..Reserved
 *  0b0100001..CTIMER1_MAT1 input is selected
 *  0b0100010..CTIMER1_MAT2 input is selected
 *  0b0100011..CTIMER1_MAT3 input is selected
 *  0b0100100..CTIMER2_MAT1 input is selected
 *  0b0100101..CTIMER2_MAT2 input is selected
 *  0b0100110..CTIMER2_MAT3 input is selected
 *  0b0100111..Reserved
 *  0b0101000..Reserved
 *  0b0101001..Reserved
 *  0b0101010..Reserved
 *  0b0101011..Reserved
 *  0b0101100..Reserved
 *  0b0101101..Reserved
 *  0b0101110..Reserved
 *  0b0101111..Reserved
 *  0b0110000..LPI2C0 Controller End of Packet input is selected
 *  0b0110001..LPI2C0 Target End of Packet input is selected
 *  0b0110010..LPI2C1 Controller End of Packet input is selected
 *  0b0110011..LPI2C1 Target End of Packet input is selected
 *  0b0110100..LPSPI0 End of Frame input is selected
 *  0b0110101..LPSPI0 Received Data Word input is selected
 *  0b0110110..LPSPI1 End of Frame input is selected
 *  0b0110111..LPSPI1 Received Data Word input is selected
 *  0b0111000..LPUART0 Received Data Word input is selected
 *  0b0111001..LPUART0 Transmitted Data Word input is selected
 *  0b0111010..LPUART0 Receive Line Idle input is selected
 *  0b0111011..LPUART1 Received Data Word input is selected
 *  0b0111100..LPUART1 Transmitted Data Word input is selected
 *  0b0111101..LPUART1 Receive Line Idle input is selected
 *  0b0111110..Reserved
 *  0b0111111..Reserved
 *  0b1000000..Reserved
 */
#define INPUTMUX_CTIMERA_CTIMER0CAP_INP(x)       (((uint32_t)(((uint32_t)(x)) << INPUTMUX_CTIMERA_CTIMER0CAP_INP_SHIFT)) & INPUTMUX_CTIMERA_CTIMER0CAP_INP_MASK)
/*! @} */

/* The count of INPUTMUX_CTIMERA_CTIMER0CAP */
#define INPUTMUX_CTIMERA_CTIMER0CAP_COUNT        (4U)

/*! @name CTIMER0TRIG - Trigger register for CTIMER0 */
/*! @{ */

#define INPUTMUX_CTIMER0TRIG_INP_MASK            (0x7FU)
#define INPUTMUX_CTIMER0TRIG_INP_SHIFT           (0U)
/*! INP - Input number for CTIMER0
 *  0b0000000..Reserved
 *  0b0000001..CT_INP0 input is selected
 *  0b0000010..CT_INP1 input is selected
 *  0b0000011..CT_INP2 input is selected
 *  0b0000100..CT_INP3 input is selected
 *  0b0000101..CT_INP4 input is selected
 *  0b0000110..CT_INP5 input is selected
 *  0b0000111..CT_INP6 input is selected
 *  0b0001000..CT_INP7 input is selected
 *  0b0001001..CT_INP8 input is selected
 *  0b0001010..CT_INP9 input is selected
 *  0b0001011..CT_INP10 input is selected
 *  0b0001100..CT_INP11 input is selected
 *  0b0001101..CT_INP12 input is selected
 *  0b0001110..CT_INP13 input is selected
 *  0b0001111..CT_INP14 input is selected
 *  0b0010000..CT_INP15 input is selected
 *  0b0010001..CT_INP16 input is selected
 *  0b0010010..CT_INP17 input is selected
 *  0b0010011..CT_INP18 input is selected
 *  0b0010100..CT_INP19 input is selected
 *  0b0010101..Reserved
 *  0b0010110..AOI0_OUT0 input is selected
 *  0b0010111..AOI0_OUT1 input is selected
 *  0b0011000..AOI0_OUT2 input is selected
 *  0b0011001..AOI0_OUT3 input is selected
 *  0b0011010..ADC0_tcomp[0]
 *  0b0011011..ADC0_tcomp[1]
 *  0b0011100..ADC0_tcomp[2]
 *  0b0011101..ADC0_tcomp[3] input is selected
 *  0b0011110..CMP0_OUT is selected
 *  0b0011111..Reserved
 *  0b0100000..Reserved
 *  0b0100001..CTIMER1_MAT1 input is selected
 *  0b0100010..CTIMER1_MAT2 input is selected
 *  0b0100011..CTIMER1_MAT3 input is selected
 *  0b0100100..CTIMER2_MAT1 input is selected
 *  0b0100101..CTIMER2_MAT2 input is selected
 *  0b0100110..CTIMER2_MAT3 input is selected
 *  0b0100111..Reserved
 *  0b0101000..Reserved
 *  0b0101001..Reserved
 *  0b0101010..Reserved
 *  0b0101011..Reserved
 *  0b0101100..Reserved
 *  0b0101101..Reserved
 *  0b0101110..Reserved
 *  0b0101111..Reserved
 *  0b0110000..LPI2C0 Controller End of Packet input is selected
 *  0b0110001..LPI2C0 Target End of Packet input is selected
 *  0b0110010..LPI2C1 Controller End of Packet input is selected
 *  0b0110011..LPI2C1 Target End of Packet input is selected
 *  0b0110100..LPSPI0 End of Frame input is selected
 *  0b0110101..LPSPI0 Received Data Word input is selected
 *  0b0110110..LPSPI1 End of Frame input is selected
 *  0b0110111..LPSPI1 Received Data Word input is selected
 *  0b0111000..LPUART0 Received Data Word input is selected
 *  0b0111001..LPUART0 Transmitted Data Word input is selected
 *  0b0111010..LPUART0 Receive Line Idle input is selected
 *  0b0111011..LPUART1 Received Data Word input is selected
 *  0b0111100..LPUART1 Transmitted Data Word input is selected
 *  0b0111101..LPUART1 Receive Line Idle input is selected
 *  0b0111110..Reserved
 *  0b0111111..Reserved
 *  0b1000000..Reserved
 */
#define INPUTMUX_CTIMER0TRIG_INP(x)              (((uint32_t)(((uint32_t)(x)) << INPUTMUX_CTIMER0TRIG_INP_SHIFT)) & INPUTMUX_CTIMER0TRIG_INP_MASK)
/*! @} */

/*! @name CTIMERB_CTIMER1CAP - Capture select register for CTIMER1 inputs */
/*! @{ */

#define INPUTMUX_CTIMERB_CTIMER1CAP_INP_MASK     (0x7FU)
#define INPUTMUX_CTIMERB_CTIMER1CAP_INP_SHIFT    (0U)
/*! INP - Input number for CTIMER1
 *  0b0000000..Reserved
 *  0b0000001..CT_INP0 input is selected
 *  0b0000010..CT_INP1 input is selected
 *  0b0000011..CT_INP2 input is selected
 *  0b0000100..CT_INP3 input is selected
 *  0b0000101..Reserved
 *  0b0000110..CT_INP5 input is selected
 *  0b0000111..CT_INP6 input is selected
 *  0b0001000..CT_INP7 input is selected
 *  0b0001001..CT_INP8 input is selected
 *  0b0001010..CT_INP9 input is selected
 *  0b0001011..CT_INP10 input is selected
 *  0b0001100..CT_INP11 input is selected
 *  0b0001101..CT_INP12 input is selected
 *  0b0001110..CT_INP13 input is selected
 *  0b0001111..CT_INP14 input is selected
 *  0b0010000..CT_INP15 input is selected
 *  0b0010001..CT_INP16 input is selected
 *  0b0010010..CT_INP17 input is selected
 *  0b0010011..CT_INP18 input is selected
 *  0b0010100..CT_INP19 input is selected
 *  0b0010101..Reserved
 *  0b0010110..AOI0_OUT0 input is selected
 *  0b0010111..AOI0_OUT1 input is selected
 *  0b0011000..AOI0_OUT2 input is selected
 *  0b0011001..AOI0_OUT3 input is selected
 *  0b0011010..ADC0_tcomp[0]
 *  0b0011011..ADC0_tcomp[1]
 *  0b0011100..ADC0_tcomp[2]
 *  0b0011101..ADC0_tcomp[3] input is selected
 *  0b0011110..CMP0_OUT is selected
 *  0b0011111..Reserved
 *  0b0100000..Reserved
 *  0b0100001..CTIMER0_MAT1 input is selected
 *  0b0100010..CTIMER0_MAT2 input is selected
 *  0b0100011..CTIMER0_MAT3 input is selected
 *  0b0100100..CTIMER2_MAT1 input is selected
 *  0b0100101..CTIMER2_MAT2 input is selected
 *  0b0100110..CTIMER2_MAT3 input is selected
 *  0b0100111..Reserved
 *  0b0101000..Reserved
 *  0b0101001..Reserved
 *  0b0101010..Reserved
 *  0b0101011..Reserved
 *  0b0101100..Reserved
 *  0b0101101..Reserved
 *  0b0101110..Reserved
 *  0b0101111..Reserved
 *  0b0110000..LPI2C0 Controller End of Packet input is selected
 *  0b0110001..LPI2C0 Target End of Packet input is selected
 *  0b0110010..LPI2C1 Controller End of Packet input is selected
 *  0b0110011..LPI2C1 Target End of Packet input is selected
 *  0b0110100..LPSPI0 End of Frame input is selected
 *  0b0110101..LPSPI0 Received Data Word input is selected
 *  0b0110110..LPSPI1 End of Frame input is selected
 *  0b0110111..LPSPI1 Received Data Word input is selected
 *  0b0111000..LPUART0 Received Data Word input is selected
 *  0b0111001..LPUART0 Transmitted Data Word input is selected
 *  0b0111010..LPUART0 Receive Line Idle input is selected
 *  0b0111011..LPUART1 Received Data Word input is selected
 *  0b0111100..LPUART1 Transmitted Data Word input is selected
 *  0b0111101..LPUART1 Receive Line Idle input is selected
 *  0b0111110..Reserved
 *  0b0111111..Reserved
 *  0b1000000..Reserved
 */
#define INPUTMUX_CTIMERB_CTIMER1CAP_INP(x)       (((uint32_t)(((uint32_t)(x)) << INPUTMUX_CTIMERB_CTIMER1CAP_INP_SHIFT)) & INPUTMUX_CTIMERB_CTIMER1CAP_INP_MASK)
/*! @} */

/* The count of INPUTMUX_CTIMERB_CTIMER1CAP */
#define INPUTMUX_CTIMERB_CTIMER1CAP_COUNT        (4U)

/*! @name CTIMER1TRIG - Trigger register for CTIMER1 */
/*! @{ */

#define INPUTMUX_CTIMER1TRIG_INP_MASK            (0x7FU)
#define INPUTMUX_CTIMER1TRIG_INP_SHIFT           (0U)
/*! INP - Input number for CTIMER1
 *  0b0000000..Reserved
 *  0b0000001..CT_INP0 input is selected
 *  0b0000010..CT_INP1 input is selected
 *  0b0000011..CT_INP2 input is selected
 *  0b0000100..CT_INP3 input is selected
 *  0b0000101..Reserved
 *  0b0000110..CT_INP5 input is selected
 *  0b0000111..CT_INP6 input is selected
 *  0b0001000..CT_INP7 input is selected
 *  0b0001001..CT_INP8 input is selected
 *  0b0001010..CT_INP9 input is selected
 *  0b0001011..CT_INP10 input is selected
 *  0b0001100..CT_INP11 input is selected
 *  0b0001101..CT_INP12 input is selected
 *  0b0001110..CT_INP13 input is selected
 *  0b0001111..CT_INP14 input is selected
 *  0b0010000..CT_INP15 input is selected
 *  0b0010001..CT_INP16 input is selected
 *  0b0010010..CT_INP17 input is selected
 *  0b0010011..CT_INP18 input is selected
 *  0b0010100..CT_INP19 input is selected
 *  0b0010101..Reserved
 *  0b0010110..AOI0_OUT0 input is selected
 *  0b0010111..AOI0_OUT1 input is selected
 *  0b0011000..AOI0_OUT2 input is selected
 *  0b0011001..AOI0_OUT3 input is selected
 *  0b0011010..ADC0_tcomp[0]
 *  0b0011011..ADC0_tcomp[1]
 *  0b0011100..ADC0_tcomp[2]
 *  0b0011101..ADC0_tcomp[3] input is selected
 *  0b0011110..CMP0_OUT is selected
 *  0b0011111..Reserved
 *  0b0100000..Reserved
 *  0b0100001..CTIMER0_MAT1 input is selected
 *  0b0100010..CTIMER0_MAT2 input is selected
 *  0b0100011..CTIMER0_MAT3 input is selected
 *  0b0100100..CTIMER2_MAT1 input is selected
 *  0b0100101..CTIMER2_MAT2 input is selected
 *  0b0100110..CTIMER2_MAT3 input is selected
 *  0b0100111..Reserved
 *  0b0101000..Reserved
 *  0b0101001..Reserved
 *  0b0101010..Reserved
 *  0b0101011..Reserved
 *  0b0101100..Reserved
 *  0b0101101..Reserved
 *  0b0101110..Reserved
 *  0b0101111..Reserved
 *  0b0110000..LPI2C0 Controller End of Packet input is selected
 *  0b0110001..LPI2C0 Target End of Packet input is selected
 *  0b0110010..LPI2C1 Controller End of Packet input is selected
 *  0b0110011..LPI2C1 Target End of Packet input is selected
 *  0b0110100..LPSPI0 End of Frame input is selected
 *  0b0110101..LPSPI0 Received Data Word input is selected
 *  0b0110110..LPSPI1 End of Frame input is selected
 *  0b0110111..LPSPI1 Received Data Word input is selected
 *  0b0111000..LPUART0 Received Data Word input is selected
 *  0b0111001..LPUART0 Transmitted Data Word input is selected
 *  0b0111010..LPUART0 Receive Line Idle input is selected
 *  0b0111011..LPUART1 Received Data Word input is selected
 *  0b0111100..LPUART1 Transmitted Data Word input is selected
 *  0b0111101..LPUART1 Receive Line Idle input is selected
 *  0b0111110..Reserved
 *  0b0111111..Reserved
 *  0b1000000..Reserved
 */
#define INPUTMUX_CTIMER1TRIG_INP(x)              (((uint32_t)(((uint32_t)(x)) << INPUTMUX_CTIMER1TRIG_INP_SHIFT)) & INPUTMUX_CTIMER1TRIG_INP_MASK)
/*! @} */

/*! @name CTIMERC_CTIMER2CAP - Capture select register for CTIMER2 inputs */
/*! @{ */

#define INPUTMUX_CTIMERC_CTIMER2CAP_INP_MASK     (0x7FU)
#define INPUTMUX_CTIMERC_CTIMER2CAP_INP_SHIFT    (0U)
/*! INP - Input number for CTIMER2
 *  0b0000000..Reserved
 *  0b0000001..CT_INP0 input is selected
 *  0b0000010..CT_INP1 input is selected
 *  0b0000011..CT_INP2 input is selected
 *  0b0000100..CT_INP3 input is selected
 *  0b0000101..Reserved
 *  0b0000110..CT_INP5 input is selected
 *  0b0000111..CT_INP6 input is selected
 *  0b0001000..CT_INP7 input is selected
 *  0b0001001..CT_INP8 input is selected
 *  0b0001010..CT_INP9 input is selected
 *  0b0001011..CT_INP10 input is selected
 *  0b0001100..CT_INP11 input is selected
 *  0b0001101..CT_INP12 input is selected
 *  0b0001110..CT_INP13 input is selected
 *  0b0001111..CT_INP14 input is selected
 *  0b0010000..CT_INP15 input is selected
 *  0b0010001..CT_INP16 input is selected
 *  0b0010010..CT_INP17 input is selected
 *  0b0010011..CT_INP18 input is selected
 *  0b0010100..CT_INP19 input is selected
 *  0b0010101..Reserved
 *  0b0010110..AOI0_OUT0 input is selected
 *  0b0010111..AOI0_OUT1 input is selected
 *  0b0011000..AOI0_OUT2 input is selected
 *  0b0011001..AOI0_OUT3 input is selected
 *  0b0011010..ADC0_tcomp[0]
 *  0b0011011..ADC0_tcomp[1]
 *  0b0011100..ADC0_tcomp[2]
 *  0b0011101..ADC0_tcomp[3] input is selected
 *  0b0011110..CMP0_OUT is selected
 *  0b0011111..Reserved
 *  0b0100000..Reserved
 *  0b0100001..CTIMER0_MAT1 input is selected
 *  0b0100010..CTIMER0_MAT2 input is selected
 *  0b0100011..CTIMER0_MAT3 input is selected
 *  0b0100100..CTIMER1_MAT1 input is selected
 *  0b0100101..CTIMER1_MAT2 input is selected
 *  0b0100110..CTIMER1_MAT3 input is selected
 *  0b0100111..Reserved
 *  0b0101000..Reserved
 *  0b0101001..Reserved
 *  0b0101010..Reserved
 *  0b0101011..Reserved
 *  0b0101100..Reserved
 *  0b0101101..Reserved
 *  0b0101110..Reserved
 *  0b0101111..Reserved
 *  0b0110000..LPI2C0 Controller End of Packet input is selected
 *  0b0110001..LPI2C0 Target End of Packet input is selected
 *  0b0110010..LPI2C1 Controller End of Packet input is selected
 *  0b0110011..LPI2C1 Target End of Packet input is selected
 *  0b0110100..LPSPI0 End of Frame input is selected
 *  0b0110101..LPSPI0 Received Data Word input is selected
 *  0b0110110..LPSPI1 End of Frame input is selected
 *  0b0110111..LPSPI1 Received Data Word input is selected
 *  0b0111000..LPUART0 Received Data Word input is selected
 *  0b0111001..LPUART0 Transmitted Data Word input is selected
 *  0b0111010..LPUART0 Receive Line Idle input is selected
 *  0b0111011..LPUART1 Received Data Word input is selected
 *  0b0111100..LPUART1 Transmitted Data Word input is selected
 *  0b0111101..LPUART1 Receive Line Idle input is selected
 *  0b0111110..Reserved
 *  0b0111111..Reserved
 *  0b1000000..Reserved
 */
#define INPUTMUX_CTIMERC_CTIMER2CAP_INP(x)       (((uint32_t)(((uint32_t)(x)) << INPUTMUX_CTIMERC_CTIMER2CAP_INP_SHIFT)) & INPUTMUX_CTIMERC_CTIMER2CAP_INP_MASK)
/*! @} */

/* The count of INPUTMUX_CTIMERC_CTIMER2CAP */
#define INPUTMUX_CTIMERC_CTIMER2CAP_COUNT        (4U)

/*! @name TIMER2TRIG - Trigger register for CTIMER2 inputs */
/*! @{ */

#define INPUTMUX_TIMER2TRIG_INP_MASK             (0x7FU)
#define INPUTMUX_TIMER2TRIG_INP_SHIFT            (0U)
/*! INP - Input number for CTIMER2
 *  0b0000000..Reserved
 *  0b0000001..CT_INP0 input is selected
 *  0b0000010..CT_INP1 input is selected
 *  0b0000011..CT_INP2 input is selected
 *  0b0000100..CT_INP3 input is selected
 *  0b0000101..Reserved
 *  0b0000110..CT_INP5 input is selected
 *  0b0000111..CT_INP6 input is selected
 *  0b0001000..CT_INP7 input is selected
 *  0b0001001..CT_INP8 input is selected
 *  0b0001010..CT_INP9 input is selected
 *  0b0001011..CT_INP10 input is selected
 *  0b0001100..CT_INP11 input is selected
 *  0b0001101..CT_INP12 input is selected
 *  0b0001110..CT_INP13 input is selected
 *  0b0001111..CT_INP14 input is selected
 *  0b0010000..CT_INP15 input is selected
 *  0b0010001..CT_INP16 input is selected
 *  0b0010010..CT_INP17 input is selected
 *  0b0010011..CT_INP18 input is selected
 *  0b0010100..CT_INP19 input is selected
 *  0b0010101..Reserved
 *  0b0010110..AOI0_OUT0 input is selected
 *  0b0010111..AOI0_OUT1 input is selected
 *  0b0011000..AOI0_OUT2 input is selected
 *  0b0011001..AOI0_OUT3 input is selected
 *  0b0011010..ADC0_tcomp[0]
 *  0b0011011..ADC0_tcomp[1]
 *  0b0011100..ADC0_tcomp[2]
 *  0b0011101..ADC0_tcomp[3] input is selected
 *  0b0011110..CMP0_OUT is selected
 *  0b0011111..Reserved
 *  0b0100000..Reserved
 *  0b0100001..CTIMER0_MAT1 input is selected
 *  0b0100010..CTIMER0_MAT2 input is selected
 *  0b0100011..CTIMER0_MAT3 input is selected
 *  0b0100100..CTIMER1_MAT1 input is selected
 *  0b0100101..CTIMER1_MAT2 input is selected
 *  0b0100110..CTIMER1_MAT3 input is selected
 *  0b0100111..Reserved
 *  0b0101000..Reserved
 *  0b0101001..Reserved
 *  0b0101010..Reserved
 *  0b0101011..Reserved
 *  0b0101100..Reserved
 *  0b0101101..Reserved
 *  0b0101110..Reserved
 *  0b0101111..Reserved
 *  0b0110000..LPI2C0 Controller End of Packet input is selected
 *  0b0110001..LPI2C0 Target End of Packet input is selected
 *  0b0110010..LPI2C1 Controller End of Packet input is selected
 *  0b0110011..LPI2C1 Target End of Packet input is selected
 *  0b0110100..LPSPI0 End of Frame input is selected
 *  0b0110101..LPSPI0 Received Data Word input is selected
 *  0b0110110..LPSPI1 End of Frame input is selected
 *  0b0110111..LPSPI1 Received Data Word input is selected
 *  0b0111000..LPUART0 Received Data Word input is selected
 *  0b0111001..LPUART0 Transmitted Data Word input is selected
 *  0b0111010..LPUART0 Receive Line Idle input is selected
 *  0b0111011..LPUART1 Received Data Word input is selected
 *  0b0111100..LPUART1 Transmitted Data Word input is selected
 *  0b0111101..LPUART1 Receive Line Idle input is selected
 *  0b0111110..Reserved
 *  0b0111111..Reserved
 *  0b1000000..Reserved
 */
#define INPUTMUX_TIMER2TRIG_INP(x)               (((uint32_t)(((uint32_t)(x)) << INPUTMUX_TIMER2TRIG_INP_SHIFT)) & INPUTMUX_TIMER2TRIG_INP_MASK)
/*! @} */

/*! @name FREQMEAS_REF - Selection for frequency measurement reference clock */
/*! @{ */

#define INPUTMUX_FREQMEAS_REF_INP_MASK           (0x1FU)
#define INPUTMUX_FREQMEAS_REF_INP_SHIFT          (0U)
/*! INP - Clock source number (binary value) for frequency measure function target clock.
 *  0b00000..Reserved
 *  0b00001..Reserved
 *  0b00010..FRO12M input is selected
 *  0b00011..fro_hf_div input is selected
 *  0b00100..XTAL32K[2] input is selected
 *  0b00101..clk_16k[0] input is selected
 *  0b00110..SLOW_CLK input is selected
 *  0b00111..FREQME_CLK_IN0 input is selected
 *  0b01000..FREQME_CLK_IN1 input is selected input is selected
 *  0b01001..AOI0_OUT0 input is selected
 *  0b01010..AOI0_OUT1
 *  0b01011..Reserved
 *  0b01100..Reserved
 *  0b01101..Reserved
 *  0b01110..Reserved
 *  0b01111..Reserved
 *  0b10000..Reserved
 *  0b10001..scg_firc_clk_test
 *  0b10010..FIRST_FAIL_CLK_IN
 *  0b10011..CLK__iomux__IPP__scg__ipp_do_scg_clkout
 *  0b10100..mtr_bist_heartbeat
 *  0b10101..aon_advc_vdd1p0_test_sfa
 *  0b10110..aon_advc_vdd_test_sfa
 *  0b10111..aon_advc_pmc_delay_cell_out_sfa
 *  0b11000..aon_advc_pmc_exp_tmr_out_sfa
 *  0b11001..aon_advc_fro16k_clkout_sfa
 *  0b11010..aon_advc_aon_cpu_clk
 *  0b11011..rtc_aon_tst_dig_out
 *  0b11100..FRO_10M clock (no divider in path)
 *  0b11101..FRO_HF (no divider in path)
 */
#define INPUTMUX_FREQMEAS_REF_INP(x)             (((uint32_t)(((uint32_t)(x)) << INPUTMUX_FREQMEAS_REF_INP_SHIFT)) & INPUTMUX_FREQMEAS_REF_INP_MASK)
/*! @} */

/*! @name FREQMEAS_TAR - Selection for frequency measurement target clock */
/*! @{ */

#define INPUTMUX_FREQMEAS_TAR_INP_MASK           (0x1FU)
#define INPUTMUX_FREQMEAS_TAR_INP_SHIFT          (0U)
/*! INP - Clock source number (binary value) for frequency measure function target clock.
 *  0b00000..Reserved
 *  0b00001..Reserved
 *  0b00010..FRO12M input is selected
 *  0b00011..fro_hf_div input is selected
 *  0b00100..XTAL32K[2] input is selected
 *  0b00101..clk_16k[0] input is selected
 *  0b00110..SLOW_CLK input is selected
 *  0b00111..FREQME_CLK_IN0 input is selected
 *  0b01000..FREQME_CLK_IN1 input is selected input is selected
 *  0b01001..AOI0_OUT0 input is selected
 *  0b01010..AOI0_OUT1
 *  0b01011..Reserved
 *  0b01100..Reserved
 *  0b01101..Reserved
 *  0b01110..Reserved
 *  0b01111..Reserved
 *  0b10000..Reserved
 *  0b10001..Reserved
 *  0b10010..FIRST_FAIL_CLK_IN
 *  0b10011..CLK__iomux__IPP__scg__ipp_do_scg_clkout
 *  0b10100..mtr_bist_heartbeat
 *  0b10101..aon_advc_vdd1p0_test_sfa
 *  0b10110..aon_advc_vdd_test_sfa
 *  0b10111..aon_advc_pmc_delay_cell_out_sfa
 *  0b11000..aon_advc_pmc_exp_tmr_out_sfa
 *  0b11001..aon_advc_fro16k_clkout_sfa
 *  0b11010..aon_advc_aon_cpu_clk
 *  0b11011..rtc_aon_tst_dig_out
 *  0b11100..FRO_10M clock (no divider in path)
 *  0b11101..FRO_HF (no divider in path)
 */
#define INPUTMUX_FREQMEAS_TAR_INP(x)             (((uint32_t)(((uint32_t)(x)) << INPUTMUX_FREQMEAS_TAR_INP_SHIFT)) & INPUTMUX_FREQMEAS_TAR_INP_MASK)
/*! @} */

/*! @name CMP0_TRIG - CMP0 Input Connections */
/*! @{ */

#define INPUTMUX_CMP0_TRIG_TRIGIN_MASK           (0x3FU)
#define INPUTMUX_CMP0_TRIG_TRIGIN_SHIFT          (0U)
/*! TRIGIN - CMP0 input trigger
 *  0b000000..Reserved
 *  0b000001..ARM_TXEV input is selected
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..Reserved
 *  0b000111..Reserved
 *  0b001000..CTIMER0_MAT0 input is selected
 *  0b001001..CTIMER0_MAT2 input is selected
 *  0b001010..CTIMER1_MAT0
 *  0b001011..CTIMER1_MAT2 input is selected
 *  0b001100..CTIMER2_MAT0 input is selected
 *  0b001101..CTIMER2_MAT2 input is selected
 *  0b001110..Reserved
 *  0b001111..Reserved
 *  0b010000..Reserved
 *  0b010001..Reserved
 *  0b010010..Reserved
 *  0b010011..Reserved
 *  0b010100..Reserved
 *  0b010101..Reserved
 *  0b010110..Reserved
 *  0b010111..Reserved
 *  0b011000..Reserved
 *  0b011001..Reserved
 *  0b011010..GPIO1 Pin Event Trig 0 input is selected
 *  0b011011..GPIO2 Pin Event Trig 0 input is selected
 *  0b011100..GPIO3 Pin Event Trig 0 input is selected
 *  0b011101..Reserved
 *  0b011110..WUU input is selected
 */
#define INPUTMUX_CMP0_TRIG_TRIGIN(x)             (((uint32_t)(((uint32_t)(x)) << INPUTMUX_CMP0_TRIG_TRIGIN_SHIFT)) & INPUTMUX_CMP0_TRIG_TRIGIN_MASK)
/*! @} */

/*! @name ADC0_TRIGM_ADC0_TRIG - ADC Trigger Input Connections */
/*! @{ */

#define INPUTMUX_ADC0_TRIGM_ADC0_TRIG_TRIGIN_MASK (0x3FU)
#define INPUTMUX_ADC0_TRIGM_ADC0_TRIG_TRIGIN_SHIFT (0U)
/*! TRIGIN - ADC0 trigger inputs
 *  0b000000..Reserved
 *  0b000001..ARM_TXEV input is selected
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTIMER0_MAT0 input is selected
 *  0b001010..CTIMER0_MAT1 input is selected
 *  0b001011..CTIMER1_MAT0 input is selected
 *  0b001100..CTIMER1_MAT1 input is selected
 *  0b001101..CTIMER2_MAT0 input is selected
 *  0b001110..CTIMER2_MAT1 input is selected
 *  0b001111..Reserved
 *  0b010000..Reserved
 *  0b010001..Reserved
 *  0b010010..Reserved
 *  0b010011..Reserved
 *  0b010100..Reserved
 *  0b010101..Reserved
 *  0b010110..Reserved
 *  0b010111..Reserved
 *  0b011000..Reserved
 *  0b011001..Reserved
 *  0b011010..Reserved
 *  0b011011..GPIO1 Pin Event Trig 0 input is selected
 *  0b011100..GPIO2 Pin Event Trig 0 input is selected
 *  0b011101..GPIO3 Pin Event Trig 0 input is selected
 *  0b011110..Reserved
 *  0b011111..WUU
 */
#define INPUTMUX_ADC0_TRIGM_ADC0_TRIG_TRIGIN(x)  (((uint32_t)(((uint32_t)(x)) << INPUTMUX_ADC0_TRIGM_ADC0_TRIG_TRIGIN_SHIFT)) & INPUTMUX_ADC0_TRIGM_ADC0_TRIG_TRIGIN_MASK)
/*! @} */

/* The count of INPUTMUX_ADC0_TRIGM_ADC0_TRIG */
#define INPUTMUX_ADC0_TRIGM_ADC0_TRIG_COUNT      (4U)

/*! @name AOI0_MUXK_AOI0_MUX - AOI0 Trigger Input Connections */
/*! @{ */

#define INPUTMUX_AOI0_MUXK_AOI0_MUX_INP_MASK     (0x3FU)
#define INPUTMUX_AOI0_MUXK_AOI0_MUX_INP_SHIFT    (0U)
/*! INP - AOI0 trigger input connections
 *  0b000000..Reserved
 *  0b000001..ADC0_tcomp[0] input is selected
 *  0b000010..ADC0_tcomp[1] input is selected
 *  0b000011..ADC0_tcomp[2] input is selected
 *  0b000100..ADC0_tcomp[3] input is selected
 *  0b000101..CMP0_OUT input is selected
 *  0b000110..Reserved
 *  0b000111..Reserved
 *  0b001000..CTIMER0_MAT0 input is selected
 *  0b001001..CTIMER0_MAT1 input is selected
 *  0b001010..CTIMER0_MAT2 input is selected
 *  0b001011..CTIMER0_MAT3 input is selected
 *  0b001100..CTIMER1_MAT0 input is selected
 *  0b001101..CTIMER1_MAT1 input is selected
 *  0b001110..CTIMER1_MAT2 input is selected
 *  0b001111..CTIMER1_MAT3 input is selected
 *  0b010000..CTIMER2_MAT0 input is selected
 *  0b010001..CTIMER2_MAT1 input is selected
 *  0b010010..CTIMER2_MAT2 input is selected
 *  0b010011..CTIMER2_MAT3 input is selected
 *  0b010100..Reserved
 *  0b010101..Reserved
 *  0b010110..Reserved
 *  0b010111..Reserved
 *  0b011000..Reserved
 *  0b011001..Reserved
 *  0b011010..Reserved
 *  0b011011..Reserved
 *  0b011100..Reserved
 *  0b011101..Reserved
 *  0b011110..Reserved
 *  0b011111..Reserved
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..Reserved
 *  0b100011..TRIG_IN0 input is selected
 *  0b100100..TRIG_IN1 input is selected
 *  0b100101..TRIG_IN2 input is selected
 *  0b100110..TRIG_IN3 input is selected
 *  0b100111..TRIG_IN4 input is selected
 *  0b101000..TRIG_IN5 input is selected
 *  0b101001..TRIG_IN6 input is selected
 *  0b101010..TRIG_IN7 input is selected
 *  0b101011..TRIG_IN8 input is selected
 *  0b101100..TRIG_IN9 input is selected
 *  0b101101..TRIG_IN10 input is selected
 *  0b101110..TRIG_IN11 input is selected
 *  0b101111..Reserved
 *  0b110000..GPIO1 Pin Event Trig 0 input is selected
 *  0b110001..GPIO2 Pin Event Trig 0 input is selected
 *  0b110010..GPIO3 Pin Event Trig 0 input is selected
 */
#define INPUTMUX_AOI0_MUXK_AOI0_MUX_INP(x)       (((uint32_t)(((uint32_t)(x)) << INPUTMUX_AOI0_MUXK_AOI0_MUX_INP_SHIFT)) & INPUTMUX_AOI0_MUXK_AOI0_MUX_INP_MASK)
/*! @} */

/* The count of INPUTMUX_AOI0_MUXK_AOI0_MUX */
#define INPUTMUX_AOI0_MUXK_AOI0_MUX_COUNT        (16U)

/*! @name EXT_TRIGN_EXT_TRIG - EXT Trigger Connections */
/*! @{ */

#define INPUTMUX_EXT_TRIGN_EXT_TRIG_INP_MASK     (0x1FU)
#define INPUTMUX_EXT_TRIGN_EXT_TRIG_INP_SHIFT    (0U)
/*! INP - EXT trigger input connections
 *  0b00000..Reserved
 *  0b00001..ARM_TXEV input is selected
 *  0b00010..AOI0_OUT0 input is selected
 *  0b00011..AOI0_OUT1 input is selected
 *  0b00100..AOI0_OUT2 input is selected
 *  0b00101..AOI0_OUT3 input is selected
 *  0b00110..CMP0_OUT input is selected
 *  0b00111..Reserved
 *  0b01000..Reserved
 *  0b01001..LPUART0 input is selected
 *  0b01010..LPUART1 input is selected
 *  0b01011..Reserved
 */
#define INPUTMUX_EXT_TRIGN_EXT_TRIG_INP(x)       (((uint32_t)(((uint32_t)(x)) << INPUTMUX_EXT_TRIGN_EXT_TRIG_INP_SHIFT)) & INPUTMUX_EXT_TRIGN_EXT_TRIG_INP_MASK)
/*! @} */

/* The count of INPUTMUX_EXT_TRIGN_EXT_TRIG */
#define INPUTMUX_EXT_TRIGN_EXT_TRIG_COUNT        (8U)

/*! @name LPI2C0_TRIG - LPI2C0 Trigger Input Connections */
/*! @{ */

#define INPUTMUX_LPI2C0_TRIG_INP_MASK            (0x3FU)
#define INPUTMUX_LPI2C0_TRIG_INP_SHIFT           (0U)
/*! INP - LPI2C0 trigger input connections
 *  0b000000..Reserved
 *  0b000001..ARM_TXEV
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTIMER0_MAT0 input is selected
 *  0b001010..CTIMER0_MAT1 input is selected
 *  0b001011..CTIMER1_MAT0 input is selected
 *  0b001100..CTIMER1_MAT1 input is selected
 *  0b001101..CTIMER2_MAT0 input is selected
 *  0b001110..CTIMER2_MAT1 input is selected
 *  0b001111..Reserved
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..Reserved
 *  0b011010..GPIO1 Pin Event Trig 0 input is selected
 *  0b011011..GPIO1 Pin Event Trig 0 input is selected
 *  0b011100..GPIO2 Pin Event Trig 0 input is selected
 *  0b011101..Reserved
 *  0b011110..WUU input is selected
 */
#define INPUTMUX_LPI2C0_TRIG_INP(x)              (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPI2C0_TRIG_INP_SHIFT)) & INPUTMUX_LPI2C0_TRIG_INP_MASK)
/*! @} */

/*! @name LPI2C1_TRIG - LPI2C1 Trigger Input Connections */
/*! @{ */

#define INPUTMUX_LPI2C1_TRIG_INP_MASK            (0x3FU)
#define INPUTMUX_LPI2C1_TRIG_INP_SHIFT           (0U)
/*! INP - LPI2C1 trigger input connections
 *  0b000000..Reserved
 *  0b000001..ARM_TXEV
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTIMER0_MAT0 input is selected
 *  0b001010..CTIMER0_MAT1 input is selected
 *  0b001011..CTIMER1_MAT0 input is selected
 *  0b001100..CTIMER1_MAT1 input is selected
 *  0b001101..CTIMER2_MAT0 input is selected
 *  0b001110..CTIMER2_MAT1 input is selected
 *  0b001111..Reserved
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..Reserved
 *  0b011010..GPIO1 Pin Event Trig 0 input is selected
 *  0b011011..GPIO2 Pin Event Trig 0 input is selected
 *  0b011100..GPIO3 Pin Event Trig 0 input is selected
 *  0b011101..Reserved
 *  0b011110..WUU input is selected
 */
#define INPUTMUX_LPI2C1_TRIG_INP(x)              (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPI2C1_TRIG_INP_SHIFT)) & INPUTMUX_LPI2C1_TRIG_INP_MASK)
/*! @} */

/*! @name LPSPI0_TRIG - LPSPI0 Trigger Input Connections */
/*! @{ */

#define INPUTMUX_LPSPI0_TRIG_INP_MASK            (0x3FU)
#define INPUTMUX_LPSPI0_TRIG_INP_SHIFT           (0U)
/*! INP - LPSPI0 trigger input connections
 *  0b000000..Reserved
 *  0b000001..ARM_TXEV
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTIMER0_MAT1 input is selected
 *  0b001010..CTIMER0_MAT2 input is selected
 *  0b001011..CTIMER1_MAT1 input is selected
 *  0b001100..CTIMER1_MAT2 input is selected
 *  0b001101..CTIMER2_MAT1 input is selected
 *  0b001110..CTIMER2_MAT2 input is selected
 *  0b001111..Reserved
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..Reserved
 *  0b011010..GPIO1 Pin Event Trig 0 input is selected
 *  0b011011..GPIO2 Pin Event Trig 0 input is selected
 *  0b011100..GPIO3 Pin Event Trig 0 input is selected
 *  0b011101..Reserved
 *  0b011110..WUU input is selected
 */
#define INPUTMUX_LPSPI0_TRIG_INP(x)              (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPSPI0_TRIG_INP_SHIFT)) & INPUTMUX_LPSPI0_TRIG_INP_MASK)
/*! @} */

/*! @name LPSPI1_TRIG - LPSPI1 Trigger Input Connections */
/*! @{ */

#define INPUTMUX_LPSPI1_TRIG_INP_MASK            (0x3FU)
#define INPUTMUX_LPSPI1_TRIG_INP_SHIFT           (0U)
/*! INP - LPSPI1 trigger input connections
 *  0b000000..Reserved
 *  0b000001..ARM_TXEV
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTIMER0_MAT1 input is selected
 *  0b001010..CTIMER0_MAT2 input is selected
 *  0b001011..CTIMER1_MAT1 input is selected
 *  0b001100..CTIMER1_MAT2 input is selected
 *  0b001101..CTIMER2_MAT1 input is selected
 *  0b001110..CTIMER2_MAT2 input is selected
 *  0b001111..Reserved
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..Reserved
 *  0b011010..GPIO1 Pin Event Trig 0 input is selected
 *  0b011011..GPIO2 Pin Event Trig 0 input is selected
 *  0b011100..GPIO3 Pin Event Trig 0 input is selected
 *  0b011101..Reserved
 *  0b011110..WUU input is selected
 */
#define INPUTMUX_LPSPI1_TRIG_INP(x)              (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPSPI1_TRIG_INP_SHIFT)) & INPUTMUX_LPSPI1_TRIG_INP_MASK)
/*! @} */

/*! @name LPUART0 - LPUART0 Trigger Input Connections */
/*! @{ */

#define INPUTMUX_LPUART0_INP_MASK                (0x3FU)
#define INPUTMUX_LPUART0_INP_SHIFT               (0U)
/*! INP - LPUART0 trigger input connections
 *  0b000000..Reserved
 *  0b000001..ARM_TXEV
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTIMER0_MAT2 input is selected
 *  0b001010..CTIMER0_MAT3 input is selected
 *  0b001011..CTIMER1_MAT2 input is selected
 *  0b001100..CTIMER1_MAT3 input is selected
 *  0b001101..CTIMER2_MAT2 input is selected
 *  0b001110..CTIMER2_MAT3 input is selected
 *  0b001111..Reserved
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..TRIG_IN8 input is selected
 *  0b011010..TRIG_IN9 input is selected
 *  0b011011..TRIG_IN10 input is selected
 *  0b011100..TRIG_IN11 input is selected
 *  0b011101..Reserved
 *  0b011110..GPIO1 Pin Event Trig 0 input is selected
 *  0b011111..GPIO2 Pin Event Trig 0 input is selected
 *  0b100000..GPIO3 Pin Event Trig 0 input is selected
 *  0b100001..Reserved
 *  0b100010..WUU selected
 */
#define INPUTMUX_LPUART0_INP(x)                  (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPUART0_INP_SHIFT)) & INPUTMUX_LPUART0_INP_MASK)
/*! @} */

/*! @name LPUART1 - LPUART1 Trigger Input Connections */
/*! @{ */

#define INPUTMUX_LPUART1_INP_MASK                (0x3FU)
#define INPUTMUX_LPUART1_INP_SHIFT               (0U)
/*! INP - LPUART1 trigger input connections
 *  0b000000..Reserved
 *  0b000001..ARM_TXEV
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTIMER0_MAT2 input is selected
 *  0b001010..CTIMER0_MAT3 input is selected
 *  0b001011..CTIMER1_MAT2 input is selected
 *  0b001100..CTIMER1_MAT3 input is selected
 *  0b001101..CTIMER2_MAT2 input is selected
 *  0b001110..CTIMER2_MAT3 input is selected
 *  0b001111..Reserved
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..TRIG_IN8 input is selected
 *  0b011010..TRIG_IN9 input is selected
 *  0b011011..TRIG_IN10 input is selected
 *  0b011100..TRIG_IN11 input is selected
 *  0b011101..Reserved
 *  0b011110..GPIO1 Pin Event Trig 0 input is selected
 *  0b011111..GPIO2 Pin Event Trig 0 input is selected
 *  0b100000..GPIO3 Pin Event Trig 0 input is selected
 *  0b100001..Reserved
 *  0b100010..WUU selected
 */
#define INPUTMUX_LPUART1_INP(x)                  (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPUART1_INP_SHIFT)) & INPUTMUX_LPUART1_INP_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group INPUTMUX_Register_Masks */


/* INPUTMUX - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral INPUTMUX0 base address */
  #define INPUTMUX0_BASE                           (0x50001000u)
  /** Peripheral INPUTMUX0 base address */
  #define INPUTMUX0_BASE_NS                        (0x40001000u)
  /** Peripheral INPUTMUX0 base pointer */
  #define INPUTMUX0                                ((INPUTMUX_Type *)INPUTMUX0_BASE)
  /** Peripheral INPUTMUX0 base pointer */
  #define INPUTMUX0_NS                             ((INPUTMUX_Type *)INPUTMUX0_BASE_NS)
  /** Array initializer of INPUTMUX peripheral base addresses */
  #define INPUTMUX_BASE_ADDRS                      { INPUTMUX0_BASE }
  /** Array initializer of INPUTMUX peripheral base pointers */
  #define INPUTMUX_BASE_PTRS                       { INPUTMUX0 }
  /** Array initializer of INPUTMUX peripheral base addresses */
  #define INPUTMUX_BASE_ADDRS_NS                   { INPUTMUX0_BASE_NS }
  /** Array initializer of INPUTMUX peripheral base pointers */
  #define INPUTMUX_BASE_PTRS_NS                    { INPUTMUX0_NS }
#else
  /** Peripheral INPUTMUX0 base address */
  #define INPUTMUX0_BASE                           (0x40001000u)
  /** Peripheral INPUTMUX0 base pointer */
  #define INPUTMUX0                                ((INPUTMUX_Type *)INPUTMUX0_BASE)
  /** Array initializer of INPUTMUX peripheral base addresses */
  #define INPUTMUX_BASE_ADDRS                      { INPUTMUX0_BASE }
  /** Array initializer of INPUTMUX peripheral base pointers */
  #define INPUTMUX_BASE_PTRS                       { INPUTMUX0 }
#endif

/*!
 * @}
 */ /* end of group INPUTMUX_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- INPUTMUX1 Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup INPUTMUX1_Peripheral_Access_Layer INPUTMUX1 Peripheral Access Layer
 * @{
 */

/** INPUTMUX1 - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[416];
  __IO uint32_t QTMR0_TMR[4];                      /**< QTMR0 Input Connections, array offset: 0x1A0, array step: 0x4 */
  __IO uint32_t SOC_GLUE_XOR0_IN[2];               /**< SOC_GLUE_XOR0 trigger input connections, array offset: 0x1B0, array step: 0x4 */
  __IO uint32_t SOC_GLUE_CMPPADS_PCTRL_XOR_IN0;    /**< SOC_GLUE_CMPPADS_PCTRL_XOR_IN0 trigger input connections, offset: 0x1B8 */
  __IO uint32_t SOC_GLUE_CTRLPADS_PCTRL_XOR_IN0;   /**< SOC_GLUE_CTRLPADS_PCTRL_XOR_IN0 trigger input connections, offset: 0x1BC */
  __IO uint32_t QTMR1_TMR[4];                      /**< QTMR1 Input Connections, array offset: 0x1C0, array step: 0x4 */
  __IO uint32_t LC_ROT_SOC_LOGIC_IN;               /**< LC_ROT_SOC_LOGIC_IN trigger input connections, offset: 0x1D0 */
  __IO uint32_t LCSENSE_SEQ_PTRIG_GLUE_IN;         /**< LCSENSE_SEQ_PTRIG_GLUE_IN trigger input connections, offset: 0x1D4 */
  __IO uint32_t LCSENSE_SEQ_TICKS_GLUE_IN;         /**< LCSENSE_SEQ_TICKS_GLUE_IN trigger input connections, offset: 0x1D8 */
       uint8_t RESERVED_1[132];
  __IO uint32_t ACMP0_TRIG[4];                     /**< ACMP0 Input Connections, array offset: 0x260, array step: 0x4 */
       uint8_t RESERVED_2[16];
  __IO uint32_t LPADC0_TRIG[4];                    /**< LPADC trigger input connections, array offset: 0x280, array step: 0x4 */
       uint8_t RESERVED_3[560];
  __IO uint32_t AON_TRIG_OUT[2];                   /**< AON Trigger Output Connections, array offset: 0x4C0, array step: 0x4 */
       uint8_t RESERVED_4[24];
  __IO uint32_t CMP0_SAMPLE;                       /**< ACMP0 SAMPLE trigger input connections, offset: 0x4E0 */
  __IO uint32_t CMP0_RR_TRIG;                      /**< ACMP0 RR trigger input connections, offset: 0x4E4 */
       uint8_t RESERVED_5[184];
  __IO uint32_t LPI2C0_TRIG;                       /**< LPI2C0 trigger input connections, offset: 0x5A0 */
       uint8_t RESERVED_6[124];
  __IO uint32_t LPUART0r;                          /**< LPUART0 trigger input connections, offset: 0x620, 'r' suffix has been added to avoid a clash with peripheral base pointer macro 'LPUART0' */
} INPUTMUX1_Type;

/* ----------------------------------------------------------------------------
   -- INPUTMUX1 Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup INPUTMUX1_Register_Masks INPUTMUX1 Register Masks
 * @{
 */

/*! @name QTMRA_QTMR0_TMR - QTMR0 Input Connections */
/*! @{ */

#define INPUTMUX1_QTMRA_QTMR0_TMR_INP_MASK       (0x3FU)
#define INPUTMUX1_QTMRA_QTMR0_TMR_INP_SHIFT      (0U)
/*! INP - Input number for AON QTMR0
 *  0b000000..Reserved
 *  0b000001..AON_TRIG_IN0 input is selected
 *  0b000010..AON_TRIG_IN1 input is selected
 *  0b000011..AON_TRIG_IN2 input is selected
 *  0b000100..AON_TRIG_IN3 input is selected
 *  0b000101..AON_TRIG_IN4 input is selected
 *  0b000110..AON_TRIG_IN5 input is selected
 *  0b000111..AON_TRIG_IN6 input is selected
 *  0b001000..AON_TRIG_IN7 input is selected
 *  0b001001..CM33 transmit event is selected
 *  0b001010..QTMR1_tmr0_output is selected
 *  0b001011..QTMR1_tmr1_output is selected
 *  0b001100..QTMR1_tmr2_output is selected
 *  0b001101..QTMR1_tmr3_output is selected
 *  0b001110..CMP0_OUT is selected
 *  0b001111..Reserved
 *  0b010000..LPI2C0 Controller End of Packet is selected
 *  0b010001..LPI2C0 Target End of Packet is selected
 *  0b010010..Reserved
 *  0b010011..Reserved
 *  0b010100..LPUART0 Received Data Word is selected
 *  0b010101..LPUART0 Transmitted Data Word is selected
 *  0b010110..LPUART0 Receive Line Idle is selected
 *  0b010111..Reserved
 *  0b011000..Reserved
 *  0b011001..Reserved
 *  0b011010..LPADC_trigger_out[0] is selected
 *  0b011011..LPADC_trigger_out[1] is selected
 *  0b011100..LPADC_trigger_out[2] is selected
 *  0b011101..LPADC_trigger_out[3] is selected
 *  0b011110..LPTMR0 output is selected
 *  0b011111..Reserved
 *  0b100000..LC_ROT_SOC_LOGIC_OUT1 is selected
 *  0b100001..LC_ROT_SOC_LOGIC_OUT2 is selected
 *  0b100010..LC_ROT_SOC_LOGIC_OUT3 is selected
 *  0b100011..LC_ROT_SOC_LOGIC_OUT4 is selected
 *  0b100100..QTMR0_tmr0_dir is selected
 *  0b100101..QTMR0_tmr1_dir is selected
 *  0b100110..QTMR0_tmr2_dir is selected
 *  0b100111..QTMR0_tmr3_dir is selected
 *  0b101000..QTMR1_tmr0_dir is selected
 *  0b101001..QTMR1_tmr1_dir is selected
 *  0b101010..QTMR1_tmr2_dir is selected
 *  0b101011..QTMR1_tmr3_dir is selected
 *  0b101100..ACMP0 raw analog comparator output (ACMP0_AON_acmp_out_3v) is selected
 *  0b101101..ACMP0_AON_cout is selected
 *  0b101110..logic_0 is selected
 *  0b101111..logic_1 is selected
 *  0b110000..WUU output is selected
 *  0b110001..GPIO (AON) Pin Event Trig 0 input is selected
 *  0b110010..Reserved (GPIO (AON) Pin Event Trig 1)
 *  0b110011..soc_glue_XOR0_out is selected
 *  0b110100..Reserved (soc_glue_XOR2_out)
 *  0b110101..QTMR0_tmr0_output is selected
 *  0b110110..QTMR0_tmr1_output is selected
 *  0b110111..QTMR0_tmr2_output is selected
 *  0b111000..QTMR0_tmr3_output is selected
 *  0b111001..LCSense_Sequencer_Primary_Trigger_glue_out is selected
 */
#define INPUTMUX1_QTMRA_QTMR0_TMR_INP(x)         (((uint32_t)(((uint32_t)(x)) << INPUTMUX1_QTMRA_QTMR0_TMR_INP_SHIFT)) & INPUTMUX1_QTMRA_QTMR0_TMR_INP_MASK)
/*! @} */

/* The count of INPUTMUX1_QTMRA_QTMR0_TMR */
#define INPUTMUX1_QTMRA_QTMR0_TMR_COUNT          (4U)

/*! @name SOC_GLUE_XOR0_INA_SOC_GLUE_XOR0_IN - SOC_GLUE_XOR0 trigger input connections */
/*! @{ */

#define INPUTMUX1_SOC_GLUE_XOR0_INA_SOC_GLUE_XOR0_IN_INP_MASK (0x3FU)
#define INPUTMUX1_SOC_GLUE_XOR0_INA_SOC_GLUE_XOR0_IN_INP_SHIFT (0U)
/*! INP - Input number for SOC_GLUE_XOR0
 *  0b000000..Reserved
 *  0b000001..AON_TRIG_IN0 input is selected
 *  0b000010..AON_TRIG_IN1 input is selected
 *  0b000011..AON_TRIG_IN2 input is selected
 *  0b000100..AON_TRIG_IN3 input is selected
 *  0b000101..AON_TRIG_IN4 input is selected
 *  0b000110..AON_TRIG_IN5 input is selected
 *  0b000111..AON_TRIG_IN6 input is selected
 *  0b001000..AON_TRIG_IN7 input is selected
 *  0b001001..CM33 transmit event is selected
 *  0b001010..QTMR1_tmr0_output is selected
 *  0b001011..QTMR1_tmr1_output is selected
 *  0b001100..QTMR1_tmr2_output is selected
 *  0b001101..QTMR1_tmr3_output is selected
 *  0b001110..CMP0_OUT is selected
 *  0b001111..Reserved
 *  0b010000..LPI2C0 Controller End of Packet is selected
 *  0b010001..LPI2C0 Target End of Packet is selected
 *  0b010010..Reserved
 *  0b010011..Reserved
 *  0b010100..LPUART0 Received Data Word is selected
 *  0b010101..LPUART0 Transmitted Data Word is selected
 *  0b010110..LPUART0 Receive Line Idle is selected
 *  0b010111..Reserved
 *  0b011000..Reserved
 *  0b011001..Reserved
 *  0b011010..LPADC_trigger_out[0] is selected
 *  0b011011..LPADC_trigger_out[1] is selected
 *  0b011100..LPADC_trigger_out[2] is selected
 *  0b011101..LPADC_trigger_out[3] is selected
 *  0b011110..LPTMR0 output is selected
 *  0b011111..Reserved
 *  0b100000..LC_ROT_SOC_LOGIC_OUT1 is selected
 *  0b100001..LC_ROT_SOC_LOGIC_OUT2 is selected
 *  0b100010..LC_ROT_SOC_LOGIC_OUT3 is selected
 *  0b100011..LC_ROT_SOC_LOGIC_OUT4 is selected
 *  0b100100..QTMR0_tmr0_dir is selected
 *  0b100101..QTMR0_tmr1_dir is selected
 *  0b100110..QTMR0_tmr2_dir is selected
 *  0b100111..QTMR0_tmr3_dir is selected
 *  0b101000..QTMR1_tmr0_dir is selected
 *  0b101001..QTMR1_tmr1_dir is selected
 *  0b101010..QTMR1_tmr2_dir is selected
 *  0b101011..QTMR1_tmr3_dir is selected
 *  0b101100..ACMP0 raw analog comparator output (ACMP0_AON_acmp_out_3v) is selected
 *  0b101101..ACMP0_AON_cout is selected
 *  0b101110..logic_0 is selected
 *  0b101111..logic_1 is selected
 *  0b110000..WUU output is selected
 *  0b110001..GPIO (AON) Pin Event Trig 0 input is selected
 *  0b110010..Reserved
 *  0b110011..soc_glue_XOR0_out is selected
 *  0b110100..Reserved
 *  0b110101..QTMR0_tmr0_output is selected
 *  0b110110..QTMR0_tmr1_output is selected
 *  0b110111..QTMR0_tmr2_output is selected
 *  0b111000..QTMR0_tmr3_output is selected
 *  0b111001..LCSense_Sequencer_Primary_Trigger_glue_out is selected
 */
#define INPUTMUX1_SOC_GLUE_XOR0_INA_SOC_GLUE_XOR0_IN_INP(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX1_SOC_GLUE_XOR0_INA_SOC_GLUE_XOR0_IN_INP_SHIFT)) & INPUTMUX1_SOC_GLUE_XOR0_INA_SOC_GLUE_XOR0_IN_INP_MASK)
/*! @} */

/* The count of INPUTMUX1_SOC_GLUE_XOR0_INA_SOC_GLUE_XOR0_IN */
#define INPUTMUX1_SOC_GLUE_XOR0_INA_SOC_GLUE_XOR0_IN_COUNT (2U)

/*! @name SOC_GLUE_CMPPADS_PCTRL_XOR_IN0 - SOC_GLUE_CMPPADS_PCTRL_XOR_IN0 trigger input connections */
/*! @{ */

#define INPUTMUX1_SOC_GLUE_CMPPADS_PCTRL_XOR_IN0_INP_MASK (0x3FU)
#define INPUTMUX1_SOC_GLUE_CMPPADS_PCTRL_XOR_IN0_INP_SHIFT (0U)
/*! INP - Input number for SOC_GLUE_CMPPADS_PCTRL_XOR_IN0
 *  0b000000..Reserved
 *  0b000001..AON_TRIG_IN0 input is selected
 *  0b000010..AON_TRIG_IN1 input is selected
 *  0b000011..AON_TRIG_IN2 input is selected
 *  0b000100..AON_TRIG_IN3 input is selected
 *  0b000101..AON_TRIG_IN4 input is selected
 *  0b000110..AON_TRIG_IN5 input is selected
 *  0b000111..AON_TRIG_IN6 input is selected
 *  0b001000..AON_TRIG_IN7 input is selected
 *  0b001001..CM33 transmit event is selected
 *  0b001010..QTMR1_tmr0_output is selected
 *  0b001011..QTMR1_tmr1_output is selected
 *  0b001100..QTMR1_tmr2_output is selected
 *  0b001101..QTMR1_tmr3_output is selected
 *  0b001110..CMP0_OUT is selected
 *  0b001111..Reserved
 *  0b010000..LPI2C0 Controller End of Packet is selected
 *  0b010001..LPI2C0 Target End of Packet is selected
 *  0b010010..Reserved
 *  0b010011..Reserved
 *  0b010100..LPUART0 Received Data Word is selected
 *  0b010101..LPUART0 Transmitted Data Word is selected
 *  0b010110..LPUART0 Receive Line Idle is selected
 *  0b010111..Reserved
 *  0b011000..Reserved
 *  0b011001..Reserved
 *  0b011010..LPADC_trigger_out[0] is selected
 *  0b011011..LPADC_trigger_out[1] is selected
 *  0b011100..LPADC_trigger_out[2] is selected
 *  0b011101..LPADC_trigger_out[3] is selected
 *  0b011110..LPTMR0 output is selected
 *  0b011111..Reserved
 *  0b100000..LC_ROT_SOC_LOGIC_OUT1 is selected
 *  0b100001..LC_ROT_SOC_LOGIC_OUT2 is selected
 *  0b100010..LC_ROT_SOC_LOGIC_OUT3 is selected
 *  0b100011..LC_ROT_SOC_LOGIC_OUT4 is selected
 *  0b100100..QTMR0_tmr0_dir is selected
 *  0b100101..QTMR0_tmr1_dir is selected
 *  0b100110..QTMR0_tmr2_dir is selected
 *  0b100111..QTMR0_tmr3_dir is selected
 *  0b101000..QTMR1_tmr0_dir is selected
 *  0b101001..QTMR1_tmr1_dir is selected
 *  0b101010..QTMR1_tmr2_dir is selected
 *  0b101011..QTMR1_tmr3_dir is selected
 *  0b101100..ACMP0 raw analog comparator output (ACMP0_AON_acmp_out_3v) is selected
 *  0b101101..ACMP0_AON_cout is selected
 *  0b101110..logic_0 is selected
 *  0b101111..logic_1 is selected
 *  0b110000..WUU output is selected
 *  0b110001..GPIO (AON) Pin Event Trig 0 input is selected
 *  0b110010..Reserved
 *  0b110011..soc_glue_XOR0_out is selected
 *  0b110100..Reserved
 *  0b110101..QTMR0_tmr0_output is selected
 *  0b110110..QTMR0_tmr1_output is selected
 *  0b110111..QTMR0_tmr2_output is selected
 *  0b111000..QTMR0_tmr3_output is selected
 *  0b111001..LCSense_Sequencer_Primary_Trigger_glue_out is selected
 */
#define INPUTMUX1_SOC_GLUE_CMPPADS_PCTRL_XOR_IN0_INP(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX1_SOC_GLUE_CMPPADS_PCTRL_XOR_IN0_INP_SHIFT)) & INPUTMUX1_SOC_GLUE_CMPPADS_PCTRL_XOR_IN0_INP_MASK)
/*! @} */

/*! @name SOC_GLUE_CTRLPADS_PCTRL_XOR_IN0 - SOC_GLUE_CTRLPADS_PCTRL_XOR_IN0 trigger input connections */
/*! @{ */

#define INPUTMUX1_SOC_GLUE_CTRLPADS_PCTRL_XOR_IN0_INP_MASK (0x3FU)
#define INPUTMUX1_SOC_GLUE_CTRLPADS_PCTRL_XOR_IN0_INP_SHIFT (0U)
/*! INP - Input number for SOC_GLUE_CTRLPADS_PCTRL_XOR_IN0
 *  0b000000..Reserved
 *  0b000001..AON_TRIG_IN0 input is selected
 *  0b000010..AON_TRIG_IN1 input is selected
 *  0b000011..AON_TRIG_IN2 input is selected
 *  0b000100..AON_TRIG_IN3 input is selected
 *  0b000101..AON_TRIG_IN4 input is selected
 *  0b000110..AON_TRIG_IN5 input is selected
 *  0b000111..AON_TRIG_IN6 input is selected
 *  0b001000..AON_TRIG_IN7 input is selected
 *  0b001001..CM33 transmit event is selected
 *  0b001010..QTMR1_tmr0_output is selected
 *  0b001011..QTMR1_tmr1_output is selected
 *  0b001100..QTMR1_tmr2_output is selected
 *  0b001101..QTMR1_tmr3_output is selected
 *  0b001110..CMP0_OUT is selected
 *  0b001111..Reserved
 *  0b010000..LPI2C0 Controller End of Packet is selected
 *  0b010001..LPI2C0 Target End of Packet is selected
 *  0b010010..Reserved
 *  0b010011..Reserved
 *  0b010100..LPUART0 Received Data Word is selected
 *  0b010101..LPUART0 Transmitted Data Word is selected
 *  0b010110..LPUART0 Receive Line Idle is selected
 *  0b010111..Reserved
 *  0b011000..Reserved
 *  0b011001..Reserved
 *  0b011010..LPADC_trigger_out[0] is selected
 *  0b011011..LPADC_trigger_out[1] is selected
 *  0b011100..LPADC_trigger_out[2] is selected
 *  0b011101..LPADC_trigger_out[3] is selected
 *  0b011110..LPTMR0 output is selected
 *  0b011111..Reserved
 *  0b100000..LC_ROT_SOC_LOGIC_OUT1 is selected
 *  0b100001..LC_ROT_SOC_LOGIC_OUT2 is selected
 *  0b100010..LC_ROT_SOC_LOGIC_OUT3 is selected
 *  0b100011..LC_ROT_SOC_LOGIC_OUT4 is selected
 *  0b100100..QTMR0_tmr0_dir is selected
 *  0b100101..QTMR0_tmr1_dir is selected
 *  0b100110..QTMR0_tmr2_dir is selected
 *  0b100111..QTMR0_tmr3_dir is selected
 *  0b101000..QTMR1_tmr0_dir is selected
 *  0b101001..QTMR1_tmr1_dir is selected
 *  0b101010..QTMR1_tmr2_dir is selected
 *  0b101011..QTMR1_tmr3_dir is selected
 *  0b101100..ACMP0 raw analog comparator output (ACMP0_AON_acmp_out_3v) is selected
 *  0b101101..ACMP0_AON_cout is selected
 *  0b101110..logic_0 is selected
 *  0b101111..logic_1 is selected
 *  0b110000..WUU output is selected
 *  0b110001..GPIO (AON) Pin Event Trig 0 input is selected
 *  0b110010..Reserved
 *  0b110011..soc_glue_XOR0_out is selected
 *  0b110100..Reserved
 *  0b110101..QTMR0_tmr0_output is selected
 *  0b110110..QTMR0_tmr1_output is selected
 *  0b110111..QTMR0_tmr2_output is selected
 *  0b111000..QTMR0_tmr3_output is selected
 *  0b111001..LCSense_Sequencer_Primary_Trigger_glue_out is selected
 */
#define INPUTMUX1_SOC_GLUE_CTRLPADS_PCTRL_XOR_IN0_INP(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX1_SOC_GLUE_CTRLPADS_PCTRL_XOR_IN0_INP_SHIFT)) & INPUTMUX1_SOC_GLUE_CTRLPADS_PCTRL_XOR_IN0_INP_MASK)
/*! @} */

/*! @name QTMRB_QTMR1_TMR - QTMR1 Input Connections */
/*! @{ */

#define INPUTMUX1_QTMRB_QTMR1_TMR_INP_MASK       (0x3FU)
#define INPUTMUX1_QTMRB_QTMR1_TMR_INP_SHIFT      (0U)
/*! INP - Input number for AON QTMR0
 *  0b000000..Reserved
 *  0b000001..AON_TRIG_IN0 input is selected
 *  0b000010..AON_TRIG_IN1 input is selected
 *  0b000011..AON_TRIG_IN2 input is selected
 *  0b000100..AON_TRIG_IN3 input is selected
 *  0b000101..AON_TRIG_IN4 input is selected
 *  0b000110..AON_TRIG_IN5 input is selected
 *  0b000111..AON_TRIG_IN6 input is selected
 *  0b001000..AON_TRIG_IN7 input is selected
 *  0b001001..CM33 transmit event is selected
 *  0b001010..QTMR1_tmr0_output is selected
 *  0b001011..QTMR1_tmr1_output is selected
 *  0b001100..QTMR1_tmr2_output is selected
 *  0b001101..QTMR1_tmr3_output is selected
 *  0b001110..CMP0_OUT is selected
 *  0b001111..Reserved
 *  0b010000..LPI2C0 Controller End of Packet is selected
 *  0b010001..LPI2C0 Target End of Packet is selected
 *  0b010010..Reserved
 *  0b010011..Reserved
 *  0b010100..LPUART0 Received Data Word is selected
 *  0b010101..LPUART0 Transmitted Data Word is selected
 *  0b010110..LPUART0 Receive Line Idle is selected
 *  0b010111..Reserved
 *  0b011000..Reserved
 *  0b011001..Reserved
 *  0b011010..LPADC_trigger_out[0] is selected
 *  0b011011..LPADC_trigger_out[1] is selected
 *  0b011100..LPADC_trigger_out[2] is selected
 *  0b011101..LPADC_trigger_out[3] is selected
 *  0b011110..LPTMR0 output is selected
 *  0b011111..Reserved
 *  0b100000..LC_ROT_SOC_LOGIC_OUT1 is selected
 *  0b100001..LC_ROT_SOC_LOGIC_OUT2 is selected
 *  0b100010..LC_ROT_SOC_LOGIC_OUT3 is selected
 *  0b100011..LC_ROT_SOC_LOGIC_OUT4 is selected
 *  0b100100..QTMR0_tmr0_dir is selected
 *  0b100101..QTMR0_tmr1_dir is selected
 *  0b100110..QTMR0_tmr2_dir is selected
 *  0b100111..QTMR0_tmr3_dir is selected
 *  0b101000..QTMR1_tmr0_dir is selected
 *  0b101001..QTMR1_tmr1_dir is selected
 *  0b101010..QTMR1_tmr2_dir is selected
 *  0b101011..QTMR1_tmr3_dir is selected
 *  0b101100..ACMP0 raw analog comparator output (ACMP0_AON_acmp_out_3v) is selected
 *  0b101101..ACMP0_AON_cout is selected
 *  0b101110..logic_0 is selected
 *  0b101111..logic_1 is selected
 *  0b110000..WUU output is selected
 *  0b110001..GPIO (AON) Pin Event Trig 0 input is selected
 *  0b110010..Reserved
 *  0b110011..soc_glue_XOR0_out is selected
 *  0b110100..Reserved
 *  0b110101..QTMR0_tmr0_output is selected
 *  0b110110..QTMR0_tmr1_output is selected
 *  0b110111..QTMR0_tmr2_output is selected
 *  0b111000..QTMR0_tmr3_output is selected
 *  0b111001..LCSense_Sequencer_Primary_Trigger_glue_out is selected
 */
#define INPUTMUX1_QTMRB_QTMR1_TMR_INP(x)         (((uint32_t)(((uint32_t)(x)) << INPUTMUX1_QTMRB_QTMR1_TMR_INP_SHIFT)) & INPUTMUX1_QTMRB_QTMR1_TMR_INP_MASK)
/*! @} */

/* The count of INPUTMUX1_QTMRB_QTMR1_TMR */
#define INPUTMUX1_QTMRB_QTMR1_TMR_COUNT          (4U)

/*! @name LC_ROT_SOC_LOGIC_IN - LC_ROT_SOC_LOGIC_IN trigger input connections */
/*! @{ */

#define INPUTMUX1_LC_ROT_SOC_LOGIC_IN_INP_MASK   (0x3FU)
#define INPUTMUX1_LC_ROT_SOC_LOGIC_IN_INP_SHIFT  (0U)
/*! INP - Input number for LC_ROT_SOC_LOGIC_IN
 *  0b000000..Reserved
 *  0b000001..AON_TRIG_IN0 input is selected
 *  0b000010..AON_TRIG_IN1 input is selected
 *  0b000011..AON_TRIG_IN2 input is selected
 *  0b000100..AON_TRIG_IN3 input is selected
 *  0b000101..AON_TRIG_IN4 input is selected
 *  0b000110..AON_TRIG_IN5 input is selected
 *  0b000111..AON_TRIG_IN6 input is selected
 *  0b001000..AON_TRIG_IN7 input is selected
 *  0b001001..CM33 transmit event is selected
 *  0b001010..QTMR1_tmr0_output is selected
 *  0b001011..QTMR1_tmr1_output is selected
 *  0b001100..QTMR1_tmr2_output is selected
 *  0b001101..QTMR1_tmr3_output is selected
 *  0b001110..CMP0_OUT is selected
 *  0b001111..Reserved
 *  0b010000..LPI2C0 Controller End of Packet is selected
 *  0b010001..LPI2C0 Target End of Packet is selected
 *  0b010010..Reserved
 *  0b010011..Reserved
 *  0b010100..LPUART0 Received Data Word is selected
 *  0b010101..LPUART0 Transmitted Data Word is selected
 *  0b010110..LPUART0 Receive Line Idle is selected
 *  0b010111..Reserved
 *  0b011000..Reserved
 *  0b011001..Reserved
 *  0b011010..LPADC_trigger_out[0] is selected
 *  0b011011..LPADC_trigger_out[1] is selected
 *  0b011100..LPADC_trigger_out[2] is selected
 *  0b011101..LPADC_trigger_out[3] is selected
 *  0b011110..LPTMR0 output is selected
 *  0b011111..Reserved
 *  0b100000..LC_ROT_SOC_LOGIC_OUT1 is selected
 *  0b100001..LC_ROT_SOC_LOGIC_OUT2 is selected
 *  0b100010..LC_ROT_SOC_LOGIC_OUT3 is selected
 *  0b100011..LC_ROT_SOC_LOGIC_OUT4 is selected
 *  0b100100..QTMR0_tmr0_dir is selected
 *  0b100101..QTMR0_tmr1_dir is selected
 *  0b100110..QTMR0_tmr2_dir is selected
 *  0b100111..QTMR0_tmr3_dir is selected
 *  0b101000..QTMR1_tmr0_dir is selected
 *  0b101001..QTMR1_tmr1_dir is selected
 *  0b101010..QTMR1_tmr2_dir is selected
 *  0b101011..QTMR1_tmr3_dir is selected
 *  0b101100..ACMP0 raw analog comparator output (ACMP0_AON_acmp_out_3v) is selected
 *  0b101101..ACMP0_AON_cout is selected
 *  0b101110..logic_0 is selected
 *  0b101111..logic_1 is selected
 *  0b110000..WUU output is selected
 *  0b110001..GPIO (AON) Pin Event Trig 0 input is selected
 *  0b110010..Reserved
 *  0b110011..soc_glue_XOR0_out is selected
 *  0b110100..Reserved
 *  0b110101..QTMR0_tmr0_output is selected
 *  0b110110..QTMR0_tmr1_output is selected
 *  0b110111..QTMR0_tmr2_output is selected
 *  0b111000..QTMR0_tmr3_output is selected
 *  0b111001..LCSense_Sequencer_Primary_Trigger_glue_out is selected
 */
#define INPUTMUX1_LC_ROT_SOC_LOGIC_IN_INP(x)     (((uint32_t)(((uint32_t)(x)) << INPUTMUX1_LC_ROT_SOC_LOGIC_IN_INP_SHIFT)) & INPUTMUX1_LC_ROT_SOC_LOGIC_IN_INP_MASK)
/*! @} */

/*! @name LCSENSE_SEQ_PTRIG_GLUE_IN - LCSENSE_SEQ_PTRIG_GLUE_IN trigger input connections */
/*! @{ */

#define INPUTMUX1_LCSENSE_SEQ_PTRIG_GLUE_IN_INP_MASK (0x3FU)
#define INPUTMUX1_LCSENSE_SEQ_PTRIG_GLUE_IN_INP_SHIFT (0U)
/*! INP - Input number for LCSENSE_SEQ_PTRIG_GLUE_IN
 *  0b000000..Reserved
 *  0b000001..AON_TRIG_IN0 input is selected
 *  0b000010..AON_TRIG_IN1 input is selected
 *  0b000011..AON_TRIG_IN2 input is selected
 *  0b000100..AON_TRIG_IN3 input is selected
 *  0b000101..AON_TRIG_IN4 input is selected
 *  0b000110..AON_TRIG_IN5 input is selected
 *  0b000111..AON_TRIG_IN6 input is selected
 *  0b001000..AON_TRIG_IN7 input is selected
 *  0b001001..CM33 transmit event is selected
 *  0b001010..QTMR1_tmr0_output is selected
 *  0b001011..QTMR1_tmr1_output is selected
 *  0b001100..QTMR1_tmr2_output is selected
 *  0b001101..QTMR1_tmr3_output is selected
 *  0b001110..CMP0_OUT is selected
 *  0b001111..Reserved
 *  0b010000..LPI2C0 Controller End of Packet is selected
 *  0b010001..LPI2C0 Target End of Packet is selected
 *  0b010010..Reserved
 *  0b010011..Reserved
 *  0b010100..LPUART0 Received Data Word is selected
 *  0b010101..LPUART0 Transmitted Data Word is selected
 *  0b010110..LPUART0 Receive Line Idle is selected
 *  0b010111..Reserved
 *  0b011000..Reserved
 *  0b011001..Reserved
 *  0b011010..LPADC_trigger_out[0] is selected
 *  0b011011..LPADC_trigger_out[1] is selected
 *  0b011100..LPADC_trigger_out[2] is selected
 *  0b011101..LPADC_trigger_out[3] is selected
 *  0b011110..LPTMR0 output is selected
 *  0b011111..Reserved
 *  0b100000..LC_ROT_SOC_LOGIC_OUT1 is selected
 *  0b100001..LC_ROT_SOC_LOGIC_OUT2 is selected
 *  0b100010..LC_ROT_SOC_LOGIC_OUT3 is selected
 *  0b100011..LC_ROT_SOC_LOGIC_OUT4 is selected
 *  0b100100..QTMR0_tmr0_dir is selected
 *  0b100101..QTMR0_tmr1_dir is selected
 *  0b100110..QTMR0_tmr2_dir is selected
 *  0b100111..QTMR0_tmr3_dir is selected
 *  0b101000..QTMR1_tmr0_dir is selected
 *  0b101001..QTMR1_tmr1_dir is selected
 *  0b101010..QTMR1_tmr2_dir is selected
 *  0b101011..QTMR1_tmr3_dir is selected
 *  0b101100..ACMP0 raw analog comparator output (ACMP0_AON_acmp_out_3v) is selected
 *  0b101101..ACMP0_AON_cout is selected
 *  0b101110..logic_0 is selected
 *  0b101111..logic_1 is selected
 *  0b110000..WUU output is selected
 *  0b110001..GPIO (AON) Pin Event Trig 0 input is selected
 *  0b110010..Reserved
 *  0b110011..soc_glue_XOR0_out is selected
 *  0b110100..Reserved
 *  0b110101..QTMR0_tmr0_output is selected
 *  0b110110..QTMR0_tmr1_output is selected
 *  0b110111..QTMR0_tmr2_output is selected
 *  0b111000..QTMR0_tmr3_output is selected
 *  0b111001..LCSense_Sequencer_Primary_Trigger_glue_out is selected
 */
#define INPUTMUX1_LCSENSE_SEQ_PTRIG_GLUE_IN_INP(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX1_LCSENSE_SEQ_PTRIG_GLUE_IN_INP_SHIFT)) & INPUTMUX1_LCSENSE_SEQ_PTRIG_GLUE_IN_INP_MASK)
/*! @} */

/*! @name LCSENSE_SEQ_TICKS_GLUE_IN - LCSENSE_SEQ_TICKS_GLUE_IN trigger input connections */
/*! @{ */

#define INPUTMUX1_LCSENSE_SEQ_TICKS_GLUE_IN_INP_MASK (0x3FU)
#define INPUTMUX1_LCSENSE_SEQ_TICKS_GLUE_IN_INP_SHIFT (0U)
/*! INP - Input number for LCSENSE_SEQ_TICKS_GLUE_IN
 *  0b000000..Reserved
 *  0b000001..AON_TRIG_IN0 input is selected
 *  0b000010..AON_TRIG_IN1 input is selected
 *  0b000011..AON_TRIG_IN2 input is selected
 *  0b000100..AON_TRIG_IN3 input is selected
 *  0b000101..AON_TRIG_IN4 input is selected
 *  0b000110..AON_TRIG_IN5 input is selected
 *  0b000111..AON_TRIG_IN6 input is selected
 *  0b001000..AON_TRIG_IN7 input is selected
 *  0b001001..CM33 transmit event is selected
 *  0b001010..QTMR1_tmr0_output is selected
 *  0b001011..QTMR1_tmr1_output is selected
 *  0b001100..QTMR1_tmr2_output is selected
 *  0b001101..QTMR1_tmr3_output is selected
 *  0b001110..CMP0_OUT is selected
 *  0b001111..Reserved
 *  0b010000..LPI2C0 Controller End of Packet is selected
 *  0b010001..LPI2C0 Target End of Packet is selected
 *  0b010010..Reserved
 *  0b010011..Reserved
 *  0b010100..LPUART0 Received Data Word is selected
 *  0b010101..LPUART0 Transmitted Data Word is selected
 *  0b010110..LPUART0 Receive Line Idle is selected
 *  0b010111..Reserved
 *  0b011000..Reserved
 *  0b011001..Reserved
 *  0b011010..LPADC_trigger_out[0] is selected
 *  0b011011..LPADC_trigger_out[1] is selected
 *  0b011100..LPADC_trigger_out[2] is selected
 *  0b011101..LPADC_trigger_out[3] is selected
 *  0b011110..LPTMR0 output is selected
 *  0b011111..Reserved
 *  0b100000..LC_ROT_SOC_LOGIC_OUT1 is selected
 *  0b100001..LC_ROT_SOC_LOGIC_OUT2 is selected
 *  0b100010..LC_ROT_SOC_LOGIC_OUT3 is selected
 *  0b100011..LC_ROT_SOC_LOGIC_OUT4 is selected
 *  0b100100..QTMR0_tmr0_dir is selected
 *  0b100101..QTMR0_tmr1_dir is selected
 *  0b100110..QTMR0_tmr2_dir is selected
 *  0b100111..QTMR0_tmr3_dir is selected
 *  0b101000..QTMR1_tmr0_dir is selected
 *  0b101001..QTMR1_tmr1_dir is selected
 *  0b101010..QTMR1_tmr2_dir is selected
 *  0b101011..QTMR1_tmr3_dir is selected
 *  0b101100..ACMP0 raw analog comparator output (ACMP0_AON_acmp_out_3v) is selected
 *  0b101101..ACMP0_AON_cout is selected
 *  0b101110..logic_0 is selected
 *  0b101111..logic_1 is selected
 *  0b110000..WUU output is selected
 *  0b110001..GPIO (AON) Pin Event Trig 0 input is selected
 *  0b110010..Reserved
 *  0b110011..soc_glue_XOR0_out is selected
 *  0b110100..Reserved
 *  0b110101..QTMR0_tmr0_output is selected
 *  0b110110..QTMR0_tmr1_output is selected
 *  0b110111..QTMR0_tmr2_output is selected
 *  0b111000..QTMR0_tmr3_output is selected
 *  0b111001..LCSense_Sequencer_Primary_Trigger_glue_out is selected
 */
#define INPUTMUX1_LCSENSE_SEQ_TICKS_GLUE_IN_INP(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX1_LCSENSE_SEQ_TICKS_GLUE_IN_INP_SHIFT)) & INPUTMUX1_LCSENSE_SEQ_TICKS_GLUE_IN_INP_MASK)
/*! @} */

/*! @name ACMP0_TRIGM_ACMP0_TRIG - ACMP0 Input Connections */
/*! @{ */

#define INPUTMUX1_ACMP0_TRIGM_ACMP0_TRIG_TRIGIN_MASK (0x3FU)
#define INPUTMUX1_ACMP0_TRIGM_ACMP0_TRIG_TRIGIN_SHIFT (0U)
/*! TRIGIN - CMP0 input trigger
 *  0b000000..Reserved
 *  0b000001..AON_TRIG_IN0 input is selected
 *  0b000010..AON_TRIG_IN1 input is selected
 *  0b000011..AON_TRIG_IN2 input is selected
 *  0b000100..AON_TRIG_IN3 input is selected
 *  0b000101..AON_TRIG_IN4 input is selected
 *  0b000110..AON_TRIG_IN5 input is selected
 *  0b000111..AON_TRIG_IN6 input is selected
 *  0b001000..AON_TRIG_IN7 input is selected
 *  0b001001..CM33 transmit event is selected
 *  0b001010..Reserved
 *  0b001011..Reserved
 *  0b001100..QTMR0_tmr0_output is selected
 *  0b001101..QTMR0_tmr1_output is selected
 *  0b001110..QTMR0_tmr2_output is selected
 *  0b001111..QTMR0_tmr3_output is selected
 *  0b010000..LPTMR0 output is selected
 *  0b010001..Reserved
 *  0b010010..QTMR1_tmr0_output is selected
 *  0b010011..QTMR1_tmr1_output is selected
 *  0b010100..QTMR1_tmr2_output is selected
 *  0b010101..QTMR1_tmr3_output is selected
 *  0b010110..Reserved
 *  0b010111..WUU is selected
 *  0b011000..GPIO (AON) Pin Event Trig 0 is selected
 *  0b011001..Reserved
 *  0b011010..LPADC_trigger_out[0] is selected
 *  0b011011..LPADC_trigger_out[1] is selected
 *  0b011100..LPADC_trigger_out[2] is selected
 *  0b011101..LPADC_trigger_out[3] is selected
 *  0b011110..ACMP0 raw analog comparator output (ACMP0_AON_acmp_out_3v) is selected
 *  0b011111..ACMP0_AON_cout is selected
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..SoC_glue_XOR0_out is selected
 *  0b100011..Reserved
 */
#define INPUTMUX1_ACMP0_TRIGM_ACMP0_TRIG_TRIGIN(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX1_ACMP0_TRIGM_ACMP0_TRIG_TRIGIN_SHIFT)) & INPUTMUX1_ACMP0_TRIGM_ACMP0_TRIG_TRIGIN_MASK)
/*! @} */

/* The count of INPUTMUX1_ACMP0_TRIGM_ACMP0_TRIG */
#define INPUTMUX1_ACMP0_TRIGM_ACMP0_TRIG_COUNT   (4U)

/*! @name LPADC0_TRIGM_LPADC0_TRIG - LPADC trigger input connections */
/*! @{ */

#define INPUTMUX1_LPADC0_TRIGM_LPADC0_TRIG_TRIGIN_MASK (0x1FU)
#define INPUTMUX1_LPADC0_TRIGM_LPADC0_TRIG_TRIGIN_SHIFT (0U)
/*! TRIGIN - ADC0 trigger inputs
 *  0b00000..Reserved
 *  0b00001..AON_TRIG_IN0 is selected
 *  0b00010..AON_TRIG_IN1 is selected
 *  0b00011..AON_TRIG_IN2 is selected
 *  0b00100..AON_TRIG_IN03 is selected
 *  0b00101..AON_TRIG_IN04 is selected
 *  0b00110..AON_TRIG_IN5 is selected
 *  0b00111..AON_TRIG_IN6 is selected
 *  0b01000..AON_TRIG_IN7 is selected
 *  0b01001..CM33 transmit event is selected
 *  0b01010..LPCMP_OUT is selected
 *  0b01011..Reserved
 *  0b01100..QTMR0_tmr0_output is selected
 *  0b01101..QTMR0_tmr1_output is selected
 *  0b01110..QTMR0_tmr2_output is selected
 *  0b01111..QTMR0_tmr3_output is selected
 *  0b10000..LPTMR0 output is selected
 *  0b10001..Reserved
 *  0b10010..QTMR1_tmr0_output is selected
 *  0b10011..QTMR1_tmr1_output is selected
 *  0b10100..QTMR1_tmr2_output is selected
 *  0b10101..QTMR1_tmr3_output is selected
 *  0b10110..Reserved
 *  0b10111..WUU is selected
 *  0b11000..GPIO (AON) Pin Event Trig 0 is selected
 *  0b11001..ACMP0 raw analog comparator output (ACMP0_AON_acmp_out_3v) is selected
 *  0b11010..ACMP0_AON_cout is selected
 *  0b11011..Reserved
 *  0b11100..Reserved
 *  0b11101..soc_glue_XOR0_out is selected
 *  0b11110..Reserved
 */
#define INPUTMUX1_LPADC0_TRIGM_LPADC0_TRIG_TRIGIN(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX1_LPADC0_TRIGM_LPADC0_TRIG_TRIGIN_SHIFT)) & INPUTMUX1_LPADC0_TRIGM_LPADC0_TRIG_TRIGIN_MASK)
/*! @} */

/* The count of INPUTMUX1_LPADC0_TRIGM_LPADC0_TRIG */
#define INPUTMUX1_LPADC0_TRIGM_LPADC0_TRIG_COUNT (4U)

/*! @name AON_TRIG_OUTN_AON_TRIG_OUT - AON Trigger Output Connections */
/*! @{ */

#define INPUTMUX1_AON_TRIG_OUTN_AON_TRIG_OUT_INP_MASK (0x1FU)
#define INPUTMUX1_AON_TRIG_OUTN_AON_TRIG_OUT_INP_SHIFT (0U)
/*! INP - EXT trigger input connections
 *  0b00000..Reserved
 *  0b00001..CM33 transmit event is selected
 *  0b00010..AON_LPUART0 (ipp_do_lpuart_txd) is selected
 *  0b00011..Reserved (AON_LPUART1 ipp_do_lpuart_txd)
 *  0b00100..Reserved
 *  0b00101..Reserved
 *  0b00110..Reserved
 *  0b00111..Reserved
 *  0b01000..LPADC_trigger_out[0] is selected
 *  0b01001..LPADC_trigger_out[1] is selected
 *  0b01010..LPADC_trigger_out[2] is selected
 *  0b01011..parked_out_intverted is selected
 *  0b01100..AON_LPTMR0 output is selected
 *  0b01101..Reserved (AON_LPTMR1)
 *  0b01110..LPCOMP0_out is selected
 *  0b01111..Reserved (LPCOMP0_out)
 *  0b10000..ACMP0 raw analog comparator output(ACMP0_AON_acmp_out_3v) is selected
 *  0b10001..ACMP0_AON_cout is selected
 *  0b10010..Reserved (ACMP1_AON_ampp_out_3v)
 *  0b10011..Reserved (ACMP1_AON_cout)
 *  0b10100..QTMR0_tmr0_output is selected
 *  0b10101..QTMR0_tmr1_output is selected
 *  0b10110..QTMR0_tmr2_output is selected
 *  0b10111..QTMR0_tmr3_output is selected
 *  0b11000..QTMR1_tmr0_output is selected
 *  0b11001..QTMR1_tmr1_output is selected
 *  0b11010..QTMR1_tmr2_output is selected
 *  0b11011..QTMR1_tmr3_output is selected
 */
#define INPUTMUX1_AON_TRIG_OUTN_AON_TRIG_OUT_INP(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX1_AON_TRIG_OUTN_AON_TRIG_OUT_INP_SHIFT)) & INPUTMUX1_AON_TRIG_OUTN_AON_TRIG_OUT_INP_MASK)
/*! @} */

/* The count of INPUTMUX1_AON_TRIG_OUTN_AON_TRIG_OUT */
#define INPUTMUX1_AON_TRIG_OUTN_AON_TRIG_OUT_COUNT (2U)

/*! @name CMP0_SAMPLE - ACMP0 SAMPLE trigger input connections */
/*! @{ */

#define INPUTMUX1_CMP0_SAMPLE_TRIGIN_MASK        (0x3FU)
#define INPUTMUX1_CMP0_SAMPLE_TRIGIN_SHIFT       (0U)
/*! TRIGIN - ACMP0 input trigger
 *  0b000000..Reserved
 *  0b000001..AON_TRIG_IN0 input is selected
 *  0b000010..AON_TRIG_IN1 input is selected
 *  0b000011..AON_TRIG_IN2 input is selected
 *  0b000100..AON_TRIG_IN3 input is selected
 *  0b000101..AON_TRIG_IN4 input is selected
 *  0b000110..AON_TRIG_IN5 input is selected
 *  0b000111..AON_TRIG_IN6 input is selected
 *  0b001000..AON_TRIG_IN7 input is selected
 *  0b001001..CM33 transmit event is selected
 *  0b001010..LPCMP_OUT is selected
 *  0b001011..Reserved
 *  0b001100..QTMR0_tmr0_output is selected
 *  0b001101..QTMR0_tmr1_output is selected
 *  0b001110..QTMR0_tmr2_output is selected
 *  0b001111..QTMR0_tmr3_output is selected
 *  0b010000..LPTMR0 output is selected
 *  0b010001..Reserved
 *  0b010010..QTMR1_tmr0_output is selected
 *  0b010011..QTMR1_tmr1_output is selected
 *  0b010100..QTMR1_tmr2_output is selected
 *  0b010101..QTMR1_tmr3_output is selected
 *  0b010110..Reserved
 *  0b010111..WUU is selected
 *  0b011000..GPIO (AON) Pin Event Trig 0 is selected
 *  0b011001..Reserved
 *  0b011010..LPADC_trigger_out[0] is selected
 *  0b011011..LPADC_trigger_out[1] is selected
 *  0b011100..LPADC_trigger_out[2] is selected
 *  0b011101..LPADC_trigger_out[3] is selected
 *  0b011110..Reserved
 *  0b011111..Reserved
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..SoC_glue_XOR0_out is selected
 *  0b100011..Reserved
 */
#define INPUTMUX1_CMP0_SAMPLE_TRIGIN(x)          (((uint32_t)(((uint32_t)(x)) << INPUTMUX1_CMP0_SAMPLE_TRIGIN_SHIFT)) & INPUTMUX1_CMP0_SAMPLE_TRIGIN_MASK)
/*! @} */

/*! @name CMP0_RR_TRIG - ACMP0 RR trigger input connections */
/*! @{ */

#define INPUTMUX1_CMP0_RR_TRIG_TRIGIN_MASK       (0x3FU)
#define INPUTMUX1_CMP0_RR_TRIG_TRIGIN_SHIFT      (0U)
/*! TRIGIN - ACMP0 input trigger
 *  0b000000..Reserved
 *  0b000001..AON_TRIG_IN0 input is selected
 *  0b000010..AON_TRIG_IN1 input is selected
 *  0b000011..AON_TRIG_IN2 input is selected
 *  0b000100..AON_TRIG_IN3 input is selected
 *  0b000101..AON_TRIG_IN4 input is selected
 *  0b000110..AON_TRIG_IN5 input is selected
 *  0b000111..AON_TRIG_IN6 input is selected
 *  0b001000..AON_TRIG_IN7 input is selected
 *  0b001001..CM33 transmit event is selected
 *  0b001010..LPCMP_OUT is selected
 *  0b001011..Reserved
 *  0b001100..QTMR0_tmr0_output is selected
 *  0b001101..QTMR0_tmr1_output is selected
 *  0b001110..QTMR0_tmr2_output is selected
 *  0b001111..QTMR0_tmr3_output is selected
 *  0b010000..LPTMR0 output is selected
 *  0b010001..Reserved
 *  0b010010..QTMR1_tmr0_output is selected
 *  0b010011..QTMR1_tmr1_output is selected
 *  0b010100..QTMR1_tmr2_output is selected
 *  0b010101..QTMR1_tmr3_output is selected
 *  0b010110..Reserved
 *  0b010111..WUU is selected
 *  0b011000..GPIO (AON) Pin Event Trig 0 is selected
 *  0b011001..Reserved
 *  0b011010..LPADC_trigger_out[0] is selected
 *  0b011011..LPADC_trigger_out[1] is selected
 *  0b011100..LPADC_trigger_out[2] is selected
 *  0b011101..LPADC_trigger_out[3] is selected
 *  0b011110..Reserved
 *  0b011111..Reserved
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..SoC_glue_XOR0_out is selected
 *  0b100011..Reserved
 */
#define INPUTMUX1_CMP0_RR_TRIG_TRIGIN(x)         (((uint32_t)(((uint32_t)(x)) << INPUTMUX1_CMP0_RR_TRIG_TRIGIN_SHIFT)) & INPUTMUX1_CMP0_RR_TRIG_TRIGIN_MASK)
/*! @} */

/*! @name LPI2C0_TRIG - LPI2C0 trigger input connections */
/*! @{ */

#define INPUTMUX1_LPI2C0_TRIG_INP_MASK           (0x3FU)
#define INPUTMUX1_LPI2C0_TRIG_INP_SHIFT          (0U)
/*! INP - LPI2C0 trigger input connections
 *  0b000000..Reserved
 *  0b000001..AON_TRIG_IN0 input is selected
 *  0b000010..AON_TRIG_IN1 input is selected
 *  0b000011..AON_TRIG_IN2 input is selected
 *  0b000100..AON_TRIG_IN3 input is selected
 *  0b000101..AON_TRIG_IN4 input is selected
 *  0b000110..AON_TRIG_IN5 input is selected
 *  0b000111..AON_TRIG_IN6 input is selected
 *  0b001000..AON_TRIG_IN7 input is selected
 *  0b001001..CM33 transmit event is selected
 *  0b001010..LPCMP_OUT is selected
 *  0b001011..Reserved
 *  0b001100..QTMR0_tmr0_output is selected
 *  0b001101..QTMR0_tmr1_output is selected
 *  0b001110..QTMR0_tmr2_output is selected
 *  0b001111..QTMR0_tmr3_output is selected
 *  0b010000..LPTMR0 output is selected
 *  0b010001..Reserved
 *  0b010010..QTMR1_tmr0_output is selected
 *  0b010011..QTMR1_tmr1_output is selected
 *  0b010100..QTMR1_tmr2_output is selected
 *  0b010101..QTMR1_tmr3_output is selected
 *  0b010110..Reserved
 *  0b010111..WUU is selected
 *  0b011000..GPIO (AON) Pin Event Trig 0 is selected
 *  0b011001..Reserved
 *  0b011010..LPADC_trigger_out[0] is selected
 *  0b011011..LPADC_trigger_out[1] is selected
 *  0b011100..LPADC_trigger_out[2] is selected
 *  0b011101..LPADC_trigger_out[3] is selected
 *  0b011110..ACMP0 raw analog comparator output (ACMP0_AON_acmp_out_3v) is selected
 *  0b011111..ACMP0_AON_cout is selected
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..SoC_glue_XOR0_out is selected
 *  0b100011..Reserved
 */
#define INPUTMUX1_LPI2C0_TRIG_INP(x)             (((uint32_t)(((uint32_t)(x)) << INPUTMUX1_LPI2C0_TRIG_INP_SHIFT)) & INPUTMUX1_LPI2C0_TRIG_INP_MASK)
/*! @} */

/*! @name LPUART0 - LPUART0 trigger input connections */
/*! @{ */

#define INPUTMUX1_LPUART0_INP_MASK               (0x3FU)
#define INPUTMUX1_LPUART0_INP_SHIFT              (0U)
/*! INP - LPI2C0 trigger input connections
 *  0b000000..Reserved
 *  0b000001..AON_TRIG_IN0 input is selected
 *  0b000010..AON_TRIG_IN1 input is selected
 *  0b000011..AON_TRIG_IN2 input is selected
 *  0b000100..AON_TRIG_IN3 input is selected
 *  0b000101..AON_TRIG_IN4 input is selected
 *  0b000110..AON_TRIG_IN5 input is selected
 *  0b000111..AON_TRIG_IN6 input is selected
 *  0b001000..AON_TRIG_IN7 input is selected
 *  0b001001..CM33 transmit event is selected
 *  0b001010..LPCMP_OUT is selected
 *  0b001011..Reserved
 *  0b001100..QTMR0_tmr0_output is selected
 *  0b001101..QTMR0_tmr1_output is selected
 *  0b001110..QTMR0_tmr2_output is selected
 *  0b001111..QTMR0_tmr3_output is selected
 *  0b010000..LPTMR0 output is selected
 *  0b010001..Reserved
 *  0b010010..QTMR1_tmr0_output is selected
 *  0b010011..QTMR1_tmr1_output is selected
 *  0b010100..QTMR1_tmr2_output is selected
 *  0b010101..QTMR1_tmr3_output is selected
 *  0b010110..Reserved
 *  0b010111..WUU is selected
 *  0b011000..GPIO (AON) Pin Event Trig 0 is selected
 *  0b011001..Reserved
 *  0b011010..LPADC_trigger_out[0] is selected
 *  0b011011..LPADC_trigger_out[1] is selected
 *  0b011100..LPADC_trigger_out[2] is selected
 *  0b011101..LPADC_trigger_out[3] is selected
 *  0b011110..ACMP0 raw analog comparator output (ACMP0_AON_acmp_out_3v) is selected
 *  0b011111..ACMP0_AON_cout is selected
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..SoC_glue_XOR0_out is selected
 *  0b100011..Reserved
 */
#define INPUTMUX1_LPUART0_INP(x)                 (((uint32_t)(((uint32_t)(x)) << INPUTMUX1_LPUART0_INP_SHIFT)) & INPUTMUX1_LPUART0_INP_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group INPUTMUX1_Register_Masks */


/* INPUTMUX1 - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral AON__INPUTMUX1 base address */
  #define AON__INPUTMUX1_BASE                      (0xB0091000u)
  /** Peripheral AON__INPUTMUX1 base address */
  #define AON__INPUTMUX1_BASE_NS                   (0xA0091000u)
  /** Peripheral AON__INPUTMUX1 base pointer */
  #define AON__INPUTMUX1                           ((INPUTMUX1_Type *)AON__INPUTMUX1_BASE)
  /** Peripheral AON__INPUTMUX1 base pointer */
  #define AON__INPUTMUX1_NS                        ((INPUTMUX1_Type *)AON__INPUTMUX1_BASE_NS)
  /** Array initializer of INPUTMUX1 peripheral base addresses */
  #define INPUTMUX1_BASE_ADDRS                     { AON__INPUTMUX1_BASE }
  /** Array initializer of INPUTMUX1 peripheral base pointers */
  #define INPUTMUX1_BASE_PTRS                      { AON__INPUTMUX1 }
  /** Array initializer of INPUTMUX1 peripheral base addresses */
  #define INPUTMUX1_BASE_ADDRS_NS                  { AON__INPUTMUX1_BASE_NS }
  /** Array initializer of INPUTMUX1 peripheral base pointers */
  #define INPUTMUX1_BASE_PTRS_NS                   { AON__INPUTMUX1_NS }
#else
  /** Peripheral AON__INPUTMUX1 base address */
  #define AON__INPUTMUX1_BASE                      (0xA0091000u)
  /** Peripheral AON__INPUTMUX1 base pointer */
  #define AON__INPUTMUX1                           ((INPUTMUX1_Type *)AON__INPUTMUX1_BASE)
  /** Array initializer of INPUTMUX1 peripheral base addresses */
  #define INPUTMUX1_BASE_ADDRS                     { AON__INPUTMUX1_BASE }
  /** Array initializer of INPUTMUX1 peripheral base pointers */
  #define INPUTMUX1_BASE_PTRS                      { AON__INPUTMUX1 }
#endif

/*!
 * @}
 */ /* end of group INPUTMUX1_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- KPP Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup KPP_Peripheral_Access_Layer KPP Peripheral Access Layer
 * @{
 */

/** KPP - Register Layout Typedef */
typedef struct {
  __IO uint16_t KPCR;                              /**< Keypad Control Register, offset: 0x0 */
  __IO uint16_t KPSR;                              /**< Keypad Status Register, offset: 0x2 */
  __IO uint16_t KDDR;                              /**< Keypad Data Direction Register, offset: 0x4 */
  __IO uint16_t KPDR;                              /**< Keypad Data Register, offset: 0x6 */
} KPP_Type;

/* ----------------------------------------------------------------------------
   -- KPP Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup KPP_Register_Masks KPP Register Masks
 * @{
 */

/*! @name KPCR - Keypad Control Register */
/*! @{ */

#define KPP_KPCR_KRE_MASK                        (0xFFU)
#define KPP_KPCR_KRE_SHIFT                       (0U)
/*! KRE - KRE
 *  0b00000000..Row is not included in the keypad key press detect.
 *  0b00000001..Row is included in the keypad key press detect.
 */
#define KPP_KPCR_KRE(x)                          (((uint16_t)(((uint16_t)(x)) << KPP_KPCR_KRE_SHIFT)) & KPP_KPCR_KRE_MASK)

#define KPP_KPCR_KCO_MASK                        (0xFF00U)
#define KPP_KPCR_KCO_SHIFT                       (8U)
/*! KCO - KCO
 *  0b00000000..Column strobe output is totem pole drive.
 *  0b00000001..Column strobe output is open drain.
 */
#define KPP_KPCR_KCO(x)                          (((uint16_t)(((uint16_t)(x)) << KPP_KPCR_KCO_SHIFT)) & KPP_KPCR_KCO_MASK)
/*! @} */

/*! @name KPSR - Keypad Status Register */
/*! @{ */

#define KPP_KPSR_KPKD_MASK                       (0x1U)
#define KPP_KPSR_KPKD_SHIFT                      (0U)
/*! KPKD - KPKD
 *  0b0..No key presses detected
 *  0b1..A key has been depressed
 */
#define KPP_KPSR_KPKD(x)                         (((uint16_t)(((uint16_t)(x)) << KPP_KPSR_KPKD_SHIFT)) & KPP_KPSR_KPKD_MASK)

#define KPP_KPSR_KPKR_MASK                       (0x2U)
#define KPP_KPSR_KPKR_SHIFT                      (1U)
/*! KPKR - KPKR
 *  0b0..No key release detected
 *  0b1..All keys have been released
 */
#define KPP_KPSR_KPKR(x)                         (((uint16_t)(((uint16_t)(x)) << KPP_KPSR_KPKR_SHIFT)) & KPP_KPSR_KPKR_MASK)

#define KPP_KPSR_KDSC_MASK                       (0x4U)
#define KPP_KPSR_KDSC_SHIFT                      (2U)
/*! KDSC - KDSC
 *  0b0..No effect
 *  0b1..Set bits that clear the keypad depress synchronizer chain
 */
#define KPP_KPSR_KDSC(x)                         (((uint16_t)(((uint16_t)(x)) << KPP_KPSR_KDSC_SHIFT)) & KPP_KPSR_KDSC_MASK)

#define KPP_KPSR_KRSS_MASK                       (0x8U)
#define KPP_KPSR_KRSS_SHIFT                      (3U)
/*! KRSS - KRSS
 *  0b0..No effect
 *  0b1..Set bits which sets keypad release synchronizer chain
 */
#define KPP_KPSR_KRSS(x)                         (((uint16_t)(((uint16_t)(x)) << KPP_KPSR_KRSS_SHIFT)) & KPP_KPSR_KRSS_MASK)

#define KPP_KPSR_KDIE_MASK                       (0x100U)
#define KPP_KPSR_KDIE_SHIFT                      (8U)
/*! KDIE - KDIE
 *  0b0..No interrupt request is generated when KPKD is set.
 *  0b1..An interrupt request is generated when KPKD is set.
 */
#define KPP_KPSR_KDIE(x)                         (((uint16_t)(((uint16_t)(x)) << KPP_KPSR_KDIE_SHIFT)) & KPP_KPSR_KDIE_MASK)

#define KPP_KPSR_KRIE_MASK                       (0x200U)
#define KPP_KPSR_KRIE_SHIFT                      (9U)
/*! KRIE - KRIE
 *  0b0..No interrupt request is generated when KPKR is set.
 *  0b1..An interrupt request is generated when KPKR is set.
 */
#define KPP_KPSR_KRIE(x)                         (((uint16_t)(((uint16_t)(x)) << KPP_KPSR_KRIE_SHIFT)) & KPP_KPSR_KRIE_MASK)
/*! @} */

/*! @name KDDR - Keypad Data Direction Register */
/*! @{ */

#define KPP_KDDR_KRDD_MASK                       (0xFFU)
#define KPP_KDDR_KRDD_SHIFT                      (0U)
/*! KRDD - KRDD
 *  0b00000000..ROWn pin configured as an input.
 *  0b00000001..ROWn pin configured as an output.
 */
#define KPP_KDDR_KRDD(x)                         (((uint16_t)(((uint16_t)(x)) << KPP_KDDR_KRDD_SHIFT)) & KPP_KDDR_KRDD_MASK)

#define KPP_KDDR_KCDD_MASK                       (0xFF00U)
#define KPP_KDDR_KCDD_SHIFT                      (8U)
/*! KCDD - KCDD
 *  0b00000000..COLn pin is configured as an input.
 *  0b00000001..COLn pin is configured as an output.
 */
#define KPP_KDDR_KCDD(x)                         (((uint16_t)(((uint16_t)(x)) << KPP_KDDR_KCDD_SHIFT)) & KPP_KDDR_KCDD_MASK)
/*! @} */

/*! @name KPDR - Keypad Data Register */
/*! @{ */

#define KPP_KPDR_KRD_MASK                        (0xFFU)
#define KPP_KPDR_KRD_SHIFT                       (0U)
/*! KRD - KRD */
#define KPP_KPDR_KRD(x)                          (((uint16_t)(((uint16_t)(x)) << KPP_KPDR_KRD_SHIFT)) & KPP_KPDR_KRD_MASK)

#define KPP_KPDR_KCD_MASK                        (0xFF00U)
#define KPP_KPDR_KCD_SHIFT                       (8U)
/*! KCD - KCD */
#define KPP_KPDR_KCD(x)                          (((uint16_t)(((uint16_t)(x)) << KPP_KPDR_KCD_SHIFT)) & KPP_KPDR_KCD_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group KPP_Register_Masks */


/* KPP - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral AON__KPP0 base address */
  #define AON__KPP0_BASE                           (0xB0095000u)
  /** Peripheral AON__KPP0 base address */
  #define AON__KPP0_BASE_NS                        (0xA0095000u)
  /** Peripheral AON__KPP0 base pointer */
  #define AON__KPP0                                ((KPP_Type *)AON__KPP0_BASE)
  /** Peripheral AON__KPP0 base pointer */
  #define AON__KPP0_NS                             ((KPP_Type *)AON__KPP0_BASE_NS)
  /** Array initializer of KPP peripheral base addresses */
  #define KPP_BASE_ADDRS                           { AON__KPP0_BASE }
  /** Array initializer of KPP peripheral base pointers */
  #define KPP_BASE_PTRS                            { AON__KPP0 }
  /** Array initializer of KPP peripheral base addresses */
  #define KPP_BASE_ADDRS_NS                        { AON__KPP0_BASE_NS }
  /** Array initializer of KPP peripheral base pointers */
  #define KPP_BASE_PTRS_NS                         { AON__KPP0_NS }
#else
  /** Peripheral AON__KPP0 base address */
  #define AON__KPP0_BASE                           (0xA0095000u)
  /** Peripheral AON__KPP0 base pointer */
  #define AON__KPP0                                ((KPP_Type *)AON__KPP0_BASE)
  /** Array initializer of KPP peripheral base addresses */
  #define KPP_BASE_ADDRS                           { AON__KPP0_BASE }
  /** Array initializer of KPP peripheral base pointers */
  #define KPP_BASE_PTRS                            { AON__KPP0 }
#endif

/*!
 * @}
 */ /* end of group KPP_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- LPACMP Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LPACMP_Peripheral_Access_Layer LPACMP Peripheral Access Layer
 * @{
 */

/** LPACMP - Register Layout Typedef */
typedef struct {
  __IO uint32_t CTRL;                              /**< Control, offset: 0x0 */
  __IO uint32_t INTERVAL;                          /**< Interval, offset: 0x4 */
  __IO uint32_t COMP_IF;                           /**< Comparison, offset: 0x8 */
       uint8_t RESERVED_0[4];
  struct {                                         /* offset: 0x10, array step: 0x10 */
    __IO uint32_t SEL;                               /**< Select, array offset: 0x10, array step: 0x10 */
    __IO uint32_t DELAY;                             /**< Delay, array offset: 0x14, array step: 0x10 */
    __IO uint32_t STATUS;                            /**< Status, array offset: 0x18, array step: 0x10 */
         uint8_t RESERVED_0[4];
  } EXT_TRIG[4];
} LPACMP_Type;

/* ----------------------------------------------------------------------------
   -- LPACMP Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LPACMP_Register_Masks LPACMP Register Masks
 * @{
 */

/*! @name CTRL - Control */
/*! @{ */

#define LPACMP_CTRL_BLOCK_EN_MASK                (0x1U)
#define LPACMP_CTRL_BLOCK_EN_SHIFT               (0U)
/*! BLOCK_EN - Comparator Block Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPACMP_CTRL_BLOCK_EN(x)                  (((uint32_t)(((uint32_t)(x)) << LPACMP_CTRL_BLOCK_EN_SHIFT)) & LPACMP_CTRL_BLOCK_EN_MASK)

#define LPACMP_CTRL_MODE_MASK                    (0x6U)
#define LPACMP_CTRL_MODE_SHIFT                   (1U)
/*! MODE - Comparator Mode
 *  0b00..Continuous (the analog comparator block is active all the time)
 *  0b01..Interval (the analog comparator block is not active all the time)
 *  0b10..Trigger (receives a trigger from one of the channels)
 */
#define LPACMP_CTRL_MODE(x)                      (((uint32_t)(((uint32_t)(x)) << LPACMP_CTRL_MODE_SHIFT)) & LPACMP_CTRL_MODE_MASK)
/*! @} */

/*! @name INTERVAL - Interval */
/*! @{ */

#define LPACMP_INTERVAL_INVL_MASK                (0xFFFFU)
#define LPACMP_INTERVAL_INVL_SHIFT               (0U)
/*! INVL - Interval Value Select */
#define LPACMP_INTERVAL_INVL(x)                  (((uint32_t)(((uint32_t)(x)) << LPACMP_INTERVAL_INVL_SHIFT)) & LPACMP_INTERVAL_INVL_MASK)
/*! @} */

/*! @name COMP_IF - Comparison */
/*! @{ */

#define LPACMP_COMP_IF_MATCH_IF_MASK             (0xFFU)
#define LPACMP_COMP_IF_MATCH_IF_SHIFT            (0U)
/*! MATCH_IF - Comparator Value Comparison
 *  0b00000000..Comparison did not occur
 *  0b00000000..No effect
 *  0b00000001..Comparison occurred
 *  0b00000001..Clear the flag
 */
#define LPACMP_COMP_IF_MATCH_IF(x)               (((uint32_t)(((uint32_t)(x)) << LPACMP_COMP_IF_MATCH_IF_SHIFT)) & LPACMP_COMP_IF_MATCH_IF_MASK)
/*! @} */

/*! @name EXT_TRIG_SEL - Select */
/*! @{ */

#define LPACMP_EXT_TRIG_SEL_INP_SEL_MASK         (0x7U)
#define LPACMP_EXT_TRIG_SEL_INP_SEL_SHIFT        (0U)
/*! INP_SEL - Comparator Input Select
 *  0b000..comp_in4
 *  0b001..comp_in5
 *  0b010..comp_in0 (share with ADC[0])
 *  0b011..comp_in1 (share with ADC[2])
 *  0b100..comp_in2 (share with ADC[5])
 *  0b101..comp_in3 (share with ADC[7])
 *  0b110..Reserved
 *  0b111..Reserved
 */
#define LPACMP_EXT_TRIG_SEL_INP_SEL(x)           (((uint32_t)(((uint32_t)(x)) << LPACMP_EXT_TRIG_SEL_INP_SEL_SHIFT)) & LPACMP_EXT_TRIG_SEL_INP_SEL_MASK)

#define LPACMP_EXT_TRIG_SEL_HIGHER_MASK          (0x8U)
#define LPACMP_EXT_TRIG_SEL_HIGHER_SHIFT         (3U)
/*! HIGHER - Comparator Voltage Compare
 *  0b0..When the value we are checking is lower than the reference value
 *  0b1..When the value we are checking is higher than the reference value
 */
#define LPACMP_EXT_TRIG_SEL_HIGHER(x)            (((uint32_t)(((uint32_t)(x)) << LPACMP_EXT_TRIG_SEL_HIGHER_SHIFT)) & LPACMP_EXT_TRIG_SEL_HIGHER_MASK)

#define LPACMP_EXT_TRIG_SEL_INN_SEL_MASK         (0xF00U)
#define LPACMP_EXT_TRIG_SEL_INN_SEL_SHIFT        (8U)
/*! INN_SEL - Reference Value Select
 *  0b0000..Internal VREF value of - 1 x AVDD/15
 *  0b0001..Internal VREF value of - 2 x AVDD/15
 *  0b0010..Internal VREF value of - 3 x AVDD/15
 *  0b0011..Internal VREF value of - 4 x AVDD/15
 *  0b0100..Internal VREF value of - 5 x AVDD/15
 *  0b0101..Internal VREF value of - 6 x AVDD/15
 *  0b0110..Internal VREF value of - 7 x AVDD/15
 *  0b0111..Internal VREF value of - 8 x AVDD/15
 *  0b1000..Internal VREF value of - 9 x AVDD/15
 *  0b1001..Internal VREF value of - 10 x AVDD/15
 *  0b1010..Internal VREF value of - 11 x AVDD/15
 *  0b1011..Internal VREF value of - 12 x AVDD/15
 *  0b1100..Internal VREF value of - 13 x AVDD/15
 *  0b1101..Internal VREF value of - 14 x AVDD/15
 *  0b1110..External input connected to I/O pads comp_in4
 *  0b1111..External input connected to I/O pads comp_in5
 */
#define LPACMP_EXT_TRIG_SEL_INN_SEL(x)           (((uint32_t)(((uint32_t)(x)) << LPACMP_EXT_TRIG_SEL_INN_SEL_SHIFT)) & LPACMP_EXT_TRIG_SEL_INN_SEL_MASK)
/*! @} */

/* The count of LPACMP_EXT_TRIG_SEL */
#define LPACMP_EXT_TRIG_SEL_COUNT                (4U)

/*! @name EXT_TRIG_DELAY - Delay */
/*! @{ */

#define LPACMP_EXT_TRIG_DELAY_DEL_MASK           (0xFFFFU)
#define LPACMP_EXT_TRIG_DELAY_DEL_SHIFT          (0U)
/*! DEL - Delay Value Select */
#define LPACMP_EXT_TRIG_DELAY_DEL(x)             (((uint32_t)(((uint32_t)(x)) << LPACMP_EXT_TRIG_DELAY_DEL_SHIFT)) & LPACMP_EXT_TRIG_DELAY_DEL_MASK)
/*! @} */

/* The count of LPACMP_EXT_TRIG_DELAY */
#define LPACMP_EXT_TRIG_DELAY_COUNT              (4U)

/*! @name EXT_TRIG_STATUS - Status */
/*! @{ */

#define LPACMP_EXT_TRIG_STATUS_CHNL_EN_MASK      (0x1U)
#define LPACMP_EXT_TRIG_STATUS_CHNL_EN_SHIFT     (0U)
/*! CHNL_EN - Channel Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPACMP_EXT_TRIG_STATUS_CHNL_EN(x)        (((uint32_t)(((uint32_t)(x)) << LPACMP_EXT_TRIG_STATUS_CHNL_EN_SHIFT)) & LPACMP_EXT_TRIG_STATUS_CHNL_EN_MASK)

#define LPACMP_EXT_TRIG_STATUS_MATCH_IE_MASK     (0x2U)
#define LPACMP_EXT_TRIG_STATUS_MATCH_IE_SHIFT    (1U)
/*! MATCH_IE - Enable Comparator Value Match Interrupt
 *  0b0..Interrupt is not allowed
 *  0b1..Interrupt is allowed
 */
#define LPACMP_EXT_TRIG_STATUS_MATCH_IE(x)       (((uint32_t)(((uint32_t)(x)) << LPACMP_EXT_TRIG_STATUS_MATCH_IE_SHIFT)) & LPACMP_EXT_TRIG_STATUS_MATCH_IE_MASK)

#define LPACMP_EXT_TRIG_STATUS_TRGOP_EN_MASK     (0x4U)
#define LPACMP_EXT_TRIG_STATUS_TRGOP_EN_SHIFT    (2U)
/*! TRGOP_EN - Trigger Output Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPACMP_EXT_TRIG_STATUS_TRGOP_EN(x)       (((uint32_t)(((uint32_t)(x)) << LPACMP_EXT_TRIG_STATUS_TRGOP_EN_SHIFT)) & LPACMP_EXT_TRIG_STATUS_TRGOP_EN_MASK)

#define LPACMP_EXT_TRIG_STATUS_WAKEUPEN_MASK     (0x8U)
#define LPACMP_EXT_TRIG_STATUS_WAKEUPEN_SHIFT    (3U)
/*! WAKEUPEN - Wakeup Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPACMP_EXT_TRIG_STATUS_WAKEUPEN(x)       (((uint32_t)(((uint32_t)(x)) << LPACMP_EXT_TRIG_STATUS_WAKEUPEN_SHIFT)) & LPACMP_EXT_TRIG_STATUS_WAKEUPEN_MASK)

#define LPACMP_EXT_TRIG_STATUS_TRGOPWDH_MASK     (0xFF00U)
#define LPACMP_EXT_TRIG_STATUS_TRGOPWDH_SHIFT    (8U)
/*! TRGOPWDH - Trigger Output Width */
#define LPACMP_EXT_TRIG_STATUS_TRGOPWDH(x)       (((uint32_t)(((uint32_t)(x)) << LPACMP_EXT_TRIG_STATUS_TRGOPWDH_SHIFT)) & LPACMP_EXT_TRIG_STATUS_TRGOPWDH_MASK)
/*! @} */

/* The count of LPACMP_EXT_TRIG_STATUS */
#define LPACMP_EXT_TRIG_STATUS_COUNT             (4U)


/*!
 * @}
 */ /* end of group LPACMP_Register_Masks */


/* LPACMP - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral AON__LPACMP base address */
  #define AON__LPACMP_BASE                         (0xB009B000u)
  /** Peripheral AON__LPACMP base address */
  #define AON__LPACMP_BASE_NS                      (0xA009B000u)
  /** Peripheral AON__LPACMP base pointer */
  #define AON__LPACMP                              ((LPACMP_Type *)AON__LPACMP_BASE)
  /** Peripheral AON__LPACMP base pointer */
  #define AON__LPACMP_NS                           ((LPACMP_Type *)AON__LPACMP_BASE_NS)
  /** Array initializer of LPACMP peripheral base addresses */
  #define LPACMP_BASE_ADDRS                        { AON__LPACMP_BASE }
  /** Array initializer of LPACMP peripheral base pointers */
  #define LPACMP_BASE_PTRS                         { AON__LPACMP }
  /** Array initializer of LPACMP peripheral base addresses */
  #define LPACMP_BASE_ADDRS_NS                     { AON__LPACMP_BASE_NS }
  /** Array initializer of LPACMP peripheral base pointers */
  #define LPACMP_BASE_PTRS_NS                      { AON__LPACMP_NS }
#else
  /** Peripheral AON__LPACMP base address */
  #define AON__LPACMP_BASE                         (0xA009B000u)
  /** Peripheral AON__LPACMP base pointer */
  #define AON__LPACMP                              ((LPACMP_Type *)AON__LPACMP_BASE)
  /** Array initializer of LPACMP peripheral base addresses */
  #define LPACMP_BASE_ADDRS                        { AON__LPACMP_BASE }
  /** Array initializer of LPACMP peripheral base pointers */
  #define LPACMP_BASE_PTRS                         { AON__LPACMP }
#endif

/*!
 * @}
 */ /* end of group LPACMP_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- LPADC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LPADC_Peripheral_Access_Layer LPADC Peripheral Access Layer
 * @{
 */

/** LPADC - Register Layout Typedef */
typedef struct {
  __I  uint32_t VERID;                             /**< Version ID Register, offset: 0x0 */
  __I  uint32_t PARAM;                             /**< Parameter Register, offset: 0x4 */
  __I  uint32_t PARAM2;                            /**< Parameter 2 Register, offset: 0x8 */
       uint8_t RESERVED_0[4];
  __IO uint32_t CTRL;                              /**< Control Register, offset: 0x10 */
  __IO uint32_t STAT;                              /**< Status Register, offset: 0x14 */
  __IO uint32_t IE;                                /**< Interrupt Enable Register, offset: 0x18 */
  __IO uint32_t DE;                                /**< DMA Enable Register, offset: 0x1C */
  __IO uint32_t CFG;                               /**< Configuration Register, offset: 0x20 */
  __IO uint32_t PAUSE;                             /**< Pause Register, offset: 0x24 */
       uint8_t RESERVED_1[12];
  __IO uint32_t SWTRIG;                            /**< Software Trigger Register, offset: 0x34 */
  __IO uint32_t TSTAT;                             /**< Trigger Status Register, offset: 0x38 */
  __IO uint32_t CFG2;                              /**< Configuration 2 Register, offset: 0x3C */
  __IO uint32_t OFSTRIM;                           /**< Offset Trim Register, offset: 0x40 */
       uint8_t RESERVED_2[92];
  __IO uint32_t TCTRL[4];                          /**< Trigger Control Register, array offset: 0xA0, array step: 0x4 */
       uint8_t RESERVED_3[48];
  __IO uint32_t FCTRL0;                            /**< FIFO0 Control Register, offset: 0xE0 */
  __I  uint32_t FCTRL1;                            /**< FIFO1 Control Register, offset: 0xE4 */
       uint8_t RESERVED_4[24];
  __IO uint32_t CMDL1;                             /**< Command Low Buffer Register, offset: 0x100 */
  __IO uint32_t CMDH1;                             /**< Command High Buffer Register, offset: 0x104 */
  __IO uint32_t CMDL2;                             /**< Command Low Buffer Register, offset: 0x108 */
  __IO uint32_t CMDH2;                             /**< Command High Buffer Register, offset: 0x10C */
  __IO uint32_t CMDL3;                             /**< Command Low Buffer Register, offset: 0x110 */
  __IO uint32_t CMDH3;                             /**< Command High Buffer Register, offset: 0x114 */
  __IO uint32_t CMDL4;                             /**< Command Low Buffer Register, offset: 0x118 */
  __IO uint32_t CMDH4;                             /**< Command High Buffer Register, offset: 0x11C */
  __IO uint32_t CMDL5;                             /**< Command Low Buffer Register, offset: 0x120 */
  __IO uint32_t CMDH5;                             /**< Command High Buffer Register, offset: 0x124 */
  __IO uint32_t CMDL6;                             /**< Command Low Buffer Register, offset: 0x128 */
  __IO uint32_t CMDH6;                             /**< Command High Buffer Register, offset: 0x12C */
  __IO uint32_t CMDL7;                             /**< Command Low Buffer Register, offset: 0x130 */
  __IO uint32_t CMDH7;                             /**< Command High Buffer Register, offset: 0x134 */
       uint8_t RESERVED_5[200];
  __IO uint32_t CV[4];                             /**< Compare Value Register, array offset: 0x200, array step: 0x4 */
       uint8_t RESERVED_6[240];
  __I  uint32_t RESFIFO0;                          /**< Data Result FIFO0 Register, offset: 0x300 */
  __I  uint32_t RESFIFO1;                          /**< Data Result FIFO1 Register, offset: 0x304 */
       uint8_t RESERVED_7[3316];
  __IO uint32_t TST;                               /**< LPADC Test Register, offset: 0xFFC */
} LPADC_Type;

/* ----------------------------------------------------------------------------
   -- LPADC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LPADC_Register_Masks LPADC Register Masks
 * @{
 */

/*! @name VERID - Version ID Register */
/*! @{ */

#define LPADC_VERID_RES_MASK                     (0x1U)
#define LPADC_VERID_RES_SHIFT                    (0U)
/*! RES - Resolution
 *  0b0..Up to 12-bit single ended resolution supported.
 *  0b1..Up to 16-bit single ended resolution supported.
 */
#define LPADC_VERID_RES(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_VERID_RES_SHIFT)) & LPADC_VERID_RES_MASK)

#define LPADC_VERID_DIFFEN_MASK                  (0x2U)
#define LPADC_VERID_DIFFEN_SHIFT                 (1U)
/*! DIFFEN - Differential Supported
 *  0b0..Differential operation not supported.
 *  0b1..Differential operation supported.
 */
#define LPADC_VERID_DIFFEN(x)                    (((uint32_t)(((uint32_t)(x)) << LPADC_VERID_DIFFEN_SHIFT)) & LPADC_VERID_DIFFEN_MASK)

#define LPADC_VERID_MVI_MASK                     (0x8U)
#define LPADC_VERID_MVI_SHIFT                    (3U)
/*! MVI - Multi Vref Implemented
 *  0b0..Single VREFH input supported.
 *  0b1..Multiple VREFH inputs supported.
 */
#define LPADC_VERID_MVI(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_VERID_MVI_SHIFT)) & LPADC_VERID_MVI_MASK)

#define LPADC_VERID_CALOFSI_MASK                 (0x400U)
#define LPADC_VERID_CALOFSI_SHIFT                (10U)
/*! CALOFSI - Offset Calibration Function Implemented
 *  0b0..Offset Calibration Not Implemented.
 *  0b1..Offset Calibration Implemented.
 */
#define LPADC_VERID_CALOFSI(x)                   (((uint32_t)(((uint32_t)(x)) << LPADC_VERID_CALOFSI_SHIFT)) & LPADC_VERID_CALOFSI_MASK)

#define LPADC_VERID_NUM_SEC_MASK                 (0x800U)
#define LPADC_VERID_NUM_SEC_SHIFT                (11U)
/*! NUM_SEC - Number of Single Ended Outputs Supported
 *  0b0..This design supports one single ended conversion at a time.
 *  0b1..This design supports two simultanious single ended conversions.
 */
#define LPADC_VERID_NUM_SEC(x)                   (((uint32_t)(((uint32_t)(x)) << LPADC_VERID_NUM_SEC_SHIFT)) & LPADC_VERID_NUM_SEC_MASK)

#define LPADC_VERID_NUM_FIFO_MASK                (0x7000U)
#define LPADC_VERID_NUM_FIFO_SHIFT               (12U)
/*! NUM_FIFO - Number of FIFOs
 *  0b000..N/A
 *  0b001..This design supports one result FIFO.
 *  0b010..This design supports two result FIFOs.
 */
#define LPADC_VERID_NUM_FIFO(x)                  (((uint32_t)(((uint32_t)(x)) << LPADC_VERID_NUM_FIFO_SHIFT)) & LPADC_VERID_NUM_FIFO_MASK)

#define LPADC_VERID_MINOR_MASK                   (0xFF0000U)
#define LPADC_VERID_MINOR_SHIFT                  (16U)
/*! MINOR - Minor Version Number */
#define LPADC_VERID_MINOR(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_VERID_MINOR_SHIFT)) & LPADC_VERID_MINOR_MASK)

#define LPADC_VERID_MAJOR_MASK                   (0xFF000000U)
#define LPADC_VERID_MAJOR_SHIFT                  (24U)
/*! MAJOR - Major Version Number */
#define LPADC_VERID_MAJOR(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_VERID_MAJOR_SHIFT)) & LPADC_VERID_MAJOR_MASK)
/*! @} */

/*! @name PARAM - Parameter Register */
/*! @{ */

#define LPADC_PARAM_TRIG_NUM_MASK                (0xFFU)
#define LPADC_PARAM_TRIG_NUM_SHIFT               (0U)
/*! TRIG_NUM - Trigger Number */
#define LPADC_PARAM_TRIG_NUM(x)                  (((uint32_t)(((uint32_t)(x)) << LPADC_PARAM_TRIG_NUM_SHIFT)) & LPADC_PARAM_TRIG_NUM_MASK)

#define LPADC_PARAM_FIFO0SIZE_MASK               (0xFF00U)
#define LPADC_PARAM_FIFO0SIZE_SHIFT              (8U)
/*! FIFO0SIZE - Result FIFO0 Depth
 *  0b00000001..Result FIFO depth = 1 dataword.
 *  0b00000010..Result FIFO depth = 2 datawords.
 *  0b00000100..Result FIFO depth = 4 datawords.
 *  0b00001000..Result FIFO depth = 8 datawords.
 *  0b00010000..Result FIFO depth = 16 datawords.
 *  0b00100000..Result FIFO depth = 32 datawords.
 *  0b01000000..Result FIFO depth = 64 datawords.
 */
#define LPADC_PARAM_FIFO0SIZE(x)                 (((uint32_t)(((uint32_t)(x)) << LPADC_PARAM_FIFO0SIZE_SHIFT)) & LPADC_PARAM_FIFO0SIZE_MASK)

#define LPADC_PARAM_CV_NUM_MASK                  (0xFF0000U)
#define LPADC_PARAM_CV_NUM_SHIFT                 (16U)
/*! CV_NUM - Compare Value Number */
#define LPADC_PARAM_CV_NUM(x)                    (((uint32_t)(((uint32_t)(x)) << LPADC_PARAM_CV_NUM_SHIFT)) & LPADC_PARAM_CV_NUM_MASK)

#define LPADC_PARAM_CMD_NUM_MASK                 (0xFF000000U)
#define LPADC_PARAM_CMD_NUM_SHIFT                (24U)
/*! CMD_NUM - Command Buffer Number */
#define LPADC_PARAM_CMD_NUM(x)                   (((uint32_t)(((uint32_t)(x)) << LPADC_PARAM_CMD_NUM_SHIFT)) & LPADC_PARAM_CMD_NUM_MASK)
/*! @} */

/*! @name PARAM2 - Parameter 2 Register */
/*! @{ */

#define LPADC_PARAM2_FIFO1SIZE_MASK              (0xFF00U)
#define LPADC_PARAM2_FIFO1SIZE_SHIFT             (8U)
/*! FIFO1SIZE - Result FIFO1 Depth
 *  0b00000000..FIFO1 Not implemented. 0 datawords.
 *  0b00000001..Result FIFO depth = 1 dataword.
 *  0b00000010..Result FIFO depth = 2 datawords.
 *  0b00000100..Result FIFO depth = 4 datawords.
 *  0b00001000..Result FIFO depth = 8 datawords.
 *  0b00010000..Result FIFO depth = 16 datawords.
 *  0b00100000..Result FIFO depth = 32 datawords.
 *  0b01000000..Result FIFO depth = 64 datawords.
 */
#define LPADC_PARAM2_FIFO1SIZE(x)                (((uint32_t)(((uint32_t)(x)) << LPADC_PARAM2_FIFO1SIZE_SHIFT)) & LPADC_PARAM2_FIFO1SIZE_MASK)
/*! @} */

/*! @name CTRL - Control Register */
/*! @{ */

#define LPADC_CTRL_ADCEN_MASK                    (0x1U)
#define LPADC_CTRL_ADCEN_SHIFT                   (0U)
/*! ADCEN - LPADC Enable
 *  0b0..LPADC is disabled.
 *  0b1..LPADC is enabled.
 */
#define LPADC_CTRL_ADCEN(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CTRL_ADCEN_SHIFT)) & LPADC_CTRL_ADCEN_MASK)

#define LPADC_CTRL_RST_MASK                      (0x2U)
#define LPADC_CTRL_RST_SHIFT                     (1U)
/*! RST - Software Reset
 *  0b0..Do not reset LPADC logic
 *  0b1..Reset LPADC logic.
 */
#define LPADC_CTRL_RST(x)                        (((uint32_t)(((uint32_t)(x)) << LPADC_CTRL_RST_SHIFT)) & LPADC_CTRL_RST_MASK)

#define LPADC_CTRL_DOZEN_MASK                    (0x4U)
#define LPADC_CTRL_DOZEN_SHIFT                   (2U)
/*! DOZEN - Doze Enable
 *  0b0..LPADC is enabled in low power mode.
 *  0b1..LPADC is disabled in low power mode.
 */
#define LPADC_CTRL_DOZEN(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CTRL_DOZEN_SHIFT)) & LPADC_CTRL_DOZEN_MASK)

#define LPADC_CTRL_CALOFS_MASK                   (0x10U)
#define LPADC_CTRL_CALOFS_SHIFT                  (4U)
/*! CALOFS - Offset Calibration Request
 *  0b0..No request for offset calibration has been made
 *  0b1..Request for offset calibration function
 */
#define LPADC_CTRL_CALOFS(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_CTRL_CALOFS_SHIFT)) & LPADC_CTRL_CALOFS_MASK)

#define LPADC_CTRL_RSTFIFO0_MASK                 (0x100U)
#define LPADC_CTRL_RSTFIFO0_SHIFT                (8U)
/*! RSTFIFO0 - Reset FIFO0
 *  0b0..No effect.
 *  0b1..FIFO0 is reset.
 */
#define LPADC_CTRL_RSTFIFO0(x)                   (((uint32_t)(((uint32_t)(x)) << LPADC_CTRL_RSTFIFO0_SHIFT)) & LPADC_CTRL_RSTFIFO0_MASK)

#define LPADC_CTRL_RSTFIFO1_MASK                 (0x200U)
#define LPADC_CTRL_RSTFIFO1_SHIFT                (9U)
/*! RSTFIFO1 - Reset FIFO1
 *  0b0..No effect.
 *  0b1..FIFO1 is reset.
 */
#define LPADC_CTRL_RSTFIFO1(x)                   (((uint32_t)(((uint32_t)(x)) << LPADC_CTRL_RSTFIFO1_SHIFT)) & LPADC_CTRL_RSTFIFO1_MASK)

#define LPADC_CTRL_CAL_AVGS_MASK                 (0xF0000U)
#define LPADC_CTRL_CAL_AVGS_SHIFT                (16U)
/*! CAL_AVGS - Calibration Averages
 *  0b0000..Single conversion.
 *  0b0001..2 conversions averaged.
 *  0b0010..4 conversions averaged.
 *  0b0011..8 conversions averaged.
 *  0b0100..16 conversions averaged.
 *  0b0101..32 conversions averaged.
 *  0b0110..64 conversions averaged.
 *  0b0111..128 conversions averaged.
 *  0b1000..256 conversions averaged.
 *  0b1001..512 conversions averaged.
 *  0b1010..1024 conversions averaged.
 */
#define LPADC_CTRL_CAL_AVGS(x)                   (((uint32_t)(((uint32_t)(x)) << LPADC_CTRL_CAL_AVGS_SHIFT)) & LPADC_CTRL_CAL_AVGS_MASK)

#define LPADC_CTRL_CAL_STS_MASK                  (0x700000U)
#define LPADC_CTRL_CAL_STS_SHIFT                 (20U)
/*! CAL_STS - Calibration Sample Time Select
 *  0b000..Sample time set to 1 ADCK cycles.
 *  0b001..Sample time set to 2 ADCK cycles.
 *  0b010..Sample time set to 3 ADCK cycles.
 *  0b011..Sample time set to 4 ADCK cycles.
 *  0b100..Sample time set to 5 ADCK cycles.
 *  0b101..Sample time set to 6 ADCK cycles.
 *  0b110..Sample time set to 7 ADCK cycles.
 *  0b111..Sample time set to 8 ADCK cycles.
 */
#define LPADC_CTRL_CAL_STS(x)                    (((uint32_t)(((uint32_t)(x)) << LPADC_CTRL_CAL_STS_SHIFT)) & LPADC_CTRL_CAL_STS_MASK)
/*! @} */

/*! @name STAT - Status Register */
/*! @{ */

#define LPADC_STAT_RDY0_MASK                     (0x1U)
#define LPADC_STAT_RDY0_SHIFT                    (0U)
/*! RDY0 - Result FIFO0 Ready Flag
 *  0b0..Result FIFO0 data level not above watermark level.
 *  0b1..Result FIFO0 holding data above watermark level.
 */
#define LPADC_STAT_RDY0(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_STAT_RDY0_SHIFT)) & LPADC_STAT_RDY0_MASK)

#define LPADC_STAT_FOF0_MASK                     (0x2U)
#define LPADC_STAT_FOF0_SHIFT                    (1U)
/*! FOF0 - Result FIFO0 Overflow Flag
 *  0b0..No result FIFO0 overflow has occurred since the last time the flag was cleared.
 *  0b1..At least one result FIFO0 overflow has occurred since the last time the flag was cleared.
 */
#define LPADC_STAT_FOF0(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_STAT_FOF0_SHIFT)) & LPADC_STAT_FOF0_MASK)

#define LPADC_STAT_RDY1_MASK                     (0x4U)
#define LPADC_STAT_RDY1_SHIFT                    (2U)
/*! RDY1 - Result FIFO1 Ready Flag
 *  0b0..Result FIFO1 data below watermark level.
 *  0b1..Result FIFO1 holding data above watermark level.
 */
#define LPADC_STAT_RDY1(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_STAT_RDY1_SHIFT)) & LPADC_STAT_RDY1_MASK)

#define LPADC_STAT_FOF1_MASK                     (0x8U)
#define LPADC_STAT_FOF1_SHIFT                    (3U)
/*! FOF1 - Result FIFO1 Overflow Flag
 *  0b0..No result FIFO1 overflow has occurred since the last time the flag was cleared.
 *  0b1..At least one result FIFO1 overflow has occurred since the last time the flag was cleared.
 */
#define LPADC_STAT_FOF1(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_STAT_FOF1_SHIFT)) & LPADC_STAT_FOF1_MASK)

#define LPADC_STAT_TEXC_INT_MASK                 (0x100U)
#define LPADC_STAT_TEXC_INT_SHIFT                (8U)
/*! TEXC_INT - Interrupt Flag For High Priority Trigger Exception
 *  0b0..No trigger exceptions have occurred.
 *  0b1..A trigger exception has occurred and is pending acknowledgement.
 */
#define LPADC_STAT_TEXC_INT(x)                   (((uint32_t)(((uint32_t)(x)) << LPADC_STAT_TEXC_INT_SHIFT)) & LPADC_STAT_TEXC_INT_MASK)

#define LPADC_STAT_TCOMP_INT_MASK                (0x200U)
#define LPADC_STAT_TCOMP_INT_SHIFT               (9U)
/*! TCOMP_INT - Interrupt Flag For Trigger Completion
 *  0b0..Either IE[TCOMP_IE] is set to 0 or no trigger sequences have run to completion.
 *  0b1..Trigger sequence completed; all data is stored in the associated FIFO.
 */
#define LPADC_STAT_TCOMP_INT(x)                  (((uint32_t)(((uint32_t)(x)) << LPADC_STAT_TCOMP_INT_SHIFT)) & LPADC_STAT_TCOMP_INT_MASK)

#define LPADC_STAT_CAL_RDY_MASK                  (0x400U)
#define LPADC_STAT_CAL_RDY_SHIFT                 (10U)
/*! CAL_RDY - Calibration Ready
 *  0b0..Calibration is incomplete or has not been requested.
 *  0b1..The LPADC is calibrated.
 */
#define LPADC_STAT_CAL_RDY(x)                    (((uint32_t)(((uint32_t)(x)) << LPADC_STAT_CAL_RDY_SHIFT)) & LPADC_STAT_CAL_RDY_MASK)

#define LPADC_STAT_ADC_ACTIVE_MASK               (0x800U)
#define LPADC_STAT_ADC_ACTIVE_SHIFT              (11U)
/*! ADC_ACTIVE - ADC Active
 *  0b0..The LPADC is IDLE. There are no pending triggers to service and no active commands are being processed.
 *  0b1..The LPADC is processing a conversion or servicing a trigger.
 */
#define LPADC_STAT_ADC_ACTIVE(x)                 (((uint32_t)(((uint32_t)(x)) << LPADC_STAT_ADC_ACTIVE_SHIFT)) & LPADC_STAT_ADC_ACTIVE_MASK)

#define LPADC_STAT_TRGACT_MASK                   (0x30000U)
#define LPADC_STAT_TRGACT_SHIFT                  (16U)
/*! TRGACT - Trigger Active
 *  0b00..Command (sequence) associated with Trigger 0 currently being executed.
 *  0b01..Command (sequence) associated with Trigger 1 currently being executed.
 *  0b10..Command (sequence) associated with Trigger 2 currently being executed.
 *  0b11..Command (sequence) associated with Trigger 3 currently being executed.
 */
#define LPADC_STAT_TRGACT(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_STAT_TRGACT_SHIFT)) & LPADC_STAT_TRGACT_MASK)

#define LPADC_STAT_CMDACT_MASK                   (0x7000000U)
#define LPADC_STAT_CMDACT_SHIFT                  (24U)
/*! CMDACT - Command Active
 *  0b000..No command is currently in progress.
 *  0b001..Command 1 currently being executed.
 *  0b010..Command 2 currently being executed.
 *  0b011-0b111..Associated command number is currently being executed.
 */
#define LPADC_STAT_CMDACT(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_STAT_CMDACT_SHIFT)) & LPADC_STAT_CMDACT_MASK)
/*! @} */

/*! @name IE - Interrupt Enable Register */
/*! @{ */

#define LPADC_IE_FWMIE0_MASK                     (0x1U)
#define LPADC_IE_FWMIE0_SHIFT                    (0U)
/*! FWMIE0 - FIFO0 Watermark Interrupt Enable
 *  0b0..FIFO0 watermark interrupts are not enabled.
 *  0b1..FIFO0 watermark interrupts are enabled.
 */
#define LPADC_IE_FWMIE0(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_IE_FWMIE0_SHIFT)) & LPADC_IE_FWMIE0_MASK)

#define LPADC_IE_FOFIE0_MASK                     (0x2U)
#define LPADC_IE_FOFIE0_SHIFT                    (1U)
/*! FOFIE0 - Result FIFO0 Overflow Interrupt Enable
 *  0b0..FIFO0 overflow interrupts are not enabled.
 *  0b1..FIFO0 overflow interrupts are enabled.
 */
#define LPADC_IE_FOFIE0(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_IE_FOFIE0_SHIFT)) & LPADC_IE_FOFIE0_MASK)

#define LPADC_IE_FWMIE1_MASK                     (0x4U)
#define LPADC_IE_FWMIE1_SHIFT                    (2U)
/*! FWMIE1 - FIFO1 Watermark Interrupt Enable
 *  0b0..FIFO1 watermark interrupts are not enabled.
 *  0b1..FIFO1 watermark interrupts are enabled.
 */
#define LPADC_IE_FWMIE1(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_IE_FWMIE1_SHIFT)) & LPADC_IE_FWMIE1_MASK)

#define LPADC_IE_FOFIE1_MASK                     (0x8U)
#define LPADC_IE_FOFIE1_SHIFT                    (3U)
/*! FOFIE1 - Result FIFO1 Overflow Interrupt Enable
 *  0b0..FIFO1 overflow interrupts are not enabled.
 *  0b1..FIFO1 overflow interrupts are enabled.
 */
#define LPADC_IE_FOFIE1(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_IE_FOFIE1_SHIFT)) & LPADC_IE_FOFIE1_MASK)

#define LPADC_IE_TEXC_IE_MASK                    (0x100U)
#define LPADC_IE_TEXC_IE_SHIFT                   (8U)
/*! TEXC_IE - Trigger Exception Interrupt Enable
 *  0b0..Trigger exception interrupts are disabled.
 *  0b1..Trigger exception interrupts are enabled.
 */
#define LPADC_IE_TEXC_IE(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_IE_TEXC_IE_SHIFT)) & LPADC_IE_TEXC_IE_MASK)

#define LPADC_IE_TCOMP_IE_MASK                   (0xF0000U)
#define LPADC_IE_TCOMP_IE_SHIFT                  (16U)
/*! TCOMP_IE - Trigger Completion Interrupt Enable
 *  0b0000..Trigger completion interrupts are disabled.
 *  0b0001..Trigger completion interrupts are enabled for trigger source 0 only.
 *  0b0010..Trigger completion interrupts are enabled for trigger source 1 only.
 *  0b0011-0b1110..Associated trigger completion interrupts are enabled.
 *  0b1111..Trigger completion interrupts are enabled for every trigger source.
 */
#define LPADC_IE_TCOMP_IE(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_IE_TCOMP_IE_SHIFT)) & LPADC_IE_TCOMP_IE_MASK)
/*! @} */

/*! @name DE - DMA Enable Register */
/*! @{ */

#define LPADC_DE_FWMDE0_MASK                     (0x1U)
#define LPADC_DE_FWMDE0_SHIFT                    (0U)
/*! FWMDE0 - FIFO0 Watermark DMA Enable
 *  0b0..DMA request disabled.
 *  0b1..DMA request enabled.
 */
#define LPADC_DE_FWMDE0(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_DE_FWMDE0_SHIFT)) & LPADC_DE_FWMDE0_MASK)

#define LPADC_DE_FWMDE1_MASK                     (0x2U)
#define LPADC_DE_FWMDE1_SHIFT                    (1U)
/*! FWMDE1 - FIFO1 Watermark DMA Enable
 *  0b0..DMA request disabled.
 *  0b1..DMA request enabled.
 */
#define LPADC_DE_FWMDE1(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_DE_FWMDE1_SHIFT)) & LPADC_DE_FWMDE1_MASK)
/*! @} */

/*! @name CFG - Configuration Register */
/*! @{ */

#define LPADC_CFG_TPRICTRL_MASK                  (0x3U)
#define LPADC_CFG_TPRICTRL_SHIFT                 (0U)
/*! TPRICTRL - LPADC Trigger Priority Control
 *  0b00..If a higher priority trigger is detected during command processing, the current conversion is aborted
 *        and the new command specified by the trigger is started.
 *  0b01..If a higher priority trigger is received during command processing, the current command is stopped after
 *        completing the current conversion. If averaging is enabled, the averaging iterations are completed.
 *        However, CMDHn[LOOP] is ignored and the higher priority trigger will be serviced.
 *  0b10..If a higher priority trigger is received during command processing, the current command is completed
 *        (averaging, looping, compare) before servicing the higher priority trigger.
 *  0b11..
 */
#define LPADC_CFG_TPRICTRL(x)                    (((uint32_t)(((uint32_t)(x)) << LPADC_CFG_TPRICTRL_SHIFT)) & LPADC_CFG_TPRICTRL_MASK)

#define LPADC_CFG_PWRSEL_MASK                    (0x20U)
#define LPADC_CFG_PWRSEL_SHIFT                   (5U)
/*! PWRSEL - Power Configuration Select */
#define LPADC_CFG_PWRSEL(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CFG_PWRSEL_SHIFT)) & LPADC_CFG_PWRSEL_MASK)

#define LPADC_CFG_REFSEL_MASK                    (0x40U)
#define LPADC_CFG_REFSEL_SHIFT                   (6U)
/*! REFSEL - Voltage Reference Selection
 *  0b0..(Default) Option 1 setting.
 *  0b1..Option 2 setting.
 */
#define LPADC_CFG_REFSEL(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CFG_REFSEL_SHIFT)) & LPADC_CFG_REFSEL_MASK)

#define LPADC_CFG_TRES_MASK                      (0x100U)
#define LPADC_CFG_TRES_SHIFT                     (8U)
/*! TRES - Trigger Resume Enable
 *  0b0..Trigger sequences interrupted by a high priority trigger exception are not automatically resumed or restarted.
 *  0b1..Trigger sequences interrupted by a high priority trigger exception are automatically resumed or restarted.
 */
#define LPADC_CFG_TRES(x)                        (((uint32_t)(((uint32_t)(x)) << LPADC_CFG_TRES_SHIFT)) & LPADC_CFG_TRES_MASK)

#define LPADC_CFG_TCMDRES_MASK                   (0x200U)
#define LPADC_CFG_TCMDRES_SHIFT                  (9U)
/*! TCMDRES - Trigger Command Resume
 *  0b0..Trigger sequences interrupted by a high priority trigger exception is automatically restarted.
 *  0b1..Trigger sequences interrupted by a high priority trigger exception is resumed from the command executing before the exception.
 */
#define LPADC_CFG_TCMDRES(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_CFG_TCMDRES_SHIFT)) & LPADC_CFG_TCMDRES_MASK)

#define LPADC_CFG_HPT_EXDI_MASK                  (0x400U)
#define LPADC_CFG_HPT_EXDI_SHIFT                 (10U)
/*! HPT_EXDI - High Priority Trigger Exception Disable
 *  0b0..High priority trigger exceptions are enabled.
 *  0b1..High priority trigger exceptions are disabled.
 */
#define LPADC_CFG_HPT_EXDI(x)                    (((uint32_t)(((uint32_t)(x)) << LPADC_CFG_HPT_EXDI_SHIFT)) & LPADC_CFG_HPT_EXDI_MASK)
/*! @} */

/*! @name PAUSE - Pause Register */
/*! @{ */

#define LPADC_PAUSE_PAUSEDLY_MASK                (0x1FFU)
#define LPADC_PAUSE_PAUSEDLY_SHIFT               (0U)
/*! PAUSEDLY - Pause Delay */
#define LPADC_PAUSE_PAUSEDLY(x)                  (((uint32_t)(((uint32_t)(x)) << LPADC_PAUSE_PAUSEDLY_SHIFT)) & LPADC_PAUSE_PAUSEDLY_MASK)

#define LPADC_PAUSE_PAUSEEN_MASK                 (0x80000000U)
#define LPADC_PAUSE_PAUSEEN_SHIFT                (31U)
/*! PAUSEEN - PAUSE Option Enable
 *  0b0..Pause operation disabled
 *  0b1..Pause operation enabled
 */
#define LPADC_PAUSE_PAUSEEN(x)                   (((uint32_t)(((uint32_t)(x)) << LPADC_PAUSE_PAUSEEN_SHIFT)) & LPADC_PAUSE_PAUSEEN_MASK)
/*! @} */

/*! @name SWTRIG - Software Trigger Register */
/*! @{ */

#define LPADC_SWTRIG_SWT0_MASK                   (0x1U)
#define LPADC_SWTRIG_SWT0_SHIFT                  (0U)
/*! SWT0 - Software Trigger 0 Event
 *  0b0..No trigger 0 event generated.
 *  0b1..Trigger 0 event generated.
 */
#define LPADC_SWTRIG_SWT0(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_SWTRIG_SWT0_SHIFT)) & LPADC_SWTRIG_SWT0_MASK)

#define LPADC_SWTRIG_SWT1_MASK                   (0x2U)
#define LPADC_SWTRIG_SWT1_SHIFT                  (1U)
/*! SWT1 - Software Trigger 1 Event
 *  0b0..No trigger 1 event generated.
 *  0b1..Trigger 1 event generated.
 */
#define LPADC_SWTRIG_SWT1(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_SWTRIG_SWT1_SHIFT)) & LPADC_SWTRIG_SWT1_MASK)

#define LPADC_SWTRIG_SWT2_MASK                   (0x4U)
#define LPADC_SWTRIG_SWT2_SHIFT                  (2U)
/*! SWT2 - Software Trigger 2 Event
 *  0b0..No trigger 2 event generated.
 *  0b1..Trigger 2 event generated.
 */
#define LPADC_SWTRIG_SWT2(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_SWTRIG_SWT2_SHIFT)) & LPADC_SWTRIG_SWT2_MASK)

#define LPADC_SWTRIG_SWT3_MASK                   (0x8U)
#define LPADC_SWTRIG_SWT3_SHIFT                  (3U)
/*! SWT3 - Software Trigger 3 Event
 *  0b0..No trigger 3 event generated.
 *  0b1..Trigger 3 event generated.
 */
#define LPADC_SWTRIG_SWT3(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_SWTRIG_SWT3_SHIFT)) & LPADC_SWTRIG_SWT3_MASK)
/*! @} */

/*! @name TSTAT - Trigger Status Register */
/*! @{ */

#define LPADC_TSTAT_TEXC_NUM_MASK                (0xFU)
#define LPADC_TSTAT_TEXC_NUM_SHIFT               (0U)
/*! TEXC_NUM - Trigger Exception Number
 *  0b0000..No triggers have been interrupted by a high priority exception. Or CFG[TRES] = 1.
 *  0b0001..Trigger 0 has been interrupted by a high priority exception.
 *  0b0010..Trigger 1 has been interrupted by a high priority exception.
 *  0b0011-0b1110..Associated trigger sequence has been interrupted by a high priority exception.
 *  0b1111..Every trigger sequence has been interrupted by a high priority exception.
 */
#define LPADC_TSTAT_TEXC_NUM(x)                  (((uint32_t)(((uint32_t)(x)) << LPADC_TSTAT_TEXC_NUM_SHIFT)) & LPADC_TSTAT_TEXC_NUM_MASK)

#define LPADC_TSTAT_TCOMP_FLAG_MASK              (0xF0000U)
#define LPADC_TSTAT_TCOMP_FLAG_SHIFT             (16U)
/*! TCOMP_FLAG - Trigger Completion Flag
 *  0b0000..No triggers have been completed. Trigger completion interrupts are disabled.
 *  0b0001..Trigger 0 has been completed and trigger 0 has enabled completion interrupts.
 *  0b0010..Trigger 1 has been completed and trigger 1 has enabled completion interrupts.
 *  0b0011-0b1110..Associated trigger sequence has completed and has enabled completion interrupts.
 *  0b1111..Every trigger sequence has been completed and every trigger has enabled completion interrupts.
 */
#define LPADC_TSTAT_TCOMP_FLAG(x)                (((uint32_t)(((uint32_t)(x)) << LPADC_TSTAT_TCOMP_FLAG_SHIFT)) & LPADC_TSTAT_TCOMP_FLAG_MASK)
/*! @} */

/*! @name CFG2 - Configuration 2 Register */
/*! @{ */

#define LPADC_CFG2_DAC_SETTLE_DLY_MASK           (0x3U)
#define LPADC_CFG2_DAC_SETTLE_DLY_SHIFT          (0U)
/*! DAC_SETTLE_DLY - Dac Settle Delay
 *  0b00..Fastest settling
 *  0b11..Slowest settling
 */
#define LPADC_CFG2_DAC_SETTLE_DLY(x)             (((uint32_t)(((uint32_t)(x)) << LPADC_CFG2_DAC_SETTLE_DLY_SHIFT)) & LPADC_CFG2_DAC_SETTLE_DLY_MASK)

#define LPADC_CFG2_TIMEOUT_DLY_MASK              (0xCU)
#define LPADC_CFG2_TIMEOUT_DLY_SHIFT             (2U)
/*! TIMEOUT_DLY - Timeout Delay
 *  0b00..No timeout
 *  0b11..Max delay
 */
#define LPADC_CFG2_TIMEOUT_DLY(x)                (((uint32_t)(((uint32_t)(x)) << LPADC_CFG2_TIMEOUT_DLY_SHIFT)) & LPADC_CFG2_TIMEOUT_DLY_MASK)

#define LPADC_CFG2_SMP_DLY_MASK                  (0x30U)
#define LPADC_CFG2_SMP_DLY_SHIFT                 (4U)
/*! SMP_DLY - Sample Delay Register
 *  0b00..No shift to sample time
 *  0b11..Max shift to sample time
 */
#define LPADC_CFG2_SMP_DLY(x)                    (((uint32_t)(((uint32_t)(x)) << LPADC_CFG2_SMP_DLY_SHIFT)) & LPADC_CFG2_SMP_DLY_MASK)

#define LPADC_CFG2_CTS_MASK                      (0xF000U)
#define LPADC_CFG2_CTS_SHIFT                     (12U)
/*! CTS - Compare Time Select */
#define LPADC_CFG2_CTS(x)                        (((uint32_t)(((uint32_t)(x)) << LPADC_CFG2_CTS_SHIFT)) & LPADC_CFG2_CTS_MASK)

#define LPADC_CFG2_DEM_EN_MASK                   (0x10000U)
#define LPADC_CFG2_DEM_EN_SHIFT                  (16U)
/*! DEM_EN - Enable Dynamic Element Matching
 *  0b0..Dynamic Element Matching Disabled
 *  0b1..Dynamic Element Matching Enabled when CMDHn[AVGS] equal to non-zero.
 */
#define LPADC_CFG2_DEM_EN(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_CFG2_DEM_EN_SHIFT)) & LPADC_CFG2_DEM_EN_MASK)
/*! @} */

/*! @name OFSTRIM - Offset Trim Register */
/*! @{ */

#define LPADC_OFSTRIM_OFSTRIM_MASK               (0xFFU)
#define LPADC_OFSTRIM_OFSTRIM_SHIFT              (0U)
/*! OFSTRIM - Trim for Offset */
#define LPADC_OFSTRIM_OFSTRIM(x)                 (((uint32_t)(((uint32_t)(x)) << LPADC_OFSTRIM_OFSTRIM_SHIFT)) & LPADC_OFSTRIM_OFSTRIM_MASK)
/*! @} */

/*! @name TCTRL - Trigger Control Register */
/*! @{ */

#define LPADC_TCTRL_HTEN_MASK                    (0x1U)
#define LPADC_TCTRL_HTEN_SHIFT                   (0U)
/*! HTEN - Trigger Enable
 *  0b0..Hardware trigger source disabled
 *  0b1..Hardware trigger source enabled
 */
#define LPADC_TCTRL_HTEN(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_TCTRL_HTEN_SHIFT)) & LPADC_TCTRL_HTEN_MASK)

#define LPADC_TCTRL_FIFO_SEL_MASK                (0x2U)
#define LPADC_TCTRL_FIFO_SEL_SHIFT               (1U)
/*! FIFO_SEL - SAR Result Destination
 *  0b0..Conversion results stored to FIFO0
 *  0b1..Conversion results stored to FIFO1
 */
#define LPADC_TCTRL_FIFO_SEL(x)                  (((uint32_t)(((uint32_t)(x)) << LPADC_TCTRL_FIFO_SEL_SHIFT)) & LPADC_TCTRL_FIFO_SEL_MASK)

#define LPADC_TCTRL_TPRI_MASK                    (0x300U)
#define LPADC_TCTRL_TPRI_SHIFT                   (8U)
/*! TPRI - Trigger Priority Setting
 *  0b00..Set to highest priority, Level 1
 *  0b01-0b10..Set to corresponding priority level
 *  0b11..Set to lowest priority, Level 4
 */
#define LPADC_TCTRL_TPRI(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_TCTRL_TPRI_SHIFT)) & LPADC_TCTRL_TPRI_MASK)

#define LPADC_TCTRL_TDLY_MASK                    (0xF0000U)
#define LPADC_TCTRL_TDLY_SHIFT                   (16U)
/*! TDLY - Trigger Delay Select */
#define LPADC_TCTRL_TDLY(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_TCTRL_TDLY_SHIFT)) & LPADC_TCTRL_TDLY_MASK)

#define LPADC_TCTRL_TCMD_MASK                    (0x7000000U)
#define LPADC_TCTRL_TCMD_SHIFT                   (24U)
/*! TCMD - Trigger Command Select
 *  0b000..Not a valid selection from the command buffer. Trigger event is ignored.
 *  0b001..CMD1 is executed
 *  0b010-0b110..Corresponding CMD is executed
 *  0b111..CMD7 is executed
 */
#define LPADC_TCTRL_TCMD(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_TCTRL_TCMD_SHIFT)) & LPADC_TCTRL_TCMD_MASK)
/*! @} */

/* The count of LPADC_TCTRL */
#define LPADC_TCTRL_COUNT                        (4U)

/*! @name FCTRL0 - FIFO0 Control Register */
/*! @{ */

#define LPADC_FCTRL0_FCOUNT_MASK                 (0x1FU)
#define LPADC_FCTRL0_FCOUNT_SHIFT                (0U)
/*! FCOUNT - Result FIFO Counter */
#define LPADC_FCTRL0_FCOUNT(x)                   (((uint32_t)(((uint32_t)(x)) << LPADC_FCTRL0_FCOUNT_SHIFT)) & LPADC_FCTRL0_FCOUNT_MASK)

#define LPADC_FCTRL0_FWMARK_MASK                 (0xF0000U)
#define LPADC_FCTRL0_FWMARK_SHIFT                (16U)
/*! FWMARK - Watermark Level Selection */
#define LPADC_FCTRL0_FWMARK(x)                   (((uint32_t)(((uint32_t)(x)) << LPADC_FCTRL0_FWMARK_SHIFT)) & LPADC_FCTRL0_FWMARK_MASK)
/*! @} */

/*! @name FCTRL1 - FIFO1 Control Register */
/*! @{ */

#define LPADC_FCTRL1_FCOUNT_MASK                 (0x1U)
#define LPADC_FCTRL1_FCOUNT_SHIFT                (0U)
/*! FCOUNT - Result FIFO Counter */
#define LPADC_FCTRL1_FCOUNT(x)                   (((uint32_t)(((uint32_t)(x)) << LPADC_FCTRL1_FCOUNT_SHIFT)) & LPADC_FCTRL1_FCOUNT_MASK)

#define LPADC_FCTRL1_FWMARK_MASK                 (0x10000U)
#define LPADC_FCTRL1_FWMARK_SHIFT                (16U)
/*! FWMARK - Watermark Level Selection */
#define LPADC_FCTRL1_FWMARK(x)                   (((uint32_t)(((uint32_t)(x)) << LPADC_FCTRL1_FWMARK_SHIFT)) & LPADC_FCTRL1_FWMARK_MASK)
/*! @} */

/*! @name CMDL1 - Command Low Buffer Register */
/*! @{ */

#define LPADC_CMDL1_ADCH_MASK                    (0x1FU)
#define LPADC_CMDL1_ADCH_SHIFT                   (0U)
/*! ADCH - Input Channel Select
 *  0b00000..Select CH0A.
 *  0b00001..Select CH1A.
 *  0b00010..Select CH2A.
 *  0b00011..Select CH3A.
 *  0b00100-0b11101..Select corresponding channel CHnA.
 *  0b11110..Select CH30A.
 *  0b11111..Select CH31A.
 */
#define LPADC_CMDL1_ADCH(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDL1_ADCH_SHIFT)) & LPADC_CMDL1_ADCH_MASK)

#define LPADC_CMDL1_CTYPE_MASK                   (0x60U)
#define LPADC_CMDL1_CTYPE_SHIFT                  (5U)
/*! CTYPE - Conversion Type
 *  0b00..Single-Ended Mode. Only A side channel is converted.
 *  0b01-0b11..Reserved.
 */
#define LPADC_CMDL1_CTYPE(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_CMDL1_CTYPE_SHIFT)) & LPADC_CMDL1_CTYPE_MASK)
/*! @} */

/*! @name CMDH1 - Command High Buffer Register */
/*! @{ */

#define LPADC_CMDH1_CMPEN_MASK                   (0x3U)
#define LPADC_CMDH1_CMPEN_SHIFT                  (0U)
/*! CMPEN - Compare Function Enable
 *  0b00..Compare disabled.
 *  0b01..Reserved
 *  0b10..Compare enabled. Store on true.
 *  0b11..Compare enabled. Repeat channel acquisition (sample, convert, compare) until true.
 */
#define LPADC_CMDH1_CMPEN(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH1_CMPEN_SHIFT)) & LPADC_CMDH1_CMPEN_MASK)

#define LPADC_CMDH1_WAIT_TRIG_MASK               (0x4U)
#define LPADC_CMDH1_WAIT_TRIG_SHIFT              (2U)
/*! WAIT_TRIG - Wait for Trigger Assertion before Execution.
 *  0b0..This command automatically executes.
 *  0b1..The active trigger must be asserted again before executing this command.
 */
#define LPADC_CMDH1_WAIT_TRIG(x)                 (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH1_WAIT_TRIG_SHIFT)) & LPADC_CMDH1_WAIT_TRIG_MASK)

#define LPADC_CMDH1_LWI_MASK                     (0x80U)
#define LPADC_CMDH1_LWI_SHIFT                    (7U)
/*! LWI - Loop with Increment
 *  0b0..Auto channel increment disabled
 *  0b1..Auto channel increment enabled
 */
#define LPADC_CMDH1_LWI(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH1_LWI_SHIFT)) & LPADC_CMDH1_LWI_MASK)

#define LPADC_CMDH1_STS_MASK                     (0xF00U)
#define LPADC_CMDH1_STS_SHIFT                    (8U)
/*! STS - Sample Time Select */
#define LPADC_CMDH1_STS(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH1_STS_SHIFT)) & LPADC_CMDH1_STS_MASK)

#define LPADC_CMDH1_AVGS_MASK                    (0xF000U)
#define LPADC_CMDH1_AVGS_SHIFT                   (12U)
/*! AVGS - Hardware Average Select
 *  0b0000..Single conversion.
 *  0b0001..2 conversions averaged.
 *  0b0010..4 conversions averaged.
 *  0b0011..8 conversions averaged.
 *  0b0100..16 conversions averaged.
 *  0b0101..32 conversions averaged.
 *  0b0110..64 conversions averaged.
 *  0b0111..128 conversions averaged.
 *  0b1000..256 conversions averaged.
 *  0b1001..512 conversions averaged.
 *  0b1010..1024 conversions averaged.
 */
#define LPADC_CMDH1_AVGS(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH1_AVGS_SHIFT)) & LPADC_CMDH1_AVGS_MASK)

#define LPADC_CMDH1_LOOP_MASK                    (0xF0000U)
#define LPADC_CMDH1_LOOP_SHIFT                   (16U)
/*! LOOP - Loop Count Select
 *  0b0000..Looping not enabled; command executes 1 time.
 *  0b0001..Loop 1 time; command executes 2 times.
 *  0b0010..Loop 2 times; command executes 3 times.
 *  0b0011-0b1110..Loop corresponding number of times; command executes LOOP + 1 times.
 *  0b1111..Loop 15 times; command executes 16 times.
 */
#define LPADC_CMDH1_LOOP(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH1_LOOP_SHIFT)) & LPADC_CMDH1_LOOP_MASK)

#define LPADC_CMDH1_NEXT_MASK                    (0x7000000U)
#define LPADC_CMDH1_NEXT_SHIFT                   (24U)
/*! NEXT - Next Command Select
 *  0b000..No next command defined. Terminate conversions at completion of current command. If lower priority
 *         trigger pending, begin command associated with lower priority trigger.
 *  0b001..Select CMD1 command buffer register as next command.
 *  0b010-0b110..Select corresponding CMD command buffer register as next command
 *  0b111..Select CMD7 command buffer register as next command.
 */
#define LPADC_CMDH1_NEXT(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH1_NEXT_SHIFT)) & LPADC_CMDH1_NEXT_MASK)
/*! @} */

/*! @name CMDL2 - Command Low Buffer Register */
/*! @{ */

#define LPADC_CMDL2_ADCH_MASK                    (0x1FU)
#define LPADC_CMDL2_ADCH_SHIFT                   (0U)
/*! ADCH - Input Channel Select
 *  0b00000..Select CH0A.
 *  0b00001..Select CH1A.
 *  0b00010..Select CH2A.
 *  0b00011..Select CH3A.
 *  0b00100-0b11101..Select corresponding channel CHnA.
 *  0b11110..Select CH30A.
 *  0b11111..Select CH31A.
 */
#define LPADC_CMDL2_ADCH(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDL2_ADCH_SHIFT)) & LPADC_CMDL2_ADCH_MASK)

#define LPADC_CMDL2_CTYPE_MASK                   (0x60U)
#define LPADC_CMDL2_CTYPE_SHIFT                  (5U)
/*! CTYPE - Conversion Type
 *  0b00..Single-Ended Mode. Only A side channel is converted.
 *  0b01-0b11..Reserved.
 */
#define LPADC_CMDL2_CTYPE(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_CMDL2_CTYPE_SHIFT)) & LPADC_CMDL2_CTYPE_MASK)
/*! @} */

/*! @name CMDH2 - Command High Buffer Register */
/*! @{ */

#define LPADC_CMDH2_CMPEN_MASK                   (0x3U)
#define LPADC_CMDH2_CMPEN_SHIFT                  (0U)
/*! CMPEN - Compare Function Enable
 *  0b00..Compare disabled.
 *  0b01..Reserved
 *  0b10..Compare enabled. Store on true.
 *  0b11..Compare enabled. Repeat channel acquisition (sample, convert, compare) until true.
 */
#define LPADC_CMDH2_CMPEN(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH2_CMPEN_SHIFT)) & LPADC_CMDH2_CMPEN_MASK)

#define LPADC_CMDH2_WAIT_TRIG_MASK               (0x4U)
#define LPADC_CMDH2_WAIT_TRIG_SHIFT              (2U)
/*! WAIT_TRIG - Wait for Trigger Assertion before Execution.
 *  0b0..This command automatically executes.
 *  0b1..The active trigger must be asserted again before executing this command.
 */
#define LPADC_CMDH2_WAIT_TRIG(x)                 (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH2_WAIT_TRIG_SHIFT)) & LPADC_CMDH2_WAIT_TRIG_MASK)

#define LPADC_CMDH2_LWI_MASK                     (0x80U)
#define LPADC_CMDH2_LWI_SHIFT                    (7U)
/*! LWI - Loop with Increment
 *  0b0..Auto channel increment disabled
 *  0b1..Auto channel increment enabled
 */
#define LPADC_CMDH2_LWI(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH2_LWI_SHIFT)) & LPADC_CMDH2_LWI_MASK)

#define LPADC_CMDH2_STS_MASK                     (0xF00U)
#define LPADC_CMDH2_STS_SHIFT                    (8U)
/*! STS - Sample Time Select */
#define LPADC_CMDH2_STS(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH2_STS_SHIFT)) & LPADC_CMDH2_STS_MASK)

#define LPADC_CMDH2_AVGS_MASK                    (0xF000U)
#define LPADC_CMDH2_AVGS_SHIFT                   (12U)
/*! AVGS - Hardware Average Select
 *  0b0000..Single conversion.
 *  0b0001..2 conversions averaged.
 *  0b0010..4 conversions averaged.
 *  0b0011..8 conversions averaged.
 *  0b0100..16 conversions averaged.
 *  0b0101..32 conversions averaged.
 *  0b0110..64 conversions averaged.
 *  0b0111..128 conversions averaged.
 *  0b1000..256 conversions averaged.
 *  0b1001..512 conversions averaged.
 *  0b1010..1024 conversions averaged.
 */
#define LPADC_CMDH2_AVGS(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH2_AVGS_SHIFT)) & LPADC_CMDH2_AVGS_MASK)

#define LPADC_CMDH2_LOOP_MASK                    (0xF0000U)
#define LPADC_CMDH2_LOOP_SHIFT                   (16U)
/*! LOOP - Loop Count Select
 *  0b0000..Looping not enabled; command executes 1 time.
 *  0b0001..Loop 1 time; command executes 2 times.
 *  0b0010..Loop 2 times; command executes 3 times.
 *  0b0011-0b1110..Loop corresponding number of times; command executes LOOP + 1 times.
 *  0b1111..Loop 15 times; command executes 16 times.
 */
#define LPADC_CMDH2_LOOP(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH2_LOOP_SHIFT)) & LPADC_CMDH2_LOOP_MASK)

#define LPADC_CMDH2_NEXT_MASK                    (0x7000000U)
#define LPADC_CMDH2_NEXT_SHIFT                   (24U)
/*! NEXT - Next Command Select
 *  0b000..No next command defined. Terminate conversions at completion of current command. If lower priority
 *         trigger pending, begin command associated with lower priority trigger.
 *  0b001..Select CMD1 command buffer register as next command.
 *  0b010-0b110..Select corresponding CMD command buffer register as next command
 *  0b111..Select CMD7 command buffer register as next command.
 */
#define LPADC_CMDH2_NEXT(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH2_NEXT_SHIFT)) & LPADC_CMDH2_NEXT_MASK)
/*! @} */

/*! @name CMDL3 - Command Low Buffer Register */
/*! @{ */

#define LPADC_CMDL3_ADCH_MASK                    (0x1FU)
#define LPADC_CMDL3_ADCH_SHIFT                   (0U)
/*! ADCH - Input Channel Select
 *  0b00000..Select CH0A.
 *  0b00001..Select CH1A.
 *  0b00010..Select CH2A.
 *  0b00011..Select CH3A.
 *  0b00100-0b11101..Select corresponding channel CHnA.
 *  0b11110..Select CH30A.
 *  0b11111..Select CH31A.
 */
#define LPADC_CMDL3_ADCH(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDL3_ADCH_SHIFT)) & LPADC_CMDL3_ADCH_MASK)

#define LPADC_CMDL3_CTYPE_MASK                   (0x60U)
#define LPADC_CMDL3_CTYPE_SHIFT                  (5U)
/*! CTYPE - Conversion Type
 *  0b00..Single-Ended Mode. Only A side channel is converted.
 *  0b01-0b11..Reserved.
 */
#define LPADC_CMDL3_CTYPE(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_CMDL3_CTYPE_SHIFT)) & LPADC_CMDL3_CTYPE_MASK)
/*! @} */

/*! @name CMDH3 - Command High Buffer Register */
/*! @{ */

#define LPADC_CMDH3_CMPEN_MASK                   (0x3U)
#define LPADC_CMDH3_CMPEN_SHIFT                  (0U)
/*! CMPEN - Compare Function Enable
 *  0b00..Compare disabled.
 *  0b01..Reserved
 *  0b10..Compare enabled. Store on true.
 *  0b11..Compare enabled. Repeat channel acquisition (sample, convert, compare) until true.
 */
#define LPADC_CMDH3_CMPEN(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH3_CMPEN_SHIFT)) & LPADC_CMDH3_CMPEN_MASK)

#define LPADC_CMDH3_WAIT_TRIG_MASK               (0x4U)
#define LPADC_CMDH3_WAIT_TRIG_SHIFT              (2U)
/*! WAIT_TRIG - Wait for Trigger Assertion before Execution.
 *  0b0..This command automatically executes.
 *  0b1..The active trigger must be asserted again before executing this command.
 */
#define LPADC_CMDH3_WAIT_TRIG(x)                 (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH3_WAIT_TRIG_SHIFT)) & LPADC_CMDH3_WAIT_TRIG_MASK)

#define LPADC_CMDH3_LWI_MASK                     (0x80U)
#define LPADC_CMDH3_LWI_SHIFT                    (7U)
/*! LWI - Loop with Increment
 *  0b0..Auto channel increment disabled
 *  0b1..Auto channel increment enabled
 */
#define LPADC_CMDH3_LWI(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH3_LWI_SHIFT)) & LPADC_CMDH3_LWI_MASK)

#define LPADC_CMDH3_STS_MASK                     (0xF00U)
#define LPADC_CMDH3_STS_SHIFT                    (8U)
/*! STS - Sample Time Select */
#define LPADC_CMDH3_STS(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH3_STS_SHIFT)) & LPADC_CMDH3_STS_MASK)

#define LPADC_CMDH3_AVGS_MASK                    (0xF000U)
#define LPADC_CMDH3_AVGS_SHIFT                   (12U)
/*! AVGS - Hardware Average Select
 *  0b0000..Single conversion.
 *  0b0001..2 conversions averaged.
 *  0b0010..4 conversions averaged.
 *  0b0011..8 conversions averaged.
 *  0b0100..16 conversions averaged.
 *  0b0101..32 conversions averaged.
 *  0b0110..64 conversions averaged.
 *  0b0111..128 conversions averaged.
 *  0b1000..256 conversions averaged.
 *  0b1001..512 conversions averaged.
 *  0b1010..1024 conversions averaged.
 */
#define LPADC_CMDH3_AVGS(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH3_AVGS_SHIFT)) & LPADC_CMDH3_AVGS_MASK)

#define LPADC_CMDH3_LOOP_MASK                    (0xF0000U)
#define LPADC_CMDH3_LOOP_SHIFT                   (16U)
/*! LOOP - Loop Count Select
 *  0b0000..Looping not enabled; command executes 1 time.
 *  0b0001..Loop 1 time; command executes 2 times.
 *  0b0010..Loop 2 times; command executes 3 times.
 *  0b0011-0b1110..Loop corresponding number of times; command executes LOOP + 1 times.
 *  0b1111..Loop 15 times; command executes 16 times.
 */
#define LPADC_CMDH3_LOOP(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH3_LOOP_SHIFT)) & LPADC_CMDH3_LOOP_MASK)

#define LPADC_CMDH3_NEXT_MASK                    (0x7000000U)
#define LPADC_CMDH3_NEXT_SHIFT                   (24U)
/*! NEXT - Next Command Select
 *  0b000..No next command defined. Terminate conversions at completion of current command. If lower priority
 *         trigger pending, begin command associated with lower priority trigger.
 *  0b001..Select CMD1 command buffer register as next command.
 *  0b010-0b110..Select corresponding CMD command buffer register as next command
 *  0b111..Select CMD7 command buffer register as next command.
 */
#define LPADC_CMDH3_NEXT(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH3_NEXT_SHIFT)) & LPADC_CMDH3_NEXT_MASK)
/*! @} */

/*! @name CMDL4 - Command Low Buffer Register */
/*! @{ */

#define LPADC_CMDL4_ADCH_MASK                    (0x1FU)
#define LPADC_CMDL4_ADCH_SHIFT                   (0U)
/*! ADCH - Input Channel Select
 *  0b00000..Select CH0A.
 *  0b00001..Select CH1A.
 *  0b00010..Select CH2A.
 *  0b00011..Select CH3A.
 *  0b00100-0b11101..Select corresponding channel CHnA.
 *  0b11110..Select CH30A.
 *  0b11111..Select CH31A.
 */
#define LPADC_CMDL4_ADCH(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDL4_ADCH_SHIFT)) & LPADC_CMDL4_ADCH_MASK)

#define LPADC_CMDL4_CTYPE_MASK                   (0x60U)
#define LPADC_CMDL4_CTYPE_SHIFT                  (5U)
/*! CTYPE - Conversion Type
 *  0b00..Single-Ended Mode. Only A side channel is converted.
 *  0b01-0b11..Reserved.
 */
#define LPADC_CMDL4_CTYPE(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_CMDL4_CTYPE_SHIFT)) & LPADC_CMDL4_CTYPE_MASK)
/*! @} */

/*! @name CMDH4 - Command High Buffer Register */
/*! @{ */

#define LPADC_CMDH4_CMPEN_MASK                   (0x3U)
#define LPADC_CMDH4_CMPEN_SHIFT                  (0U)
/*! CMPEN - Compare Function Enable
 *  0b00..Compare disabled.
 *  0b01..Reserved
 *  0b10..Compare enabled. Store on true.
 *  0b11..Compare enabled. Repeat channel acquisition (sample, convert, compare) until true.
 */
#define LPADC_CMDH4_CMPEN(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH4_CMPEN_SHIFT)) & LPADC_CMDH4_CMPEN_MASK)

#define LPADC_CMDH4_WAIT_TRIG_MASK               (0x4U)
#define LPADC_CMDH4_WAIT_TRIG_SHIFT              (2U)
/*! WAIT_TRIG - Wait for Trigger Assertion before Execution.
 *  0b0..This command automatically executes.
 *  0b1..The active trigger must be asserted again before executing this command.
 */
#define LPADC_CMDH4_WAIT_TRIG(x)                 (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH4_WAIT_TRIG_SHIFT)) & LPADC_CMDH4_WAIT_TRIG_MASK)

#define LPADC_CMDH4_LWI_MASK                     (0x80U)
#define LPADC_CMDH4_LWI_SHIFT                    (7U)
/*! LWI - Loop with Increment
 *  0b0..Auto channel increment disabled
 *  0b1..Auto channel increment enabled
 */
#define LPADC_CMDH4_LWI(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH4_LWI_SHIFT)) & LPADC_CMDH4_LWI_MASK)

#define LPADC_CMDH4_STS_MASK                     (0xF00U)
#define LPADC_CMDH4_STS_SHIFT                    (8U)
/*! STS - Sample Time Select */
#define LPADC_CMDH4_STS(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH4_STS_SHIFT)) & LPADC_CMDH4_STS_MASK)

#define LPADC_CMDH4_AVGS_MASK                    (0xF000U)
#define LPADC_CMDH4_AVGS_SHIFT                   (12U)
/*! AVGS - Hardware Average Select
 *  0b0000..Single conversion.
 *  0b0001..2 conversions averaged.
 *  0b0010..4 conversions averaged.
 *  0b0011..8 conversions averaged.
 *  0b0100..16 conversions averaged.
 *  0b0101..32 conversions averaged.
 *  0b0110..64 conversions averaged.
 *  0b0111..128 conversions averaged.
 *  0b1000..256 conversions averaged.
 *  0b1001..512 conversions averaged.
 *  0b1010..1024 conversions averaged.
 */
#define LPADC_CMDH4_AVGS(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH4_AVGS_SHIFT)) & LPADC_CMDH4_AVGS_MASK)

#define LPADC_CMDH4_LOOP_MASK                    (0xF0000U)
#define LPADC_CMDH4_LOOP_SHIFT                   (16U)
/*! LOOP - Loop Count Select
 *  0b0000..Looping not enabled; command executes 1 time.
 *  0b0001..Loop 1 time; command executes 2 times.
 *  0b0010..Loop 2 times; command executes 3 times.
 *  0b0011-0b1110..Loop corresponding number of times; command executes LOOP + 1 times.
 *  0b1111..Loop 15 times; command executes 16 times.
 */
#define LPADC_CMDH4_LOOP(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH4_LOOP_SHIFT)) & LPADC_CMDH4_LOOP_MASK)

#define LPADC_CMDH4_NEXT_MASK                    (0x7000000U)
#define LPADC_CMDH4_NEXT_SHIFT                   (24U)
/*! NEXT - Next Command Select
 *  0b000..No next command defined. Terminate conversions at completion of current command. If lower priority
 *         trigger pending, begin command associated with lower priority trigger.
 *  0b001..Select CMD1 command buffer register as next command.
 *  0b010-0b110..Select corresponding CMD command buffer register as next command
 *  0b111..Select CMD7 command buffer register as next command.
 */
#define LPADC_CMDH4_NEXT(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH4_NEXT_SHIFT)) & LPADC_CMDH4_NEXT_MASK)
/*! @} */

/*! @name CMDL5 - Command Low Buffer Register */
/*! @{ */

#define LPADC_CMDL5_ADCH_MASK                    (0x1FU)
#define LPADC_CMDL5_ADCH_SHIFT                   (0U)
/*! ADCH - Input Channel Select
 *  0b00000..Select CH0A.
 *  0b00001..Select CH1A.
 *  0b00010..Select CH2A.
 *  0b00011..Select CH3A.
 *  0b00100-0b11101..Select corresponding channel CHnA.
 *  0b11110..Select CH30A.
 *  0b11111..Select CH31A.
 */
#define LPADC_CMDL5_ADCH(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDL5_ADCH_SHIFT)) & LPADC_CMDL5_ADCH_MASK)

#define LPADC_CMDL5_CTYPE_MASK                   (0x60U)
#define LPADC_CMDL5_CTYPE_SHIFT                  (5U)
/*! CTYPE - Conversion Type
 *  0b00..Single-Ended Mode. Only A side channel is converted.
 *  0b01-0b11..Reserved.
 */
#define LPADC_CMDL5_CTYPE(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_CMDL5_CTYPE_SHIFT)) & LPADC_CMDL5_CTYPE_MASK)
/*! @} */

/*! @name CMDH5 - Command High Buffer Register */
/*! @{ */

#define LPADC_CMDH5_WAIT_TRIG_MASK               (0x4U)
#define LPADC_CMDH5_WAIT_TRIG_SHIFT              (2U)
/*! WAIT_TRIG - Wait for Trigger Assertion before Execution.
 *  0b0..This command automatically executes.
 *  0b1..The active trigger must be asserted again before executing this command.
 */
#define LPADC_CMDH5_WAIT_TRIG(x)                 (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH5_WAIT_TRIG_SHIFT)) & LPADC_CMDH5_WAIT_TRIG_MASK)

#define LPADC_CMDH5_LWI_MASK                     (0x80U)
#define LPADC_CMDH5_LWI_SHIFT                    (7U)
/*! LWI - Loop with Increment
 *  0b0..Auto channel increment disabled
 *  0b1..Auto channel increment enabled
 */
#define LPADC_CMDH5_LWI(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH5_LWI_SHIFT)) & LPADC_CMDH5_LWI_MASK)

#define LPADC_CMDH5_STS_MASK                     (0xF00U)
#define LPADC_CMDH5_STS_SHIFT                    (8U)
/*! STS - Sample Time Select */
#define LPADC_CMDH5_STS(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH5_STS_SHIFT)) & LPADC_CMDH5_STS_MASK)

#define LPADC_CMDH5_AVGS_MASK                    (0xF000U)
#define LPADC_CMDH5_AVGS_SHIFT                   (12U)
/*! AVGS - Hardware Average Select
 *  0b0000..Single conversion.
 *  0b0001..2 conversions averaged.
 *  0b0010..4 conversions averaged.
 *  0b0011..8 conversions averaged.
 *  0b0100..16 conversions averaged.
 *  0b0101..32 conversions averaged.
 *  0b0110..64 conversions averaged.
 *  0b0111..128 conversions averaged.
 *  0b1000..256 conversions averaged.
 *  0b1001..512 conversions averaged.
 *  0b1010..1024 conversions averaged.
 */
#define LPADC_CMDH5_AVGS(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH5_AVGS_SHIFT)) & LPADC_CMDH5_AVGS_MASK)

#define LPADC_CMDH5_LOOP_MASK                    (0xF0000U)
#define LPADC_CMDH5_LOOP_SHIFT                   (16U)
/*! LOOP - Loop Count Select
 *  0b0000..Looping not enabled; command executes 1 time.
 *  0b0001..Loop 1 time; command executes 2 times.
 *  0b0010..Loop 2 times; command executes 3 times.
 *  0b0011-0b1110..Loop corresponding number of times; command executes LOOP + 1 times.
 *  0b1111..Loop 15 times; command executes 16 times.
 */
#define LPADC_CMDH5_LOOP(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH5_LOOP_SHIFT)) & LPADC_CMDH5_LOOP_MASK)

#define LPADC_CMDH5_NEXT_MASK                    (0x7000000U)
#define LPADC_CMDH5_NEXT_SHIFT                   (24U)
/*! NEXT - Next Command Select
 *  0b000..No next command defined. Terminate conversions at completion of current command. If lower priority
 *         trigger pending, begin command associated with lower priority trigger.
 *  0b001..Select CMD1 command buffer register as next command.
 *  0b010-0b110..Select corresponding CMD command buffer register as next command
 *  0b111..Select CMD7 command buffer register as next command.
 */
#define LPADC_CMDH5_NEXT(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH5_NEXT_SHIFT)) & LPADC_CMDH5_NEXT_MASK)
/*! @} */

/*! @name CMDL6 - Command Low Buffer Register */
/*! @{ */

#define LPADC_CMDL6_ADCH_MASK                    (0x1FU)
#define LPADC_CMDL6_ADCH_SHIFT                   (0U)
/*! ADCH - Input Channel Select
 *  0b00000..Select CH0A.
 *  0b00001..Select CH1A.
 *  0b00010..Select CH2A.
 *  0b00011..Select CH3A.
 *  0b00100-0b11101..Select corresponding channel CHnA.
 *  0b11110..Select CH30A.
 *  0b11111..Select CH31A.
 */
#define LPADC_CMDL6_ADCH(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDL6_ADCH_SHIFT)) & LPADC_CMDL6_ADCH_MASK)

#define LPADC_CMDL6_CTYPE_MASK                   (0x60U)
#define LPADC_CMDL6_CTYPE_SHIFT                  (5U)
/*! CTYPE - Conversion Type
 *  0b00..Single-Ended Mode. Only A side channel is converted.
 *  0b01-0b11..Reserved.
 */
#define LPADC_CMDL6_CTYPE(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_CMDL6_CTYPE_SHIFT)) & LPADC_CMDL6_CTYPE_MASK)
/*! @} */

/*! @name CMDH6 - Command High Buffer Register */
/*! @{ */

#define LPADC_CMDH6_WAIT_TRIG_MASK               (0x4U)
#define LPADC_CMDH6_WAIT_TRIG_SHIFT              (2U)
/*! WAIT_TRIG - Wait for Trigger Assertion before Execution.
 *  0b0..This command automatically executes.
 *  0b1..The active trigger must be asserted again before executing this command.
 */
#define LPADC_CMDH6_WAIT_TRIG(x)                 (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH6_WAIT_TRIG_SHIFT)) & LPADC_CMDH6_WAIT_TRIG_MASK)

#define LPADC_CMDH6_LWI_MASK                     (0x80U)
#define LPADC_CMDH6_LWI_SHIFT                    (7U)
/*! LWI - Loop with Increment
 *  0b0..Auto channel increment disabled
 *  0b1..Auto channel increment enabled
 */
#define LPADC_CMDH6_LWI(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH6_LWI_SHIFT)) & LPADC_CMDH6_LWI_MASK)

#define LPADC_CMDH6_STS_MASK                     (0xF00U)
#define LPADC_CMDH6_STS_SHIFT                    (8U)
/*! STS - Sample Time Select */
#define LPADC_CMDH6_STS(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH6_STS_SHIFT)) & LPADC_CMDH6_STS_MASK)

#define LPADC_CMDH6_AVGS_MASK                    (0xF000U)
#define LPADC_CMDH6_AVGS_SHIFT                   (12U)
/*! AVGS - Hardware Average Select
 *  0b0000..Single conversion.
 *  0b0001..2 conversions averaged.
 *  0b0010..4 conversions averaged.
 *  0b0011..8 conversions averaged.
 *  0b0100..16 conversions averaged.
 *  0b0101..32 conversions averaged.
 *  0b0110..64 conversions averaged.
 *  0b0111..128 conversions averaged.
 *  0b1000..256 conversions averaged.
 *  0b1001..512 conversions averaged.
 *  0b1010..1024 conversions averaged.
 */
#define LPADC_CMDH6_AVGS(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH6_AVGS_SHIFT)) & LPADC_CMDH6_AVGS_MASK)

#define LPADC_CMDH6_LOOP_MASK                    (0xF0000U)
#define LPADC_CMDH6_LOOP_SHIFT                   (16U)
/*! LOOP - Loop Count Select
 *  0b0000..Looping not enabled; command executes 1 time.
 *  0b0001..Loop 1 time; command executes 2 times.
 *  0b0010..Loop 2 times; command executes 3 times.
 *  0b0011-0b1110..Loop corresponding number of times; command executes LOOP + 1 times.
 *  0b1111..Loop 15 times; command executes 16 times.
 */
#define LPADC_CMDH6_LOOP(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH6_LOOP_SHIFT)) & LPADC_CMDH6_LOOP_MASK)

#define LPADC_CMDH6_NEXT_MASK                    (0x7000000U)
#define LPADC_CMDH6_NEXT_SHIFT                   (24U)
/*! NEXT - Next Command Select
 *  0b000..No next command defined. Terminate conversions at completion of current command. If lower priority
 *         trigger pending, begin command associated with lower priority trigger.
 *  0b001..Select CMD1 command buffer register as next command.
 *  0b010-0b110..Select corresponding CMD command buffer register as next command
 *  0b111..Select CMD7 command buffer register as next command.
 */
#define LPADC_CMDH6_NEXT(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH6_NEXT_SHIFT)) & LPADC_CMDH6_NEXT_MASK)
/*! @} */

/*! @name CMDL7 - Command Low Buffer Register */
/*! @{ */

#define LPADC_CMDL7_ADCH_MASK                    (0x1FU)
#define LPADC_CMDL7_ADCH_SHIFT                   (0U)
/*! ADCH - Input Channel Select
 *  0b00000..Select CH0A.
 *  0b00001..Select CH1A.
 *  0b00010..Select CH2A.
 *  0b00011..Select CH3A.
 *  0b00100-0b11101..Select corresponding channel CHnA.
 *  0b11110..Select CH30A.
 *  0b11111..Select CH31A.
 */
#define LPADC_CMDL7_ADCH(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDL7_ADCH_SHIFT)) & LPADC_CMDL7_ADCH_MASK)

#define LPADC_CMDL7_CTYPE_MASK                   (0x60U)
#define LPADC_CMDL7_CTYPE_SHIFT                  (5U)
/*! CTYPE - Conversion Type
 *  0b00..Single-Ended Mode. Only A side channel is converted.
 *  0b01-0b11..Reserved.
 */
#define LPADC_CMDL7_CTYPE(x)                     (((uint32_t)(((uint32_t)(x)) << LPADC_CMDL7_CTYPE_SHIFT)) & LPADC_CMDL7_CTYPE_MASK)
/*! @} */

/*! @name CMDH7 - Command High Buffer Register */
/*! @{ */

#define LPADC_CMDH7_WAIT_TRIG_MASK               (0x4U)
#define LPADC_CMDH7_WAIT_TRIG_SHIFT              (2U)
/*! WAIT_TRIG - Wait for Trigger Assertion before Execution.
 *  0b0..This command automatically executes.
 *  0b1..The active trigger must be asserted again before executing this command.
 */
#define LPADC_CMDH7_WAIT_TRIG(x)                 (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH7_WAIT_TRIG_SHIFT)) & LPADC_CMDH7_WAIT_TRIG_MASK)

#define LPADC_CMDH7_LWI_MASK                     (0x80U)
#define LPADC_CMDH7_LWI_SHIFT                    (7U)
/*! LWI - Loop with Increment
 *  0b0..Auto channel increment disabled
 *  0b1..Auto channel increment enabled
 */
#define LPADC_CMDH7_LWI(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH7_LWI_SHIFT)) & LPADC_CMDH7_LWI_MASK)

#define LPADC_CMDH7_STS_MASK                     (0xF00U)
#define LPADC_CMDH7_STS_SHIFT                    (8U)
/*! STS - Sample Time Select */
#define LPADC_CMDH7_STS(x)                       (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH7_STS_SHIFT)) & LPADC_CMDH7_STS_MASK)

#define LPADC_CMDH7_AVGS_MASK                    (0xF000U)
#define LPADC_CMDH7_AVGS_SHIFT                   (12U)
/*! AVGS - Hardware Average Select
 *  0b0000..Single conversion.
 *  0b0001..2 conversions averaged.
 *  0b0010..4 conversions averaged.
 *  0b0011..8 conversions averaged.
 *  0b0100..16 conversions averaged.
 *  0b0101..32 conversions averaged.
 *  0b0110..64 conversions averaged.
 *  0b0111..128 conversions averaged.
 *  0b1000..256 conversions averaged.
 *  0b1001..512 conversions averaged.
 *  0b1010..1024 conversions averaged.
 */
#define LPADC_CMDH7_AVGS(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH7_AVGS_SHIFT)) & LPADC_CMDH7_AVGS_MASK)

#define LPADC_CMDH7_LOOP_MASK                    (0xF0000U)
#define LPADC_CMDH7_LOOP_SHIFT                   (16U)
/*! LOOP - Loop Count Select
 *  0b0000..Looping not enabled; command executes 1 time.
 *  0b0001..Loop 1 time; command executes 2 times.
 *  0b0010..Loop 2 times; command executes 3 times.
 *  0b0011-0b1110..Loop corresponding number of times; command executes LOOP + 1 times.
 *  0b1111..Loop 15 times; command executes 16 times.
 */
#define LPADC_CMDH7_LOOP(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH7_LOOP_SHIFT)) & LPADC_CMDH7_LOOP_MASK)

#define LPADC_CMDH7_NEXT_MASK                    (0x7000000U)
#define LPADC_CMDH7_NEXT_SHIFT                   (24U)
/*! NEXT - Next Command Select
 *  0b000..No next command defined. Terminate conversions at completion of current command. If lower priority
 *         trigger pending, begin command associated with lower priority trigger.
 *  0b001..Select CMD1 command buffer register as next command.
 *  0b010-0b110..Select corresponding CMD command buffer register as next command
 *  0b111..Select CMD7 command buffer register as next command.
 */
#define LPADC_CMDH7_NEXT(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_CMDH7_NEXT_SHIFT)) & LPADC_CMDH7_NEXT_MASK)
/*! @} */

/*! @name CV - Compare Value Register */
/*! @{ */

#define LPADC_CV_CVL_MASK                        (0xFFFFU)
#define LPADC_CV_CVL_SHIFT                       (0U)
/*! CVL - Compare Value Low */
#define LPADC_CV_CVL(x)                          (((uint32_t)(((uint32_t)(x)) << LPADC_CV_CVL_SHIFT)) & LPADC_CV_CVL_MASK)

#define LPADC_CV_CVH_MASK                        (0xFFFF0000U)
#define LPADC_CV_CVH_SHIFT                       (16U)
/*! CVH - Compare Value High */
#define LPADC_CV_CVH(x)                          (((uint32_t)(((uint32_t)(x)) << LPADC_CV_CVH_SHIFT)) & LPADC_CV_CVH_MASK)
/*! @} */

/* The count of LPADC_CV */
#define LPADC_CV_COUNT                           (4U)

/*! @name RESFIFO0 - Data Result FIFO0 Register */
/*! @{ */

#define LPADC_RESFIFO0_D_MASK                    (0xFFFFU)
#define LPADC_RESFIFO0_D_SHIFT                   (0U)
/*! D - Data Result */
#define LPADC_RESFIFO0_D(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_RESFIFO0_D_SHIFT)) & LPADC_RESFIFO0_D_MASK)

#define LPADC_RESFIFO0_TSRC_MASK                 (0x30000U)
#define LPADC_RESFIFO0_TSRC_SHIFT                (16U)
/*! TSRC - Trigger Source
 *  0b00..Trigger source 0
 *  0b01..Trigger source 1
 *  0b10..Trigger source 2
 *  0b11..Trigger source 3
 */
#define LPADC_RESFIFO0_TSRC(x)                   (((uint32_t)(((uint32_t)(x)) << LPADC_RESFIFO0_TSRC_SHIFT)) & LPADC_RESFIFO0_TSRC_MASK)

#define LPADC_RESFIFO0_LOOPCNT_MASK              (0xF00000U)
#define LPADC_RESFIFO0_LOOPCNT_SHIFT             (20U)
/*! LOOPCNT - Loop Count Value
 *  0b0000..Result is from initial conversion in command.
 *  0b0001..Result is from second conversion in command.
 *  0b0010-0b1110..Result is from LOOPCNT + 1 conversion in command.
 *  0b1111..Result is from 16th conversion in command.
 */
#define LPADC_RESFIFO0_LOOPCNT(x)                (((uint32_t)(((uint32_t)(x)) << LPADC_RESFIFO0_LOOPCNT_SHIFT)) & LPADC_RESFIFO0_LOOPCNT_MASK)

#define LPADC_RESFIFO0_CMDSRC_MASK               (0x7000000U)
#define LPADC_RESFIFO0_CMDSRC_SHIFT              (24U)
/*! CMDSRC - Command Buffer Source
 *  0b000..Not a valid value for a dataword in RESFIFO. 0h is only found in initial FIFO state prior to an ADC
 *         conversion result dataword being stored to a RESFIFO buffer.
 *  0b001..CMD1 buffer used as control settings for this conversion.
 *  0b010-0b110..Corresponding command buffer used as control settings for this conversion.
 *  0b111..CMD7 buffer used as control settings for this conversion.
 */
#define LPADC_RESFIFO0_CMDSRC(x)                 (((uint32_t)(((uint32_t)(x)) << LPADC_RESFIFO0_CMDSRC_SHIFT)) & LPADC_RESFIFO0_CMDSRC_MASK)

#define LPADC_RESFIFO0_VALID_MASK                (0x80000000U)
#define LPADC_RESFIFO0_VALID_SHIFT               (31U)
/*! VALID - FIFO Entry is Valid
 *  0b0..FIFO is empty. Discard any read from RESFIFO.
 *  0b1..FIFO record read from RESFIFO is valid.
 */
#define LPADC_RESFIFO0_VALID(x)                  (((uint32_t)(((uint32_t)(x)) << LPADC_RESFIFO0_VALID_SHIFT)) & LPADC_RESFIFO0_VALID_MASK)
/*! @} */

/*! @name RESFIFO1 - Data Result FIFO1 Register */
/*! @{ */

#define LPADC_RESFIFO1_D_MASK                    (0xFFFFU)
#define LPADC_RESFIFO1_D_SHIFT                   (0U)
/*! D - Data Result */
#define LPADC_RESFIFO1_D(x)                      (((uint32_t)(((uint32_t)(x)) << LPADC_RESFIFO1_D_SHIFT)) & LPADC_RESFIFO1_D_MASK)

#define LPADC_RESFIFO1_TSRC_MASK                 (0x30000U)
#define LPADC_RESFIFO1_TSRC_SHIFT                (16U)
/*! TSRC - Trigger Source
 *  0b00..Trigger source 0 initiated this conversion.
 *  0b01..Trigger source 1 initiated this conversion.
 *  0b10..Trigger source 2 initiated this conversion.
 *  0b11..Trigger source 3 initiated this conversion.
 */
#define LPADC_RESFIFO1_TSRC(x)                   (((uint32_t)(((uint32_t)(x)) << LPADC_RESFIFO1_TSRC_SHIFT)) & LPADC_RESFIFO1_TSRC_MASK)

#define LPADC_RESFIFO1_LOOPCNT_MASK              (0xF00000U)
#define LPADC_RESFIFO1_LOOPCNT_SHIFT             (20U)
/*! LOOPCNT - Loop Count Value
 *  0b0000..Result is from initial conversion in command.
 *  0b0001..Result is from second conversion in command.
 *  0b0010-0b1110..Result is from LOOPCNT+1 conversion in command.
 *  0b1111..Result is from 16 th conversion in command.
 */
#define LPADC_RESFIFO1_LOOPCNT(x)                (((uint32_t)(((uint32_t)(x)) << LPADC_RESFIFO1_LOOPCNT_SHIFT)) & LPADC_RESFIFO1_LOOPCNT_MASK)

#define LPADC_RESFIFO1_CMDSRC_MASK               (0x7000000U)
#define LPADC_RESFIFO1_CMDSRC_SHIFT              (24U)
/*! CMDSRC - Command Buffer Source
 *  0b000..Not a valid value for a dataword in RESFIFO. 0h is only found in initial FIFO state prior to an ADC
 *         conversion result dataword being stored to a RESFIFO buffer.
 *  0b001..CMD1 buffer used as control settings for this conversion.
 *  0b010-0b110..Corresponding command buffer used as control settings for this conversion.
 *  0b111..CMD7 buffer used as control settings for this conversion.
 */
#define LPADC_RESFIFO1_CMDSRC(x)                 (((uint32_t)(((uint32_t)(x)) << LPADC_RESFIFO1_CMDSRC_SHIFT)) & LPADC_RESFIFO1_CMDSRC_MASK)

#define LPADC_RESFIFO1_VALID_MASK                (0x80000000U)
#define LPADC_RESFIFO1_VALID_SHIFT               (31U)
/*! VALID - FIFO Entry is Valid
 *  0b0..FIFO is empty. Discard any read from RESFIFO.
 *  0b1..FIFO record read from RESFIFO is valid.
 */
#define LPADC_RESFIFO1_VALID(x)                  (((uint32_t)(((uint32_t)(x)) << LPADC_RESFIFO1_VALID_SHIFT)) & LPADC_RESFIFO1_VALID_MASK)
/*! @} */

/*! @name TST - LPADC Test Register */
/*! @{ */

#define LPADC_TST_IPP_DO_EN_MASK                 (0x400000U)
#define LPADC_TST_IPP_DO_EN_SHIFT                (22U)
/*! IPP_DO_EN - Enable FIFO Data out to Pin
 *  0b0..Fifo data not driven out to port.
 *  0b1..Fifo data output to pin - 2 strobes/conversion (Bit 7:0, bit 15:8).
 */
#define LPADC_TST_IPP_DO_EN(x)                   (((uint32_t)(((uint32_t)(x)) << LPADC_TST_IPP_DO_EN_SHIFT)) & LPADC_TST_IPP_DO_EN_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group LPADC_Register_Masks */


/* LPADC - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral AON__LPADC0 base address */
  #define AON__LPADC0_BASE                         (0xB0092000u)
  /** Peripheral AON__LPADC0 base address */
  #define AON__LPADC0_BASE_NS                      (0xA0092000u)
  /** Peripheral AON__LPADC0 base pointer */
  #define AON__LPADC0                              ((LPADC_Type *)AON__LPADC0_BASE)
  /** Peripheral AON__LPADC0 base pointer */
  #define AON__LPADC0_NS                           ((LPADC_Type *)AON__LPADC0_BASE_NS)
  /** Array initializer of LPADC peripheral base addresses */
  #define LPADC_BASE_ADDRS                         { AON__LPADC0_BASE }
  /** Array initializer of LPADC peripheral base pointers */
  #define LPADC_BASE_PTRS                          { AON__LPADC0 }
  /** Array initializer of LPADC peripheral base addresses */
  #define LPADC_BASE_ADDRS_NS                      { AON__LPADC0_BASE_NS }
  /** Array initializer of LPADC peripheral base pointers */
  #define LPADC_BASE_PTRS_NS                       { AON__LPADC0_NS }
#else
  /** Peripheral AON__LPADC0 base address */
  #define AON__LPADC0_BASE                         (0xA0092000u)
  /** Peripheral AON__LPADC0 base pointer */
  #define AON__LPADC0                              ((LPADC_Type *)AON__LPADC0_BASE)
  /** Array initializer of LPADC peripheral base addresses */
  #define LPADC_BASE_ADDRS                         { AON__LPADC0_BASE }
  /** Array initializer of LPADC peripheral base pointers */
  #define LPADC_BASE_PTRS                          { AON__LPADC0 }
#endif

/*!
 * @}
 */ /* end of group LPADC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- LPCMP Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LPCMP_Peripheral_Access_Layer LPCMP Peripheral Access Layer
 * @{
 */

/** LPCMP - Register Layout Typedef */
typedef struct {
  __I  uint32_t VERID;                             /**< Version ID, offset: 0x0 */
  __I  uint32_t PARAM;                             /**< Parameter, offset: 0x4 */
  __IO uint32_t CCR0;                              /**< Comparator Control Register 0, offset: 0x8 */
  __IO uint32_t CCR1;                              /**< Comparator Control Register 1, offset: 0xC */
  __IO uint32_t CCR2;                              /**< Comparator Control Register 2, offset: 0x10 */
       uint8_t RESERVED_0[4];
  __IO uint32_t DCR;                               /**< DAC Control, offset: 0x18 */
  __IO uint32_t IER;                               /**< Interrupt Enable, offset: 0x1C */
  __IO uint32_t CSR;                               /**< Comparator Status, offset: 0x20 */
  __IO uint32_t RRCR0;                             /**< Round Robin Control Register 0, offset: 0x24 */
  __IO uint32_t RRCR1;                             /**< Round Robin Control Register 1, offset: 0x28 */
  __IO uint32_t RRCSR;                             /**< Round Robin Control and Status, offset: 0x2C */
  __IO uint32_t RRSR;                              /**< Round Robin Status, offset: 0x30 */
       uint8_t RESERVED_1[4];
  __IO uint32_t RRCR2;                             /**< Round Robin Control Register 2, offset: 0x38 */
} LPCMP_Type;

/* ----------------------------------------------------------------------------
   -- LPCMP Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LPCMP_Register_Masks LPCMP Register Masks
 * @{
 */

/*! @name VERID - Version ID */
/*! @{ */

#define LPCMP_VERID_FEATURE_MASK                 (0xFFFFU)
#define LPCMP_VERID_FEATURE_SHIFT                (0U)
/*! FEATURE - Feature Specification Number
 *  0b0000000000000001..Round robin feature
 */
#define LPCMP_VERID_FEATURE(x)                   (((uint32_t)(((uint32_t)(x)) << LPCMP_VERID_FEATURE_SHIFT)) & LPCMP_VERID_FEATURE_MASK)

#define LPCMP_VERID_MINOR_MASK                   (0xFF0000U)
#define LPCMP_VERID_MINOR_SHIFT                  (16U)
/*! MINOR - Minor Version Number */
#define LPCMP_VERID_MINOR(x)                     (((uint32_t)(((uint32_t)(x)) << LPCMP_VERID_MINOR_SHIFT)) & LPCMP_VERID_MINOR_MASK)

#define LPCMP_VERID_MAJOR_MASK                   (0xFF000000U)
#define LPCMP_VERID_MAJOR_SHIFT                  (24U)
/*! MAJOR - Major Version Number */
#define LPCMP_VERID_MAJOR(x)                     (((uint32_t)(((uint32_t)(x)) << LPCMP_VERID_MAJOR_SHIFT)) & LPCMP_VERID_MAJOR_MASK)
/*! @} */

/*! @name PARAM - Parameter */
/*! @{ */

#define LPCMP_PARAM_DAC_RES_MASK                 (0xFU)
#define LPCMP_PARAM_DAC_RES_SHIFT                (0U)
/*! DAC_RES - DAC Resolution
 *  0b0000..4-bit DAC
 *  0b0001..6-bit DAC
 *  0b0010..8-bit DAC
 *  0b0011..10-bit DAC
 *  0b0100..12-bit DAC
 *  0b0101..14-bit DAC
 *  0b0110..16-bit DAC
 */
#define LPCMP_PARAM_DAC_RES(x)                   (((uint32_t)(((uint32_t)(x)) << LPCMP_PARAM_DAC_RES_SHIFT)) & LPCMP_PARAM_DAC_RES_MASK)
/*! @} */

/*! @name CCR0 - Comparator Control Register 0 */
/*! @{ */

#define LPCMP_CCR0_CMP_EN_MASK                   (0x1U)
#define LPCMP_CCR0_CMP_EN_SHIFT                  (0U)
/*! CMP_EN - Comparator Enable
 *  0b0..Disable (The analog logic remains off and consumes no power.)
 *  0b1..Enable
 */
#define LPCMP_CCR0_CMP_EN(x)                     (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR0_CMP_EN_SHIFT)) & LPCMP_CCR0_CMP_EN_MASK)

#define LPCMP_CCR0_CMP_STOP_EN_MASK              (0x2U)
#define LPCMP_CCR0_CMP_STOP_EN_SHIFT             (1U)
/*! CMP_STOP_EN - Comparator Deep Sleep Mode Enable
 *  0b0..Disables the analog comparator regardless of CMP_EN.
 *  0b1..Allows CMP_EN to enable the analog comparator.
 */
#define LPCMP_CCR0_CMP_STOP_EN(x)                (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR0_CMP_STOP_EN_SHIFT)) & LPCMP_CCR0_CMP_STOP_EN_MASK)
/*! @} */

/*! @name CCR1 - Comparator Control Register 1 */
/*! @{ */

#define LPCMP_CCR1_WINDOW_EN_MASK                (0x1U)
#define LPCMP_CCR1_WINDOW_EN_SHIFT               (0U)
/*! WINDOW_EN - Windowing Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPCMP_CCR1_WINDOW_EN(x)                  (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR1_WINDOW_EN_SHIFT)) & LPCMP_CCR1_WINDOW_EN_MASK)

#define LPCMP_CCR1_SAMPLE_EN_MASK                (0x2U)
#define LPCMP_CCR1_SAMPLE_EN_SHIFT               (1U)
/*! SAMPLE_EN - Sampling Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPCMP_CCR1_SAMPLE_EN(x)                  (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR1_SAMPLE_EN_SHIFT)) & LPCMP_CCR1_SAMPLE_EN_MASK)

#define LPCMP_CCR1_DMA_EN_MASK                   (0x4U)
#define LPCMP_CCR1_DMA_EN_SHIFT                  (2U)
/*! DMA_EN - DMA Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPCMP_CCR1_DMA_EN(x)                     (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR1_DMA_EN_SHIFT)) & LPCMP_CCR1_DMA_EN_MASK)

#define LPCMP_CCR1_COUT_INV_MASK                 (0x8U)
#define LPCMP_CCR1_COUT_INV_SHIFT                (3U)
/*! COUT_INV - Comparator Invert
 *  0b0..Do not invert
 *  0b1..Invert
 */
#define LPCMP_CCR1_COUT_INV(x)                   (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR1_COUT_INV_SHIFT)) & LPCMP_CCR1_COUT_INV_MASK)

#define LPCMP_CCR1_COUT_SEL_MASK                 (0x10U)
#define LPCMP_CCR1_COUT_SEL_SHIFT                (4U)
/*! COUT_SEL - Comparator Output Select
 *  0b0..Use COUT (filtered)
 *  0b1..Use COUTA (unfiltered)
 */
#define LPCMP_CCR1_COUT_SEL(x)                   (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR1_COUT_SEL_SHIFT)) & LPCMP_CCR1_COUT_SEL_MASK)

#define LPCMP_CCR1_COUT_PEN_MASK                 (0x20U)
#define LPCMP_CCR1_COUT_PEN_SHIFT                (5U)
/*! COUT_PEN - Comparator Output Pin Enable
 *  0b0..Not available
 *  0b1..Available
 */
#define LPCMP_CCR1_COUT_PEN(x)                   (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR1_COUT_PEN_SHIFT)) & LPCMP_CCR1_COUT_PEN_MASK)

#define LPCMP_CCR1_COUTA_OWEN_MASK               (0x40U)
#define LPCMP_CCR1_COUTA_OWEN_SHIFT              (6U)
/*! COUTA_OWEN - COUTA_OW Enable
 *  0b0..COUTA holds the last sampled value.
 *  0b1..Enables the COUTA signal value to be defined by COUTA_OW.
 */
#define LPCMP_CCR1_COUTA_OWEN(x)                 (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR1_COUTA_OWEN_SHIFT)) & LPCMP_CCR1_COUTA_OWEN_MASK)

#define LPCMP_CCR1_COUTA_OW_MASK                 (0x80U)
#define LPCMP_CCR1_COUTA_OW_SHIFT                (7U)
/*! COUTA_OW - COUTA Output Level for Closed Window
 *  0b0..COUTA is 0
 *  0b1..COUTA is 1
 */
#define LPCMP_CCR1_COUTA_OW(x)                   (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR1_COUTA_OW_SHIFT)) & LPCMP_CCR1_COUTA_OW_MASK)

#define LPCMP_CCR1_WINDOW_INV_MASK               (0x100U)
#define LPCMP_CCR1_WINDOW_INV_SHIFT              (8U)
/*! WINDOW_INV - WINDOW/SAMPLE Signal Invert
 *  0b0..Do not invert
 *  0b1..Invert
 */
#define LPCMP_CCR1_WINDOW_INV(x)                 (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR1_WINDOW_INV_SHIFT)) & LPCMP_CCR1_WINDOW_INV_MASK)

#define LPCMP_CCR1_WINDOW_CLS_MASK               (0x200U)
#define LPCMP_CCR1_WINDOW_CLS_SHIFT              (9U)
/*! WINDOW_CLS - COUT Event Window Close
 *  0b0..COUT event cannot close the window
 *  0b1..COUT event can close the window
 */
#define LPCMP_CCR1_WINDOW_CLS(x)                 (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR1_WINDOW_CLS_SHIFT)) & LPCMP_CCR1_WINDOW_CLS_MASK)

#define LPCMP_CCR1_EVT_SEL_MASK                  (0xC00U)
#define LPCMP_CCR1_EVT_SEL_SHIFT                 (10U)
/*! EVT_SEL - COUT Event Select
 *  0b00..Rising edge
 *  0b01..Falling edge
 *  0b1x..Both edges
 */
#define LPCMP_CCR1_EVT_SEL(x)                    (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR1_EVT_SEL_SHIFT)) & LPCMP_CCR1_EVT_SEL_MASK)

#define LPCMP_CCR1_FUNC_CLK_SEL_MASK             (0x3000U)
#define LPCMP_CCR1_FUNC_CLK_SEL_SHIFT            (12U)
/*! FUNC_CLK_SEL - Functional Clock Source Select
 *  0b00..Select functional clock source 0
 *  0b01..Select functional clock source 1
 *  0b10..Select functional clock source 2
 *  0b11..Select functional clock source 3
 */
#define LPCMP_CCR1_FUNC_CLK_SEL(x)               (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR1_FUNC_CLK_SEL_SHIFT)) & LPCMP_CCR1_FUNC_CLK_SEL_MASK)

#define LPCMP_CCR1_FILT_CNT_MASK                 (0x70000U)
#define LPCMP_CCR1_FILT_CNT_SHIFT                (16U)
/*! FILT_CNT - Filter Sample Count
 *  0b000..Filter is bypassed: COUT = COUTA
 *  0b001..1 consecutive sample (Comparator output is simply sampled.)
 *  0b010..2 consecutive samples
 *  0b011..3 consecutive samples
 *  0b100..4 consecutive samples
 *  0b101..5 consecutive samples
 *  0b110..6 consecutive samples
 *  0b111..7 consecutive samples
 */
#define LPCMP_CCR1_FILT_CNT(x)                   (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR1_FILT_CNT_SHIFT)) & LPCMP_CCR1_FILT_CNT_MASK)

#define LPCMP_CCR1_FILT_PER_MASK                 (0xFF000000U)
#define LPCMP_CCR1_FILT_PER_SHIFT                (24U)
/*! FILT_PER - Filter Sample Period */
#define LPCMP_CCR1_FILT_PER(x)                   (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR1_FILT_PER_SHIFT)) & LPCMP_CCR1_FILT_PER_MASK)
/*! @} */

/*! @name CCR2 - Comparator Control Register 2 */
/*! @{ */

#define LPCMP_CCR2_CMP_HPMD_MASK                 (0x1U)
#define LPCMP_CCR2_CMP_HPMD_SHIFT                (0U)
/*! CMP_HPMD - CMP High Power Mode Select
 *  0b0..Low power (speed) comparison mode
 *  0b1..High power (speed) comparison mode
 */
#define LPCMP_CCR2_CMP_HPMD(x)                   (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR2_CMP_HPMD_SHIFT)) & LPCMP_CCR2_CMP_HPMD_MASK)

#define LPCMP_CCR2_CMP_NPMD_MASK                 (0x2U)
#define LPCMP_CCR2_CMP_NPMD_SHIFT                (1U)
/*! CMP_NPMD - CMP Nano Power Mode Select
 *  0b0..Disables CMP Nano power mode. CCR2[CMP_HPMD] determines the mode for the comparator.
 *  0b1..Enables CMP Nano power mode.
 */
#define LPCMP_CCR2_CMP_NPMD(x)                   (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR2_CMP_NPMD_SHIFT)) & LPCMP_CCR2_CMP_NPMD_MASK)

#define LPCMP_CCR2_HYSTCTR_MASK                  (0x30U)
#define LPCMP_CCR2_HYSTCTR_SHIFT                 (4U)
/*! HYSTCTR - Comparator Hysteresis Control
 *  0b00..Level 0: Analog comparator hysteresis 0 mV.
 *  0b01..Level 1: Analog comparator hysteresis 10 mV.
 *  0b10..Level 2: Analog comparator hysteresis 20 mV.
 *  0b11..Level 3: Analog comparator hysteresis 30 mV.
 */
#define LPCMP_CCR2_HYSTCTR(x)                    (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR2_HYSTCTR_SHIFT)) & LPCMP_CCR2_HYSTCTR_MASK)

#define LPCMP_CCR2_PSEL_MASK                     (0x70000U)
#define LPCMP_CCR2_PSEL_SHIFT                    (16U)
/*! PSEL - Plus Input MUX Select
 *  0b000..Input 0p
 *  0b001..Input 1p
 *  0b010..Input 2p
 *  0b011..Input 3p
 *  0b100..Input 4p
 *  0b101..Input 5p
 *  0b110..Test
 *  0b111..Internal DAC output
 */
#define LPCMP_CCR2_PSEL(x)                       (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR2_PSEL_SHIFT)) & LPCMP_CCR2_PSEL_MASK)

#define LPCMP_CCR2_MSEL_MASK                     (0x700000U)
#define LPCMP_CCR2_MSEL_SHIFT                    (20U)
/*! MSEL - Minus Input MUX Select
 *  0b000..Input 0m
 *  0b001..Input 1m
 *  0b010..Input 2m
 *  0b011..Input 3m
 *  0b100..Input 4m
 *  0b101..Input 5m
 *  0b110..Test
 *  0b111..Internal DAC output
 */
#define LPCMP_CCR2_MSEL(x)                       (((uint32_t)(((uint32_t)(x)) << LPCMP_CCR2_MSEL_SHIFT)) & LPCMP_CCR2_MSEL_MASK)
/*! @} */

/*! @name DCR - DAC Control */
/*! @{ */

#define LPCMP_DCR_DAC_EN_MASK                    (0x1U)
#define LPCMP_DCR_DAC_EN_SHIFT                   (0U)
/*! DAC_EN - DAC Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPCMP_DCR_DAC_EN(x)                      (((uint32_t)(((uint32_t)(x)) << LPCMP_DCR_DAC_EN_SHIFT)) & LPCMP_DCR_DAC_EN_MASK)

#define LPCMP_DCR_DAC_HPMD_MASK                  (0x2U)
#define LPCMP_DCR_DAC_HPMD_SHIFT                 (1U)
/*! DAC_HPMD - DAC High Power Mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPCMP_DCR_DAC_HPMD(x)                    (((uint32_t)(((uint32_t)(x)) << LPCMP_DCR_DAC_HPMD_SHIFT)) & LPCMP_DCR_DAC_HPMD_MASK)

#define LPCMP_DCR_VRSEL_MASK                     (0x100U)
#define LPCMP_DCR_VRSEL_SHIFT                    (8U)
/*! VRSEL - DAC Reference High Voltage Source Select
 *  0b0..VREFH0
 *  0b1..VREFH1
 */
#define LPCMP_DCR_VRSEL(x)                       (((uint32_t)(((uint32_t)(x)) << LPCMP_DCR_VRSEL_SHIFT)) & LPCMP_DCR_VRSEL_MASK)

#define LPCMP_DCR_DAC_DATA_MASK                  (0xFF0000U)
#define LPCMP_DCR_DAC_DATA_SHIFT                 (16U)
/*! DAC_DATA - DAC Output Voltage Select */
#define LPCMP_DCR_DAC_DATA(x)                    (((uint32_t)(((uint32_t)(x)) << LPCMP_DCR_DAC_DATA_SHIFT)) & LPCMP_DCR_DAC_DATA_MASK)
/*! @} */

/*! @name IER - Interrupt Enable */
/*! @{ */

#define LPCMP_IER_CFR_IE_MASK                    (0x1U)
#define LPCMP_IER_CFR_IE_SHIFT                   (0U)
/*! CFR_IE - Comparator Flag Rising Interrupt Enable
 *  0b0..Disables the comparator flag rising interrupt.
 *  0b1..Enables the comparator flag rising interrupt when CFR is set.
 */
#define LPCMP_IER_CFR_IE(x)                      (((uint32_t)(((uint32_t)(x)) << LPCMP_IER_CFR_IE_SHIFT)) & LPCMP_IER_CFR_IE_MASK)

#define LPCMP_IER_CFF_IE_MASK                    (0x2U)
#define LPCMP_IER_CFF_IE_SHIFT                   (1U)
/*! CFF_IE - Comparator Flag Falling Interrupt Enable
 *  0b0..Disables the comparator flag falling interrupt.
 *  0b1..Enables the comparator flag falling interrupt when CFF is set.
 */
#define LPCMP_IER_CFF_IE(x)                      (((uint32_t)(((uint32_t)(x)) << LPCMP_IER_CFF_IE_SHIFT)) & LPCMP_IER_CFF_IE_MASK)

#define LPCMP_IER_RRF_IE_MASK                    (0x4U)
#define LPCMP_IER_RRF_IE_SHIFT                   (2U)
/*! RRF_IE - Round-Robin Flag Interrupt Enable
 *  0b0..Disables the round-robin flag interrupt.
 *  0b1..Enables the round-robin flag interrupt when the comparison result changes for a given channel.
 */
#define LPCMP_IER_RRF_IE(x)                      (((uint32_t)(((uint32_t)(x)) << LPCMP_IER_RRF_IE_SHIFT)) & LPCMP_IER_RRF_IE_MASK)
/*! @} */

/*! @name CSR - Comparator Status */
/*! @{ */

#define LPCMP_CSR_CFR_MASK                       (0x1U)
#define LPCMP_CSR_CFR_SHIFT                      (0U)
/*! CFR - Analog Comparator Flag Rising
 *  0b0..Not detected
 *  0b1..Detected
 */
#define LPCMP_CSR_CFR(x)                         (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_CFR_SHIFT)) & LPCMP_CSR_CFR_MASK)

#define LPCMP_CSR_CFF_MASK                       (0x2U)
#define LPCMP_CSR_CFF_SHIFT                      (1U)
/*! CFF - Analog Comparator Flag Falling
 *  0b0..Not detected
 *  0b1..Detected
 */
#define LPCMP_CSR_CFF(x)                         (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_CFF_SHIFT)) & LPCMP_CSR_CFF_MASK)

#define LPCMP_CSR_RRF_MASK                       (0x4U)
#define LPCMP_CSR_RRF_SHIFT                      (2U)
/*! RRF - Round-Robin Flag
 *  0b0..Not detected
 *  0b1..Detected
 */
#define LPCMP_CSR_RRF(x)                         (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)

#define LPCMP_CSR_COUT_MASK                      (0x100U)
#define LPCMP_CSR_COUT_SHIFT                     (8U)
/*! COUT - Analog Comparator Output */
#define LPCMP_CSR_COUT(x)                        (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_COUT_SHIFT)) & LPCMP_CSR_COUT_MASK)
/*! @} */

/*! @name RRCR0 - Round Robin Control Register 0 */
/*! @{ */

#define LPCMP_RRCR0_RR_EN_MASK                   (0x1U)
#define LPCMP_RRCR0_RR_EN_SHIFT                  (0U)
/*! RR_EN - Round-Robin Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPCMP_RRCR0_RR_EN(x)                     (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCR0_RR_EN_SHIFT)) & LPCMP_RRCR0_RR_EN_MASK)

#define LPCMP_RRCR0_RR_TRG_SEL_MASK              (0x2U)
#define LPCMP_RRCR0_RR_TRG_SEL_SHIFT             (1U)
/*! RR_TRG_SEL - Round-Robin Trigger Select
 *  0b0..External trigger
 *  0b1..Internal trigger
 */
#define LPCMP_RRCR0_RR_TRG_SEL(x)                (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCR0_RR_TRG_SEL_SHIFT)) & LPCMP_RRCR0_RR_TRG_SEL_MASK)

#define LPCMP_RRCR0_RR_NSAM_MASK                 (0x300U)
#define LPCMP_RRCR0_RR_NSAM_SHIFT                (8U)
/*! RR_NSAM - Number of Sample Clocks
 *  0b00..0 clock
 *  0b01..1 clock
 *  0b10..2 clocks
 *  0b11..3 clocks
 */
#define LPCMP_RRCR0_RR_NSAM(x)                   (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCR0_RR_NSAM_SHIFT)) & LPCMP_RRCR0_RR_NSAM_MASK)

#define LPCMP_RRCR0_RR_CLK_SEL_MASK              (0x3000U)
#define LPCMP_RRCR0_RR_CLK_SEL_SHIFT             (12U)
/*! RR_CLK_SEL - Round Robin Clock Source Select
 *  0b00..Select Round Robin clock Source 0
 *  0b01..Select Round Robin clock Source 1
 *  0b10..Select Round Robin clock Source 2
 *  0b11..Select Round Robin clock Source 3
 */
#define LPCMP_RRCR0_RR_CLK_SEL(x)                (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCR0_RR_CLK_SEL_SHIFT)) & LPCMP_RRCR0_RR_CLK_SEL_MASK)

#define LPCMP_RRCR0_RR_INITMOD_MASK              (0x3F0000U)
#define LPCMP_RRCR0_RR_INITMOD_SHIFT             (16U)
/*! RR_INITMOD - Initialization Delay Modulus
 *  0b000000..63 cycles (same as 111111b)
 *  0b000001-0b111111..1 to 63 cycles
 */
#define LPCMP_RRCR0_RR_INITMOD(x)                (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCR0_RR_INITMOD_SHIFT)) & LPCMP_RRCR0_RR_INITMOD_MASK)

#define LPCMP_RRCR0_RR_SAMPLE_CNT_MASK           (0xF000000U)
#define LPCMP_RRCR0_RR_SAMPLE_CNT_SHIFT          (24U)
/*! RR_SAMPLE_CNT - Number of Sample for One Channel
 *  0b0000..1 samples
 *  0b0001..2 samples
 *  0b0010..3 samples
 *  0b0011..4 samples
 *  0b0100..5 samples
 *  0b0101..6 samples
 *  0b0110..7 samples
 *  0b0111..8 samples
 *  0b1000..9 samples
 *  0b1001..10 samples
 *  0b1010..11 samples
 *  0b1011..12 samples
 *  0b1100..13 samples
 *  0b1101..14 samples
 *  0b1110..15 samples
 *  0b1111..16 samples
 */
#define LPCMP_RRCR0_RR_SAMPLE_CNT(x)             (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCR0_RR_SAMPLE_CNT_SHIFT)) & LPCMP_RRCR0_RR_SAMPLE_CNT_MASK)

#define LPCMP_RRCR0_RR_SAMPLE_THRESHOLD_MASK     (0xF0000000U)
#define LPCMP_RRCR0_RR_SAMPLE_THRESHOLD_SHIFT    (28U)
/*! RR_SAMPLE_THRESHOLD - Sample Time Threshold
 *  0b0000..At least 1 sampled "1", the final result is "1"
 *  0b0001..At least 2 sampled "1", the final result is "1"
 *  0b0010..At least 3 sampled "1", the final result is "1"
 *  0b0011..At least 4 sampled "1", the final result is "1"
 *  0b0100..At least 5 sampled "1", the final result is "1"
 *  0b0101..At least 6 sampled "1", the final result is "1"
 *  0b0110..At least 7 sampled "1", the final result is "1"
 *  0b0111..At least 8 sampled "1", the final result is "1"
 *  0b1000..At least 9 sampled "1", the final result is "1"
 *  0b1001..At least 10 sampled "1", the final result is "1"
 *  0b1010..At least 11 sampled "1", the final result is "1"
 *  0b1011..At least 12 sampled "1", the final result is "1"
 *  0b1100..At least 13 sampled "1", the final result is "1"
 *  0b1101..At least 14 sampled "1", the final result is "1"
 *  0b1110..At least 15 sampled "1", the final result is "1"
 *  0b1111..At least 16 sampled "1", the final result is "1"
 */
#define LPCMP_RRCR0_RR_SAMPLE_THRESHOLD(x)       (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCR0_RR_SAMPLE_THRESHOLD_SHIFT)) & LPCMP_RRCR0_RR_SAMPLE_THRESHOLD_MASK)
/*! @} */

/*! @name RRCR1 - Round Robin Control Register 1 */
/*! @{ */

#define LPCMP_RRCR1_RR_CH0EN_MASK                (0x1U)
#define LPCMP_RRCR1_RR_CH0EN_SHIFT               (0U)
/*! RR_CH0EN - Channel 0 Input Enable in Trigger Mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPCMP_RRCR1_RR_CH0EN(x)                  (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCR1_RR_CH0EN_SHIFT)) & LPCMP_RRCR1_RR_CH0EN_MASK)

#define LPCMP_RRCR1_RR_CH1EN_MASK                (0x2U)
#define LPCMP_RRCR1_RR_CH1EN_SHIFT               (1U)
/*! RR_CH1EN - Channel 1 Input Enable in Trigger Mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPCMP_RRCR1_RR_CH1EN(x)                  (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCR1_RR_CH1EN_SHIFT)) & LPCMP_RRCR1_RR_CH1EN_MASK)

#define LPCMP_RRCR1_RR_CH2EN_MASK                (0x4U)
#define LPCMP_RRCR1_RR_CH2EN_SHIFT               (2U)
/*! RR_CH2EN - Channel 2 Input Enable in Trigger Mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPCMP_RRCR1_RR_CH2EN(x)                  (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCR1_RR_CH2EN_SHIFT)) & LPCMP_RRCR1_RR_CH2EN_MASK)

#define LPCMP_RRCR1_RR_CH3EN_MASK                (0x8U)
#define LPCMP_RRCR1_RR_CH3EN_SHIFT               (3U)
/*! RR_CH3EN - Channel 3 Input Enable in Trigger Mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPCMP_RRCR1_RR_CH3EN(x)                  (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCR1_RR_CH3EN_SHIFT)) & LPCMP_RRCR1_RR_CH3EN_MASK)

#define LPCMP_RRCR1_RR_CH4EN_MASK                (0x10U)
#define LPCMP_RRCR1_RR_CH4EN_SHIFT               (4U)
/*! RR_CH4EN - Channel 4 Input Enable in Trigger Mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPCMP_RRCR1_RR_CH4EN(x)                  (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCR1_RR_CH4EN_SHIFT)) & LPCMP_RRCR1_RR_CH4EN_MASK)

#define LPCMP_RRCR1_RR_CH5EN_MASK                (0x20U)
#define LPCMP_RRCR1_RR_CH5EN_SHIFT               (5U)
/*! RR_CH5EN - Channel 5 Input Enable in Trigger Mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPCMP_RRCR1_RR_CH5EN(x)                  (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCR1_RR_CH5EN_SHIFT)) & LPCMP_RRCR1_RR_CH5EN_MASK)

#define LPCMP_RRCR1_RR_CH6EN_MASK                (0x40U)
#define LPCMP_RRCR1_RR_CH6EN_SHIFT               (6U)
/*! RR_CH6EN - Channel 6 Input Enable in Trigger Mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPCMP_RRCR1_RR_CH6EN(x)                  (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCR1_RR_CH6EN_SHIFT)) & LPCMP_RRCR1_RR_CH6EN_MASK)

#define LPCMP_RRCR1_RR_CH7EN_MASK                (0x80U)
#define LPCMP_RRCR1_RR_CH7EN_SHIFT               (7U)
/*! RR_CH7EN - Channel 7 Input Enable in Trigger Mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPCMP_RRCR1_RR_CH7EN(x)                  (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCR1_RR_CH7EN_SHIFT)) & LPCMP_RRCR1_RR_CH7EN_MASK)

#define LPCMP_RRCR1_FIXP_MASK                    (0x10000U)
#define LPCMP_RRCR1_FIXP_SHIFT                   (16U)
/*! FIXP - Fixed Port
 *  0b0..Fix the plus port. Sweep only the inputs to the minus port.
 *  0b1..Fix the minus port. Sweep only the inputs to the plus port.
 */
#define LPCMP_RRCR1_FIXP(x)                      (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCR1_FIXP_SHIFT)) & LPCMP_RRCR1_FIXP_MASK)

#define LPCMP_RRCR1_FIXCH_MASK                   (0x700000U)
#define LPCMP_RRCR1_FIXCH_SHIFT                  (20U)
/*! FIXCH - Fixed Channel Select
 *  0b000..Channel 0
 *  0b001..Channel 1
 *  0b010..Channel 2
 *  0b011..Channel 3
 *  0b100..Channel 4
 *  0b101..Channel 5
 *  0b110..Channel 6
 *  0b111..Channel 7
 */
#define LPCMP_RRCR1_FIXCH(x)                     (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCR1_FIXCH_SHIFT)) & LPCMP_RRCR1_FIXCH_MASK)
/*! @} */

/*! @name RRCSR - Round Robin Control and Status */
/*! @{ */

#define LPCMP_RRCSR_RR_CH0OUT_MASK               (0x1U)
#define LPCMP_RRCSR_RR_CH0OUT_SHIFT              (0U)
/*! RR_CH0OUT - Comparison Result for Channel 0 */
#define LPCMP_RRCSR_RR_CH0OUT(x)                 (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCSR_RR_CH0OUT_SHIFT)) & LPCMP_RRCSR_RR_CH0OUT_MASK)

#define LPCMP_RRCSR_RR_CH1OUT_MASK               (0x2U)
#define LPCMP_RRCSR_RR_CH1OUT_SHIFT              (1U)
/*! RR_CH1OUT - Comparison Result for Channel 1 */
#define LPCMP_RRCSR_RR_CH1OUT(x)                 (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCSR_RR_CH1OUT_SHIFT)) & LPCMP_RRCSR_RR_CH1OUT_MASK)

#define LPCMP_RRCSR_RR_CH2OUT_MASK               (0x4U)
#define LPCMP_RRCSR_RR_CH2OUT_SHIFT              (2U)
/*! RR_CH2OUT - Comparison Result for Channel 2 */
#define LPCMP_RRCSR_RR_CH2OUT(x)                 (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCSR_RR_CH2OUT_SHIFT)) & LPCMP_RRCSR_RR_CH2OUT_MASK)

#define LPCMP_RRCSR_RR_CH3OUT_MASK               (0x8U)
#define LPCMP_RRCSR_RR_CH3OUT_SHIFT              (3U)
/*! RR_CH3OUT - Comparison Result for Channel 3 */
#define LPCMP_RRCSR_RR_CH3OUT(x)                 (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCSR_RR_CH3OUT_SHIFT)) & LPCMP_RRCSR_RR_CH3OUT_MASK)

#define LPCMP_RRCSR_RR_CH4OUT_MASK               (0x10U)
#define LPCMP_RRCSR_RR_CH4OUT_SHIFT              (4U)
/*! RR_CH4OUT - Comparison Result for Channel 4 */
#define LPCMP_RRCSR_RR_CH4OUT(x)                 (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCSR_RR_CH4OUT_SHIFT)) & LPCMP_RRCSR_RR_CH4OUT_MASK)

#define LPCMP_RRCSR_RR_CH5OUT_MASK               (0x20U)
#define LPCMP_RRCSR_RR_CH5OUT_SHIFT              (5U)
/*! RR_CH5OUT - Comparison Result for Channel 5 */
#define LPCMP_RRCSR_RR_CH5OUT(x)                 (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCSR_RR_CH5OUT_SHIFT)) & LPCMP_RRCSR_RR_CH5OUT_MASK)

#define LPCMP_RRCSR_RR_CH6OUT_MASK               (0x40U)
#define LPCMP_RRCSR_RR_CH6OUT_SHIFT              (6U)
/*! RR_CH6OUT - Comparison Result for Channel 6 */
#define LPCMP_RRCSR_RR_CH6OUT(x)                 (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCSR_RR_CH6OUT_SHIFT)) & LPCMP_RRCSR_RR_CH6OUT_MASK)

#define LPCMP_RRCSR_RR_CH7OUT_MASK               (0x80U)
#define LPCMP_RRCSR_RR_CH7OUT_SHIFT              (7U)
/*! RR_CH7OUT - Comparison Result for Channel 7 */
#define LPCMP_RRCSR_RR_CH7OUT(x)                 (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCSR_RR_CH7OUT_SHIFT)) & LPCMP_RRCSR_RR_CH7OUT_MASK)
/*! @} */

/*! @name RRSR - Round Robin Status */
/*! @{ */

#define LPCMP_RRSR_RR_CH0F_MASK                  (0x1U)
#define LPCMP_RRSR_RR_CH0F_SHIFT                 (0U)
/*! RR_CH0F - Channel 0 Input Changed Flag
 *  0b0..No different
 *  0b1..Different
 */
#define LPCMP_RRSR_RR_CH0F(x)                    (((uint32_t)(((uint32_t)(x)) << LPCMP_RRSR_RR_CH0F_SHIFT)) & LPCMP_RRSR_RR_CH0F_MASK)

#define LPCMP_RRSR_RR_CH1F_MASK                  (0x2U)
#define LPCMP_RRSR_RR_CH1F_SHIFT                 (1U)
/*! RR_CH1F - Channel 1 Input Changed Flag
 *  0b0..No different
 *  0b1..Different
 */
#define LPCMP_RRSR_RR_CH1F(x)                    (((uint32_t)(((uint32_t)(x)) << LPCMP_RRSR_RR_CH1F_SHIFT)) & LPCMP_RRSR_RR_CH1F_MASK)

#define LPCMP_RRSR_RR_CH2F_MASK                  (0x4U)
#define LPCMP_RRSR_RR_CH2F_SHIFT                 (2U)
/*! RR_CH2F - Channel 2 Input Changed Flag
 *  0b0..No different
 *  0b1..Different
 */
#define LPCMP_RRSR_RR_CH2F(x)                    (((uint32_t)(((uint32_t)(x)) << LPCMP_RRSR_RR_CH2F_SHIFT)) & LPCMP_RRSR_RR_CH2F_MASK)

#define LPCMP_RRSR_RR_CH3F_MASK                  (0x8U)
#define LPCMP_RRSR_RR_CH3F_SHIFT                 (3U)
/*! RR_CH3F - Channel 3 Input Changed Flag
 *  0b0..No different
 *  0b1..Different
 */
#define LPCMP_RRSR_RR_CH3F(x)                    (((uint32_t)(((uint32_t)(x)) << LPCMP_RRSR_RR_CH3F_SHIFT)) & LPCMP_RRSR_RR_CH3F_MASK)

#define LPCMP_RRSR_RR_CH4F_MASK                  (0x10U)
#define LPCMP_RRSR_RR_CH4F_SHIFT                 (4U)
/*! RR_CH4F - Channel 4 Input Changed Flag
 *  0b0..No different
 *  0b1..Different
 */
#define LPCMP_RRSR_RR_CH4F(x)                    (((uint32_t)(((uint32_t)(x)) << LPCMP_RRSR_RR_CH4F_SHIFT)) & LPCMP_RRSR_RR_CH4F_MASK)

#define LPCMP_RRSR_RR_CH5F_MASK                  (0x20U)
#define LPCMP_RRSR_RR_CH5F_SHIFT                 (5U)
/*! RR_CH5F - Channel 5 Input Changed Flag
 *  0b0..No different
 *  0b1..Different
 */
#define LPCMP_RRSR_RR_CH5F(x)                    (((uint32_t)(((uint32_t)(x)) << LPCMP_RRSR_RR_CH5F_SHIFT)) & LPCMP_RRSR_RR_CH5F_MASK)

#define LPCMP_RRSR_RR_CH6F_MASK                  (0x40U)
#define LPCMP_RRSR_RR_CH6F_SHIFT                 (6U)
/*! RR_CH6F - Channel 6 Input Changed Flag
 *  0b0..No different
 *  0b1..Different
 */
#define LPCMP_RRSR_RR_CH6F(x)                    (((uint32_t)(((uint32_t)(x)) << LPCMP_RRSR_RR_CH6F_SHIFT)) & LPCMP_RRSR_RR_CH6F_MASK)

#define LPCMP_RRSR_RR_CH7F_MASK                  (0x80U)
#define LPCMP_RRSR_RR_CH7F_SHIFT                 (7U)
/*! RR_CH7F - Channel 7 Input Changed Flag
 *  0b0..No different
 *  0b1..Different
 */
#define LPCMP_RRSR_RR_CH7F(x)                    (((uint32_t)(((uint32_t)(x)) << LPCMP_RRSR_RR_CH7F_SHIFT)) & LPCMP_RRSR_RR_CH7F_MASK)
/*! @} */

/*! @name RRCR2 - Round Robin Control Register 2 */
/*! @{ */

#define LPCMP_RRCR2_RR_TIMER_RELOAD_MASK         (0xFFFFFFFU)
#define LPCMP_RRCR2_RR_TIMER_RELOAD_SHIFT        (0U)
/*! RR_TIMER_RELOAD - Number of Sample Clocks */
#define LPCMP_RRCR2_RR_TIMER_RELOAD(x)           (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCR2_RR_TIMER_RELOAD_SHIFT)) & LPCMP_RRCR2_RR_TIMER_RELOAD_MASK)

#define LPCMP_RRCR2_RR_TIMER_EN_MASK             (0x80000000U)
#define LPCMP_RRCR2_RR_TIMER_EN_SHIFT            (31U)
/*! RR_TIMER_EN - Round-Robin Internal Timer Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define LPCMP_RRCR2_RR_TIMER_EN(x)               (((uint32_t)(((uint32_t)(x)) << LPCMP_RRCR2_RR_TIMER_EN_SHIFT)) & LPCMP_RRCR2_RR_TIMER_EN_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group LPCMP_Register_Masks */


/* LPCMP - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral CMP0 base address */
  #define CMP0_BASE                                (0x500B1000u)
  /** Peripheral CMP0 base address */
  #define CMP0_BASE_NS                             (0x400B1000u)
  /** Peripheral CMP0 base pointer */
  #define CMP0                                     ((LPCMP_Type *)CMP0_BASE)
  /** Peripheral CMP0 base pointer */
  #define CMP0_NS                                  ((LPCMP_Type *)CMP0_BASE_NS)
  /** Array initializer of LPCMP peripheral base addresses */
  #define LPCMP_BASE_ADDRS                         { CMP0_BASE }
  /** Array initializer of LPCMP peripheral base pointers */
  #define LPCMP_BASE_PTRS                          { CMP0 }
  /** Array initializer of LPCMP peripheral base addresses */
  #define LPCMP_BASE_ADDRS_NS                      { CMP0_BASE_NS }
  /** Array initializer of LPCMP peripheral base pointers */
  #define LPCMP_BASE_PTRS_NS                       { CMP0_NS }
#else
  /** Peripheral CMP0 base address */
  #define CMP0_BASE                                (0x400B1000u)
  /** Peripheral CMP0 base pointer */
  #define CMP0                                     ((LPCMP_Type *)CMP0_BASE)
  /** Array initializer of LPCMP peripheral base addresses */
  #define LPCMP_BASE_ADDRS                         { CMP0_BASE }
  /** Array initializer of LPCMP peripheral base pointers */
  #define LPCMP_BASE_PTRS                          { CMP0 }
#endif
/** Interrupt vectors for the LPCMP peripheral type */
#define LPCMP_IRQS                               { CMP0_IRQn }

/*!
 * @}
 */ /* end of group LPCMP_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- LPI2C Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LPI2C_Peripheral_Access_Layer LPI2C Peripheral Access Layer
 * @{
 */

/** LPI2C - Register Layout Typedef */
typedef struct {
  __I  uint32_t VERID;                             /**< Version ID, offset: 0x0 */
  __I  uint32_t PARAM;                             /**< Parameter, offset: 0x4 */
       uint8_t RESERVED_0[8];
  __IO uint32_t MCR;                               /**< Controller Control, offset: 0x10 */
  __IO uint32_t MSR;                               /**< Controller Status, offset: 0x14 */
  __IO uint32_t MIER;                              /**< Controller Interrupt Enable, offset: 0x18 */
  __IO uint32_t MDER;                              /**< Controller DMA Enable, offset: 0x1C */
  __IO uint32_t MCFGR0;                            /**< Controller Configuration 0, offset: 0x20 */
  __IO uint32_t MCFGR1;                            /**< Controller Configuration 1, offset: 0x24 */
  __IO uint32_t MCFGR2;                            /**< Controller Configuration 2, offset: 0x28 */
  __IO uint32_t MCFGR3;                            /**< Controller Configuration 3, offset: 0x2C */
       uint8_t RESERVED_1[16];
  __IO uint32_t MDMR;                              /**< Controller Data Match, offset: 0x40 */
       uint8_t RESERVED_2[4];
  __IO uint32_t MCCR0;                             /**< Controller Clock Configuration 0, offset: 0x48 */
       uint8_t RESERVED_3[4];
  __IO uint32_t MCCR1;                             /**< Controller Clock Configuration 1, offset: 0x50 */
       uint8_t RESERVED_4[4];
  __IO uint32_t MFCR;                              /**< Controller FIFO Control, offset: 0x58 */
  __I  uint32_t MFSR;                              /**< Controller FIFO Status, offset: 0x5C */
  __O  uint32_t MTDR;                              /**< Controller Transmit Data, offset: 0x60 */
       uint8_t RESERVED_5[12];
  __I  uint32_t MRDR;                              /**< Controller Receive Data, offset: 0x70 */
       uint8_t RESERVED_6[4];
  __I  uint32_t MRDROR;                            /**< Controller Receive Data Read Only, offset: 0x78 */
       uint8_t RESERVED_7[148];
  __IO uint32_t SCR;                               /**< Target Control, offset: 0x110 */
  __IO uint32_t SSR;                               /**< Target Status, offset: 0x114 */
  __IO uint32_t SIER;                              /**< Target Interrupt Enable, offset: 0x118 */
  __IO uint32_t SDER;                              /**< Target DMA Enable, offset: 0x11C */
  __IO uint32_t SCFGR0;                            /**< Target Configuration 0, offset: 0x120 */
  __IO uint32_t SCFGR1;                            /**< Target Configuration 1, offset: 0x124 */
  __IO uint32_t SCFGR2;                            /**< Target Configuration 2, offset: 0x128 */
       uint8_t RESERVED_8[20];
  __IO uint32_t SAMR;                              /**< Target Address Match, offset: 0x140 */
       uint8_t RESERVED_9[12];
  __I  uint32_t SASR;                              /**< Target Address Status, offset: 0x150 */
  __IO uint32_t STAR;                              /**< Target Transmit ACK, offset: 0x154 */
       uint8_t RESERVED_10[8];
  __O  uint32_t STDR;                              /**< Target Transmit Data, offset: 0x160 */
       uint8_t RESERVED_11[12];
  __I  uint32_t SRDR;                              /**< Target Receive Data, offset: 0x170 */
       uint8_t RESERVED_12[4];
  __I  uint32_t SRDROR;                            /**< Target Receive Data Read Only, offset: 0x178 */
       uint8_t RESERVED_13[132];
  __O  uint32_t MTCBR[128];                        /**< Controller Transmit Command Burst, array offset: 0x200, array step: 0x4, available only on: AON.LPI2C0/AON__LPI2C0 (missing on LPI2C0, LPI2C1) */
  __O  uint32_t MTDBR[256];                        /**< Transmit Data Burst, array offset: 0x400, array step: 0x4, available only on: AON.LPI2C0/AON__LPI2C0 (missing on LPI2C0, LPI2C1) */
} LPI2C_Type;

/* ----------------------------------------------------------------------------
   -- LPI2C Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LPI2C_Register_Masks LPI2C Register Masks
 * @{
 */

/*! @name VERID - Version ID */
/*! @{ */

#define LPI2C_VERID_FEATURE_MASK                 (0xFFFFU)
#define LPI2C_VERID_FEATURE_SHIFT                (0U)
/*! FEATURE - Feature Specification Number
 *  0b0000000000000010..Controller only, with standard feature set
 *  0b0000000000000011..Controller and target, with standard feature set
 */
#define LPI2C_VERID_FEATURE(x)                   (((uint32_t)(((uint32_t)(x)) << LPI2C_VERID_FEATURE_SHIFT)) & LPI2C_VERID_FEATURE_MASK)

#define LPI2C_VERID_MINOR_MASK                   (0xFF0000U)
#define LPI2C_VERID_MINOR_SHIFT                  (16U)
/*! MINOR - Minor Version Number */
#define LPI2C_VERID_MINOR(x)                     (((uint32_t)(((uint32_t)(x)) << LPI2C_VERID_MINOR_SHIFT)) & LPI2C_VERID_MINOR_MASK)

#define LPI2C_VERID_MAJOR_MASK                   (0xFF000000U)
#define LPI2C_VERID_MAJOR_SHIFT                  (24U)
/*! MAJOR - Major Version Number */
#define LPI2C_VERID_MAJOR(x)                     (((uint32_t)(((uint32_t)(x)) << LPI2C_VERID_MAJOR_SHIFT)) & LPI2C_VERID_MAJOR_MASK)
/*! @} */

/*! @name PARAM - Parameter */
/*! @{ */

#define LPI2C_PARAM_MTXFIFO_MASK                 (0xFU)
#define LPI2C_PARAM_MTXFIFO_SHIFT                (0U)
/*! MTXFIFO - Controller Transmit FIFO Size */
#define LPI2C_PARAM_MTXFIFO(x)                   (((uint32_t)(((uint32_t)(x)) << LPI2C_PARAM_MTXFIFO_SHIFT)) & LPI2C_PARAM_MTXFIFO_MASK)

#define LPI2C_PARAM_MRXFIFO_MASK                 (0xF00U)
#define LPI2C_PARAM_MRXFIFO_SHIFT                (8U)
/*! MRXFIFO - Controller Receive FIFO Size */
#define LPI2C_PARAM_MRXFIFO(x)                   (((uint32_t)(((uint32_t)(x)) << LPI2C_PARAM_MRXFIFO_SHIFT)) & LPI2C_PARAM_MRXFIFO_MASK)
/*! @} */

/*! @name MCR - Controller Control */
/*! @{ */

#define LPI2C_MCR_MEN_MASK                       (0x1U)
#define LPI2C_MCR_MEN_SHIFT                      (0U)
/*! MEN - Controller Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_MCR_MEN(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_MCR_MEN_SHIFT)) & LPI2C_MCR_MEN_MASK)

#define LPI2C_MCR_RST_MASK                       (0x2U)
#define LPI2C_MCR_RST_SHIFT                      (1U)
/*! RST - Software Reset
 *  0b0..No effect
 *  0b1..Reset
 */
#define LPI2C_MCR_RST(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_MCR_RST_SHIFT)) & LPI2C_MCR_RST_MASK)

#define LPI2C_MCR_DOZEN_MASK                     (0x4U)
#define LPI2C_MCR_DOZEN_SHIFT                    (2U)
/*! DOZEN - Doze Mode Enable
 *  0b0..Enable
 *  0b1..Disable
 */
#define LPI2C_MCR_DOZEN(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_MCR_DOZEN_SHIFT)) & LPI2C_MCR_DOZEN_MASK)

#define LPI2C_MCR_DBGEN_MASK                     (0x8U)
#define LPI2C_MCR_DBGEN_SHIFT                    (3U)
/*! DBGEN - Debug Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_MCR_DBGEN(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_MCR_DBGEN_SHIFT)) & LPI2C_MCR_DBGEN_MASK)

#define LPI2C_MCR_RTF_MASK                       (0x100U)
#define LPI2C_MCR_RTF_SHIFT                      (8U)
/*! RTF - Reset Transmit FIFO
 *  0b0..No effect
 *  0b1..Reset transmit FIFO
 */
#define LPI2C_MCR_RTF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_MCR_RTF_SHIFT)) & LPI2C_MCR_RTF_MASK)

#define LPI2C_MCR_RRF_MASK                       (0x200U)
#define LPI2C_MCR_RRF_SHIFT                      (9U)
/*! RRF - Reset Receive FIFO
 *  0b0..No effect
 *  0b1..Reset receive FIFO
 */
#define LPI2C_MCR_RRF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_MCR_RRF_SHIFT)) & LPI2C_MCR_RRF_MASK)
/*! @} */

/*! @name MSR - Controller Status */
/*! @{ */

#define LPI2C_MSR_TDF_MASK                       (0x1U)
#define LPI2C_MSR_TDF_SHIFT                      (0U)
/*! TDF - Transmit Data Flag
 *  0b0..Transmit data not requested
 *  0b1..Transmit data requested
 */
#define LPI2C_MSR_TDF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_TDF_SHIFT)) & LPI2C_MSR_TDF_MASK)

#define LPI2C_MSR_RDF_MASK                       (0x2U)
#define LPI2C_MSR_RDF_SHIFT                      (1U)
/*! RDF - Receive Data Flag
 *  0b0..Receive data not ready
 *  0b1..Receive data ready
 */
#define LPI2C_MSR_RDF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_RDF_SHIFT)) & LPI2C_MSR_RDF_MASK)

#define LPI2C_MSR_EPF_MASK                       (0x100U)
#define LPI2C_MSR_EPF_SHIFT                      (8U)
/*! EPF - End Packet Flag
 *  0b0..No Stop or repeated Start generated
 *  0b0..No effect
 *  0b1..Stop or repeated Start generated
 *  0b1..Clear the flag
 */
#define LPI2C_MSR_EPF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_EPF_SHIFT)) & LPI2C_MSR_EPF_MASK)

#define LPI2C_MSR_SDF_MASK                       (0x200U)
#define LPI2C_MSR_SDF_SHIFT                      (9U)
/*! SDF - Stop Detect Flag
 *  0b0..No Stop condition generated
 *  0b0..No effect
 *  0b1..Stop condition generated
 *  0b1..Clear the flag
 */
#define LPI2C_MSR_SDF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_SDF_SHIFT)) & LPI2C_MSR_SDF_MASK)

#define LPI2C_MSR_NDF_MASK                       (0x400U)
#define LPI2C_MSR_NDF_SHIFT                      (10U)
/*! NDF - NACK Detect Flag
 *  0b0..No unexpected NACK detected
 *  0b0..No effect
 *  0b1..Unexpected NACK detected
 *  0b1..Clear the flag
 */
#define LPI2C_MSR_NDF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_NDF_SHIFT)) & LPI2C_MSR_NDF_MASK)

#define LPI2C_MSR_ALF_MASK                       (0x800U)
#define LPI2C_MSR_ALF_SHIFT                      (11U)
/*! ALF - Arbitration Lost Flag
 *  0b0..Controller did not lose arbitration
 *  0b0..No effect
 *  0b1..Controller lost arbitration
 *  0b1..Clear the flag
 */
#define LPI2C_MSR_ALF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_ALF_SHIFT)) & LPI2C_MSR_ALF_MASK)

#define LPI2C_MSR_FEF_MASK                       (0x1000U)
#define LPI2C_MSR_FEF_SHIFT                      (12U)
/*! FEF - FIFO Error Flag
 *  0b0..No FIFO error
 *  0b0..No effect
 *  0b1..FIFO error
 *  0b1..Clear the flag
 */
#define LPI2C_MSR_FEF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_FEF_SHIFT)) & LPI2C_MSR_FEF_MASK)

#define LPI2C_MSR_PLTF_MASK                      (0x2000U)
#define LPI2C_MSR_PLTF_SHIFT                     (13U)
/*! PLTF - Pin Low Timeout Flag
 *  0b0..Pin low timeout did not occur
 *  0b0..No effect
 *  0b1..Pin low timeout occurred
 *  0b1..Clear the flag
 */
#define LPI2C_MSR_PLTF(x)                        (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_PLTF_SHIFT)) & LPI2C_MSR_PLTF_MASK)

#define LPI2C_MSR_DMF_MASK                       (0x4000U)
#define LPI2C_MSR_DMF_SHIFT                      (14U)
/*! DMF - Data Match Flag
 *  0b0..Matching data not received
 *  0b0..No effect
 *  0b1..Matching data received
 *  0b1..Clear the flag
 */
#define LPI2C_MSR_DMF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_DMF_SHIFT)) & LPI2C_MSR_DMF_MASK)

#define LPI2C_MSR_STF_MASK                       (0x8000U)
#define LPI2C_MSR_STF_SHIFT                      (15U)
/*! STF - Start Flag
 *  0b0..Start condition not detected
 *  0b0..No effect
 *  0b1..Start condition detected
 *  0b1..Clear the flag
 */
#define LPI2C_MSR_STF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_STF_SHIFT)) & LPI2C_MSR_STF_MASK)

#define LPI2C_MSR_MBF_MASK                       (0x1000000U)
#define LPI2C_MSR_MBF_SHIFT                      (24U)
/*! MBF - Controller Busy Flag
 *  0b0..Idle
 *  0b1..Busy
 */
#define LPI2C_MSR_MBF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_MBF_SHIFT)) & LPI2C_MSR_MBF_MASK)

#define LPI2C_MSR_BBF_MASK                       (0x2000000U)
#define LPI2C_MSR_BBF_SHIFT                      (25U)
/*! BBF - Bus Busy Flag
 *  0b0..Idle
 *  0b1..Busy
 */
#define LPI2C_MSR_BBF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_BBF_SHIFT)) & LPI2C_MSR_BBF_MASK)
/*! @} */

/*! @name MIER - Controller Interrupt Enable */
/*! @{ */

#define LPI2C_MIER_TDIE_MASK                     (0x1U)
#define LPI2C_MIER_TDIE_SHIFT                    (0U)
/*! TDIE - Transmit Data Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_MIER_TDIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_TDIE_SHIFT)) & LPI2C_MIER_TDIE_MASK)

#define LPI2C_MIER_RDIE_MASK                     (0x2U)
#define LPI2C_MIER_RDIE_SHIFT                    (1U)
/*! RDIE - Receive Data Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_MIER_RDIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_RDIE_SHIFT)) & LPI2C_MIER_RDIE_MASK)

#define LPI2C_MIER_EPIE_MASK                     (0x100U)
#define LPI2C_MIER_EPIE_SHIFT                    (8U)
/*! EPIE - End Packet Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_MIER_EPIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_EPIE_SHIFT)) & LPI2C_MIER_EPIE_MASK)

#define LPI2C_MIER_SDIE_MASK                     (0x200U)
#define LPI2C_MIER_SDIE_SHIFT                    (9U)
/*! SDIE - Stop Detect Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_MIER_SDIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_SDIE_SHIFT)) & LPI2C_MIER_SDIE_MASK)

#define LPI2C_MIER_NDIE_MASK                     (0x400U)
#define LPI2C_MIER_NDIE_SHIFT                    (10U)
/*! NDIE - NACK Detect Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_MIER_NDIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_NDIE_SHIFT)) & LPI2C_MIER_NDIE_MASK)

#define LPI2C_MIER_ALIE_MASK                     (0x800U)
#define LPI2C_MIER_ALIE_SHIFT                    (11U)
/*! ALIE - Arbitration Lost Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_MIER_ALIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_ALIE_SHIFT)) & LPI2C_MIER_ALIE_MASK)

#define LPI2C_MIER_FEIE_MASK                     (0x1000U)
#define LPI2C_MIER_FEIE_SHIFT                    (12U)
/*! FEIE - FIFO Error Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_MIER_FEIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_FEIE_SHIFT)) & LPI2C_MIER_FEIE_MASK)

#define LPI2C_MIER_PLTIE_MASK                    (0x2000U)
#define LPI2C_MIER_PLTIE_SHIFT                   (13U)
/*! PLTIE - Pin Low Timeout Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_MIER_PLTIE(x)                      (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_PLTIE_SHIFT)) & LPI2C_MIER_PLTIE_MASK)

#define LPI2C_MIER_DMIE_MASK                     (0x4000U)
#define LPI2C_MIER_DMIE_SHIFT                    (14U)
/*! DMIE - Data Match Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_MIER_DMIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_DMIE_SHIFT)) & LPI2C_MIER_DMIE_MASK)

#define LPI2C_MIER_STIE_MASK                     (0x8000U)
#define LPI2C_MIER_STIE_SHIFT                    (15U)
/*! STIE - Start Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_MIER_STIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_STIE_SHIFT)) & LPI2C_MIER_STIE_MASK)
/*! @} */

/*! @name MDER - Controller DMA Enable */
/*! @{ */

#define LPI2C_MDER_TDDE_MASK                     (0x1U)
#define LPI2C_MDER_TDDE_SHIFT                    (0U)
/*! TDDE - Transmit Data DMA Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_MDER_TDDE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_MDER_TDDE_SHIFT)) & LPI2C_MDER_TDDE_MASK)

#define LPI2C_MDER_RDDE_MASK                     (0x2U)
#define LPI2C_MDER_RDDE_SHIFT                    (1U)
/*! RDDE - Receive Data DMA Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_MDER_RDDE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_MDER_RDDE_SHIFT)) & LPI2C_MDER_RDDE_MASK)
/*! @} */

/*! @name MCFGR0 - Controller Configuration 0 */
/*! @{ */

#define LPI2C_MCFGR0_HREN_MASK                   (0x1U)
#define LPI2C_MCFGR0_HREN_SHIFT                  (0U)
/*! HREN - Host Request Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_MCFGR0_HREN(x)                     (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR0_HREN_SHIFT)) & LPI2C_MCFGR0_HREN_MASK)

#define LPI2C_MCFGR0_HRPOL_MASK                  (0x2U)
#define LPI2C_MCFGR0_HRPOL_SHIFT                 (1U)
/*! HRPOL - Host Request Polarity
 *  0b0..Active low
 *  0b1..Active high
 */
#define LPI2C_MCFGR0_HRPOL(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR0_HRPOL_SHIFT)) & LPI2C_MCFGR0_HRPOL_MASK)

#define LPI2C_MCFGR0_HRSEL_MASK                  (0x4U)
#define LPI2C_MCFGR0_HRSEL_SHIFT                 (2U)
/*! HRSEL - Host Request Select
 *  0b0..Host request input is pin HREQ
 *  0b1..Host request input is input trigger
 */
#define LPI2C_MCFGR0_HRSEL(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR0_HRSEL_SHIFT)) & LPI2C_MCFGR0_HRSEL_MASK)

#define LPI2C_MCFGR0_HRDIR_MASK                  (0x8U)
#define LPI2C_MCFGR0_HRDIR_SHIFT                 (3U)
/*! HRDIR - Host Request Direction
 *  0b0..HREQ pin is input (for LPI2C controller)
 *  0b1..HREQ pin is output (for LPI2C target)
 */
#define LPI2C_MCFGR0_HRDIR(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR0_HRDIR_SHIFT)) & LPI2C_MCFGR0_HRDIR_MASK)

#define LPI2C_MCFGR0_CIRFIFO_MASK                (0x100U)
#define LPI2C_MCFGR0_CIRFIFO_SHIFT               (8U)
/*! CIRFIFO - Circular FIFO Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_MCFGR0_CIRFIFO(x)                  (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR0_CIRFIFO_SHIFT)) & LPI2C_MCFGR0_CIRFIFO_MASK)

#define LPI2C_MCFGR0_RDMO_MASK                   (0x200U)
#define LPI2C_MCFGR0_RDMO_SHIFT                  (9U)
/*! RDMO - Receive Data Match Only
 *  0b0..Received data is stored in the receive FIFO
 *  0b1..Received data is discarded unless MSR[DMF] is set
 */
#define LPI2C_MCFGR0_RDMO(x)                     (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR0_RDMO_SHIFT)) & LPI2C_MCFGR0_RDMO_MASK)

#define LPI2C_MCFGR0_RELAX_MASK                  (0x10000U)
#define LPI2C_MCFGR0_RELAX_SHIFT                 (16U)
/*! RELAX - Relaxed Mode
 *  0b0..Normal transfer
 *  0b1..Relaxed transfer
 */
#define LPI2C_MCFGR0_RELAX(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR0_RELAX_SHIFT)) & LPI2C_MCFGR0_RELAX_MASK)

#define LPI2C_MCFGR0_ABORT_MASK                  (0x20000U)
#define LPI2C_MCFGR0_ABORT_SHIFT                 (17U)
/*! ABORT - Abort Transfer
 *  0b0..Normal transfer
 *  0b1..Abort existing transfer and do not start a new one
 */
#define LPI2C_MCFGR0_ABORT(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR0_ABORT_SHIFT)) & LPI2C_MCFGR0_ABORT_MASK)
/*! @} */

/*! @name MCFGR1 - Controller Configuration 1 */
/*! @{ */

#define LPI2C_MCFGR1_PRESCALE_MASK               (0x7U)
#define LPI2C_MCFGR1_PRESCALE_SHIFT              (0U)
/*! PRESCALE - Prescaler
 *  0b000..Divide by 1
 *  0b001..Divide by 2
 *  0b010..Divide by 4
 *  0b011..Divide by 8
 *  0b100..Divide by 16
 *  0b101..Divide by 32
 *  0b110..Divide by 64
 *  0b111..Divide by 128
 */
#define LPI2C_MCFGR1_PRESCALE(x)                 (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR1_PRESCALE_SHIFT)) & LPI2C_MCFGR1_PRESCALE_MASK)

#define LPI2C_MCFGR1_AUTOSTOP_MASK               (0x100U)
#define LPI2C_MCFGR1_AUTOSTOP_SHIFT              (8U)
/*! AUTOSTOP - Automatic Stop Generation
 *  0b0..No effect
 *  0b1..Stop automatically generated
 */
#define LPI2C_MCFGR1_AUTOSTOP(x)                 (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR1_AUTOSTOP_SHIFT)) & LPI2C_MCFGR1_AUTOSTOP_MASK)

#define LPI2C_MCFGR1_IGNACK_MASK                 (0x200U)
#define LPI2C_MCFGR1_IGNACK_SHIFT                (9U)
/*! IGNACK - Ignore NACK
 *  0b0..No effect
 *  0b1..Treat a received NACK as an ACK
 */
#define LPI2C_MCFGR1_IGNACK(x)                   (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR1_IGNACK_SHIFT)) & LPI2C_MCFGR1_IGNACK_MASK)

#define LPI2C_MCFGR1_TIMECFG_MASK                (0x400U)
#define LPI2C_MCFGR1_TIMECFG_SHIFT               (10U)
/*! TIMECFG - Timeout Configuration
 *  0b0..SCL
 *  0b1..SCL or SDA
 */
#define LPI2C_MCFGR1_TIMECFG(x)                  (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR1_TIMECFG_SHIFT)) & LPI2C_MCFGR1_TIMECFG_MASK)

#define LPI2C_MCFGR1_STOPCFG_MASK                (0x800U)
#define LPI2C_MCFGR1_STOPCFG_SHIFT               (11U)
/*! STOPCFG - Stop Configuration
 *  0b0..Any Stop condition
 *  0b1..Last Stop condition
 */
#define LPI2C_MCFGR1_STOPCFG(x)                  (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR1_STOPCFG_SHIFT)) & LPI2C_MCFGR1_STOPCFG_MASK)

#define LPI2C_MCFGR1_STARTCFG_MASK               (0x1000U)
#define LPI2C_MCFGR1_STARTCFG_SHIFT              (12U)
/*! STARTCFG - Start Configuration
 *  0b0..Sets when both I2C bus and LPI2C controller are idle
 *  0b1..Sets when I2C bus is idle
 */
#define LPI2C_MCFGR1_STARTCFG(x)                 (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR1_STARTCFG_SHIFT)) & LPI2C_MCFGR1_STARTCFG_MASK)

#define LPI2C_MCFGR1_MATCFG_MASK                 (0x70000U)
#define LPI2C_MCFGR1_MATCFG_SHIFT                (16U)
/*! MATCFG - Match Configuration
 *  0b000..Match is disabled
 *  0b001..Reserved
 *  0b010..Match is enabled: first data word equals MDMR[MATCH0] OR MDMR[MATCH1]
 *  0b011..Match is enabled: any data word equals MDMR[MATCH0] OR MDMR[MATCH1]
 *  0b100..Match is enabled: (first data word equals MDMR[MATCH0]) AND (second data word equals MDMR[MATCH1)
 *  0b101..Match is enabled: (any data word equals MDMR[MATCH0]) AND (next data word equals MDMR[MATCH1)
 *  0b110..Match is enabled: (first data word AND MDMR[MATCH1]) equals (MDMR[MATCH0] AND MDMR[MATCH1])
 *  0b111..Match is enabled: (any data word AND MDMR[MATCH1]) equals (MDMR[MATCH0] AND MDMR[MATCH1])
 */
#define LPI2C_MCFGR1_MATCFG(x)                   (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR1_MATCFG_SHIFT)) & LPI2C_MCFGR1_MATCFG_MASK)

#define LPI2C_MCFGR1_PINCFG_MASK                 (0x7000000U)
#define LPI2C_MCFGR1_PINCFG_SHIFT                (24U)
/*! PINCFG - Pin Configuration
 *  0b000..Two-pin open drain mode
 *  0b001..Two-pin output only mode (Ultra-Fast mode)
 *  0b010..Two-pin push-pull mode
 *  0b011..Four-pin push-pull mode
 *  0b100..Two-pin open-drain mode with separate LPI2C target
 *  0b101..Two-pin output only mode (Ultra-Fast mode) with separate LPI2C target
 *  0b110..Two-pin push-pull mode with separate LPI2C target
 *  0b111..Four-pin push-pull mode (inverted outputs)
 */
#define LPI2C_MCFGR1_PINCFG(x)                   (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR1_PINCFG_SHIFT)) & LPI2C_MCFGR1_PINCFG_MASK)

#define LPI2C_MCFGR1_FRCHS_MASK                  (0x8000000U)
#define LPI2C_MCFGR1_FRCHS_SHIFT                 (27U)
/*! FRCHS - Force HS Mode
 *  0b0..No effect
 *  0b1..LPI2C pin state forced into HS mode
 */
#define LPI2C_MCFGR1_FRCHS(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR1_FRCHS_SHIFT)) & LPI2C_MCFGR1_FRCHS_MASK)
/*! @} */

/*! @name MCFGR2 - Controller Configuration 2 */
/*! @{ */

#define LPI2C_MCFGR2_BUSIDLE_MASK                (0xFFFU)
#define LPI2C_MCFGR2_BUSIDLE_SHIFT               (0U)
/*! BUSIDLE - Bus Idle Timeout */
#define LPI2C_MCFGR2_BUSIDLE(x)                  (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR2_BUSIDLE_SHIFT)) & LPI2C_MCFGR2_BUSIDLE_MASK)

#define LPI2C_MCFGR2_FILTSCL_MASK                (0xF0000U)
#define LPI2C_MCFGR2_FILTSCL_SHIFT               (16U)
/*! FILTSCL - Glitch Filter SCL */
#define LPI2C_MCFGR2_FILTSCL(x)                  (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR2_FILTSCL_SHIFT)) & LPI2C_MCFGR2_FILTSCL_MASK)

#define LPI2C_MCFGR2_FILTSDA_MASK                (0xF000000U)
#define LPI2C_MCFGR2_FILTSDA_SHIFT               (24U)
/*! FILTSDA - Glitch Filter SDA */
#define LPI2C_MCFGR2_FILTSDA(x)                  (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR2_FILTSDA_SHIFT)) & LPI2C_MCFGR2_FILTSDA_MASK)
/*! @} */

/*! @name MCFGR3 - Controller Configuration 3 */
/*! @{ */

#define LPI2C_MCFGR3_PINLOW_MASK                 (0xFFF00U)
#define LPI2C_MCFGR3_PINLOW_SHIFT                (8U)
/*! PINLOW - Pin Low Timeout */
#define LPI2C_MCFGR3_PINLOW(x)                   (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR3_PINLOW_SHIFT)) & LPI2C_MCFGR3_PINLOW_MASK)
/*! @} */

/*! @name MDMR - Controller Data Match */
/*! @{ */

#define LPI2C_MDMR_MATCH0_MASK                   (0xFFU)
#define LPI2C_MDMR_MATCH0_SHIFT                  (0U)
/*! MATCH0 - Match 0 Value */
#define LPI2C_MDMR_MATCH0(x)                     (((uint32_t)(((uint32_t)(x)) << LPI2C_MDMR_MATCH0_SHIFT)) & LPI2C_MDMR_MATCH0_MASK)

#define LPI2C_MDMR_MATCH1_MASK                   (0xFF0000U)
#define LPI2C_MDMR_MATCH1_SHIFT                  (16U)
/*! MATCH1 - Match 1 Value */
#define LPI2C_MDMR_MATCH1(x)                     (((uint32_t)(((uint32_t)(x)) << LPI2C_MDMR_MATCH1_SHIFT)) & LPI2C_MDMR_MATCH1_MASK)
/*! @} */

/*! @name MCCR0 - Controller Clock Configuration 0 */
/*! @{ */

#define LPI2C_MCCR0_CLKLO_MASK                   (0x3FU)
#define LPI2C_MCCR0_CLKLO_SHIFT                  (0U)
/*! CLKLO - Clock Low Period */
#define LPI2C_MCCR0_CLKLO(x)                     (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR0_CLKLO_SHIFT)) & LPI2C_MCCR0_CLKLO_MASK)

#define LPI2C_MCCR0_CLKHI_MASK                   (0x3F00U)
#define LPI2C_MCCR0_CLKHI_SHIFT                  (8U)
/*! CLKHI - Clock High Period */
#define LPI2C_MCCR0_CLKHI(x)                     (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR0_CLKHI_SHIFT)) & LPI2C_MCCR0_CLKHI_MASK)

#define LPI2C_MCCR0_SETHOLD_MASK                 (0x3F0000U)
#define LPI2C_MCCR0_SETHOLD_SHIFT                (16U)
/*! SETHOLD - Setup Hold Delay */
#define LPI2C_MCCR0_SETHOLD(x)                   (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR0_SETHOLD_SHIFT)) & LPI2C_MCCR0_SETHOLD_MASK)

#define LPI2C_MCCR0_DATAVD_MASK                  (0x3F000000U)
#define LPI2C_MCCR0_DATAVD_SHIFT                 (24U)
/*! DATAVD - Data Valid Delay */
#define LPI2C_MCCR0_DATAVD(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR0_DATAVD_SHIFT)) & LPI2C_MCCR0_DATAVD_MASK)
/*! @} */

/*! @name MCCR1 - Controller Clock Configuration 1 */
/*! @{ */

#define LPI2C_MCCR1_CLKLO_MASK                   (0x3FU)
#define LPI2C_MCCR1_CLKLO_SHIFT                  (0U)
/*! CLKLO - Clock Low Period */
#define LPI2C_MCCR1_CLKLO(x)                     (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR1_CLKLO_SHIFT)) & LPI2C_MCCR1_CLKLO_MASK)

#define LPI2C_MCCR1_CLKHI_MASK                   (0x3F00U)
#define LPI2C_MCCR1_CLKHI_SHIFT                  (8U)
/*! CLKHI - Clock High Period */
#define LPI2C_MCCR1_CLKHI(x)                     (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR1_CLKHI_SHIFT)) & LPI2C_MCCR1_CLKHI_MASK)

#define LPI2C_MCCR1_SETHOLD_MASK                 (0x3F0000U)
#define LPI2C_MCCR1_SETHOLD_SHIFT                (16U)
/*! SETHOLD - Setup Hold Delay */
#define LPI2C_MCCR1_SETHOLD(x)                   (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR1_SETHOLD_SHIFT)) & LPI2C_MCCR1_SETHOLD_MASK)

#define LPI2C_MCCR1_DATAVD_MASK                  (0x3F000000U)
#define LPI2C_MCCR1_DATAVD_SHIFT                 (24U)
/*! DATAVD - Data Valid Delay */
#define LPI2C_MCCR1_DATAVD(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR1_DATAVD_SHIFT)) & LPI2C_MCCR1_DATAVD_MASK)
/*! @} */

/*! @name MFCR - Controller FIFO Control */
/*! @{ */

#define LPI2C_MFCR_TXWATER_MASK                  (0xFU)  /* Merged from fields with different position or width, of widths (2, 4), largest definition used */
#define LPI2C_MFCR_TXWATER_SHIFT                 (0U)
/*! TXWATER - Transmit FIFO Watermark */
#define LPI2C_MFCR_TXWATER(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_MFCR_TXWATER_SHIFT)) & LPI2C_MFCR_TXWATER_MASK)  /* Merged from fields with different position or width, of widths (2, 4), largest definition used */

#define LPI2C_MFCR_RXWATER_MASK                  (0xF0000U)  /* Merged from fields with different position or width, of widths (2, 4), largest definition used */
#define LPI2C_MFCR_RXWATER_SHIFT                 (16U)
/*! RXWATER - Receive FIFO Watermark */
#define LPI2C_MFCR_RXWATER(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_MFCR_RXWATER_SHIFT)) & LPI2C_MFCR_RXWATER_MASK)  /* Merged from fields with different position or width, of widths (2, 4), largest definition used */
/*! @} */

/*! @name MFSR - Controller FIFO Status */
/*! @{ */

#define LPI2C_MFSR_TXCOUNT_MASK                  (0x1FU)  /* Merged from fields with different position or width, of widths (3, 5), largest definition used */
#define LPI2C_MFSR_TXCOUNT_SHIFT                 (0U)
/*! TXCOUNT - Transmit FIFO Count */
#define LPI2C_MFSR_TXCOUNT(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_MFSR_TXCOUNT_SHIFT)) & LPI2C_MFSR_TXCOUNT_MASK)  /* Merged from fields with different position or width, of widths (3, 5), largest definition used */

#define LPI2C_MFSR_RXCOUNT_MASK                  (0x1F0000U)  /* Merged from fields with different position or width, of widths (3, 5), largest definition used */
#define LPI2C_MFSR_RXCOUNT_SHIFT                 (16U)
/*! RXCOUNT - Receive FIFO Count */
#define LPI2C_MFSR_RXCOUNT(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_MFSR_RXCOUNT_SHIFT)) & LPI2C_MFSR_RXCOUNT_MASK)  /* Merged from fields with different position or width, of widths (3, 5), largest definition used */
/*! @} */

/*! @name MTDR - Controller Transmit Data */
/*! @{ */

#define LPI2C_MTDR_DATA_MASK                     (0xFFU)
#define LPI2C_MTDR_DATA_SHIFT                    (0U)
/*! DATA - Transmit Data */
#define LPI2C_MTDR_DATA(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDR_DATA_SHIFT)) & LPI2C_MTDR_DATA_MASK)

#define LPI2C_MTDR_CMD_MASK                      (0x700U)
#define LPI2C_MTDR_CMD_SHIFT                     (8U)
/*! CMD - Command Data
 *  0b000..Transmit the value in DATA[7:0]
 *  0b001..Receive (DATA[7:0] + 1) bytes
 *  0b010..Generate Stop condition on I2C bus
 *  0b011..Receive and discard (DATA[7:0] + 1) bytes
 *  0b100..Generate (repeated) Start on the I2C bus and transmit the address in DATA[7:0]
 *  0b101..Generate (repeated) Start on the I2C bus and transmit the address in DATA[7:0] (this transfer expects a NACK to be returned)
 *  0b110..Generate (repeated) Start on the I2C bus and transmit the address in DATA[7:0] using HS mode
 *  0b111..Generate (repeated) Start on the I2C bus and transmit the address in DATA[7:0] using HS mode (this transfer expects a NACK to be returned)
 */
#define LPI2C_MTDR_CMD(x)                        (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDR_CMD_SHIFT)) & LPI2C_MTDR_CMD_MASK)
/*! @} */

/*! @name MRDR - Controller Receive Data */
/*! @{ */

#define LPI2C_MRDR_DATA_MASK                     (0xFFU)
#define LPI2C_MRDR_DATA_SHIFT                    (0U)
/*! DATA - Receive Data */
#define LPI2C_MRDR_DATA(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_MRDR_DATA_SHIFT)) & LPI2C_MRDR_DATA_MASK)

#define LPI2C_MRDR_RXEMPTY_MASK                  (0x4000U)
#define LPI2C_MRDR_RXEMPTY_SHIFT                 (14U)
/*! RXEMPTY - Receive Empty
 *  0b0..Not empty
 *  0b1..Empty
 */
#define LPI2C_MRDR_RXEMPTY(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_MRDR_RXEMPTY_SHIFT)) & LPI2C_MRDR_RXEMPTY_MASK)
/*! @} */

/*! @name MRDROR - Controller Receive Data Read Only */
/*! @{ */

#define LPI2C_MRDROR_DATA_MASK                   (0xFFU)
#define LPI2C_MRDROR_DATA_SHIFT                  (0U)
/*! DATA - Receive Data */
#define LPI2C_MRDROR_DATA(x)                     (((uint32_t)(((uint32_t)(x)) << LPI2C_MRDROR_DATA_SHIFT)) & LPI2C_MRDROR_DATA_MASK)

#define LPI2C_MRDROR_RXEMPTY_MASK                (0x4000U)
#define LPI2C_MRDROR_RXEMPTY_SHIFT               (14U)
/*! RXEMPTY - RX Empty
 *  0b0..Not empty
 *  0b1..Empty
 */
#define LPI2C_MRDROR_RXEMPTY(x)                  (((uint32_t)(((uint32_t)(x)) << LPI2C_MRDROR_RXEMPTY_SHIFT)) & LPI2C_MRDROR_RXEMPTY_MASK)
/*! @} */

/*! @name SCR - Target Control */
/*! @{ */

#define LPI2C_SCR_SEN_MASK                       (0x1U)
#define LPI2C_SCR_SEN_SHIFT                      (0U)
/*! SEN - Target Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SCR_SEN(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_SCR_SEN_SHIFT)) & LPI2C_SCR_SEN_MASK)

#define LPI2C_SCR_RST_MASK                       (0x2U)
#define LPI2C_SCR_RST_SHIFT                      (1U)
/*! RST - Software Reset
 *  0b0..Not reset
 *  0b1..Reset
 */
#define LPI2C_SCR_RST(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_SCR_RST_SHIFT)) & LPI2C_SCR_RST_MASK)

#define LPI2C_SCR_FILTEN_MASK                    (0x10U)
#define LPI2C_SCR_FILTEN_SHIFT                   (4U)
/*! FILTEN - Filter Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SCR_FILTEN(x)                      (((uint32_t)(((uint32_t)(x)) << LPI2C_SCR_FILTEN_SHIFT)) & LPI2C_SCR_FILTEN_MASK)

#define LPI2C_SCR_FILTDZ_MASK                    (0x20U)
#define LPI2C_SCR_FILTDZ_SHIFT                   (5U)
/*! FILTDZ - Filter Doze Enable
 *  0b0..Enable
 *  0b1..Disable
 */
#define LPI2C_SCR_FILTDZ(x)                      (((uint32_t)(((uint32_t)(x)) << LPI2C_SCR_FILTDZ_SHIFT)) & LPI2C_SCR_FILTDZ_MASK)

#define LPI2C_SCR_RTF_MASK                       (0x100U)
#define LPI2C_SCR_RTF_SHIFT                      (8U)
/*! RTF - Reset Transmit FIFO
 *  0b0..No effect
 *  0b1..STDR is now empty
 */
#define LPI2C_SCR_RTF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_SCR_RTF_SHIFT)) & LPI2C_SCR_RTF_MASK)

#define LPI2C_SCR_RRF_MASK                       (0x200U)
#define LPI2C_SCR_RRF_SHIFT                      (9U)
/*! RRF - Reset Receive FIFO
 *  0b0..No effect
 *  0b1..SRDR is now empty
 */
#define LPI2C_SCR_RRF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_SCR_RRF_SHIFT)) & LPI2C_SCR_RRF_MASK)
/*! @} */

/*! @name SSR - Target Status */
/*! @{ */

#define LPI2C_SSR_TDF_MASK                       (0x1U)
#define LPI2C_SSR_TDF_SHIFT                      (0U)
/*! TDF - Transmit Data Flag
 *  0b0..Transmit data not requested
 *  0b1..Transmit data is requested
 */
#define LPI2C_SSR_TDF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_TDF_SHIFT)) & LPI2C_SSR_TDF_MASK)

#define LPI2C_SSR_RDF_MASK                       (0x2U)
#define LPI2C_SSR_RDF_SHIFT                      (1U)
/*! RDF - Receive Data Flag
 *  0b0..Not ready
 *  0b1..Ready
 */
#define LPI2C_SSR_RDF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_RDF_SHIFT)) & LPI2C_SSR_RDF_MASK)

#define LPI2C_SSR_AVF_MASK                       (0x4U)
#define LPI2C_SSR_AVF_SHIFT                      (2U)
/*! AVF - Address Valid Flag
 *  0b0..Not valid
 *  0b1..Valid
 */
#define LPI2C_SSR_AVF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_AVF_SHIFT)) & LPI2C_SSR_AVF_MASK)

#define LPI2C_SSR_TAF_MASK                       (0x8U)
#define LPI2C_SSR_TAF_SHIFT                      (3U)
/*! TAF - Transmit ACK Flag
 *  0b0..Not required
 *  0b1..Required
 */
#define LPI2C_SSR_TAF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_TAF_SHIFT)) & LPI2C_SSR_TAF_MASK)

#define LPI2C_SSR_RSF_MASK                       (0x100U)
#define LPI2C_SSR_RSF_SHIFT                      (8U)
/*! RSF - Repeated Start Flag
 *  0b0..No repeated Start detected
 *  0b0..No effect
 *  0b1..Repeated Start detected
 *  0b1..Clear the flag
 */
#define LPI2C_SSR_RSF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_RSF_SHIFT)) & LPI2C_SSR_RSF_MASK)

#define LPI2C_SSR_SDF_MASK                       (0x200U)
#define LPI2C_SSR_SDF_SHIFT                      (9U)
/*! SDF - Stop Detect Flag
 *  0b0..No Stop detected
 *  0b0..No effect
 *  0b1..Stop detected
 *  0b1..Clear the flag
 */
#define LPI2C_SSR_SDF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_SDF_SHIFT)) & LPI2C_SSR_SDF_MASK)

#define LPI2C_SSR_BEF_MASK                       (0x400U)
#define LPI2C_SSR_BEF_SHIFT                      (10U)
/*! BEF - Bit Error Flag
 *  0b0..No bit error occurred
 *  0b0..No effect
 *  0b1..Bit error occurred
 *  0b1..Clear the flag
 */
#define LPI2C_SSR_BEF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_BEF_SHIFT)) & LPI2C_SSR_BEF_MASK)

#define LPI2C_SSR_FEF_MASK                       (0x800U)
#define LPI2C_SSR_FEF_SHIFT                      (11U)
/*! FEF - FIFO Error Flag
 *  0b0..No FIFO error
 *  0b0..No effect
 *  0b1..FIFO error
 *  0b1..Clear the flag
 */
#define LPI2C_SSR_FEF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_FEF_SHIFT)) & LPI2C_SSR_FEF_MASK)

#define LPI2C_SSR_AM0F_MASK                      (0x1000U)
#define LPI2C_SSR_AM0F_SHIFT                     (12U)
/*! AM0F - Address Match 0 Flag
 *  0b0..ADDR0 matching address not received
 *  0b1..ADDR0 matching address received
 */
#define LPI2C_SSR_AM0F(x)                        (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_AM0F_SHIFT)) & LPI2C_SSR_AM0F_MASK)

#define LPI2C_SSR_AM1F_MASK                      (0x2000U)
#define LPI2C_SSR_AM1F_SHIFT                     (13U)
/*! AM1F - Address Match 1 Flag
 *  0b0..Matching address not received
 *  0b1..Matching address received
 */
#define LPI2C_SSR_AM1F(x)                        (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_AM1F_SHIFT)) & LPI2C_SSR_AM1F_MASK)

#define LPI2C_SSR_GCF_MASK                       (0x4000U)
#define LPI2C_SSR_GCF_SHIFT                      (14U)
/*! GCF - General Call Flag
 *  0b0..General call address disabled or not detected
 *  0b1..General call address detected
 */
#define LPI2C_SSR_GCF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_GCF_SHIFT)) & LPI2C_SSR_GCF_MASK)

#define LPI2C_SSR_SARF_MASK                      (0x8000U)
#define LPI2C_SSR_SARF_SHIFT                     (15U)
/*! SARF - SMBus Alert Response Flag
 *  0b0..Disabled or not detected
 *  0b1..Enabled and detected
 */
#define LPI2C_SSR_SARF(x)                        (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_SARF_SHIFT)) & LPI2C_SSR_SARF_MASK)

#define LPI2C_SSR_SBF_MASK                       (0x1000000U)
#define LPI2C_SSR_SBF_SHIFT                      (24U)
/*! SBF - Target Busy Flag
 *  0b0..Idle
 *  0b1..Busy
 */
#define LPI2C_SSR_SBF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_SBF_SHIFT)) & LPI2C_SSR_SBF_MASK)

#define LPI2C_SSR_BBF_MASK                       (0x2000000U)
#define LPI2C_SSR_BBF_SHIFT                      (25U)
/*! BBF - Bus Busy Flag
 *  0b0..Idle
 *  0b1..Busy
 */
#define LPI2C_SSR_BBF(x)                         (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_BBF_SHIFT)) & LPI2C_SSR_BBF_MASK)
/*! @} */

/*! @name SIER - Target Interrupt Enable */
/*! @{ */

#define LPI2C_SIER_TDIE_MASK                     (0x1U)
#define LPI2C_SIER_TDIE_SHIFT                    (0U)
/*! TDIE - Transmit Data Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SIER_TDIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_TDIE_SHIFT)) & LPI2C_SIER_TDIE_MASK)

#define LPI2C_SIER_RDIE_MASK                     (0x2U)
#define LPI2C_SIER_RDIE_SHIFT                    (1U)
/*! RDIE - Receive Data Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SIER_RDIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_RDIE_SHIFT)) & LPI2C_SIER_RDIE_MASK)

#define LPI2C_SIER_AVIE_MASK                     (0x4U)
#define LPI2C_SIER_AVIE_SHIFT                    (2U)
/*! AVIE - Address Valid Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SIER_AVIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_AVIE_SHIFT)) & LPI2C_SIER_AVIE_MASK)

#define LPI2C_SIER_TAIE_MASK                     (0x8U)
#define LPI2C_SIER_TAIE_SHIFT                    (3U)
/*! TAIE - Transmit ACK Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SIER_TAIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_TAIE_SHIFT)) & LPI2C_SIER_TAIE_MASK)

#define LPI2C_SIER_RSIE_MASK                     (0x100U)
#define LPI2C_SIER_RSIE_SHIFT                    (8U)
/*! RSIE - Repeated Start Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SIER_RSIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_RSIE_SHIFT)) & LPI2C_SIER_RSIE_MASK)

#define LPI2C_SIER_SDIE_MASK                     (0x200U)
#define LPI2C_SIER_SDIE_SHIFT                    (9U)
/*! SDIE - Stop Detect Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SIER_SDIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_SDIE_SHIFT)) & LPI2C_SIER_SDIE_MASK)

#define LPI2C_SIER_BEIE_MASK                     (0x400U)
#define LPI2C_SIER_BEIE_SHIFT                    (10U)
/*! BEIE - Bit Error Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SIER_BEIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_BEIE_SHIFT)) & LPI2C_SIER_BEIE_MASK)

#define LPI2C_SIER_FEIE_MASK                     (0x800U)
#define LPI2C_SIER_FEIE_SHIFT                    (11U)
/*! FEIE - FIFO Error Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SIER_FEIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_FEIE_SHIFT)) & LPI2C_SIER_FEIE_MASK)

#define LPI2C_SIER_AM0IE_MASK                    (0x1000U)
#define LPI2C_SIER_AM0IE_SHIFT                   (12U)
/*! AM0IE - Address Match 0 Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SIER_AM0IE(x)                      (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_AM0IE_SHIFT)) & LPI2C_SIER_AM0IE_MASK)

#define LPI2C_SIER_AM1IE_MASK                    (0x2000U)
#define LPI2C_SIER_AM1IE_SHIFT                   (13U)
/*! AM1IE - Address Match 1 Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SIER_AM1IE(x)                      (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_AM1IE_SHIFT)) & LPI2C_SIER_AM1IE_MASK)

#define LPI2C_SIER_GCIE_MASK                     (0x4000U)
#define LPI2C_SIER_GCIE_SHIFT                    (14U)
/*! GCIE - General Call Interrupt Enable
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define LPI2C_SIER_GCIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_GCIE_SHIFT)) & LPI2C_SIER_GCIE_MASK)

#define LPI2C_SIER_SARIE_MASK                    (0x8000U)
#define LPI2C_SIER_SARIE_SHIFT                   (15U)
/*! SARIE - SMBus Alert Response Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SIER_SARIE(x)                      (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_SARIE_SHIFT)) & LPI2C_SIER_SARIE_MASK)
/*! @} */

/*! @name SDER - Target DMA Enable */
/*! @{ */

#define LPI2C_SDER_TDDE_MASK                     (0x1U)
#define LPI2C_SDER_TDDE_SHIFT                    (0U)
/*! TDDE - Transmit Data DMA Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SDER_TDDE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_SDER_TDDE_SHIFT)) & LPI2C_SDER_TDDE_MASK)

#define LPI2C_SDER_RDDE_MASK                     (0x2U)
#define LPI2C_SDER_RDDE_SHIFT                    (1U)
/*! RDDE - Receive Data DMA Enable
 *  0b0..Disable DMA request
 *  0b1..Enable DMA request
 */
#define LPI2C_SDER_RDDE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_SDER_RDDE_SHIFT)) & LPI2C_SDER_RDDE_MASK)

#define LPI2C_SDER_AVDE_MASK                     (0x4U)
#define LPI2C_SDER_AVDE_SHIFT                    (2U)
/*! AVDE - Address Valid DMA Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SDER_AVDE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_SDER_AVDE_SHIFT)) & LPI2C_SDER_AVDE_MASK)

#define LPI2C_SDER_RSDE_MASK                     (0x100U)
#define LPI2C_SDER_RSDE_SHIFT                    (8U)
/*! RSDE - Repeated Start DMA Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SDER_RSDE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_SDER_RSDE_SHIFT)) & LPI2C_SDER_RSDE_MASK)

#define LPI2C_SDER_SDDE_MASK                     (0x200U)
#define LPI2C_SDER_SDDE_SHIFT                    (9U)
/*! SDDE - Stop Detect DMA Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SDER_SDDE(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_SDER_SDDE_SHIFT)) & LPI2C_SDER_SDDE_MASK)
/*! @} */

/*! @name SCFGR0 - Target Configuration 0 */
/*! @{ */

#define LPI2C_SCFGR0_RDREQ_MASK                  (0x1U)
#define LPI2C_SCFGR0_RDREQ_SHIFT                 (0U)
/*! RDREQ - Read Request
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SCFGR0_RDREQ(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR0_RDREQ_SHIFT)) & LPI2C_SCFGR0_RDREQ_MASK)

#define LPI2C_SCFGR0_RDACK_MASK                  (0x2U)
#define LPI2C_SCFGR0_RDACK_SHIFT                 (1U)
/*! RDACK - Read Acknowledge Flag
 *  0b0..Read Request not acknowledged
 *  0b1..Read Request acknowledged
 */
#define LPI2C_SCFGR0_RDACK(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR0_RDACK_SHIFT)) & LPI2C_SCFGR0_RDACK_MASK)
/*! @} */

/*! @name SCFGR1 - Target Configuration 1 */
/*! @{ */

#define LPI2C_SCFGR1_ADRSTALL_MASK               (0x1U)
#define LPI2C_SCFGR1_ADRSTALL_SHIFT              (0U)
/*! ADRSTALL - Address SCL Stall
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SCFGR1_ADRSTALL(x)                 (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_ADRSTALL_SHIFT)) & LPI2C_SCFGR1_ADRSTALL_MASK)

#define LPI2C_SCFGR1_RXSTALL_MASK                (0x2U)
#define LPI2C_SCFGR1_RXSTALL_SHIFT               (1U)
/*! RXSTALL - RX SCL Stall
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SCFGR1_RXSTALL(x)                  (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_RXSTALL_SHIFT)) & LPI2C_SCFGR1_RXSTALL_MASK)

#define LPI2C_SCFGR1_TXDSTALL_MASK               (0x4U)
#define LPI2C_SCFGR1_TXDSTALL_SHIFT              (2U)
/*! TXDSTALL - Transmit Data SCL Stall
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SCFGR1_TXDSTALL(x)                 (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_TXDSTALL_SHIFT)) & LPI2C_SCFGR1_TXDSTALL_MASK)

#define LPI2C_SCFGR1_ACKSTALL_MASK               (0x8U)
#define LPI2C_SCFGR1_ACKSTALL_SHIFT              (3U)
/*! ACKSTALL - ACK SCL Stall
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SCFGR1_ACKSTALL(x)                 (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_ACKSTALL_SHIFT)) & LPI2C_SCFGR1_ACKSTALL_MASK)

#define LPI2C_SCFGR1_RXNACK_MASK                 (0x10U)
#define LPI2C_SCFGR1_RXNACK_SHIFT                (4U)
/*! RXNACK - Receive NACK
 *  0b0..ACK or NACK always determined by STAR[TXNACK]
 *  0b1..NACK always generated on address overrun or receive data overrun, otherwise ACK or NACK is determined by STAR[TXNACK]
 */
#define LPI2C_SCFGR1_RXNACK(x)                   (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_RXNACK_SHIFT)) & LPI2C_SCFGR1_RXNACK_MASK)

#define LPI2C_SCFGR1_GCEN_MASK                   (0x100U)
#define LPI2C_SCFGR1_GCEN_SHIFT                  (8U)
/*! GCEN - General Call Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SCFGR1_GCEN(x)                     (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_GCEN_SHIFT)) & LPI2C_SCFGR1_GCEN_MASK)

#define LPI2C_SCFGR1_SAEN_MASK                   (0x200U)
#define LPI2C_SCFGR1_SAEN_SHIFT                  (9U)
/*! SAEN - SMBus Alert Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SCFGR1_SAEN(x)                     (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_SAEN_SHIFT)) & LPI2C_SCFGR1_SAEN_MASK)

#define LPI2C_SCFGR1_TXCFG_MASK                  (0x400U)
#define LPI2C_SCFGR1_TXCFG_SHIFT                 (10U)
/*! TXCFG - Transmit Flag Configuration
 *  0b0..MSR[TDF] is set only during a target-transmit transfer when STDR is empty
 *  0b1..MSR[TDF] is set whenever STDR is empty
 */
#define LPI2C_SCFGR1_TXCFG(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_TXCFG_SHIFT)) & LPI2C_SCFGR1_TXCFG_MASK)

#define LPI2C_SCFGR1_RXCFG_MASK                  (0x800U)
#define LPI2C_SCFGR1_RXCFG_SHIFT                 (11U)
/*! RXCFG - Receive Data Configuration
 *  0b0..Return received data, clear MSR[RDF]
 *  0b1..Return SASR and clear SSR[AVF] when SSR[AVF] is set, return received data and clear MSR[RDF] when SSR[AFV] is not set
 */
#define LPI2C_SCFGR1_RXCFG(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_RXCFG_SHIFT)) & LPI2C_SCFGR1_RXCFG_MASK)

#define LPI2C_SCFGR1_IGNACK_MASK                 (0x1000U)
#define LPI2C_SCFGR1_IGNACK_SHIFT                (12U)
/*! IGNACK - Ignore NACK
 *  0b0..End transfer on NACK
 *  0b1..Do not end transfer on NACK
 */
#define LPI2C_SCFGR1_IGNACK(x)                   (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_IGNACK_SHIFT)) & LPI2C_SCFGR1_IGNACK_MASK)

#define LPI2C_SCFGR1_HSMEN_MASK                  (0x2000U)
#define LPI2C_SCFGR1_HSMEN_SHIFT                 (13U)
/*! HSMEN - HS Mode Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SCFGR1_HSMEN(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_HSMEN_SHIFT)) & LPI2C_SCFGR1_HSMEN_MASK)

#define LPI2C_SCFGR1_ADDRCFG_MASK                (0x70000U)
#define LPI2C_SCFGR1_ADDRCFG_SHIFT               (16U)
/*! ADDRCFG - Address Configuration
 *  0b000..Address match 0 (7-bit)
 *  0b001..Address match 0 (10-bit)
 *  0b010..Address match 0 (7-bit) or address match 1 (7-bit)
 *  0b011..Address match 0 (10-bit) or address match 1 (10-bit)
 *  0b100..Address match 0 (7-bit) or address match 1 (10-bit)
 *  0b101..Address match 0 (10-bit) or address match 1 (7-bit)
 *  0b110..From address match 0 (7-bit) to address match 1 (7-bit)
 *  0b111..From address match 0 (10-bit) to address match 1 (10-bit)
 */
#define LPI2C_SCFGR1_ADDRCFG(x)                  (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_ADDRCFG_SHIFT)) & LPI2C_SCFGR1_ADDRCFG_MASK)

#define LPI2C_SCFGR1_RXALL_MASK                  (0x1000000U)
#define LPI2C_SCFGR1_RXALL_SHIFT                 (24U)
/*! RXALL - Receive All
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPI2C_SCFGR1_RXALL(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_RXALL_SHIFT)) & LPI2C_SCFGR1_RXALL_MASK)

#define LPI2C_SCFGR1_RSCFG_MASK                  (0x2000000U)
#define LPI2C_SCFGR1_RSCFG_SHIFT                 (25U)
/*! RSCFG - Repeated Start Configuration
 *  0b0..Any repeated Start condition following an address match
 *  0b1..Any repeated Start condition
 */
#define LPI2C_SCFGR1_RSCFG(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_RSCFG_SHIFT)) & LPI2C_SCFGR1_RSCFG_MASK)

#define LPI2C_SCFGR1_SDCFG_MASK                  (0x4000000U)
#define LPI2C_SCFGR1_SDCFG_SHIFT                 (26U)
/*! SDCFG - Stop Detect Configuration
 *  0b0..Any Stop condition following an address match
 *  0b1..Any Stop condition
 */
#define LPI2C_SCFGR1_SDCFG(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_SDCFG_SHIFT)) & LPI2C_SCFGR1_SDCFG_MASK)
/*! @} */

/*! @name SCFGR2 - Target Configuration 2 */
/*! @{ */

#define LPI2C_SCFGR2_CLKHOLD_MASK                (0xFU)
#define LPI2C_SCFGR2_CLKHOLD_SHIFT               (0U)
/*! CLKHOLD - Clock Hold Time */
#define LPI2C_SCFGR2_CLKHOLD(x)                  (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR2_CLKHOLD_SHIFT)) & LPI2C_SCFGR2_CLKHOLD_MASK)

#define LPI2C_SCFGR2_DATAVD_MASK                 (0x3F00U)
#define LPI2C_SCFGR2_DATAVD_SHIFT                (8U)
/*! DATAVD - Data Valid Delay */
#define LPI2C_SCFGR2_DATAVD(x)                   (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR2_DATAVD_SHIFT)) & LPI2C_SCFGR2_DATAVD_MASK)

#define LPI2C_SCFGR2_FILTSCL_MASK                (0xF0000U)
#define LPI2C_SCFGR2_FILTSCL_SHIFT               (16U)
/*! FILTSCL - Glitch Filter SCL */
#define LPI2C_SCFGR2_FILTSCL(x)                  (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR2_FILTSCL_SHIFT)) & LPI2C_SCFGR2_FILTSCL_MASK)

#define LPI2C_SCFGR2_FILTSDA_MASK                (0xF000000U)
#define LPI2C_SCFGR2_FILTSDA_SHIFT               (24U)
/*! FILTSDA - Glitch Filter SDA */
#define LPI2C_SCFGR2_FILTSDA(x)                  (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR2_FILTSDA_SHIFT)) & LPI2C_SCFGR2_FILTSDA_MASK)
/*! @} */

/*! @name SAMR - Target Address Match */
/*! @{ */

#define LPI2C_SAMR_ADDR0_MASK                    (0x7FEU)
#define LPI2C_SAMR_ADDR0_SHIFT                   (1U)
/*! ADDR0 - Address 0 Value */
#define LPI2C_SAMR_ADDR0(x)                      (((uint32_t)(((uint32_t)(x)) << LPI2C_SAMR_ADDR0_SHIFT)) & LPI2C_SAMR_ADDR0_MASK)

#define LPI2C_SAMR_ADDR1_MASK                    (0x7FE0000U)
#define LPI2C_SAMR_ADDR1_SHIFT                   (17U)
/*! ADDR1 - Address 1 Value */
#define LPI2C_SAMR_ADDR1(x)                      (((uint32_t)(((uint32_t)(x)) << LPI2C_SAMR_ADDR1_SHIFT)) & LPI2C_SAMR_ADDR1_MASK)
/*! @} */

/*! @name SASR - Target Address Status */
/*! @{ */

#define LPI2C_SASR_RADDR_MASK                    (0x7FFU)
#define LPI2C_SASR_RADDR_SHIFT                   (0U)
/*! RADDR - Received Address */
#define LPI2C_SASR_RADDR(x)                      (((uint32_t)(((uint32_t)(x)) << LPI2C_SASR_RADDR_SHIFT)) & LPI2C_SASR_RADDR_MASK)

#define LPI2C_SASR_ANV_MASK                      (0x4000U)
#define LPI2C_SASR_ANV_SHIFT                     (14U)
/*! ANV - Address Not Valid
 *  0b0..Valid
 *  0b1..Not valid
 */
#define LPI2C_SASR_ANV(x)                        (((uint32_t)(((uint32_t)(x)) << LPI2C_SASR_ANV_SHIFT)) & LPI2C_SASR_ANV_MASK)
/*! @} */

/*! @name STAR - Target Transmit ACK */
/*! @{ */

#define LPI2C_STAR_TXNACK_MASK                   (0x1U)
#define LPI2C_STAR_TXNACK_SHIFT                  (0U)
/*! TXNACK - Transmit NACK
 *  0b0..Transmit ACK
 *  0b1..Transmit NACK
 */
#define LPI2C_STAR_TXNACK(x)                     (((uint32_t)(((uint32_t)(x)) << LPI2C_STAR_TXNACK_SHIFT)) & LPI2C_STAR_TXNACK_MASK)
/*! @} */

/*! @name STDR - Target Transmit Data */
/*! @{ */

#define LPI2C_STDR_DATA_MASK                     (0xFFU)
#define LPI2C_STDR_DATA_SHIFT                    (0U)
/*! DATA - Transmit Data */
#define LPI2C_STDR_DATA(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_STDR_DATA_SHIFT)) & LPI2C_STDR_DATA_MASK)
/*! @} */

/*! @name SRDR - Target Receive Data */
/*! @{ */

#define LPI2C_SRDR_DATA_MASK                     (0xFFU)
#define LPI2C_SRDR_DATA_SHIFT                    (0U)
/*! DATA - Received Data */
#define LPI2C_SRDR_DATA(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_SRDR_DATA_SHIFT)) & LPI2C_SRDR_DATA_MASK)

#define LPI2C_SRDR_RADDR_MASK                    (0x700U)
#define LPI2C_SRDR_RADDR_SHIFT                   (8U)
/*! RADDR - Received Address */
#define LPI2C_SRDR_RADDR(x)                      (((uint32_t)(((uint32_t)(x)) << LPI2C_SRDR_RADDR_SHIFT)) & LPI2C_SRDR_RADDR_MASK)

#define LPI2C_SRDR_RXEMPTY_MASK                  (0x4000U)
#define LPI2C_SRDR_RXEMPTY_SHIFT                 (14U)
/*! RXEMPTY - Receive Empty
 *  0b0..Not empty
 *  0b1..Empty
 */
#define LPI2C_SRDR_RXEMPTY(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_SRDR_RXEMPTY_SHIFT)) & LPI2C_SRDR_RXEMPTY_MASK)

#define LPI2C_SRDR_SOF_MASK                      (0x8000U)
#define LPI2C_SRDR_SOF_SHIFT                     (15U)
/*! SOF - Start of Frame
 *  0b0..Not first
 *  0b1..First
 */
#define LPI2C_SRDR_SOF(x)                        (((uint32_t)(((uint32_t)(x)) << LPI2C_SRDR_SOF_SHIFT)) & LPI2C_SRDR_SOF_MASK)
/*! @} */

/*! @name SRDROR - Target Receive Data Read Only */
/*! @{ */

#define LPI2C_SRDROR_DATA_MASK                   (0xFFU)
#define LPI2C_SRDROR_DATA_SHIFT                  (0U)
/*! DATA - Receive Data */
#define LPI2C_SRDROR_DATA(x)                     (((uint32_t)(((uint32_t)(x)) << LPI2C_SRDROR_DATA_SHIFT)) & LPI2C_SRDROR_DATA_MASK)

#define LPI2C_SRDROR_RADDR_MASK                  (0x700U)
#define LPI2C_SRDROR_RADDR_SHIFT                 (8U)
/*! RADDR - Received Address */
#define LPI2C_SRDROR_RADDR(x)                    (((uint32_t)(((uint32_t)(x)) << LPI2C_SRDROR_RADDR_SHIFT)) & LPI2C_SRDROR_RADDR_MASK)

#define LPI2C_SRDROR_RXEMPTY_MASK                (0x4000U)
#define LPI2C_SRDROR_RXEMPTY_SHIFT               (14U)
/*! RXEMPTY - Receive Empty
 *  0b0..Not empty
 *  0b1..Empty
 */
#define LPI2C_SRDROR_RXEMPTY(x)                  (((uint32_t)(((uint32_t)(x)) << LPI2C_SRDROR_RXEMPTY_SHIFT)) & LPI2C_SRDROR_RXEMPTY_MASK)

#define LPI2C_SRDROR_SOF_MASK                    (0x8000U)
#define LPI2C_SRDROR_SOF_SHIFT                   (15U)
/*! SOF - Start of Frame
 *  0b0..Not the first
 *  0b1..First
 */
#define LPI2C_SRDROR_SOF(x)                      (((uint32_t)(((uint32_t)(x)) << LPI2C_SRDROR_SOF_SHIFT)) & LPI2C_SRDROR_SOF_MASK)
/*! @} */

/*! @name MTCBR - Controller Transmit Command Burst */
/*! @{ */

#define LPI2C_MTCBR_DATA_MASK                    (0xFFU)
#define LPI2C_MTCBR_DATA_SHIFT                   (0U)
/*! DATA - Data */
#define LPI2C_MTCBR_DATA(x)                      (((uint32_t)(((uint32_t)(x)) << LPI2C_MTCBR_DATA_SHIFT)) & LPI2C_MTCBR_DATA_MASK)

#define LPI2C_MTCBR_CMD_MASK                     (0x700U)
#define LPI2C_MTCBR_CMD_SHIFT                    (8U)
/*! CMD - Command */
#define LPI2C_MTCBR_CMD(x)                       (((uint32_t)(((uint32_t)(x)) << LPI2C_MTCBR_CMD_SHIFT)) & LPI2C_MTCBR_CMD_MASK)
/*! @} */

/* The count of LPI2C_MTCBR */
#define LPI2C_MTCBR_COUNT                        (128U)

/*! @name MTDBR - Transmit Data Burst */
/*! @{ */

#define LPI2C_MTDBR_DATA0_MASK                   (0xFFU)
#define LPI2C_MTDBR_DATA0_SHIFT                  (0U)
/*! DATA0 - Data */
#define LPI2C_MTDBR_DATA0(x)                     (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)

#define LPI2C_MTDBR_DATA1_MASK                   (0xFF00U)
#define LPI2C_MTDBR_DATA1_SHIFT                  (8U)
/*! DATA1 - Data */
#define LPI2C_MTDBR_DATA1(x)                     (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA1_SHIFT)) & LPI2C_MTDBR_DATA1_MASK)

#define LPI2C_MTDBR_DATA2_MASK                   (0xFF0000U)
#define LPI2C_MTDBR_DATA2_SHIFT                  (16U)
/*! DATA2 - Data */
#define LPI2C_MTDBR_DATA2(x)                     (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA2_SHIFT)) & LPI2C_MTDBR_DATA2_MASK)

#define LPI2C_MTDBR_DATA3_MASK                   (0xFF000000U)
#define LPI2C_MTDBR_DATA3_SHIFT                  (24U)
/*! DATA3 - Data */
#define LPI2C_MTDBR_DATA3(x)                     (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA3_SHIFT)) & LPI2C_MTDBR_DATA3_MASK)
/*! @} */

/* The count of LPI2C_MTDBR */
#define LPI2C_MTDBR_COUNT                        (256U)


/*!
 * @}
 */ /* end of group LPI2C_Register_Masks */


/* LPI2C - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral LPI2C0 base address */
  #define LPI2C0_BASE                              (0x5009A000u)
  /** Peripheral LPI2C0 base address */
  #define LPI2C0_BASE_NS                           (0x4009A000u)
  /** Peripheral LPI2C0 base pointer */
  #define LPI2C0                                   ((LPI2C_Type *)LPI2C0_BASE)
  /** Peripheral LPI2C0 base pointer */
  #define LPI2C0_NS                                ((LPI2C_Type *)LPI2C0_BASE_NS)
  /** Peripheral LPI2C1 base address */
  #define LPI2C1_BASE                              (0x5009B000u)
  /** Peripheral LPI2C1 base address */
  #define LPI2C1_BASE_NS                           (0x4009B000u)
  /** Peripheral LPI2C1 base pointer */
  #define LPI2C1                                   ((LPI2C_Type *)LPI2C1_BASE)
  /** Peripheral LPI2C1 base pointer */
  #define LPI2C1_NS                                ((LPI2C_Type *)LPI2C1_BASE_NS)
  /** Peripheral AON__LPI2C0 base address */
  #define AON__LPI2C0_BASE                         (0xB0080000u)
  /** Peripheral AON__LPI2C0 base address */
  #define AON__LPI2C0_BASE_NS                      (0xA0080000u)
  /** Peripheral AON__LPI2C0 base pointer */
  #define AON__LPI2C0                              ((LPI2C_Type *)AON__LPI2C0_BASE)
  /** Peripheral AON__LPI2C0 base pointer */
  #define AON__LPI2C0_NS                           ((LPI2C_Type *)AON__LPI2C0_BASE_NS)
  /** Array initializer of LPI2C peripheral base addresses */
  #define LPI2C_BASE_ADDRS                         { LPI2C0_BASE, LPI2C1_BASE, AON__LPI2C0_BASE }
  /** Array initializer of LPI2C peripheral base pointers */
  #define LPI2C_BASE_PTRS                          { LPI2C0, LPI2C1, AON__LPI2C0 }
  /** Array initializer of LPI2C peripheral base addresses */
  #define LPI2C_BASE_ADDRS_NS                      { LPI2C0_BASE_NS, LPI2C1_BASE_NS, AON__LPI2C0_BASE_NS }
  /** Array initializer of LPI2C peripheral base pointers */
  #define LPI2C_BASE_PTRS_NS                       { LPI2C0_NS, LPI2C1_NS, AON__LPI2C0_NS }
#else
  /** Peripheral LPI2C0 base address */
  #define LPI2C0_BASE                              (0x4009A000u)
  /** Peripheral LPI2C0 base pointer */
  #define LPI2C0                                   ((LPI2C_Type *)LPI2C0_BASE)
  /** Peripheral LPI2C1 base address */
  #define LPI2C1_BASE                              (0x4009B000u)
  /** Peripheral LPI2C1 base pointer */
  #define LPI2C1                                   ((LPI2C_Type *)LPI2C1_BASE)
  /** Peripheral AON__LPI2C0 base address */
  #define AON__LPI2C0_BASE                         (0xA0080000u)
  /** Peripheral AON__LPI2C0 base pointer */
  #define AON__LPI2C0                              ((LPI2C_Type *)AON__LPI2C0_BASE)
  /** Array initializer of LPI2C peripheral base addresses */
  #define LPI2C_BASE_ADDRS                         { LPI2C0_BASE, LPI2C1_BASE, AON__LPI2C0_BASE }
  /** Array initializer of LPI2C peripheral base pointers */
  #define LPI2C_BASE_PTRS                          { LPI2C0, LPI2C1, AON__LPI2C0 }
#endif
/** Interrupt vectors for the LPI2C peripheral type */
#define LPI2C_IRQS                               { LPI2C0_IRQn, LPI2C1_IRQn, NotAvail_IRQn }

/*!
 * @}
 */ /* end of group LPI2C_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- LPSPI Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LPSPI_Peripheral_Access_Layer LPSPI Peripheral Access Layer
 * @{
 */

/** LPSPI - Register Layout Typedef */
typedef struct {
  __I  uint32_t VERID;                             /**< Version ID, offset: 0x0 */
  __I  uint32_t PARAM;                             /**< Parameter, offset: 0x4 */
       uint8_t RESERVED_0[8];
  __IO uint32_t CR;                                /**< Control, offset: 0x10 */
  __IO uint32_t SR;                                /**< Status, offset: 0x14 */
  __IO uint32_t IER;                               /**< Interrupt Enable, offset: 0x18 */
  __IO uint32_t DER;                               /**< DMA Enable, offset: 0x1C */
  __IO uint32_t CFGR0;                             /**< Configuration 0, offset: 0x20 */
  __IO uint32_t CFGR1;                             /**< Configuration 1, offset: 0x24 */
       uint8_t RESERVED_1[8];
  __IO uint32_t DMR0;                              /**< Data Match 0, offset: 0x30 */
  __IO uint32_t DMR1;                              /**< Data Match 1, offset: 0x34 */
       uint8_t RESERVED_2[8];
  __IO uint32_t CCR;                               /**< Clock Configuration, offset: 0x40 */
  __IO uint32_t CCR1;                              /**< Clock Configuration 1, offset: 0x44 */
       uint8_t RESERVED_3[16];
  __IO uint32_t FCR;                               /**< FIFO Control, offset: 0x58 */
  __I  uint32_t FSR;                               /**< FIFO Status, offset: 0x5C */
  __IO uint32_t TCR;                               /**< Transmit Command, offset: 0x60 */
  __O  uint32_t TDR;                               /**< Transmit Data, offset: 0x64 */
       uint8_t RESERVED_4[8];
  __I  uint32_t RSR;                               /**< Receive Status, offset: 0x70 */
  __I  uint32_t RDR;                               /**< Receive Data, offset: 0x74 */
  __I  uint32_t RDROR;                             /**< Receive Data Read Only, offset: 0x78 */
       uint8_t RESERVED_5[896];
  __O  uint32_t TCBR;                              /**< Transmit Command Burst, offset: 0x3FC */
  __O  uint32_t TDBR[128];                         /**< Transmit Data Burst, array offset: 0x400, array step: 0x4 */
  __I  uint32_t RDBR[128];                         /**< Receive Data Burst, array offset: 0x600, array step: 0x4 */
} LPSPI_Type;

/* ----------------------------------------------------------------------------
   -- LPSPI Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LPSPI_Register_Masks LPSPI Register Masks
 * @{
 */

/*! @name VERID - Version ID */
/*! @{ */

#define LPSPI_VERID_FEATURE_MASK                 (0xFFFFU)
#define LPSPI_VERID_FEATURE_SHIFT                (0U)
/*! FEATURE - Module Identification Number
 *  0b0000000000000100..Standard feature set supporting a 32-bit shift register.
 */
#define LPSPI_VERID_FEATURE(x)                   (((uint32_t)(((uint32_t)(x)) << LPSPI_VERID_FEATURE_SHIFT)) & LPSPI_VERID_FEATURE_MASK)

#define LPSPI_VERID_MINOR_MASK                   (0xFF0000U)
#define LPSPI_VERID_MINOR_SHIFT                  (16U)
/*! MINOR - Minor Version Number */
#define LPSPI_VERID_MINOR(x)                     (((uint32_t)(((uint32_t)(x)) << LPSPI_VERID_MINOR_SHIFT)) & LPSPI_VERID_MINOR_MASK)

#define LPSPI_VERID_MAJOR_MASK                   (0xFF000000U)
#define LPSPI_VERID_MAJOR_SHIFT                  (24U)
/*! MAJOR - Major Version Number */
#define LPSPI_VERID_MAJOR(x)                     (((uint32_t)(((uint32_t)(x)) << LPSPI_VERID_MAJOR_SHIFT)) & LPSPI_VERID_MAJOR_MASK)
/*! @} */

/*! @name PARAM - Parameter */
/*! @{ */

#define LPSPI_PARAM_TXFIFO_MASK                  (0xFFU)
#define LPSPI_PARAM_TXFIFO_SHIFT                 (0U)
/*! TXFIFO - Transmit FIFO Size */
#define LPSPI_PARAM_TXFIFO(x)                    (((uint32_t)(((uint32_t)(x)) << LPSPI_PARAM_TXFIFO_SHIFT)) & LPSPI_PARAM_TXFIFO_MASK)

#define LPSPI_PARAM_RXFIFO_MASK                  (0xFF00U)
#define LPSPI_PARAM_RXFIFO_SHIFT                 (8U)
/*! RXFIFO - Receive FIFO Size */
#define LPSPI_PARAM_RXFIFO(x)                    (((uint32_t)(((uint32_t)(x)) << LPSPI_PARAM_RXFIFO_SHIFT)) & LPSPI_PARAM_RXFIFO_MASK)

#define LPSPI_PARAM_PCSNUM_MASK                  (0xFF0000U)
#define LPSPI_PARAM_PCSNUM_SHIFT                 (16U)
/*! PCSNUM - PCS Number */
#define LPSPI_PARAM_PCSNUM(x)                    (((uint32_t)(((uint32_t)(x)) << LPSPI_PARAM_PCSNUM_SHIFT)) & LPSPI_PARAM_PCSNUM_MASK)
/*! @} */

/*! @name CR - Control */
/*! @{ */

#define LPSPI_CR_MEN_MASK                        (0x1U)
#define LPSPI_CR_MEN_SHIFT                       (0U)
/*! MEN - Module Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPSPI_CR_MEN(x)                          (((uint32_t)(((uint32_t)(x)) << LPSPI_CR_MEN_SHIFT)) & LPSPI_CR_MEN_MASK)

#define LPSPI_CR_RST_MASK                        (0x2U)
#define LPSPI_CR_RST_SHIFT                       (1U)
/*! RST - Software Reset
 *  0b0..Not reset
 *  0b1..Reset
 */
#define LPSPI_CR_RST(x)                          (((uint32_t)(((uint32_t)(x)) << LPSPI_CR_RST_SHIFT)) & LPSPI_CR_RST_MASK)

#define LPSPI_CR_DBGEN_MASK                      (0x8U)
#define LPSPI_CR_DBGEN_SHIFT                     (3U)
/*! DBGEN - Debug Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPSPI_CR_DBGEN(x)                        (((uint32_t)(((uint32_t)(x)) << LPSPI_CR_DBGEN_SHIFT)) & LPSPI_CR_DBGEN_MASK)

#define LPSPI_CR_RTF_MASK                        (0x100U)
#define LPSPI_CR_RTF_SHIFT                       (8U)
/*! RTF - Reset Transmit FIFO
 *  0b0..No effect
 *  0b1..Reset
 */
#define LPSPI_CR_RTF(x)                          (((uint32_t)(((uint32_t)(x)) << LPSPI_CR_RTF_SHIFT)) & LPSPI_CR_RTF_MASK)

#define LPSPI_CR_RRF_MASK                        (0x200U)
#define LPSPI_CR_RRF_SHIFT                       (9U)
/*! RRF - Reset Receive FIFO
 *  0b0..No effect
 *  0b1..Reset
 */
#define LPSPI_CR_RRF(x)                          (((uint32_t)(((uint32_t)(x)) << LPSPI_CR_RRF_SHIFT)) & LPSPI_CR_RRF_MASK)
/*! @} */

/*! @name SR - Status */
/*! @{ */

#define LPSPI_SR_TDF_MASK                        (0x1U)
#define LPSPI_SR_TDF_SHIFT                       (0U)
/*! TDF - Transmit Data Flag
 *  0b0..Transmit data not requested
 *  0b1..Transmit data requested
 */
#define LPSPI_SR_TDF(x)                          (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_TDF_SHIFT)) & LPSPI_SR_TDF_MASK)

#define LPSPI_SR_RDF_MASK                        (0x2U)
#define LPSPI_SR_RDF_SHIFT                       (1U)
/*! RDF - Receive Data Flag
 *  0b0..Receive data not ready
 *  0b1..Receive data ready
 */
#define LPSPI_SR_RDF(x)                          (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_RDF_SHIFT)) & LPSPI_SR_RDF_MASK)

#define LPSPI_SR_WCF_MASK                        (0x100U)
#define LPSPI_SR_WCF_SHIFT                       (8U)
/*! WCF - Word Complete Flag
 *  0b0..Not complete
 *  0b0..No effect
 *  0b1..Complete
 *  0b1..Clear the flag
 */
#define LPSPI_SR_WCF(x)                          (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_WCF_SHIFT)) & LPSPI_SR_WCF_MASK)

#define LPSPI_SR_FCF_MASK                        (0x200U)
#define LPSPI_SR_FCF_SHIFT                       (9U)
/*! FCF - Frame Complete Flag
 *  0b0..Not complete
 *  0b0..No effect
 *  0b1..Complete
 *  0b1..Clear the flag
 */
#define LPSPI_SR_FCF(x)                          (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_FCF_SHIFT)) & LPSPI_SR_FCF_MASK)

#define LPSPI_SR_TCF_MASK                        (0x400U)
#define LPSPI_SR_TCF_SHIFT                       (10U)
/*! TCF - Transfer Complete Flag
 *  0b0..Not complete
 *  0b0..No effect
 *  0b1..Complete
 *  0b1..Clear the flag
 */
#define LPSPI_SR_TCF(x)                          (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_TCF_SHIFT)) & LPSPI_SR_TCF_MASK)

#define LPSPI_SR_TEF_MASK                        (0x800U)
#define LPSPI_SR_TEF_SHIFT                       (11U)
/*! TEF - Transmit Error Flag
 *  0b0..No underrun
 *  0b0..No effect
 *  0b1..Underrun
 *  0b1..Clear the flag
 */
#define LPSPI_SR_TEF(x)                          (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_TEF_SHIFT)) & LPSPI_SR_TEF_MASK)

#define LPSPI_SR_REF_MASK                        (0x1000U)
#define LPSPI_SR_REF_SHIFT                       (12U)
/*! REF - Receive Error Flag
 *  0b0..No overflow
 *  0b0..No effect
 *  0b1..Overflow
 *  0b1..Clear the flag
 */
#define LPSPI_SR_REF(x)                          (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_REF_SHIFT)) & LPSPI_SR_REF_MASK)

#define LPSPI_SR_DMF_MASK                        (0x2000U)
#define LPSPI_SR_DMF_SHIFT                       (13U)
/*! DMF - Data Match Flag
 *  0b0..No match
 *  0b0..No effect
 *  0b1..Match
 *  0b1..Clear the flag
 */
#define LPSPI_SR_DMF(x)                          (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_DMF_SHIFT)) & LPSPI_SR_DMF_MASK)

#define LPSPI_SR_MBF_MASK                        (0x1000000U)
#define LPSPI_SR_MBF_SHIFT                       (24U)
/*! MBF - Module Busy Flag
 *  0b0..LPSPI is idle
 *  0b1..LPSPI is busy
 */
#define LPSPI_SR_MBF(x)                          (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_MBF_SHIFT)) & LPSPI_SR_MBF_MASK)
/*! @} */

/*! @name IER - Interrupt Enable */
/*! @{ */

#define LPSPI_IER_TDIE_MASK                      (0x1U)
#define LPSPI_IER_TDIE_SHIFT                     (0U)
/*! TDIE - Transmit Data Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPSPI_IER_TDIE(x)                        (((uint32_t)(((uint32_t)(x)) << LPSPI_IER_TDIE_SHIFT)) & LPSPI_IER_TDIE_MASK)

#define LPSPI_IER_RDIE_MASK                      (0x2U)
#define LPSPI_IER_RDIE_SHIFT                     (1U)
/*! RDIE - Receive Data Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPSPI_IER_RDIE(x)                        (((uint32_t)(((uint32_t)(x)) << LPSPI_IER_RDIE_SHIFT)) & LPSPI_IER_RDIE_MASK)

#define LPSPI_IER_WCIE_MASK                      (0x100U)
#define LPSPI_IER_WCIE_SHIFT                     (8U)
/*! WCIE - Word Complete Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPSPI_IER_WCIE(x)                        (((uint32_t)(((uint32_t)(x)) << LPSPI_IER_WCIE_SHIFT)) & LPSPI_IER_WCIE_MASK)

#define LPSPI_IER_FCIE_MASK                      (0x200U)
#define LPSPI_IER_FCIE_SHIFT                     (9U)
/*! FCIE - Frame Complete Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPSPI_IER_FCIE(x)                        (((uint32_t)(((uint32_t)(x)) << LPSPI_IER_FCIE_SHIFT)) & LPSPI_IER_FCIE_MASK)

#define LPSPI_IER_TCIE_MASK                      (0x400U)
#define LPSPI_IER_TCIE_SHIFT                     (10U)
/*! TCIE - Transfer Complete Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPSPI_IER_TCIE(x)                        (((uint32_t)(((uint32_t)(x)) << LPSPI_IER_TCIE_SHIFT)) & LPSPI_IER_TCIE_MASK)

#define LPSPI_IER_TEIE_MASK                      (0x800U)
#define LPSPI_IER_TEIE_SHIFT                     (11U)
/*! TEIE - Transmit Error Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPSPI_IER_TEIE(x)                        (((uint32_t)(((uint32_t)(x)) << LPSPI_IER_TEIE_SHIFT)) & LPSPI_IER_TEIE_MASK)

#define LPSPI_IER_REIE_MASK                      (0x1000U)
#define LPSPI_IER_REIE_SHIFT                     (12U)
/*! REIE - Receive Error Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPSPI_IER_REIE(x)                        (((uint32_t)(((uint32_t)(x)) << LPSPI_IER_REIE_SHIFT)) & LPSPI_IER_REIE_MASK)

#define LPSPI_IER_DMIE_MASK                      (0x2000U)
#define LPSPI_IER_DMIE_SHIFT                     (13U)
/*! DMIE - Data Match Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPSPI_IER_DMIE(x)                        (((uint32_t)(((uint32_t)(x)) << LPSPI_IER_DMIE_SHIFT)) & LPSPI_IER_DMIE_MASK)
/*! @} */

/*! @name DER - DMA Enable */
/*! @{ */

#define LPSPI_DER_TDDE_MASK                      (0x1U)
#define LPSPI_DER_TDDE_SHIFT                     (0U)
/*! TDDE - Transmit Data DMA Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPSPI_DER_TDDE(x)                        (((uint32_t)(((uint32_t)(x)) << LPSPI_DER_TDDE_SHIFT)) & LPSPI_DER_TDDE_MASK)

#define LPSPI_DER_RDDE_MASK                      (0x2U)
#define LPSPI_DER_RDDE_SHIFT                     (1U)
/*! RDDE - Receive Data DMA Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPSPI_DER_RDDE(x)                        (((uint32_t)(((uint32_t)(x)) << LPSPI_DER_RDDE_SHIFT)) & LPSPI_DER_RDDE_MASK)

#define LPSPI_DER_FCDE_MASK                      (0x200U)
#define LPSPI_DER_FCDE_SHIFT                     (9U)
/*! FCDE - Frame Complete DMA Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPSPI_DER_FCDE(x)                        (((uint32_t)(((uint32_t)(x)) << LPSPI_DER_FCDE_SHIFT)) & LPSPI_DER_FCDE_MASK)
/*! @} */

/*! @name CFGR0 - Configuration 0 */
/*! @{ */

#define LPSPI_CFGR0_HREN_MASK                    (0x1U)
#define LPSPI_CFGR0_HREN_SHIFT                   (0U)
/*! HREN - Host Request Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPSPI_CFGR0_HREN(x)                      (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR0_HREN_SHIFT)) & LPSPI_CFGR0_HREN_MASK)

#define LPSPI_CFGR0_HRPOL_MASK                   (0x2U)
#define LPSPI_CFGR0_HRPOL_SHIFT                  (1U)
/*! HRPOL - Host Request Polarity
 *  0b0..Active high
 *  0b1..Active low
 */
#define LPSPI_CFGR0_HRPOL(x)                     (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR0_HRPOL_SHIFT)) & LPSPI_CFGR0_HRPOL_MASK)

#define LPSPI_CFGR0_HRSEL_MASK                   (0x4U)
#define LPSPI_CFGR0_HRSEL_SHIFT                  (2U)
/*! HRSEL - Host Request Select
 *  0b0..HREQ pin
 *  0b1..Input trigger
 */
#define LPSPI_CFGR0_HRSEL(x)                     (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR0_HRSEL_SHIFT)) & LPSPI_CFGR0_HRSEL_MASK)

#define LPSPI_CFGR0_HRDIR_MASK                   (0x8U)
#define LPSPI_CFGR0_HRDIR_SHIFT                  (3U)
/*! HRDIR - Host Request Direction
 *  0b0..Input
 *  0b1..Output
 */
#define LPSPI_CFGR0_HRDIR(x)                     (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR0_HRDIR_SHIFT)) & LPSPI_CFGR0_HRDIR_MASK)

#define LPSPI_CFGR0_CIRFIFO_MASK                 (0x100U)
#define LPSPI_CFGR0_CIRFIFO_SHIFT                (8U)
/*! CIRFIFO - Circular FIFO Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPSPI_CFGR0_CIRFIFO(x)                   (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR0_CIRFIFO_SHIFT)) & LPSPI_CFGR0_CIRFIFO_MASK)

#define LPSPI_CFGR0_RDMO_MASK                    (0x200U)
#define LPSPI_CFGR0_RDMO_SHIFT                   (9U)
/*! RDMO - Receive Data Match Only
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPSPI_CFGR0_RDMO(x)                      (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR0_RDMO_SHIFT)) & LPSPI_CFGR0_RDMO_MASK)
/*! @} */

/*! @name CFGR1 - Configuration 1 */
/*! @{ */

#define LPSPI_CFGR1_MASTER_MASK                  (0x1U)
#define LPSPI_CFGR1_MASTER_SHIFT                 (0U)
/*! MASTER - Controller Mode
 *  0b0..Peripheral mode
 *  0b1..Controller mode
 */
#define LPSPI_CFGR1_MASTER(x)                    (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_MASTER_SHIFT)) & LPSPI_CFGR1_MASTER_MASK)

#define LPSPI_CFGR1_SAMPLE_MASK                  (0x2U)
#define LPSPI_CFGR1_SAMPLE_SHIFT                 (1U)
/*! SAMPLE - Sample Point
 *  0b0..SCK edge
 *  0b1..Delayed SCK edge
 */
#define LPSPI_CFGR1_SAMPLE(x)                    (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_SAMPLE_SHIFT)) & LPSPI_CFGR1_SAMPLE_MASK)

#define LPSPI_CFGR1_AUTOPCS_MASK                 (0x4U)
#define LPSPI_CFGR1_AUTOPCS_SHIFT                (2U)
/*! AUTOPCS - Automatic PCS
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPSPI_CFGR1_AUTOPCS(x)                   (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_AUTOPCS_SHIFT)) & LPSPI_CFGR1_AUTOPCS_MASK)

#define LPSPI_CFGR1_NOSTALL_MASK                 (0x8U)
#define LPSPI_CFGR1_NOSTALL_SHIFT                (3U)
/*! NOSTALL - No Stall
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPSPI_CFGR1_NOSTALL(x)                   (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_NOSTALL_SHIFT)) & LPSPI_CFGR1_NOSTALL_MASK)

#define LPSPI_CFGR1_PARTIAL_MASK                 (0x10U)
#define LPSPI_CFGR1_PARTIAL_SHIFT                (4U)
/*! PARTIAL - Partial Enable
 *  0b0..Discard
 *  0b1..Store
 */
#define LPSPI_CFGR1_PARTIAL(x)                   (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_PARTIAL_SHIFT)) & LPSPI_CFGR1_PARTIAL_MASK)

#define LPSPI_CFGR1_PCSPOL_MASK                  (0xF00U)
#define LPSPI_CFGR1_PCSPOL_SHIFT                 (8U)
/*! PCSPOL - Peripheral Chip Select Polarity
 *  0b0000..Active low
 *  0b0001..Active high
 */
#define LPSPI_CFGR1_PCSPOL(x)                    (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_PCSPOL_SHIFT)) & LPSPI_CFGR1_PCSPOL_MASK)

#define LPSPI_CFGR1_MATCFG_MASK                  (0x70000U)
#define LPSPI_CFGR1_MATCFG_SHIFT                 (16U)
/*! MATCFG - Match Configuration
 *  0b000..Match is disabled
 *  0b001..
 *  0b010..Match first data word with compare word
 *  0b011..Match any data word with compare word
 *  0b100..Sequential match, first data word
 *  0b101..Sequential match, any data word
 *  0b110..Match first data word (masked) with compare word (masked)
 *  0b111..Match any data word (masked) with compare word (masked)
 */
#define LPSPI_CFGR1_MATCFG(x)                    (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_MATCFG_SHIFT)) & LPSPI_CFGR1_MATCFG_MASK)

#define LPSPI_CFGR1_PINCFG_MASK                  (0x3000000U)
#define LPSPI_CFGR1_PINCFG_SHIFT                 (24U)
/*! PINCFG - Pin Configuration
 *  0b00..SIN is used for input data; SOUT is used for output data
 *  0b01..SIN is used for both input and output data; only half-duplex serial transfers are supported
 *  0b10..SOUT is used for both input and output data; only half-duplex serial transfers are supported
 *  0b11..SOUT is used for input data; SIN is used for output data
 */
#define LPSPI_CFGR1_PINCFG(x)                    (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_PINCFG_SHIFT)) & LPSPI_CFGR1_PINCFG_MASK)

#define LPSPI_CFGR1_OUTCFG_MASK                  (0x4000000U)
#define LPSPI_CFGR1_OUTCFG_SHIFT                 (26U)
/*! OUTCFG - Output Configuration
 *  0b0..Retain last value
 *  0b1..3-stated
 */
#define LPSPI_CFGR1_OUTCFG(x)                    (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_OUTCFG_SHIFT)) & LPSPI_CFGR1_OUTCFG_MASK)

#define LPSPI_CFGR1_PCSCFG_MASK                  (0x8000000U)
#define LPSPI_CFGR1_PCSCFG_SHIFT                 (27U)
/*! PCSCFG - Peripheral Chip Select Configuration
 *  0b0..PCS[3:2] configured for chip select function
 *  0b1..PCS[3:2] configured for half-duplex 4-bit transfers (PCS[3:2] = DATA[3:2])
 */
#define LPSPI_CFGR1_PCSCFG(x)                    (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_PCSCFG_SHIFT)) & LPSPI_CFGR1_PCSCFG_MASK)
/*! @} */

/*! @name DMR0 - Data Match 0 */
/*! @{ */

#define LPSPI_DMR0_MATCH0_MASK                   (0xFFFFFFFFU)
#define LPSPI_DMR0_MATCH0_SHIFT                  (0U)
/*! MATCH0 - Match 0 Value */
#define LPSPI_DMR0_MATCH0(x)                     (((uint32_t)(((uint32_t)(x)) << LPSPI_DMR0_MATCH0_SHIFT)) & LPSPI_DMR0_MATCH0_MASK)
/*! @} */

/*! @name DMR1 - Data Match 1 */
/*! @{ */

#define LPSPI_DMR1_MATCH1_MASK                   (0xFFFFFFFFU)
#define LPSPI_DMR1_MATCH1_SHIFT                  (0U)
/*! MATCH1 - Match 1 Value */
#define LPSPI_DMR1_MATCH1(x)                     (((uint32_t)(((uint32_t)(x)) << LPSPI_DMR1_MATCH1_SHIFT)) & LPSPI_DMR1_MATCH1_MASK)
/*! @} */

/*! @name CCR - Clock Configuration */
/*! @{ */

#define LPSPI_CCR_SCKDIV_MASK                    (0xFFU)
#define LPSPI_CCR_SCKDIV_SHIFT                   (0U)
/*! SCKDIV - SCK Divider */
#define LPSPI_CCR_SCKDIV(x)                      (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_SCKDIV_SHIFT)) & LPSPI_CCR_SCKDIV_MASK)

#define LPSPI_CCR_DBT_MASK                       (0xFF00U)
#define LPSPI_CCR_DBT_SHIFT                      (8U)
/*! DBT - Delay Between Transfers */
#define LPSPI_CCR_DBT(x)                         (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)

#define LPSPI_CCR_PCSSCK_MASK                    (0xFF0000U)
#define LPSPI_CCR_PCSSCK_SHIFT                   (16U)
/*! PCSSCK - PCS-to-SCK Delay */
#define LPSPI_CCR_PCSSCK(x)                      (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_PCSSCK_SHIFT)) & LPSPI_CCR_PCSSCK_MASK)

#define LPSPI_CCR_SCKPCS_MASK                    (0xFF000000U)
#define LPSPI_CCR_SCKPCS_SHIFT                   (24U)
/*! SCKPCS - SCK-to-PCS Delay */
#define LPSPI_CCR_SCKPCS(x)                      (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_SCKPCS_SHIFT)) & LPSPI_CCR_SCKPCS_MASK)
/*! @} */

/*! @name CCR1 - Clock Configuration 1 */
/*! @{ */

#define LPSPI_CCR1_SCKSET_MASK                   (0xFFU)
#define LPSPI_CCR1_SCKSET_SHIFT                  (0U)
/*! SCKSET - SCK Setup */
#define LPSPI_CCR1_SCKSET(x)                     (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR1_SCKSET_SHIFT)) & LPSPI_CCR1_SCKSET_MASK)

#define LPSPI_CCR1_SCKHLD_MASK                   (0xFF00U)
#define LPSPI_CCR1_SCKHLD_SHIFT                  (8U)
/*! SCKHLD - SCK Hold */
#define LPSPI_CCR1_SCKHLD(x)                     (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR1_SCKHLD_SHIFT)) & LPSPI_CCR1_SCKHLD_MASK)

#define LPSPI_CCR1_PCSPCS_MASK                   (0xFF0000U)
#define LPSPI_CCR1_PCSPCS_SHIFT                  (16U)
/*! PCSPCS - PCS to PCS Delay */
#define LPSPI_CCR1_PCSPCS(x)                     (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR1_PCSPCS_SHIFT)) & LPSPI_CCR1_PCSPCS_MASK)

#define LPSPI_CCR1_SCKSCK_MASK                   (0xFF000000U)
#define LPSPI_CCR1_SCKSCK_SHIFT                  (24U)
/*! SCKSCK - SCK Inter-Frame Delay */
#define LPSPI_CCR1_SCKSCK(x)                     (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR1_SCKSCK_SHIFT)) & LPSPI_CCR1_SCKSCK_MASK)
/*! @} */

/*! @name FCR - FIFO Control */
/*! @{ */

#define LPSPI_FCR_TXWATER_MASK                   (0x3U)
#define LPSPI_FCR_TXWATER_SHIFT                  (0U)
/*! TXWATER - Transmit FIFO Watermark */
#define LPSPI_FCR_TXWATER(x)                     (((uint32_t)(((uint32_t)(x)) << LPSPI_FCR_TXWATER_SHIFT)) & LPSPI_FCR_TXWATER_MASK)

#define LPSPI_FCR_RXWATER_MASK                   (0x30000U)
#define LPSPI_FCR_RXWATER_SHIFT                  (16U)
/*! RXWATER - Receive FIFO Watermark */
#define LPSPI_FCR_RXWATER(x)                     (((uint32_t)(((uint32_t)(x)) << LPSPI_FCR_RXWATER_SHIFT)) & LPSPI_FCR_RXWATER_MASK)
/*! @} */

/*! @name FSR - FIFO Status */
/*! @{ */

#define LPSPI_FSR_TXCOUNT_MASK                   (0x7U)
#define LPSPI_FSR_TXCOUNT_SHIFT                  (0U)
/*! TXCOUNT - Transmit FIFO Count */
#define LPSPI_FSR_TXCOUNT(x)                     (((uint32_t)(((uint32_t)(x)) << LPSPI_FSR_TXCOUNT_SHIFT)) & LPSPI_FSR_TXCOUNT_MASK)

#define LPSPI_FSR_RXCOUNT_MASK                   (0x70000U)
#define LPSPI_FSR_RXCOUNT_SHIFT                  (16U)
/*! RXCOUNT - Receive FIFO Count */
#define LPSPI_FSR_RXCOUNT(x)                     (((uint32_t)(((uint32_t)(x)) << LPSPI_FSR_RXCOUNT_SHIFT)) & LPSPI_FSR_RXCOUNT_MASK)
/*! @} */

/*! @name TCR - Transmit Command */
/*! @{ */

#define LPSPI_TCR_FRAMESZ_MASK                   (0xFFFU)
#define LPSPI_TCR_FRAMESZ_SHIFT                  (0U)
/*! FRAMESZ - Frame Size */
#define LPSPI_TCR_FRAMESZ(x)                     (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_FRAMESZ_SHIFT)) & LPSPI_TCR_FRAMESZ_MASK)

#define LPSPI_TCR_WIDTH_MASK                     (0x30000U)
#define LPSPI_TCR_WIDTH_SHIFT                    (16U)
/*! WIDTH - Transfer Width
 *  0b00..1-bit transfer
 *  0b01..2-bit transfer
 *  0b10..4-bit transfer
 *  0b11..Reserved
 */
#define LPSPI_TCR_WIDTH(x)                       (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_WIDTH_SHIFT)) & LPSPI_TCR_WIDTH_MASK)

#define LPSPI_TCR_TXMSK_MASK                     (0x40000U)
#define LPSPI_TCR_TXMSK_SHIFT                    (18U)
/*! TXMSK - Transmit Data Mask
 *  0b0..Normal transfer
 *  0b1..Mask transmit data
 */
#define LPSPI_TCR_TXMSK(x)                       (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_TXMSK_SHIFT)) & LPSPI_TCR_TXMSK_MASK)

#define LPSPI_TCR_RXMSK_MASK                     (0x80000U)
#define LPSPI_TCR_RXMSK_SHIFT                    (19U)
/*! RXMSK - Receive Data Mask
 *  0b0..Normal transfer
 *  0b1..Mask receive data
 */
#define LPSPI_TCR_RXMSK(x)                       (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_RXMSK_SHIFT)) & LPSPI_TCR_RXMSK_MASK)

#define LPSPI_TCR_CONTC_MASK                     (0x100000U)
#define LPSPI_TCR_CONTC_SHIFT                    (20U)
/*! CONTC - Continuing Command
 *  0b0..Command word for start of new transfer
 *  0b1..Command word for continuing transfer
 */
#define LPSPI_TCR_CONTC(x)                       (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_CONTC_SHIFT)) & LPSPI_TCR_CONTC_MASK)

#define LPSPI_TCR_CONT_MASK                      (0x200000U)
#define LPSPI_TCR_CONT_SHIFT                     (21U)
/*! CONT - Continuous Transfer
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPSPI_TCR_CONT(x)                        (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_CONT_SHIFT)) & LPSPI_TCR_CONT_MASK)

#define LPSPI_TCR_BYSW_MASK                      (0x400000U)
#define LPSPI_TCR_BYSW_SHIFT                     (22U)
/*! BYSW - Byte Swap
 *  0b0..Disable byte swap
 *  0b1..Enable byte swap
 */
#define LPSPI_TCR_BYSW(x)                        (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_BYSW_SHIFT)) & LPSPI_TCR_BYSW_MASK)

#define LPSPI_TCR_LSBF_MASK                      (0x800000U)
#define LPSPI_TCR_LSBF_SHIFT                     (23U)
/*! LSBF - LSB First
 *  0b0..MSB first
 *  0b1..LSB first
 */
#define LPSPI_TCR_LSBF(x)                        (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_LSBF_SHIFT)) & LPSPI_TCR_LSBF_MASK)

#define LPSPI_TCR_PCS_MASK                       (0x3000000U)
#define LPSPI_TCR_PCS_SHIFT                      (24U)
/*! PCS - Peripheral Chip Select
 *  0b00..Transfer using PCS[0]
 *  0b01..Transfer using PCS[1]
 *  0b10..Transfer using PCS[2]
 *  0b11..Transfer using PCS[3]
 */
#define LPSPI_TCR_PCS(x)                         (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_PCS_SHIFT)) & LPSPI_TCR_PCS_MASK)

#define LPSPI_TCR_PRESCALE_MASK                  (0x38000000U)
#define LPSPI_TCR_PRESCALE_SHIFT                 (27U)
/*! PRESCALE - Prescaler Value
 *  0b000..Divide by 1
 *  0b001..Divide by 2
 *  0b010..Divide by 4
 *  0b011..Divide by 8
 *  0b100..Divide by 16
 *  0b101..Divide by 32
 *  0b110..Divide by 64
 *  0b111..Divide by 128
 */
#define LPSPI_TCR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_PRESCALE_SHIFT)) & LPSPI_TCR_PRESCALE_MASK)

#define LPSPI_TCR_CPHA_MASK                      (0x40000000U)
#define LPSPI_TCR_CPHA_SHIFT                     (30U)
/*! CPHA - Clock Phase
 *  0b0..Captured
 *  0b1..Changed
 */
#define LPSPI_TCR_CPHA(x)                        (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_CPHA_SHIFT)) & LPSPI_TCR_CPHA_MASK)

#define LPSPI_TCR_CPOL_MASK                      (0x80000000U)
#define LPSPI_TCR_CPOL_SHIFT                     (31U)
/*! CPOL - Clock Polarity
 *  0b0..Inactive low
 *  0b1..Inactive high
 */
#define LPSPI_TCR_CPOL(x)                        (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_CPOL_SHIFT)) & LPSPI_TCR_CPOL_MASK)
/*! @} */

/*! @name TDR - Transmit Data */
/*! @{ */

#define LPSPI_TDR_DATA_MASK                      (0xFFFFFFFFU)
#define LPSPI_TDR_DATA_SHIFT                     (0U)
/*! DATA - Transmit Data */
#define LPSPI_TDR_DATA(x)                        (((uint32_t)(((uint32_t)(x)) << LPSPI_TDR_DATA_SHIFT)) & LPSPI_TDR_DATA_MASK)
/*! @} */

/*! @name RSR - Receive Status */
/*! @{ */

#define LPSPI_RSR_SOF_MASK                       (0x1U)
#define LPSPI_RSR_SOF_SHIFT                      (0U)
/*! SOF - Start of Frame
 *  0b0..Subsequent data word or RX FIFO is empty (RXEMPTY=1).
 *  0b1..First data word
 */
#define LPSPI_RSR_SOF(x)                         (((uint32_t)(((uint32_t)(x)) << LPSPI_RSR_SOF_SHIFT)) & LPSPI_RSR_SOF_MASK)

#define LPSPI_RSR_RXEMPTY_MASK                   (0x2U)
#define LPSPI_RSR_RXEMPTY_SHIFT                  (1U)
/*! RXEMPTY - RX FIFO Empty
 *  0b0..Not empty
 *  0b1..Empty
 */
#define LPSPI_RSR_RXEMPTY(x)                     (((uint32_t)(((uint32_t)(x)) << LPSPI_RSR_RXEMPTY_SHIFT)) & LPSPI_RSR_RXEMPTY_MASK)
/*! @} */

/*! @name RDR - Receive Data */
/*! @{ */

#define LPSPI_RDR_DATA_MASK                      (0xFFFFFFFFU)
#define LPSPI_RDR_DATA_SHIFT                     (0U)
/*! DATA - Receive Data */
#define LPSPI_RDR_DATA(x)                        (((uint32_t)(((uint32_t)(x)) << LPSPI_RDR_DATA_SHIFT)) & LPSPI_RDR_DATA_MASK)
/*! @} */

/*! @name RDROR - Receive Data Read Only */
/*! @{ */

#define LPSPI_RDROR_DATA_MASK                    (0xFFFFFFFFU)
#define LPSPI_RDROR_DATA_SHIFT                   (0U)
/*! DATA - Receive Data */
#define LPSPI_RDROR_DATA(x)                      (((uint32_t)(((uint32_t)(x)) << LPSPI_RDROR_DATA_SHIFT)) & LPSPI_RDROR_DATA_MASK)
/*! @} */

/*! @name TCBR - Transmit Command Burst */
/*! @{ */

#define LPSPI_TCBR_DATA_MASK                     (0xFFFFFFFFU)
#define LPSPI_TCBR_DATA_SHIFT                    (0U)
/*! DATA - Command Data */
#define LPSPI_TCBR_DATA(x)                       (((uint32_t)(((uint32_t)(x)) << LPSPI_TCBR_DATA_SHIFT)) & LPSPI_TCBR_DATA_MASK)
/*! @} */

/*! @name TDBR - Transmit Data Burst */
/*! @{ */

#define LPSPI_TDBR_DATA_MASK                     (0xFFFFFFFFU)
#define LPSPI_TDBR_DATA_SHIFT                    (0U)
/*! DATA - Data */
#define LPSPI_TDBR_DATA(x)                       (((uint32_t)(((uint32_t)(x)) << LPSPI_TDBR_DATA_SHIFT)) & LPSPI_TDBR_DATA_MASK)
/*! @} */

/* The count of LPSPI_TDBR */
#define LPSPI_TDBR_COUNT                         (128U)

/*! @name RDBR - Receive Data Burst */
/*! @{ */

#define LPSPI_RDBR_DATA_MASK                     (0xFFFFFFFFU)
#define LPSPI_RDBR_DATA_SHIFT                    (0U)
/*! DATA - Data */
#define LPSPI_RDBR_DATA(x)                       (((uint32_t)(((uint32_t)(x)) << LPSPI_RDBR_DATA_SHIFT)) & LPSPI_RDBR_DATA_MASK)
/*! @} */

/* The count of LPSPI_RDBR */
#define LPSPI_RDBR_COUNT                         (128U)


/*!
 * @}
 */ /* end of group LPSPI_Register_Masks */


/* LPSPI - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral LPSPI0 base address */
  #define LPSPI0_BASE                              (0x5009C000u)
  /** Peripheral LPSPI0 base address */
  #define LPSPI0_BASE_NS                           (0x4009C000u)
  /** Peripheral LPSPI0 base pointer */
  #define LPSPI0                                   ((LPSPI_Type *)LPSPI0_BASE)
  /** Peripheral LPSPI0 base pointer */
  #define LPSPI0_NS                                ((LPSPI_Type *)LPSPI0_BASE_NS)
  /** Peripheral LPSPI1 base address */
  #define LPSPI1_BASE                              (0x5009D000u)
  /** Peripheral LPSPI1 base address */
  #define LPSPI1_BASE_NS                           (0x4009D000u)
  /** Peripheral LPSPI1 base pointer */
  #define LPSPI1                                   ((LPSPI_Type *)LPSPI1_BASE)
  /** Peripheral LPSPI1 base pointer */
  #define LPSPI1_NS                                ((LPSPI_Type *)LPSPI1_BASE_NS)
  /** Array initializer of LPSPI peripheral base addresses */
  #define LPSPI_BASE_ADDRS                         { LPSPI0_BASE, LPSPI1_BASE }
  /** Array initializer of LPSPI peripheral base pointers */
  #define LPSPI_BASE_PTRS                          { LPSPI0, LPSPI1 }
  /** Array initializer of LPSPI peripheral base addresses */
  #define LPSPI_BASE_ADDRS_NS                      { LPSPI0_BASE_NS, LPSPI1_BASE_NS }
  /** Array initializer of LPSPI peripheral base pointers */
  #define LPSPI_BASE_PTRS_NS                       { LPSPI0_NS, LPSPI1_NS }
#else
  /** Peripheral LPSPI0 base address */
  #define LPSPI0_BASE                              (0x4009C000u)
  /** Peripheral LPSPI0 base pointer */
  #define LPSPI0                                   ((LPSPI_Type *)LPSPI0_BASE)
  /** Peripheral LPSPI1 base address */
  #define LPSPI1_BASE                              (0x4009D000u)
  /** Peripheral LPSPI1 base pointer */
  #define LPSPI1                                   ((LPSPI_Type *)LPSPI1_BASE)
  /** Array initializer of LPSPI peripheral base addresses */
  #define LPSPI_BASE_ADDRS                         { LPSPI0_BASE, LPSPI1_BASE }
  /** Array initializer of LPSPI peripheral base pointers */
  #define LPSPI_BASE_PTRS                          { LPSPI0, LPSPI1 }
#endif
/** Interrupt vectors for the LPSPI peripheral type */
#define LPSPI_IRQS                               { LPSPI0_IRQn, LPSPI1_IRQn }

/*!
 * @}
 */ /* end of group LPSPI_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- LPTMR Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LPTMR_Peripheral_Access_Layer LPTMR Peripheral Access Layer
 * @{
 */

/** LPTMR - Register Layout Typedef */
typedef struct {
  __IO uint32_t CSR;                               /**< Control Status, offset: 0x0 */
  __IO uint32_t PSR;                               /**< Prescaler and Glitch Filter, offset: 0x4 */
  __IO uint32_t CMR;                               /**< Compare, offset: 0x8 */
  __IO uint32_t CNR;                               /**< Counter, offset: 0xC */
} LPTMR_Type;

/* ----------------------------------------------------------------------------
   -- LPTMR Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LPTMR_Register_Masks LPTMR Register Masks
 * @{
 */

/*! @name CSR - Control Status */
/*! @{ */

#define LPTMR_CSR_TEN_MASK                       (0x1U)
#define LPTMR_CSR_TEN_SHIFT                      (0U)
/*! TEN - Timer Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPTMR_CSR_TEN(x)                         (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TEN_SHIFT)) & LPTMR_CSR_TEN_MASK)

#define LPTMR_CSR_TMS_MASK                       (0x2U)
#define LPTMR_CSR_TMS_SHIFT                      (1U)
/*! TMS - Timer Mode Select
 *  0b0..Time Counter
 *  0b1..Pulse Counter
 */
#define LPTMR_CSR_TMS(x)                         (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TMS_SHIFT)) & LPTMR_CSR_TMS_MASK)

#define LPTMR_CSR_TFC_MASK                       (0x4U)
#define LPTMR_CSR_TFC_SHIFT                      (2U)
/*! TFC - Timer Free-Running Counter
 *  0b0..Reset when TCF asserts
 *  0b1..Reset on overflow
 */
#define LPTMR_CSR_TFC(x)                         (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TFC_SHIFT)) & LPTMR_CSR_TFC_MASK)

#define LPTMR_CSR_TPP_MASK                       (0x8U)
#define LPTMR_CSR_TPP_SHIFT                      (3U)
/*! TPP - Timer Pin Polarity
 *  0b0..Active-high
 *  0b1..Active-low
 */
#define LPTMR_CSR_TPP(x)                         (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TPP_SHIFT)) & LPTMR_CSR_TPP_MASK)

#define LPTMR_CSR_TPS_MASK                       (0x30U)
#define LPTMR_CSR_TPS_SHIFT                      (4U)
/*! TPS - Timer Pin Select
 *  0b00..Input 0
 *  0b01..Input 1
 *  0b10..Input 2
 *  0b11..Input 3
 */
#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TPS_SHIFT)) & LPTMR_CSR_TPS_MASK)

#define LPTMR_CSR_TIE_MASK                       (0x40U)
#define LPTMR_CSR_TIE_SHIFT                      (6U)
/*! TIE - Timer Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPTMR_CSR_TIE(x)                         (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TIE_SHIFT)) & LPTMR_CSR_TIE_MASK)

#define LPTMR_CSR_TCF_MASK                       (0x80U)
#define LPTMR_CSR_TCF_SHIFT                      (7U)
/*! TCF - Timer Compare Flag
 *  0b0..CNR != (CMR + 1)
 *  0b0..No effect
 *  0b1..CNR = (CMR + 1)
 *  0b1..Clear the flag
 */
#define LPTMR_CSR_TCF(x)                         (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)

#define LPTMR_CSR_TDRE_MASK                      (0x100U)
#define LPTMR_CSR_TDRE_SHIFT                     (8U)
/*! TDRE - Timer DMA Request Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPTMR_CSR_TDRE(x)                        (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TDRE_SHIFT)) & LPTMR_CSR_TDRE_MASK)
/*! @} */

/*! @name PSR - Prescaler and Glitch Filter */
/*! @{ */

#define LPTMR_PSR_PCS_MASK                       (0x3U)
#define LPTMR_PSR_PCS_SHIFT                      (0U)
/*! PCS - Prescaler and Glitch Filter Clock Select
 *  0b00..Clock 0
 *  0b01..Clock 1
 *  0b10..Clock 2
 *  0b11..Clock 3
 */
#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x)) << LPTMR_PSR_PCS_SHIFT)) & LPTMR_PSR_PCS_MASK)

#define LPTMR_PSR_PBYP_MASK                      (0x4U)
#define LPTMR_PSR_PBYP_SHIFT                     (2U)
/*! PBYP - Prescaler and Glitch Filter Bypass
 *  0b0..Prescaler and glitch filter enable
 *  0b1..Prescaler and glitch filter bypass
 */
#define LPTMR_PSR_PBYP(x)                        (((uint32_t)(((uint32_t)(x)) << LPTMR_PSR_PBYP_SHIFT)) & LPTMR_PSR_PBYP_MASK)

#define LPTMR_PSR_PRESCALE_MASK                  (0x78U)
#define LPTMR_PSR_PRESCALE_SHIFT                 (3U)
/*! PRESCALE - Prescaler and Glitch Filter Value
 *  0b0000..Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration
 *  0b0001..Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after two rising clock edges
 *  0b0010..Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after four rising clock edges
 *  0b0011..Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after eight rising clock edges
 *  0b0100..Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges
 *  0b0101..Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges
 *  0b0110..Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges
 *  0b0111..Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges
 *  0b1000..Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges
 *  0b1001..Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges
 *  0b1010..Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges
 *  0b1011..Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges
 *  0b1100..Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges
 *  0b1101..Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges
 *  0b1110..Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges
 *  0b1111..Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges
 */
#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x)) << LPTMR_PSR_PRESCALE_SHIFT)) & LPTMR_PSR_PRESCALE_MASK)
/*! @} */

/*! @name CMR - Compare */
/*! @{ */

#define LPTMR_CMR_COMPARE_MASK                   (0xFFFFFFFFU)
#define LPTMR_CMR_COMPARE_SHIFT                  (0U)
/*! COMPARE - Compare Value */
#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x)) << LPTMR_CMR_COMPARE_SHIFT)) & LPTMR_CMR_COMPARE_MASK)
/*! @} */

/*! @name CNR - Counter */
/*! @{ */

#define LPTMR_CNR_COUNTER_MASK                   (0xFFFFFFFFU)
#define LPTMR_CNR_COUNTER_SHIFT                  (0U)
/*! COUNTER - Counter Value */
#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x)) << LPTMR_CNR_COUNTER_SHIFT)) & LPTMR_CNR_COUNTER_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group LPTMR_Register_Masks */


/* LPTMR - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral AON__LPTMR0 base address */
  #define AON__LPTMR0_BASE                         (0xB0088000u)
  /** Peripheral AON__LPTMR0 base address */
  #define AON__LPTMR0_BASE_NS                      (0xA0088000u)
  /** Peripheral AON__LPTMR0 base pointer */
  #define AON__LPTMR0                              ((LPTMR_Type *)AON__LPTMR0_BASE)
  /** Peripheral AON__LPTMR0 base pointer */
  #define AON__LPTMR0_NS                           ((LPTMR_Type *)AON__LPTMR0_BASE_NS)
  /** Array initializer of LPTMR peripheral base addresses */
  #define LPTMR_BASE_ADDRS                         { AON__LPTMR0_BASE }
  /** Array initializer of LPTMR peripheral base pointers */
  #define LPTMR_BASE_PTRS                          { AON__LPTMR0 }
  /** Array initializer of LPTMR peripheral base addresses */
  #define LPTMR_BASE_ADDRS_NS                      { AON__LPTMR0_BASE_NS }
  /** Array initializer of LPTMR peripheral base pointers */
  #define LPTMR_BASE_PTRS_NS                       { AON__LPTMR0_NS }
#else
  /** Peripheral AON__LPTMR0 base address */
  #define AON__LPTMR0_BASE                         (0xA0088000u)
  /** Peripheral AON__LPTMR0 base pointer */
  #define AON__LPTMR0                              ((LPTMR_Type *)AON__LPTMR0_BASE)
  /** Array initializer of LPTMR peripheral base addresses */
  #define LPTMR_BASE_ADDRS                         { AON__LPTMR0_BASE }
  /** Array initializer of LPTMR peripheral base pointers */
  #define LPTMR_BASE_PTRS                          { AON__LPTMR0 }
#endif

/*!
 * @}
 */ /* end of group LPTMR_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- LPUART Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LPUART_Peripheral_Access_Layer LPUART Peripheral Access Layer
 * @{
 */

/** LPUART - Register Layout Typedef */
typedef struct {
  __I  uint32_t VERID;                             /**< Version ID, offset: 0x0 */
  __I  uint32_t PARAM;                             /**< Parameter, offset: 0x4 */
  __IO uint32_t GLOBAL;                            /**< Global, offset: 0x8 */
  __IO uint32_t PINCFG;                            /**< Pin Configuration, offset: 0xC */
  __IO uint32_t BAUD;                              /**< Baud Rate, offset: 0x10 */
  __IO uint32_t STAT;                              /**< Status, offset: 0x14 */
  __IO uint32_t CTRL;                              /**< Control, offset: 0x18 */
  __IO uint32_t DATA;                              /**< Data, offset: 0x1C */
  __IO uint32_t MATCH;                             /**< Match Address, offset: 0x20 */
  __IO uint32_t MODIR;                             /**< MODEM IrDA, offset: 0x24 */
  __IO uint32_t FIFO;                              /**< FIFO, offset: 0x28 */
  __IO uint32_t WATER;                             /**< Watermark, offset: 0x2C */
  __I  uint32_t DATARO;                            /**< Data Read-Only, offset: 0x30 */
       uint8_t RESERVED_0[460];
  __O  uint32_t TCBR[128];                         /**< Transmit Command Burst, array offset: 0x200, array step: 0x4, available only on: AON.LPUART0/AON__LPUART0 (missing on LPUART0, LPUART1) */
  __O  uint32_t TDBR[256];                         /**< Transmit Data Burst, array offset: 0x400, array step: 0x4, available only on: AON.LPUART0/AON__LPUART0 (missing on LPUART0, LPUART1) */
} LPUART_Type;

/* ----------------------------------------------------------------------------
   -- LPUART Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LPUART_Register_Masks LPUART Register Masks
 * @{
 */

/*! @name VERID - Version ID */
/*! @{ */

#define LPUART_VERID_FEATURE_MASK                (0xFFFFU)
#define LPUART_VERID_FEATURE_SHIFT               (0U)
/*! FEATURE - Feature Identification Number
 *  0b0000000000000001..Standard feature set
 *  0b0000000000000011..Standard feature set with MODEM and IrDA support
 */
#define LPUART_VERID_FEATURE(x)                  (((uint32_t)(((uint32_t)(x)) << LPUART_VERID_FEATURE_SHIFT)) & LPUART_VERID_FEATURE_MASK)

#define LPUART_VERID_MINOR_MASK                  (0xFF0000U)
#define LPUART_VERID_MINOR_SHIFT                 (16U)
/*! MINOR - Minor Version Number */
#define LPUART_VERID_MINOR(x)                    (((uint32_t)(((uint32_t)(x)) << LPUART_VERID_MINOR_SHIFT)) & LPUART_VERID_MINOR_MASK)

#define LPUART_VERID_MAJOR_MASK                  (0xFF000000U)
#define LPUART_VERID_MAJOR_SHIFT                 (24U)
/*! MAJOR - Major Version Number */
#define LPUART_VERID_MAJOR(x)                    (((uint32_t)(((uint32_t)(x)) << LPUART_VERID_MAJOR_SHIFT)) & LPUART_VERID_MAJOR_MASK)
/*! @} */

/*! @name PARAM - Parameter */
/*! @{ */

#define LPUART_PARAM_TXFIFO_MASK                 (0xFFU)
#define LPUART_PARAM_TXFIFO_SHIFT                (0U)
/*! TXFIFO - Transmit FIFO Size */
#define LPUART_PARAM_TXFIFO(x)                   (((uint32_t)(((uint32_t)(x)) << LPUART_PARAM_TXFIFO_SHIFT)) & LPUART_PARAM_TXFIFO_MASK)

#define LPUART_PARAM_RXFIFO_MASK                 (0xFF00U)
#define LPUART_PARAM_RXFIFO_SHIFT                (8U)
/*! RXFIFO - Receive FIFO Size */
#define LPUART_PARAM_RXFIFO(x)                   (((uint32_t)(((uint32_t)(x)) << LPUART_PARAM_RXFIFO_SHIFT)) & LPUART_PARAM_RXFIFO_MASK)
/*! @} */

/*! @name GLOBAL - Global */
/*! @{ */

#define LPUART_GLOBAL_RST_MASK                   (0x2U)
#define LPUART_GLOBAL_RST_SHIFT                  (1U)
/*! RST - Software Reset
 *  0b0..Not reset
 *  0b1..Reset
 */
#define LPUART_GLOBAL_RST(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_GLOBAL_RST_SHIFT)) & LPUART_GLOBAL_RST_MASK)
/*! @} */

/*! @name PINCFG - Pin Configuration */
/*! @{ */

#define LPUART_PINCFG_TRGSEL_MASK                (0x3U)
#define LPUART_PINCFG_TRGSEL_SHIFT               (0U)
/*! TRGSEL - Trigger Select
 *  0b00..Input trigger disabled
 *  0b01..Input trigger used instead of the RXD pin input
 *  0b10..Input trigger used instead of the CTS_B pin input
 *  0b11..Input trigger used to modulate the TXD pin output, which (after TXINV configuration) is internally ANDed with the input trigger
 */
#define LPUART_PINCFG_TRGSEL(x)                  (((uint32_t)(((uint32_t)(x)) << LPUART_PINCFG_TRGSEL_SHIFT)) & LPUART_PINCFG_TRGSEL_MASK)
/*! @} */

/*! @name BAUD - Baud Rate */
/*! @{ */

#define LPUART_BAUD_SBR_MASK                     (0x1FFFU)
#define LPUART_BAUD_SBR_SHIFT                    (0U)
/*! SBR - Baud Rate Modulo Divisor */
#define LPUART_BAUD_SBR(x)                       (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_SBR_SHIFT)) & LPUART_BAUD_SBR_MASK)

#define LPUART_BAUD_SBNS_MASK                    (0x2000U)
#define LPUART_BAUD_SBNS_SHIFT                   (13U)
/*! SBNS - Stop Bit Number Select
 *  0b0..One stop bit
 *  0b1..Two stop bits
 */
#define LPUART_BAUD_SBNS(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_SBNS_SHIFT)) & LPUART_BAUD_SBNS_MASK)

#define LPUART_BAUD_RXEDGIE_MASK                 (0x4000U)
#define LPUART_BAUD_RXEDGIE_SHIFT                (14U)
/*! RXEDGIE - RX Input Active Edge Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_BAUD_RXEDGIE(x)                   (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_RXEDGIE_SHIFT)) & LPUART_BAUD_RXEDGIE_MASK)

#define LPUART_BAUD_LBKDIE_MASK                  (0x8000U)
#define LPUART_BAUD_LBKDIE_SHIFT                 (15U)
/*! LBKDIE - LIN Break Detect Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_BAUD_LBKDIE(x)                    (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_LBKDIE_SHIFT)) & LPUART_BAUD_LBKDIE_MASK)

#define LPUART_BAUD_RESYNCDIS_MASK               (0x10000U)
#define LPUART_BAUD_RESYNCDIS_SHIFT              (16U)
/*! RESYNCDIS - Resynchronization Disable
 *  0b0..Enable
 *  0b1..Disable
 */
#define LPUART_BAUD_RESYNCDIS(x)                 (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_RESYNCDIS_SHIFT)) & LPUART_BAUD_RESYNCDIS_MASK)

#define LPUART_BAUD_BOTHEDGE_MASK                (0x20000U)
#define LPUART_BAUD_BOTHEDGE_SHIFT               (17U)
/*! BOTHEDGE - Both Edge Sampling
 *  0b0..Rising edge
 *  0b1..Both rising and falling edges
 */
#define LPUART_BAUD_BOTHEDGE(x)                  (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_BOTHEDGE_SHIFT)) & LPUART_BAUD_BOTHEDGE_MASK)

#define LPUART_BAUD_MATCFG_MASK                  (0xC0000U)
#define LPUART_BAUD_MATCFG_SHIFT                 (18U)
/*! MATCFG - Match Configuration
 *  0b00..Address match wake-up
 *  0b01..Idle match wake-up
 *  0b10..Match on and match off
 *  0b11..Enables RWU on data match and match on or off for the transmitter CTS input
 */
#define LPUART_BAUD_MATCFG(x)                    (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_MATCFG_SHIFT)) & LPUART_BAUD_MATCFG_MASK)

#define LPUART_BAUD_RIDMAE_MASK                  (0x100000U)
#define LPUART_BAUD_RIDMAE_SHIFT                 (20U)
/*! RIDMAE - Receiver Idle DMA Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_BAUD_RIDMAE(x)                    (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_RIDMAE_SHIFT)) & LPUART_BAUD_RIDMAE_MASK)

#define LPUART_BAUD_RDMAE_MASK                   (0x200000U)
#define LPUART_BAUD_RDMAE_SHIFT                  (21U)
/*! RDMAE - Receiver Full DMA Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_BAUD_RDMAE(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_RDMAE_SHIFT)) & LPUART_BAUD_RDMAE_MASK)

#define LPUART_BAUD_TDMAE_MASK                   (0x800000U)
#define LPUART_BAUD_TDMAE_SHIFT                  (23U)
/*! TDMAE - Transmitter DMA Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_BAUD_TDMAE(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_TDMAE_SHIFT)) & LPUART_BAUD_TDMAE_MASK)

#define LPUART_BAUD_OSR_MASK                     (0x1F000000U)
#define LPUART_BAUD_OSR_SHIFT                    (24U)
/*! OSR - Oversampling Ratio
 *  0b00000..Results in an OSR of 16
 *  0b00001..Reserved
 *  0b00010..Reserved
 *  0b00011..Results in an OSR of 4 (requires BAUD[BOTHEDGE] to be 1)
 *  0b00100..Results in an OSR of 5 (requires BAUD[BOTHEDGE] to be 1)
 *  0b00101..Results in an OSR of 6 (requires BAUD[BOTHEDGE] to be 1)
 *  0b00110..Results in an OSR of 7 (requires BAUD[BOTHEDGE] to be 1)
 *  0b00111..Results in an OSR of 8
 *  0b01000..Results in an OSR of 9
 *  0b01001..Results in an OSR of 10
 *  0b01010..Results in an OSR of 11
 *  0b01011..Results in an OSR of 12
 *  0b01100..Results in an OSR of 13
 *  0b01101..Results in an OSR of 14
 *  0b01110..Results in an OSR of 15
 *  0b01111..Results in an OSR of 16
 *  0b10000..Results in an OSR of 17
 *  0b10001..Results in an OSR of 18
 *  0b10010..Results in an OSR of 19
 *  0b10011..Results in an OSR of 20
 *  0b10100..Results in an OSR of 21
 *  0b10101..Results in an OSR of 22
 *  0b10110..Results in an OSR of 23
 *  0b10111..Results in an OSR of 24
 *  0b11000..Results in an OSR of 25
 *  0b11001..Results in an OSR of 26
 *  0b11010..Results in an OSR of 27
 *  0b11011..Results in an OSR of 28
 *  0b11100..Results in an OSR of 29
 *  0b11101..Results in an OSR of 30
 *  0b11110..Results in an OSR of 31
 *  0b11111..Results in an OSR of 32
 */
#define LPUART_BAUD_OSR(x)                       (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_OSR_SHIFT)) & LPUART_BAUD_OSR_MASK)

#define LPUART_BAUD_M10_MASK                     (0x20000000U)
#define LPUART_BAUD_M10_SHIFT                    (29U)
/*! M10 - 10-Bit Mode Select
 *  0b0..Receiver and transmitter use 7-bit to 9-bit data characters
 *  0b1..Receiver and transmitter use 10-bit data characters
 */
#define LPUART_BAUD_M10(x)                       (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_M10_SHIFT)) & LPUART_BAUD_M10_MASK)

#define LPUART_BAUD_MAEN2_MASK                   (0x40000000U)
#define LPUART_BAUD_MAEN2_SHIFT                  (30U)
/*! MAEN2 - Match Address Mode Enable 2
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_BAUD_MAEN2(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_MAEN2_SHIFT)) & LPUART_BAUD_MAEN2_MASK)

#define LPUART_BAUD_MAEN1_MASK                   (0x80000000U)
#define LPUART_BAUD_MAEN1_SHIFT                  (31U)
/*! MAEN1 - Match Address Mode Enable 1
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_BAUD_MAEN1(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_MAEN1_SHIFT)) & LPUART_BAUD_MAEN1_MASK)
/*! @} */

/*! @name STAT - Status */
/*! @{ */

#define LPUART_STAT_LBKFE_MASK                   (0x1U)
#define LPUART_STAT_LBKFE_SHIFT                  (0U)
/*! LBKFE - LIN Break Flag Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_STAT_LBKFE(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_LBKFE_SHIFT)) & LPUART_STAT_LBKFE_MASK)

#define LPUART_STAT_AME_MASK                     (0x2U)
#define LPUART_STAT_AME_SHIFT                    (1U)
/*! AME - Address Mark Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_STAT_AME(x)                       (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_AME_SHIFT)) & LPUART_STAT_AME_MASK)

#define LPUART_STAT_MA2F_MASK                    (0x4000U)
#define LPUART_STAT_MA2F_SHIFT                   (14U)
/*! MA2F - Match 2 Flag
 *  0b0..Not equal to MA2
 *  0b0..No effect
 *  0b1..Equal to MA2
 *  0b1..Clear the flag
 */
#define LPUART_STAT_MA2F(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_MA2F_SHIFT)) & LPUART_STAT_MA2F_MASK)

#define LPUART_STAT_MA1F_MASK                    (0x8000U)
#define LPUART_STAT_MA1F_SHIFT                   (15U)
/*! MA1F - Match 1 Flag
 *  0b0..Not equal to MA1
 *  0b0..No effect
 *  0b1..Equal to MA1
 *  0b1..Clear the flag
 */
#define LPUART_STAT_MA1F(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_MA1F_SHIFT)) & LPUART_STAT_MA1F_MASK)

#define LPUART_STAT_PF_MASK                      (0x10000U)
#define LPUART_STAT_PF_SHIFT                     (16U)
/*! PF - Parity Error Flag
 *  0b0..No parity error detected
 *  0b0..No effect
 *  0b1..Parity error detected
 *  0b1..Clear the flag
 */
#define LPUART_STAT_PF(x)                        (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_PF_SHIFT)) & LPUART_STAT_PF_MASK)

#define LPUART_STAT_FE_MASK                      (0x20000U)
#define LPUART_STAT_FE_SHIFT                     (17U)
/*! FE - Framing Error Flag
 *  0b0..No framing error detected (this does not guarantee that the framing is correct)
 *  0b0..No effect
 *  0b1..Framing error detected
 *  0b1..Clear the flag
 */
#define LPUART_STAT_FE(x)                        (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_FE_SHIFT)) & LPUART_STAT_FE_MASK)

#define LPUART_STAT_NF_MASK                      (0x40000U)
#define LPUART_STAT_NF_SHIFT                     (18U)
/*! NF - Noise Flag
 *  0b0..No noise detected
 *  0b0..No effect
 *  0b1..Noise detected
 *  0b1..Clear the flag
 */
#define LPUART_STAT_NF(x)                        (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_NF_SHIFT)) & LPUART_STAT_NF_MASK)

#define LPUART_STAT_OR_MASK                      (0x80000U)
#define LPUART_STAT_OR_SHIFT                     (19U)
/*! OR - Receiver Overrun Flag
 *  0b0..No overrun
 *  0b0..No effect
 *  0b1..Receive overrun (new LPUART data is lost)
 *  0b1..Clear the flag
 */
#define LPUART_STAT_OR(x)                        (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_OR_SHIFT)) & LPUART_STAT_OR_MASK)

#define LPUART_STAT_IDLE_MASK                    (0x100000U)
#define LPUART_STAT_IDLE_SHIFT                   (20U)
/*! IDLE - Idle Line Flag
 *  0b0..Idle line detected
 *  0b0..No effect
 *  0b1..Idle line not detected
 *  0b1..Clear the flag
 */
#define LPUART_STAT_IDLE(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_IDLE_SHIFT)) & LPUART_STAT_IDLE_MASK)

#define LPUART_STAT_RDRF_MASK                    (0x200000U)
#define LPUART_STAT_RDRF_SHIFT                   (21U)
/*! RDRF - Receive Data Register Full Flag
 *  0b0..Equal to or less than watermark
 *  0b1..Greater than watermark
 */
#define LPUART_STAT_RDRF(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_RDRF_SHIFT)) & LPUART_STAT_RDRF_MASK)

#define LPUART_STAT_TC_MASK                      (0x400000U)
#define LPUART_STAT_TC_SHIFT                     (22U)
/*! TC - Transmission Complete Flag
 *  0b0..Transmitter active
 *  0b1..Transmitter idle
 */
#define LPUART_STAT_TC(x)                        (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_TC_SHIFT)) & LPUART_STAT_TC_MASK)

#define LPUART_STAT_TDRE_MASK                    (0x800000U)
#define LPUART_STAT_TDRE_SHIFT                   (23U)
/*! TDRE - Transmit Data Register Empty Flag
 *  0b0..Greater than watermark
 *  0b1..Equal to or less than watermark
 */
#define LPUART_STAT_TDRE(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_TDRE_SHIFT)) & LPUART_STAT_TDRE_MASK)

#define LPUART_STAT_RAF_MASK                     (0x1000000U)
#define LPUART_STAT_RAF_SHIFT                    (24U)
/*! RAF - Receiver Active Flag
 *  0b0..Idle, waiting for a start bit
 *  0b1..Receiver active (RXD pin input not idle)
 */
#define LPUART_STAT_RAF(x)                       (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_RAF_SHIFT)) & LPUART_STAT_RAF_MASK)

#define LPUART_STAT_LBKDE_MASK                   (0x2000000U)
#define LPUART_STAT_LBKDE_SHIFT                  (25U)
/*! LBKDE - LIN Break Detection Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_STAT_LBKDE(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_LBKDE_SHIFT)) & LPUART_STAT_LBKDE_MASK)

#define LPUART_STAT_BRK13_MASK                   (0x4000000U)
#define LPUART_STAT_BRK13_SHIFT                  (26U)
/*! BRK13 - Break Character Generation Length
 *  0b0..9 to 13 bit times
 *  0b1..12 to 15 bit times
 */
#define LPUART_STAT_BRK13(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_BRK13_SHIFT)) & LPUART_STAT_BRK13_MASK)

#define LPUART_STAT_RWUID_MASK                   (0x8000000U)
#define LPUART_STAT_RWUID_SHIFT                  (27U)
/*! RWUID - Receive Wake Up Idle Detect
 *  0b0..STAT[IDLE] does not become 1
 *  0b1..STAT[IDLE] becomes 1
 */
#define LPUART_STAT_RWUID(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_RWUID_SHIFT)) & LPUART_STAT_RWUID_MASK)

#define LPUART_STAT_RXINV_MASK                   (0x10000000U)
#define LPUART_STAT_RXINV_SHIFT                  (28U)
/*! RXINV - Receive Data Inversion
 *  0b0..Inverted
 *  0b1..Not inverted
 */
#define LPUART_STAT_RXINV(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_RXINV_SHIFT)) & LPUART_STAT_RXINV_MASK)

#define LPUART_STAT_MSBF_MASK                    (0x20000000U)
#define LPUART_STAT_MSBF_SHIFT                   (29U)
/*! MSBF - MSB First
 *  0b0..LSB
 *  0b1..MSB
 */
#define LPUART_STAT_MSBF(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_MSBF_SHIFT)) & LPUART_STAT_MSBF_MASK)

#define LPUART_STAT_RXEDGIF_MASK                 (0x40000000U)
#define LPUART_STAT_RXEDGIF_SHIFT                (30U)
/*! RXEDGIF - RXD Pin Active Edge Interrupt Flag
 *  0b0..Not occurred
 *  0b0..No effect
 *  0b1..Occurred
 *  0b1..Clear the flag
 */
#define LPUART_STAT_RXEDGIF(x)                   (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_RXEDGIF_SHIFT)) & LPUART_STAT_RXEDGIF_MASK)

#define LPUART_STAT_LBKDIF_MASK                  (0x80000000U)
#define LPUART_STAT_LBKDIF_SHIFT                 (31U)
/*! LBKDIF - LIN Break Detect Interrupt Flag
 *  0b0..Not detected
 *  0b0..No effect
 *  0b1..Detected
 *  0b1..Clear the flag
 */
#define LPUART_STAT_LBKDIF(x)                    (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_LBKDIF_SHIFT)) & LPUART_STAT_LBKDIF_MASK)
/*! @} */

/*! @name CTRL - Control */
/*! @{ */

#define LPUART_CTRL_PT_MASK                      (0x1U)
#define LPUART_CTRL_PT_SHIFT                     (0U)
/*! PT - Parity Type
 *  0b0..Even parity
 *  0b1..Odd parity
 */
#define LPUART_CTRL_PT(x)                        (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_PT_SHIFT)) & LPUART_CTRL_PT_MASK)

#define LPUART_CTRL_PE_MASK                      (0x2U)
#define LPUART_CTRL_PE_SHIFT                     (1U)
/*! PE - Parity Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_CTRL_PE(x)                        (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_PE_SHIFT)) & LPUART_CTRL_PE_MASK)

#define LPUART_CTRL_ILT_MASK                     (0x4U)
#define LPUART_CTRL_ILT_SHIFT                    (2U)
/*! ILT - Idle Line Type Select
 *  0b0..After the start bit
 *  0b1..After the stop bit
 */
#define LPUART_CTRL_ILT(x)                       (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_ILT_SHIFT)) & LPUART_CTRL_ILT_MASK)

#define LPUART_CTRL_WAKE_MASK                    (0x8U)
#define LPUART_CTRL_WAKE_SHIFT                   (3U)
/*! WAKE - Receiver Wake-Up Method Select
 *  0b0..Idle
 *  0b1..Mark
 */
#define LPUART_CTRL_WAKE(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_WAKE_SHIFT)) & LPUART_CTRL_WAKE_MASK)

#define LPUART_CTRL_M_MASK                       (0x10U)
#define LPUART_CTRL_M_SHIFT                      (4U)
/*! M - 9-Bit Or 8-Bit Mode Select
 *  0b0..8-bit
 *  0b1..9-bit
 */
#define LPUART_CTRL_M(x)                         (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_M_SHIFT)) & LPUART_CTRL_M_MASK)

#define LPUART_CTRL_RSRC_MASK                    (0x20U)
#define LPUART_CTRL_RSRC_SHIFT                   (5U)
/*! RSRC - Receiver Source Select
 *  0b0..Internal Loopback mode
 *  0b1..Single-wire mode
 */
#define LPUART_CTRL_RSRC(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_RSRC_SHIFT)) & LPUART_CTRL_RSRC_MASK)

#define LPUART_CTRL_DOZEEN_MASK                  (0x40U)
#define LPUART_CTRL_DOZEEN_SHIFT                 (6U)
/*! DOZEEN - Doze Mode
 *  0b0..Enable
 *  0b1..Disable
 */
#define LPUART_CTRL_DOZEEN(x)                    (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_DOZEEN_SHIFT)) & LPUART_CTRL_DOZEEN_MASK)

#define LPUART_CTRL_LOOPS_MASK                   (0x80U)
#define LPUART_CTRL_LOOPS_SHIFT                  (7U)
/*! LOOPS - Loop Mode Select
 *  0b0..Normal operation: RXD and TXD use separate pins
 *  0b1..Loop mode or Single-Wire mode
 */
#define LPUART_CTRL_LOOPS(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_LOOPS_SHIFT)) & LPUART_CTRL_LOOPS_MASK)

#define LPUART_CTRL_IDLECFG_MASK                 (0x700U)
#define LPUART_CTRL_IDLECFG_SHIFT                (8U)
/*! IDLECFG - Idle Configuration
 *  0b000..1
 *  0b001..2
 *  0b010..4
 *  0b011..8
 *  0b100..16
 *  0b101..32
 *  0b110..64
 *  0b111..128
 */
#define LPUART_CTRL_IDLECFG(x)                   (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_IDLECFG_SHIFT)) & LPUART_CTRL_IDLECFG_MASK)

#define LPUART_CTRL_M7_MASK                      (0x800U)
#define LPUART_CTRL_M7_SHIFT                     (11U)
/*! M7 - 7-Bit Mode Select
 *  0b0..8-bit to 10-bit
 *  0b1..7-bit
 */
#define LPUART_CTRL_M7(x)                        (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_M7_SHIFT)) & LPUART_CTRL_M7_MASK)

#define LPUART_CTRL_SWAP_MASK                    (0x1000U)
#define LPUART_CTRL_SWAP_SHIFT                   (12U)
/*! SWAP - TXD and RXD Pin Swap
 *  0b0..Use the standard way
 *  0b1..Swap
 */
#define LPUART_CTRL_SWAP(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_SWAP_SHIFT)) & LPUART_CTRL_SWAP_MASK)

#define LPUART_CTRL_MA2IE_MASK                   (0x4000U)
#define LPUART_CTRL_MA2IE_SHIFT                  (14U)
/*! MA2IE - Match 2 (MA2F) Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_CTRL_MA2IE(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_MA2IE_SHIFT)) & LPUART_CTRL_MA2IE_MASK)

#define LPUART_CTRL_MA1IE_MASK                   (0x8000U)
#define LPUART_CTRL_MA1IE_SHIFT                  (15U)
/*! MA1IE - Match 1 (MA1F) Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_CTRL_MA1IE(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_MA1IE_SHIFT)) & LPUART_CTRL_MA1IE_MASK)

#define LPUART_CTRL_SBK_MASK                     (0x10000U)
#define LPUART_CTRL_SBK_SHIFT                    (16U)
/*! SBK - Send Break
 *  0b0..Normal transmitter operation
 *  0b1..Queue break character(s) to be sent
 */
#define LPUART_CTRL_SBK(x)                       (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_SBK_SHIFT)) & LPUART_CTRL_SBK_MASK)

#define LPUART_CTRL_RWU_MASK                     (0x20000U)
#define LPUART_CTRL_RWU_SHIFT                    (17U)
/*! RWU - Receiver Wake-Up Control
 *  0b0..Normal receiver operation
 *  0b1..LPUART receiver in standby, waiting for a wake-up condition
 */
#define LPUART_CTRL_RWU(x)                       (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_RWU_SHIFT)) & LPUART_CTRL_RWU_MASK)

#define LPUART_CTRL_RE_MASK                      (0x40000U)
#define LPUART_CTRL_RE_SHIFT                     (18U)
/*! RE - Receiver Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_CTRL_RE(x)                        (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_RE_SHIFT)) & LPUART_CTRL_RE_MASK)

#define LPUART_CTRL_TE_MASK                      (0x80000U)
#define LPUART_CTRL_TE_SHIFT                     (19U)
/*! TE - Transmitter Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_CTRL_TE(x)                        (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_TE_SHIFT)) & LPUART_CTRL_TE_MASK)

#define LPUART_CTRL_ILIE_MASK                    (0x100000U)
#define LPUART_CTRL_ILIE_SHIFT                   (20U)
/*! ILIE - Idle Line Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_CTRL_ILIE(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_ILIE_SHIFT)) & LPUART_CTRL_ILIE_MASK)

#define LPUART_CTRL_RIE_MASK                     (0x200000U)
#define LPUART_CTRL_RIE_SHIFT                    (21U)
/*! RIE - Receiver Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_CTRL_RIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_RIE_SHIFT)) & LPUART_CTRL_RIE_MASK)

#define LPUART_CTRL_TCIE_MASK                    (0x400000U)
#define LPUART_CTRL_TCIE_SHIFT                   (22U)
/*! TCIE - Transmission Complete Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_CTRL_TCIE(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_TCIE_SHIFT)) & LPUART_CTRL_TCIE_MASK)

#define LPUART_CTRL_TIE_MASK                     (0x800000U)
#define LPUART_CTRL_TIE_SHIFT                    (23U)
/*! TIE - Transmit Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_CTRL_TIE(x)                       (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_TIE_SHIFT)) & LPUART_CTRL_TIE_MASK)

#define LPUART_CTRL_PEIE_MASK                    (0x1000000U)
#define LPUART_CTRL_PEIE_SHIFT                   (24U)
/*! PEIE - Parity Error Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_CTRL_PEIE(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_PEIE_SHIFT)) & LPUART_CTRL_PEIE_MASK)

#define LPUART_CTRL_FEIE_MASK                    (0x2000000U)
#define LPUART_CTRL_FEIE_SHIFT                   (25U)
/*! FEIE - Framing Error Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_CTRL_FEIE(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_FEIE_SHIFT)) & LPUART_CTRL_FEIE_MASK)

#define LPUART_CTRL_NEIE_MASK                    (0x4000000U)
#define LPUART_CTRL_NEIE_SHIFT                   (26U)
/*! NEIE - Noise Error Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_CTRL_NEIE(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_NEIE_SHIFT)) & LPUART_CTRL_NEIE_MASK)

#define LPUART_CTRL_ORIE_MASK                    (0x8000000U)
#define LPUART_CTRL_ORIE_SHIFT                   (27U)
/*! ORIE - Overrun Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_CTRL_ORIE(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_ORIE_SHIFT)) & LPUART_CTRL_ORIE_MASK)

#define LPUART_CTRL_TXINV_MASK                   (0x10000000U)
#define LPUART_CTRL_TXINV_SHIFT                  (28U)
/*! TXINV - Transmit Data Inversion
 *  0b0..Not inverted
 *  0b1..Inverted
 */
#define LPUART_CTRL_TXINV(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_TXINV_SHIFT)) & LPUART_CTRL_TXINV_MASK)

#define LPUART_CTRL_TXDIR_MASK                   (0x20000000U)
#define LPUART_CTRL_TXDIR_SHIFT                  (29U)
/*! TXDIR - TXD Pin Direction in Single-Wire Mode
 *  0b0..Input
 *  0b1..Output
 */
#define LPUART_CTRL_TXDIR(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_TXDIR_SHIFT)) & LPUART_CTRL_TXDIR_MASK)

#define LPUART_CTRL_R9T8_MASK                    (0x40000000U)
#define LPUART_CTRL_R9T8_SHIFT                   (30U)
/*! R9T8 - Receive Bit 9 Transmit Bit 8 */
#define LPUART_CTRL_R9T8(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_R9T8_SHIFT)) & LPUART_CTRL_R9T8_MASK)

#define LPUART_CTRL_R8T9_MASK                    (0x80000000U)
#define LPUART_CTRL_R8T9_SHIFT                   (31U)
/*! R8T9 - Receive Bit 8 Transmit Bit 9 */
#define LPUART_CTRL_R8T9(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_R8T9_SHIFT)) & LPUART_CTRL_R8T9_MASK)
/*! @} */

/*! @name DATA - Data */
/*! @{ */

#define LPUART_DATA_R0T0_MASK                    (0x1U)
#define LPUART_DATA_R0T0_SHIFT                   (0U)
/*! R0T0 - Read receive FIFO bit 0 or write transmit FIFO bit 0 */
#define LPUART_DATA_R0T0(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R0T0_SHIFT)) & LPUART_DATA_R0T0_MASK)

#define LPUART_DATA_R1T1_MASK                    (0x2U)
#define LPUART_DATA_R1T1_SHIFT                   (1U)
/*! R1T1 - Read receive FIFO bit 1 or write transmit FIFO bit 1 */
#define LPUART_DATA_R1T1(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R1T1_SHIFT)) & LPUART_DATA_R1T1_MASK)

#define LPUART_DATA_R2T2_MASK                    (0x4U)
#define LPUART_DATA_R2T2_SHIFT                   (2U)
/*! R2T2 - Read receive FIFO bit 2 or write transmit FIFO bit 2 */
#define LPUART_DATA_R2T2(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R2T2_SHIFT)) & LPUART_DATA_R2T2_MASK)

#define LPUART_DATA_R3T3_MASK                    (0x8U)
#define LPUART_DATA_R3T3_SHIFT                   (3U)
/*! R3T3 - Read receive FIFO bit 3 or write transmit FIFO bit 3 */
#define LPUART_DATA_R3T3(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R3T3_SHIFT)) & LPUART_DATA_R3T3_MASK)

#define LPUART_DATA_R4T4_MASK                    (0x10U)
#define LPUART_DATA_R4T4_SHIFT                   (4U)
/*! R4T4 - Read receive FIFO bit 4 or write transmit FIFO bit 4 */
#define LPUART_DATA_R4T4(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R4T4_SHIFT)) & LPUART_DATA_R4T4_MASK)

#define LPUART_DATA_R5T5_MASK                    (0x20U)
#define LPUART_DATA_R5T5_SHIFT                   (5U)
/*! R5T5 - Read receive FIFO bit 5 or write transmit FIFO bit 5 */
#define LPUART_DATA_R5T5(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R5T5_SHIFT)) & LPUART_DATA_R5T5_MASK)

#define LPUART_DATA_R6T6_MASK                    (0x40U)
#define LPUART_DATA_R6T6_SHIFT                   (6U)
/*! R6T6 - Read receive FIFO bit 6 or write transmit FIFO bit 6 */
#define LPUART_DATA_R6T6(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R6T6_SHIFT)) & LPUART_DATA_R6T6_MASK)

#define LPUART_DATA_R7T7_MASK                    (0x80U)
#define LPUART_DATA_R7T7_SHIFT                   (7U)
/*! R7T7 - Read receive FIFO bit 7 or write transmit FIFO bit 7 */
#define LPUART_DATA_R7T7(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R7T7_SHIFT)) & LPUART_DATA_R7T7_MASK)

#define LPUART_DATA_R8T8_MASK                    (0x100U)
#define LPUART_DATA_R8T8_SHIFT                   (8U)
/*! R8T8 - Read receive FIFO bit 8 or write transmit FIFO bit 8 */
#define LPUART_DATA_R8T8(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R8T8_SHIFT)) & LPUART_DATA_R8T8_MASK)

#define LPUART_DATA_R9T9_MASK                    (0x200U)
#define LPUART_DATA_R9T9_SHIFT                   (9U)
/*! R9T9 - Read receive FIFO bit 9 or write transmit FIFO bit 9 */
#define LPUART_DATA_R9T9(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R9T9_SHIFT)) & LPUART_DATA_R9T9_MASK)

#define LPUART_DATA_LINBRK_MASK                  (0x400U)
#define LPUART_DATA_LINBRK_SHIFT                 (10U)
/*! LINBRK - LIN Break
 *  0b0..Not detected
 *  0b1..Detected
 */
#define LPUART_DATA_LINBRK(x)                    (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_LINBRK_SHIFT)) & LPUART_DATA_LINBRK_MASK)

#define LPUART_DATA_IDLINE_MASK                  (0x800U)
#define LPUART_DATA_IDLINE_SHIFT                 (11U)
/*! IDLINE - Idle Line
 *  0b0..Not idle
 *  0b1..Idle
 */
#define LPUART_DATA_IDLINE(x)                    (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_IDLINE_SHIFT)) & LPUART_DATA_IDLINE_MASK)

#define LPUART_DATA_RXEMPT_MASK                  (0x1000U)
#define LPUART_DATA_RXEMPT_SHIFT                 (12U)
/*! RXEMPT - Receive Buffer Empty
 *  0b0..Valid data
 *  0b1..Invalid data and empty
 */
#define LPUART_DATA_RXEMPT(x)                    (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_RXEMPT_SHIFT)) & LPUART_DATA_RXEMPT_MASK)

#define LPUART_DATA_FRETSC_MASK                  (0x2000U)
#define LPUART_DATA_FRETSC_SHIFT                 (13U)
/*! FRETSC - Frame Error Transmit Special Character
 *  0b0..Received without a frame error on reads or transmits a normal character on writes
 *  0b1..Received with a frame error on reads or transmits an idle or break character on writes
 */
#define LPUART_DATA_FRETSC(x)                    (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_FRETSC_SHIFT)) & LPUART_DATA_FRETSC_MASK)

#define LPUART_DATA_PARITYE_MASK                 (0x4000U)
#define LPUART_DATA_PARITYE_SHIFT                (14U)
/*! PARITYE - Parity Error
 *  0b0..Received without a parity error
 *  0b1..Received with a parity error
 */
#define LPUART_DATA_PARITYE(x)                   (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_PARITYE_SHIFT)) & LPUART_DATA_PARITYE_MASK)

#define LPUART_DATA_NOISY_MASK                   (0x8000U)
#define LPUART_DATA_NOISY_SHIFT                  (15U)
/*! NOISY - Noisy Data Received
 *  0b0..Received without noise
 *  0b1..Received with noise
 */
#define LPUART_DATA_NOISY(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_NOISY_SHIFT)) & LPUART_DATA_NOISY_MASK)
/*! @} */

/*! @name MATCH - Match Address */
/*! @{ */

#define LPUART_MATCH_MA1_MASK                    (0x3FFU)
#define LPUART_MATCH_MA1_SHIFT                   (0U)
/*! MA1 - Match Address 1 */
#define LPUART_MATCH_MA1(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_MATCH_MA1_SHIFT)) & LPUART_MATCH_MA1_MASK)

#define LPUART_MATCH_MA2_MASK                    (0x3FF0000U)
#define LPUART_MATCH_MA2_SHIFT                   (16U)
/*! MA2 - Match Address 2 */
#define LPUART_MATCH_MA2(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_MATCH_MA2_SHIFT)) & LPUART_MATCH_MA2_MASK)
/*! @} */

/*! @name MODIR - MODEM IrDA */
/*! @{ */

#define LPUART_MODIR_TXCTSE_MASK                 (0x1U)
#define LPUART_MODIR_TXCTSE_SHIFT                (0U)
/*! TXCTSE - Transmitter CTS Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_MODIR_TXCTSE(x)                   (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_TXCTSE_SHIFT)) & LPUART_MODIR_TXCTSE_MASK)

#define LPUART_MODIR_TXRTSE_MASK                 (0x2U)
#define LPUART_MODIR_TXRTSE_SHIFT                (1U)
/*! TXRTSE - Transmitter RTS Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_MODIR_TXRTSE(x)                   (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_TXRTSE_SHIFT)) & LPUART_MODIR_TXRTSE_MASK)

#define LPUART_MODIR_TXRTSPOL_MASK               (0x4U)
#define LPUART_MODIR_TXRTSPOL_SHIFT              (2U)
/*! TXRTSPOL - Transmitter RTS Polarity
 *  0b0..Active low
 *  0b1..Active high
 */
#define LPUART_MODIR_TXRTSPOL(x)                 (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_TXRTSPOL_SHIFT)) & LPUART_MODIR_TXRTSPOL_MASK)

#define LPUART_MODIR_RXRTSE_MASK                 (0x8U)
#define LPUART_MODIR_RXRTSE_SHIFT                (3U)
/*! RXRTSE - Receiver RTS Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_MODIR_RXRTSE(x)                   (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_RXRTSE_SHIFT)) & LPUART_MODIR_RXRTSE_MASK)

#define LPUART_MODIR_TXCTSC_MASK                 (0x10U)
#define LPUART_MODIR_TXCTSC_SHIFT                (4U)
/*! TXCTSC - Transmit CTS Configuration
 *  0b0..Sampled at the start of each character
 *  0b1..Sampled when the transmitter is idle
 */
#define LPUART_MODIR_TXCTSC(x)                   (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_TXCTSC_SHIFT)) & LPUART_MODIR_TXCTSC_MASK)

#define LPUART_MODIR_TXCTSSRC_MASK               (0x20U)
#define LPUART_MODIR_TXCTSSRC_SHIFT              (5U)
/*! TXCTSSRC - Transmit CTS Source
 *  0b0..The CTS_B pin
 *  0b1..An internal connection to the receiver address match result
 */
#define LPUART_MODIR_TXCTSSRC(x)                 (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_TXCTSSRC_SHIFT)) & LPUART_MODIR_TXCTSSRC_MASK)

#define LPUART_MODIR_RTSWATER_MASK               (0xF00U)  /* Merged from fields with different position or width, of widths (2, 4), largest definition used */
#define LPUART_MODIR_RTSWATER_SHIFT              (8U)
/*! RTSWATER - Receive RTS Configuration */
#define LPUART_MODIR_RTSWATER(x)                 (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_RTSWATER_SHIFT)) & LPUART_MODIR_RTSWATER_MASK)  /* Merged from fields with different position or width, of widths (2, 4), largest definition used */

#define LPUART_MODIR_TNP_MASK                    (0x30000U)
#define LPUART_MODIR_TNP_SHIFT                   (16U)
/*! TNP - Transmitter Narrow Pulse
 *  0b00..1 / OSR
 *  0b01..2 / OSR
 *  0b10..3 / OSR
 *  0b11..4 / OSR
 */
#define LPUART_MODIR_TNP(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_TNP_SHIFT)) & LPUART_MODIR_TNP_MASK)

#define LPUART_MODIR_IREN_MASK                   (0x40000U)
#define LPUART_MODIR_IREN_SHIFT                  (18U)
/*! IREN - IR Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_MODIR_IREN(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_IREN_SHIFT)) & LPUART_MODIR_IREN_MASK)
/*! @} */

/*! @name FIFO - FIFO */
/*! @{ */

#define LPUART_FIFO_RXFIFOSIZE_MASK              (0x7U)
#define LPUART_FIFO_RXFIFOSIZE_SHIFT             (0U)
/*! RXFIFOSIZE - Receive FIFO Buffer Depth
 *  0b000..1
 *  0b001..4
 *  0b010..8
 *  0b011..16
 *  0b100..32
 *  0b101..64
 *  0b110..128
 *  0b111..256
 */
#define LPUART_FIFO_RXFIFOSIZE(x)                (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_RXFIFOSIZE_SHIFT)) & LPUART_FIFO_RXFIFOSIZE_MASK)

#define LPUART_FIFO_RXFE_MASK                    (0x8U)
#define LPUART_FIFO_RXFE_SHIFT                   (3U)
/*! RXFE - Receive FIFO Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_FIFO_RXFE(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_RXFE_SHIFT)) & LPUART_FIFO_RXFE_MASK)

#define LPUART_FIFO_TXFIFOSIZE_MASK              (0x70U)
#define LPUART_FIFO_TXFIFOSIZE_SHIFT             (4U)
/*! TXFIFOSIZE - Transmit FIFO Buffer Depth
 *  0b000..1
 *  0b001..4
 *  0b010..8
 *  0b011..16
 *  0b100..32
 *  0b101..64
 *  0b110..128
 *  0b111..256
 */
#define LPUART_FIFO_TXFIFOSIZE(x)                (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_TXFIFOSIZE_SHIFT)) & LPUART_FIFO_TXFIFOSIZE_MASK)

#define LPUART_FIFO_TXFE_MASK                    (0x80U)
#define LPUART_FIFO_TXFE_SHIFT                   (7U)
/*! TXFE - Transmit FIFO Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_FIFO_TXFE(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_TXFE_SHIFT)) & LPUART_FIFO_TXFE_MASK)

#define LPUART_FIFO_RXUFE_MASK                   (0x100U)
#define LPUART_FIFO_RXUFE_SHIFT                  (8U)
/*! RXUFE - Receive FIFO Underflow Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_FIFO_RXUFE(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_RXUFE_SHIFT)) & LPUART_FIFO_RXUFE_MASK)

#define LPUART_FIFO_TXOFE_MASK                   (0x200U)
#define LPUART_FIFO_TXOFE_SHIFT                  (9U)
/*! TXOFE - Transmit FIFO Overflow Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define LPUART_FIFO_TXOFE(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_TXOFE_SHIFT)) & LPUART_FIFO_TXOFE_MASK)

#define LPUART_FIFO_RXIDEN_MASK                  (0x1C00U)
#define LPUART_FIFO_RXIDEN_SHIFT                 (10U)
/*! RXIDEN - Receiver Idle Empty Enable
 *  0b000..Disable STAT[RDRF] to become 1 because of partially filled FIFO when the receiver is idle
 *  0b001..Enable STAT[RDRF] to become 1 because of partially filled FIFO when the receiver is idle for one character
 *  0b010..Enable STAT[RDRF] to become 1 because of partially filled FIFO when the receiver is idle for two characters
 *  0b011..Enable STAT[RDRF] to become 1 because of partially filled FIFO when the receiver is idle for four characters
 *  0b100..Enable STAT[RDRF] to become 1 because of partially filled FIFO when the receiver is idle for eight characters
 *  0b101..Enable STAT[RDRF] to become 1 because of partially filled FIFO when the receiver is idle for 16 characters
 *  0b110..Enable STAT[RDRF] to become 1 because of partially filled FIFO when the receiver is idle for 32 characters
 *  0b111..Enable STAT[RDRF] to become 1 because of partially filled FIFO when the receiver is idle for 64 characters
 */
#define LPUART_FIFO_RXIDEN(x)                    (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_RXIDEN_SHIFT)) & LPUART_FIFO_RXIDEN_MASK)

#define LPUART_FIFO_RXFLUSH_MASK                 (0x4000U)
#define LPUART_FIFO_RXFLUSH_SHIFT                (14U)
/*! RXFLUSH - Receive FIFO Flush
 *  0b0..No effect
 *  0b1..All data flushed out
 */
#define LPUART_FIFO_RXFLUSH(x)                   (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_RXFLUSH_SHIFT)) & LPUART_FIFO_RXFLUSH_MASK)

#define LPUART_FIFO_TXFLUSH_MASK                 (0x8000U)
#define LPUART_FIFO_TXFLUSH_SHIFT                (15U)
/*! TXFLUSH - Transmit FIFO Flush
 *  0b0..No effect
 *  0b1..All data flushed out
 */
#define LPUART_FIFO_TXFLUSH(x)                   (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_TXFLUSH_SHIFT)) & LPUART_FIFO_TXFLUSH_MASK)

#define LPUART_FIFO_RXUF_MASK                    (0x10000U)
#define LPUART_FIFO_RXUF_SHIFT                   (16U)
/*! RXUF - Receiver FIFO Underflow Flag
 *  0b0..No underflow
 *  0b0..No effect
 *  0b1..Underflow
 *  0b1..Clear the flag
 */
#define LPUART_FIFO_RXUF(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_RXUF_SHIFT)) & LPUART_FIFO_RXUF_MASK)

#define LPUART_FIFO_TXOF_MASK                    (0x20000U)
#define LPUART_FIFO_TXOF_SHIFT                   (17U)
/*! TXOF - Transmitter FIFO Overflow Flag
 *  0b0..No overflow
 *  0b0..No effect
 *  0b1..Overflow
 *  0b1..Clear the flag
 */
#define LPUART_FIFO_TXOF(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_TXOF_SHIFT)) & LPUART_FIFO_TXOF_MASK)

#define LPUART_FIFO_RXEMPT_MASK                  (0x400000U)
#define LPUART_FIFO_RXEMPT_SHIFT                 (22U)
/*! RXEMPT - Receive FIFO Or Buffer Empty
 *  0b0..Not empty
 *  0b1..Empty
 */
#define LPUART_FIFO_RXEMPT(x)                    (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_RXEMPT_SHIFT)) & LPUART_FIFO_RXEMPT_MASK)

#define LPUART_FIFO_TXEMPT_MASK                  (0x800000U)
#define LPUART_FIFO_TXEMPT_SHIFT                 (23U)
/*! TXEMPT - Transmit FIFO Or Buffer Empty
 *  0b0..Not empty
 *  0b1..Empty
 */
#define LPUART_FIFO_TXEMPT(x)                    (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_TXEMPT_SHIFT)) & LPUART_FIFO_TXEMPT_MASK)
/*! @} */

/*! @name WATER - Watermark */
/*! @{ */

#define LPUART_WATER_TXWATER_MASK                (0xFU)  /* Merged from fields with different position or width, of widths (2, 4), largest definition used */
#define LPUART_WATER_TXWATER_SHIFT               (0U)
/*! TXWATER - Transmit Watermark */
#define LPUART_WATER_TXWATER(x)                  (((uint32_t)(((uint32_t)(x)) << LPUART_WATER_TXWATER_SHIFT)) & LPUART_WATER_TXWATER_MASK)  /* Merged from fields with different position or width, of widths (2, 4), largest definition used */

#define LPUART_WATER_TXCOUNT_MASK                (0x1F00U)  /* Merged from fields with different position or width, of widths (3, 5), largest definition used */
#define LPUART_WATER_TXCOUNT_SHIFT               (8U)
/*! TXCOUNT - Transmit Counter */
#define LPUART_WATER_TXCOUNT(x)                  (((uint32_t)(((uint32_t)(x)) << LPUART_WATER_TXCOUNT_SHIFT)) & LPUART_WATER_TXCOUNT_MASK)  /* Merged from fields with different position or width, of widths (3, 5), largest definition used */

#define LPUART_WATER_RXWATER_MASK                (0xF0000U)  /* Merged from fields with different position or width, of widths (2, 4), largest definition used */
#define LPUART_WATER_RXWATER_SHIFT               (16U)
/*! RXWATER - Receive Watermark */
#define LPUART_WATER_RXWATER(x)                  (((uint32_t)(((uint32_t)(x)) << LPUART_WATER_RXWATER_SHIFT)) & LPUART_WATER_RXWATER_MASK)  /* Merged from fields with different position or width, of widths (2, 4), largest definition used */

#define LPUART_WATER_RXCOUNT_MASK                (0x1F000000U)  /* Merged from fields with different position or width, of widths (3, 5), largest definition used */
#define LPUART_WATER_RXCOUNT_SHIFT               (24U)
/*! RXCOUNT - Receive Counter */
#define LPUART_WATER_RXCOUNT(x)                  (((uint32_t)(((uint32_t)(x)) << LPUART_WATER_RXCOUNT_SHIFT)) & LPUART_WATER_RXCOUNT_MASK)  /* Merged from fields with different position or width, of widths (3, 5), largest definition used */
/*! @} */

/*! @name DATARO - Data Read-Only */
/*! @{ */

#define LPUART_DATARO_DATA_MASK                  (0xFFFFU)
#define LPUART_DATARO_DATA_SHIFT                 (0U)
/*! DATA - Receive Data */
#define LPUART_DATARO_DATA(x)                    (((uint32_t)(((uint32_t)(x)) << LPUART_DATARO_DATA_SHIFT)) & LPUART_DATARO_DATA_MASK)
/*! @} */

/*! @name TCBR - Transmit Command Burst */
/*! @{ */

#define LPUART_TCBR_DATA_MASK                    (0xFFFFU)
#define LPUART_TCBR_DATA_SHIFT                   (0U)
/*! DATA - Data */
#define LPUART_TCBR_DATA(x)                      (((uint32_t)(((uint32_t)(x)) << LPUART_TCBR_DATA_SHIFT)) & LPUART_TCBR_DATA_MASK)
/*! @} */

/* The count of LPUART_TCBR */
#define LPUART_TCBR_COUNT                        (128U)

/*! @name TDBR - Transmit Data Burst */
/*! @{ */

#define LPUART_TDBR_DATA0_MASK                   (0xFFU)
#define LPUART_TDBR_DATA0_SHIFT                  (0U)
/*! DATA0 - Data0 */
#define LPUART_TDBR_DATA0(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_TDBR_DATA0_SHIFT)) & LPUART_TDBR_DATA0_MASK)

#define LPUART_TDBR_DATA1_MASK                   (0xFF00U)
#define LPUART_TDBR_DATA1_SHIFT                  (8U)
/*! DATA1 - Data1 */
#define LPUART_TDBR_DATA1(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_TDBR_DATA1_SHIFT)) & LPUART_TDBR_DATA1_MASK)

#define LPUART_TDBR_DATA2_MASK                   (0xFF0000U)
#define LPUART_TDBR_DATA2_SHIFT                  (16U)
/*! DATA2 - Data2 */
#define LPUART_TDBR_DATA2(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_TDBR_DATA2_SHIFT)) & LPUART_TDBR_DATA2_MASK)

#define LPUART_TDBR_DATA3_MASK                   (0xFF000000U)
#define LPUART_TDBR_DATA3_SHIFT                  (24U)
/*! DATA3 - Data3 */
#define LPUART_TDBR_DATA3(x)                     (((uint32_t)(((uint32_t)(x)) << LPUART_TDBR_DATA3_SHIFT)) & LPUART_TDBR_DATA3_MASK)
/*! @} */

/* The count of LPUART_TDBR */
#define LPUART_TDBR_COUNT                        (256U)


/*!
 * @}
 */ /* end of group LPUART_Register_Masks */


/* LPUART - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral LPUART0 base address */
  #define LPUART0_BASE                             (0x5009F000u)
  /** Peripheral LPUART0 base address */
  #define LPUART0_BASE_NS                          (0x4009F000u)
  /** Peripheral LPUART0 base pointer */
  #define LPUART0                                  ((LPUART_Type *)LPUART0_BASE)
  /** Peripheral LPUART0 base pointer */
  #define LPUART0_NS                               ((LPUART_Type *)LPUART0_BASE_NS)
  /** Peripheral LPUART1 base address */
  #define LPUART1_BASE                             (0x500A0000u)
  /** Peripheral LPUART1 base address */
  #define LPUART1_BASE_NS                          (0x400A0000u)
  /** Peripheral LPUART1 base pointer */
  #define LPUART1                                  ((LPUART_Type *)LPUART1_BASE)
  /** Peripheral LPUART1 base pointer */
  #define LPUART1_NS                               ((LPUART_Type *)LPUART1_BASE_NS)
  /** Peripheral AON__LPUART0 base address */
  #define AON__LPUART0_BASE                        (0xB0082000u)
  /** Peripheral AON__LPUART0 base address */
  #define AON__LPUART0_BASE_NS                     (0xA0082000u)
  /** Peripheral AON__LPUART0 base pointer */
  #define AON__LPUART0                             ((LPUART_Type *)AON__LPUART0_BASE)
  /** Peripheral AON__LPUART0 base pointer */
  #define AON__LPUART0_NS                          ((LPUART_Type *)AON__LPUART0_BASE_NS)
  /** Array initializer of LPUART peripheral base addresses */
  #define LPUART_BASE_ADDRS                        { LPUART0_BASE, LPUART1_BASE, AON__LPUART0_BASE }
  /** Array initializer of LPUART peripheral base pointers */
  #define LPUART_BASE_PTRS                         { LPUART0, LPUART1, AON__LPUART0 }
  /** Array initializer of LPUART peripheral base addresses */
  #define LPUART_BASE_ADDRS_NS                     { LPUART0_BASE_NS, LPUART1_BASE_NS, AON__LPUART0_BASE_NS }
  /** Array initializer of LPUART peripheral base pointers */
  #define LPUART_BASE_PTRS_NS                      { LPUART0_NS, LPUART1_NS, AON__LPUART0_NS }
#else
  /** Peripheral LPUART0 base address */
  #define LPUART0_BASE                             (0x4009F000u)
  /** Peripheral LPUART0 base pointer */
  #define LPUART0                                  ((LPUART_Type *)LPUART0_BASE)
  /** Peripheral LPUART1 base address */
  #define LPUART1_BASE                             (0x400A0000u)
  /** Peripheral LPUART1 base pointer */
  #define LPUART1                                  ((LPUART_Type *)LPUART1_BASE)
  /** Peripheral AON__LPUART0 base address */
  #define AON__LPUART0_BASE                        (0xA0082000u)
  /** Peripheral AON__LPUART0 base pointer */
  #define AON__LPUART0                             ((LPUART_Type *)AON__LPUART0_BASE)
  /** Array initializer of LPUART peripheral base addresses */
  #define LPUART_BASE_ADDRS                        { LPUART0_BASE, LPUART1_BASE, AON__LPUART0_BASE }
  /** Array initializer of LPUART peripheral base pointers */
  #define LPUART_BASE_PTRS                         { LPUART0, LPUART1, AON__LPUART0 }
#endif
/** Interrupt vectors for the LPUART peripheral type */
#define LPUART_RX_TX_IRQS                        { LPUART0_IRQn, LPUART1_IRQn, LPUART0_AON_IRQn }
#define LPUART_ERR_IRQS                          { LPUART0_IRQn, LPUART1_IRQn, LPUART0_AON_IRQn }

/*!
 * @}
 */ /* end of group LPUART_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- MBC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup MBC_Peripheral_Access_Layer MBC Peripheral Access Layer
 * @{
 */

/** MBC - Register Layout Typedef */
typedef struct {
  __IO uint32_t MBC0_MEM_GLBCFG[4];                /**< MBC Global Configuration Register, array offset: 0x0, array step: 0x4 */
       uint8_t RESERVED_0[16];
  __IO uint32_t MBC0_MEMN_GLBAC[8];                /**< MBC Global Access Control, array offset: 0x20, array step: 0x4 */
  struct {                                         /* offset: 0x40, array step: 0x16C */
    __IO uint32_t MBC0_DOM_MEM0_BLK_CFG_W0;          /**< MBC Memory Block Configuration Word, array offset: 0x40, array step: 0x16C */
    __IO uint32_t MBC0_DOM_MEM0_BLK_CFG_W1;          /**< MBC Memory Block Configuration Word, array offset: 0x44, array step: 0x16C */
    __IO uint32_t MBC0_DOM_MEM0_BLK_CFG_W2;          /**< MBC Memory Block Configuration Word, array offset: 0x48, array step: 0x16C */
    __IO uint32_t MBC0_DOM_MEM0_BLK_CFG_W3;          /**< MBC Memory Block Configuration Word, array offset: 0x4C, array step: 0x16C */
    __IO uint32_t MBC0_DOM_MEM0_BLK_CFG_W4;          /**< MBC Memory Block Configuration Word, array offset: 0x50, array step: 0x16C */
    __IO uint32_t MBC0_DOM_MEM0_BLK_CFG_W5;          /**< MBC Memory Block Configuration Word, array offset: 0x54, array step: 0x16C */
    __IO uint32_t MBC0_DOM_MEM0_BLK_CFG_W6;          /**< MBC Memory Block Configuration Word, array offset: 0x58, array step: 0x16C */
    __IO uint32_t MBC0_DOM_MEM0_BLK_CFG_W7;          /**< MBC Memory Block Configuration Word, array offset: 0x5C, array step: 0x16C */
         uint8_t RESERVED_0[288];
    __IO uint32_t MBC0_DOM_MEM1_BLK_CFG_W0;          /**< MBC Memory Block Configuration Word, array offset: 0x180, array step: 0x16C */
    __IO uint32_t MBC0_DOM_MEM1_BLK_CFG_W1;          /**< MBC Memory Block Configuration Word, array offset: 0x184, array step: 0x16C */
         uint8_t RESERVED_1[32];
    __IO uint32_t MBC0_DOM_MEM2_BLK_CFG_W0;          /**< MBC Memory Block Configuration Word, array offset: 0x1A8, array step: 0x16C */
  } MBC_DOM0[1];
} MBC_Type;

/* ----------------------------------------------------------------------------
   -- MBC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup MBC_Register_Masks MBC Register Masks
 * @{
 */

/*! @name MBC_MEM_GLBCFG0_MBC0_MEM_GLBCFG - MBC Global Configuration Register */
/*! @{ */

#define MBC_MBC_MEM_GLBCFG0_MBC0_MEM_GLBCFG_NBLKS_MASK (0x3FFU)
#define MBC_MBC_MEM_GLBCFG0_MBC0_MEM_GLBCFG_NBLKS_SHIFT (0U)
/*! NBLKS - Number of blocks in this memory */
#define MBC_MBC_MEM_GLBCFG0_MBC0_MEM_GLBCFG_NBLKS(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_MEM_GLBCFG0_MBC0_MEM_GLBCFG_NBLKS_SHIFT)) & MBC_MBC_MEM_GLBCFG0_MBC0_MEM_GLBCFG_NBLKS_MASK)

#define MBC_MBC_MEM_GLBCFG0_MBC0_MEM_GLBCFG_SIZE_LOG2_MASK (0x1F0000U)
#define MBC_MBC_MEM_GLBCFG0_MBC0_MEM_GLBCFG_SIZE_LOG2_SHIFT (16U)
/*! SIZE_LOG2 - Log2 size per block */
#define MBC_MBC_MEM_GLBCFG0_MBC0_MEM_GLBCFG_SIZE_LOG2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_MEM_GLBCFG0_MBC0_MEM_GLBCFG_SIZE_LOG2_SHIFT)) & MBC_MBC_MEM_GLBCFG0_MBC0_MEM_GLBCFG_SIZE_LOG2_MASK)

#define MBC_MBC_MEM_GLBCFG0_MBC0_MEM_GLBCFG_CLRE_MASK (0xC0000000U)
#define MBC_MBC_MEM_GLBCFG0_MBC0_MEM_GLBCFG_CLRE_SHIFT (30U)
/*! CLRE - Clear Error */
#define MBC_MBC_MEM_GLBCFG0_MBC0_MEM_GLBCFG_CLRE(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_MEM_GLBCFG0_MBC0_MEM_GLBCFG_CLRE_SHIFT)) & MBC_MBC_MEM_GLBCFG0_MBC0_MEM_GLBCFG_CLRE_MASK)
/*! @} */

/* The count of MBC_MBC_MEM_GLBCFG0_MBC0_MEM_GLBCFG */
#define MBC_MBC_MEM_GLBCFG0_MBC0_MEM_GLBCFG_COUNT (4U)

/*! @name MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC - MBC Global Access Control */
/*! @{ */

#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NUX_MASK (0x1U)
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NUX_SHIFT (0U)
/*! NUX - NonsecureUser Execute
 *  0b0..Execute access is not allowed in Nonsecure User mode.
 *  0b1..Execute access is allowed in Nonsecure User mode.
 */
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NUX(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NUX_SHIFT)) & MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NUX_MASK)

#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NUW_MASK (0x2U)
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NUW_SHIFT (1U)
/*! NUW - NonsecureUser Write
 *  0b0..Write access is not allowed in Nonsecure User mode.
 *  0b1..Write access is allowed in Nonsecure User mode.
 */
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NUW(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NUW_SHIFT)) & MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NUW_MASK)

#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NUR_MASK (0x4U)
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NUR_SHIFT (2U)
/*! NUR - NonsecureUser Read
 *  0b0..Read access is not allowed in Nonsecure User mode.
 *  0b1..Read access is allowed in Nonsecure User mode.
 */
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NUR(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NUR_SHIFT)) & MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NUR_MASK)

#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NPX_MASK (0x10U)
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NPX_SHIFT (4U)
/*! NPX - NonsecurePriv Execute
 *  0b0..Execute access is not allowed in Nonsecure Privilege mode.
 *  0b1..Execute access is allowed in Nonsecure Privilege mode.
 */
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NPX(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NPX_SHIFT)) & MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NPX_MASK)

#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NPW_MASK (0x20U)
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NPW_SHIFT (5U)
/*! NPW - NonsecurePriv Write
 *  0b0..Write access is not allowed in Nonsecure Privilege mode.
 *  0b1..Write access is allowed in Nonsecure Privilege mode.
 */
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NPW(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NPW_SHIFT)) & MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NPW_MASK)

#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NPR_MASK (0x40U)
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NPR_SHIFT (6U)
/*! NPR - NonsecurePriv Read
 *  0b0..Read access is not allowed in Nonsecure Privilege mode.
 *  0b1..Read access is allowed in Nonsecure Privilege mode.
 */
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NPR(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NPR_SHIFT)) & MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_NPR_MASK)

#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SUX_MASK (0x100U)
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SUX_SHIFT (8U)
/*! SUX - SecureUser Execute
 *  0b0..Execute access is not allowed in Secure User mode.
 *  0b1..Execute access is allowed in Secure User mode.
 */
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SUX(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SUX_SHIFT)) & MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SUX_MASK)

#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SUW_MASK (0x200U)
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SUW_SHIFT (9U)
/*! SUW - SecureUser Write
 *  0b0..Write access is not allowed in Secure User mode.
 *  0b1..Write access is allowed in Secure User mode.
 */
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SUW(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SUW_SHIFT)) & MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SUW_MASK)

#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SUR_MASK (0x400U)
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SUR_SHIFT (10U)
/*! SUR - SecureUser Read
 *  0b0..Read access is not allowed in Secure User mode.
 *  0b1..Read access is allowed in Secure User mode.
 */
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SUR(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SUR_SHIFT)) & MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SUR_MASK)

#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SPX_MASK (0x1000U)
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SPX_SHIFT (12U)
/*! SPX - SecurePriv Execute
 *  0b0..Execute access is not allowed in Secure Privilege mode.
 *  0b1..Execute access is allowed in Secure Privilege mode.
 */
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SPX(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SPX_SHIFT)) & MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SPX_MASK)

#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SPW_MASK (0x2000U)
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SPW_SHIFT (13U)
/*! SPW - SecurePriv Write
 *  0b0..Write access is not allowed in Secure Privilege mode.
 *  0b1..Write access is allowed in Secure Privilege mode.
 */
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SPW(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SPW_SHIFT)) & MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SPW_MASK)

#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SPR_MASK (0x4000U)
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SPR_SHIFT (14U)
/*! SPR - SecurePriv Read
 *  0b0..Read access is not allowed in Secure Privilege mode.
 *  0b1..Read access is allowed in Secure Privilege mode.
 */
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SPR(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SPR_SHIFT)) & MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_SPR_MASK)

#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_LK_MASK (0x80000000U)
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_LK_SHIFT (31U)
/*! LK - LOCK
 *  0b0..This register is not locked and can be altered.
 *  0b1..This register is locked and cannot be altered.
 */
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_LK(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_LK_SHIFT)) & MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_LK_MASK)
/*! @} */

/* The count of MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC */
#define MBC_MBC_MEMN_GLBAC0_MBC0_MEMN_GLBAC_COUNT (8U)

/*! @name MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/* The count of MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W0_COUNT (1U)

/*! @name MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1 - MBC Memory Block Configuration Word */
/*! @{ */

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL0_MASK (0x7U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE0_MASK (0x8U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL1_MASK (0x70U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE1_MASK (0x80U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL2_MASK (0x700U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE2_MASK (0x800U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL3_MASK (0x7000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE3_MASK (0x8000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL4_MASK (0x70000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE4_MASK (0x80000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL5_MASK (0x700000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE5_MASK (0x800000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL6_MASK (0x7000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE6_MASK (0x8000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL7_MASK (0x70000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_MBACSEL7_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE7_MASK (0x80000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_NSE7_MASK)
/*! @} */

/* The count of MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W1_COUNT (1U)

/*! @name MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2 - MBC Memory Block Configuration Word */
/*! @{ */

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL0_MASK (0x7U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE0_MASK (0x8U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL1_MASK (0x70U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE1_MASK (0x80U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL2_MASK (0x700U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE2_MASK (0x800U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL3_MASK (0x7000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE3_MASK (0x8000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL4_MASK (0x70000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE4_MASK (0x80000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL5_MASK (0x700000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE5_MASK (0x800000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL6_MASK (0x7000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE6_MASK (0x8000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL7_MASK (0x70000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_MBACSEL7_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE7_MASK (0x80000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_NSE7_MASK)
/*! @} */

/* The count of MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W2_COUNT (1U)

/*! @name MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3 - MBC Memory Block Configuration Word */
/*! @{ */

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL0_MASK (0x7U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE0_MASK (0x8U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL1_MASK (0x70U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE1_MASK (0x80U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL2_MASK (0x700U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE2_MASK (0x800U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL3_MASK (0x7000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE3_MASK (0x8000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL4_MASK (0x70000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE4_MASK (0x80000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL5_MASK (0x700000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE5_MASK (0x800000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL6_MASK (0x7000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE6_MASK (0x8000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL7_MASK (0x70000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_MBACSEL7_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE7_MASK (0x80000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_NSE7_MASK)
/*! @} */

/* The count of MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W3_COUNT (1U)

/*! @name MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4 - MBC Memory Block Configuration Word */
/*! @{ */

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL0_MASK (0x7U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE0_MASK (0x8U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL1_MASK (0x70U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE1_MASK (0x80U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL2_MASK (0x700U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE2_MASK (0x800U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL3_MASK (0x7000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE3_MASK (0x8000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL4_MASK (0x70000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE4_MASK (0x80000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL5_MASK (0x700000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE5_MASK (0x800000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL6_MASK (0x7000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE6_MASK (0x8000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL7_MASK (0x70000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_MBACSEL7_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE7_MASK (0x80000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_NSE7_MASK)
/*! @} */

/* The count of MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W4_COUNT (1U)

/*! @name MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5 - MBC Memory Block Configuration Word */
/*! @{ */

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL0_MASK (0x7U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE0_MASK (0x8U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL1_MASK (0x70U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE1_MASK (0x80U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL2_MASK (0x700U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE2_MASK (0x800U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL3_MASK (0x7000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE3_MASK (0x8000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL4_MASK (0x70000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE4_MASK (0x80000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL5_MASK (0x700000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE5_MASK (0x800000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL6_MASK (0x7000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE6_MASK (0x8000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL7_MASK (0x70000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_MBACSEL7_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE7_MASK (0x80000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_NSE7_MASK)
/*! @} */

/* The count of MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W5_COUNT (1U)

/*! @name MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6 - MBC Memory Block Configuration Word */
/*! @{ */

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL0_MASK (0x7U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE0_MASK (0x8U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL1_MASK (0x70U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE1_MASK (0x80U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL2_MASK (0x700U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE2_MASK (0x800U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL3_MASK (0x7000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE3_MASK (0x8000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL4_MASK (0x70000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE4_MASK (0x80000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL5_MASK (0x700000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE5_MASK (0x800000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL6_MASK (0x7000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE6_MASK (0x8000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL7_MASK (0x70000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_MBACSEL7_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE7_MASK (0x80000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_NSE7_MASK)
/*! @} */

/* The count of MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W6_COUNT (1U)

/*! @name MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7 - MBC Memory Block Configuration Word */
/*! @{ */

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL0_MASK (0x7U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE0_MASK (0x8U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL1_MASK (0x70U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE1_MASK (0x80U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL2_MASK (0x700U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE2_MASK (0x800U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL3_MASK (0x7000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE3_MASK (0x8000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL4_MASK (0x70000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE4_MASK (0x80000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL5_MASK (0x700000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE5_MASK (0x800000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL6_MASK (0x7000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE6_MASK (0x8000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL7_MASK (0x70000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_MBACSEL7_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE7_MASK (0x80000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_NSE7_MASK)
/*! @} */

/* The count of MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM0_BLK_CFG_W7_COUNT (1U)

/*! @name MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE0_MASK (0x8U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE1_MASK (0x80U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE2_MASK (0x800U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_MBACSEL7_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/* The count of MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W0_COUNT (1U)

/*! @name MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1 - MBC Memory Block Configuration Word */
/*! @{ */

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL0_MASK (0x7U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE0_MASK (0x8U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL1_MASK (0x70U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE1_MASK (0x80U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL2_MASK (0x700U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE2_MASK (0x800U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL3_MASK (0x7000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE3_MASK (0x8000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL4_MASK (0x70000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE4_MASK (0x80000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL5_MASK (0x700000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE5_MASK (0x800000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL6_MASK (0x7000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE6_MASK (0x8000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL7_MASK (0x70000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_MBACSEL7_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE7_MASK (0x80000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_NSE7_MASK)
/*! @} */

/* The count of MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM1_BLK_CFG_W1_COUNT (1U)

/*! @name MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE0_MASK (0x8U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE0_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE0_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE1_MASK (0x80U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE1_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE1_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE2_MASK (0x800U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE2_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE2_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE3_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE3_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE4_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE4_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE5_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE5_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE6_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE6_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_MBACSEL7_MASK)

#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure accesses to block B are not allowed, nonsecure accesses to block B are based on corresponding
 *       MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE7_SHIFT)) & MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/* The count of MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0 */
#define MBC_MBC_DOM0_MBC0_DOM_MEM2_BLK_CFG_W0_COUNT (1U)


/*!
 * @}
 */ /* end of group MBC_Register_Masks */


/* MBC - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral MBC0 base address */
  #define MBC0_BASE                                (0x5008E000u)
  /** Peripheral MBC0 base address */
  #define MBC0_BASE_NS                             (0x4008E000u)
  /** Peripheral MBC0 base pointer */
  #define MBC0                                     ((MBC_Type *)MBC0_BASE)
  /** Peripheral MBC0 base pointer */
  #define MBC0_NS                                  ((MBC_Type *)MBC0_BASE_NS)
  /** Array initializer of MBC peripheral base addresses */
  #define MBC_BASE_ADDRS                           { MBC0_BASE }
  /** Array initializer of MBC peripheral base pointers */
  #define MBC_BASE_PTRS                            { MBC0 }
  /** Array initializer of MBC peripheral base addresses */
  #define MBC_BASE_ADDRS_NS                        { MBC0_BASE_NS }
  /** Array initializer of MBC peripheral base pointers */
  #define MBC_BASE_PTRS_NS                         { MBC0_NS }
#else
  /** Peripheral MBC0 base address */
  #define MBC0_BASE                                (0x4008E000u)
  /** Peripheral MBC0 base pointer */
  #define MBC0                                     ((MBC_Type *)MBC0_BASE)
  /** Array initializer of MBC peripheral base addresses */
  #define MBC_BASE_ADDRS                           { MBC0_BASE }
  /** Array initializer of MBC peripheral base pointers */
  #define MBC_BASE_PTRS                            { MBC0 }
#endif

/*!
 * @}
 */ /* end of group MBC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- MRCC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup MRCC_Peripheral_Access_Layer MRCC Peripheral Access Layer
 * @{
 */

/** MRCC - Register Layout Typedef */
typedef struct {
  __IO uint32_t GLB_RST0;                          /**< Peripheral Reset Control 0, offset: 0x0 */
  __O  uint32_t GLB_RSTSET0;                       /**< Peripheral Reset Control Set 0, offset: 0x4 */
  __O  uint32_t GLB_RSTCLR0;                       /**< Peripheral Reset Control Clear 0, offset: 0x8 */
       uint8_t RESERVED_0[4];
  __IO uint32_t GLB_RST1;                          /**< Peripheral Reset Control 1, offset: 0x10 */
  __O  uint32_t GLB_RSTSET1;                       /**< Peripheral Reset Control Set 1, offset: 0x14 */
  __O  uint32_t GLB_RSTCLR1;                       /**< Peripheral Reset Control Clear 1, offset: 0x18 */
       uint8_t RESERVED_1[36];
  __IO uint32_t GLB_CC0;                           /**< AHB Clock Control 0, offset: 0x40 */
  __O  uint32_t GLB_CCSET0;                        /**< AHB Clock Control Set 0, offset: 0x44 */
  __O  uint32_t GLB_CCCLR0;                        /**< AHB Clock Control Clear 0, offset: 0x48 */
       uint8_t RESERVED_2[4];
  __IO uint32_t GLB_CC1;                           /**< AHB Clock Control 1, offset: 0x50 */
  __O  uint32_t GLB_CCSET1;                        /**< AHB Clock Control Set 1, offset: 0x54 */
  __O  uint32_t GLB_CCCLR1;                        /**< AHB Clock Control Clear 1, offset: 0x58 */
       uint8_t RESERVED_3[36];
  __IO uint32_t GLB_ACC0;                          /**< Control Automatic Clock Gating 0, offset: 0x80 */
  __IO uint32_t GLB_ACC1;                          /**< Control Automatic Clock Gating 1, offset: 0x84 */
       uint8_t RESERVED_4[8];
  __IO uint32_t GLB_PR0;                           /**< Peripheral Enable Configuration 0, offset: 0x90 */
  __IO uint32_t GLB_PR1;                           /**< Peripheral Enable Configuration 1, offset: 0x94 */
       uint8_t RESERVED_5[8];
  __IO uint32_t CTIMERGRP0CLKSEL;                  /**< CTIMER_Group_0 clock selection control, offset: 0xA0 */
  __IO uint32_t CTIMERGRP0CLKDIV;                  /**< CTIMER_Group_0 clock divider control, offset: 0xA4 */
  __IO uint32_t CTIMERGRP1CLKSEL;                  /**< CTIMER_Group_1 clock selection control, offset: 0xA8 */
  __IO uint32_t CTIMERGRP1CLKDIV;                  /**< CTIMER_Group_1 clock divider control, offset: 0xAC */
  __IO uint32_t UTICK0CLKSEL;                      /**< UTICK0 clock selection control, offset: 0xB0 */
       uint8_t RESERVED_6[8];
  __IO uint32_t WWDT0CLKDIV;                       /**< WWDT0 clock divider control, offset: 0xBC */
  __IO uint32_t ADC0CLKSEL;                        /**< ADC0 clock selection control, offset: 0xC0 */
  __IO uint32_t ADC0CLKDIV;                        /**< ADC0 clock divider control, offset: 0xC4 */
       uint8_t RESERVED_7[4];
  __IO uint32_t CMP0FUNCCLKDIV;                    /**< CMP0_FUNC clock divider control, offset: 0xCC */
  __IO uint32_t CMP0RRCLKSEL;                      /**< CMP0 clock selection control, offset: 0xD0 */
  __IO uint32_t CMP0RRCLKDIV;                      /**< CMP0_RR clock divider control, offset: 0xD4 */
  __IO uint32_t DBGTRACECLKSEL;                    /**< DBG_TRACE clock selection control, offset: 0xD8 */
  __IO uint32_t DBGTRACECLKDIV;                    /**< DBG_TRACE clock divider control, offset: 0xDC */
  __IO uint32_t CLKOUTCLKSEL;                      /**< CLKOUT clock selection control, offset: 0xE0 */
  __IO uint32_t CLKOUTCLKDIV;                      /**< CLKOUT clock divider control, offset: 0xE4 */
  __IO uint32_t OSTIMER0CLKSEL;                    /**< OSTIMER0 clock selection control, offset: 0xE8 */
       uint8_t RESERVED_8[4];
  __IO uint32_t PGRP0CLKSEL;                       /**< PERIPH_GROUP_0 clock selection control, offset: 0xF0 */
  __IO uint32_t PGRP0CLKDIV;                       /**< PERIPH_GROUP_0 clock divider control, offset: 0xF4 */
  __IO uint32_t PGRP1CLKSEL;                       /**< PERIPH_GROUP_1 clock selection control, offset: 0xF8 */
  __IO uint32_t PGRP1CLKDIV;                       /**< PERIPH_GROUP_1 clock divider control, offset: 0xFC */
  __IO uint32_t SYSTICKCLKSEL;                     /**< SYSTICK clock selection control, offset: 0x100 */
  __IO uint32_t SYSTICKCLKDIV;                     /**< SYSTICK clock divider control, offset: 0x104 */
       uint8_t RESERVED_9[4];
  __IO uint32_t FROHFDIV;                          /**< FRO_HF_DIV clock divider control, offset: 0x10C */
  __IO uint32_t P16KCLKSEL;                        /**< Clock selection control, offset: 0x110 */
} MRCC_Type;

/* ----------------------------------------------------------------------------
   -- MRCC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup MRCC_Register_Masks MRCC Register Masks
 * @{
 */

/*! @name GLB_RST0 - Peripheral Reset Control 0 */
/*! @{ */

#define MRCC_GLB_RST0_INPUTMUX0_MASK             (0x1U)
#define MRCC_GLB_RST0_INPUTMUX0_SHIFT            (0U)
/*! INPUTMUX0 - Write to INPUTMUX0
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_INPUTMUX0(x)               (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_INPUTMUX0_SHIFT)) & MRCC_GLB_RST0_INPUTMUX0_MASK)

#define MRCC_GLB_RST0_CTIMER0_MASK               (0x2U)
#define MRCC_GLB_RST0_CTIMER0_SHIFT              (1U)
/*! CTIMER0 - Write to CTIMER0
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_CTIMER0(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_CTIMER0_SHIFT)) & MRCC_GLB_RST0_CTIMER0_MASK)

#define MRCC_GLB_RST0_CTIMER1_MASK               (0x4U)
#define MRCC_GLB_RST0_CTIMER1_SHIFT              (2U)
/*! CTIMER1 - Write to CTIMER1
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_CTIMER1(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_CTIMER1_SHIFT)) & MRCC_GLB_RST0_CTIMER1_MASK)

#define MRCC_GLB_RST0_CTIMER2_MASK               (0x8U)
#define MRCC_GLB_RST0_CTIMER2_SHIFT              (3U)
/*! CTIMER2 - Write to CTIMER2
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_CTIMER2(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_CTIMER2_SHIFT)) & MRCC_GLB_RST0_CTIMER2_MASK)

#define MRCC_GLB_RST0_FREQME_MASK                (0x10U)
#define MRCC_GLB_RST0_FREQME_SHIFT               (4U)
/*! FREQME - Write to FREQME
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_FREQME(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_FREQME_SHIFT)) & MRCC_GLB_RST0_FREQME_MASK)

#define MRCC_GLB_RST0_UTICK0_MASK                (0x20U)
#define MRCC_GLB_RST0_UTICK0_SHIFT               (5U)
/*! UTICK0 - Write to UTICK0
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_UTICK0(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_UTICK0_SHIFT)) & MRCC_GLB_RST0_UTICK0_MASK)

#define MRCC_GLB_RST0_DMA0_MASK                  (0x80U)
#define MRCC_GLB_RST0_DMA0_SHIFT                 (7U)
/*! DMA0 - Write to DMA0
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_DMA0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_DMA0_SHIFT)) & MRCC_GLB_RST0_DMA0_MASK)

#define MRCC_GLB_RST0_AOI0_MASK                  (0x100U)
#define MRCC_GLB_RST0_AOI0_SHIFT                 (8U)
/*! AOI0 - Write to AOI0
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_AOI0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_AOI0_SHIFT)) & MRCC_GLB_RST0_AOI0_MASK)

#define MRCC_GLB_RST0_CRC_MASK                   (0x200U)
#define MRCC_GLB_RST0_CRC_SHIFT                  (9U)
/*! CRC - Write to CRC
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_CRC(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_CRC_SHIFT)) & MRCC_GLB_RST0_CRC_MASK)

#define MRCC_GLB_RST0_ERM0_MASK                  (0x400U)
#define MRCC_GLB_RST0_ERM0_SHIFT                 (10U)
/*! ERM0 - Write to ERM0
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_ERM0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_ERM0_SHIFT)) & MRCC_GLB_RST0_ERM0_MASK)

#define MRCC_GLB_RST0_LPI2C0_MASK                (0x4000U)
#define MRCC_GLB_RST0_LPI2C0_SHIFT               (14U)
/*! LPI2C0 - Write to LPI2C0
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_LPI2C0(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_LPI2C0_SHIFT)) & MRCC_GLB_RST0_LPI2C0_MASK)

#define MRCC_GLB_RST0_LPI2C1_MASK                (0x8000U)
#define MRCC_GLB_RST0_LPI2C1_SHIFT               (15U)
/*! LPI2C1 - Write to LPI2C1
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_LPI2C1(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_LPI2C1_SHIFT)) & MRCC_GLB_RST0_LPI2C1_MASK)

#define MRCC_GLB_RST0_LPSPI0_MASK                (0x10000U)
#define MRCC_GLB_RST0_LPSPI0_SHIFT               (16U)
/*! LPSPI0 - Write to LPSPI0
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_LPSPI0(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_LPSPI0_SHIFT)) & MRCC_GLB_RST0_LPSPI0_MASK)

#define MRCC_GLB_RST0_LPSPI1_MASK                (0x20000U)
#define MRCC_GLB_RST0_LPSPI1_SHIFT               (17U)
/*! LPSPI1 - Write to LPSPI1
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_LPSPI1(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_LPSPI1_SHIFT)) & MRCC_GLB_RST0_LPSPI1_MASK)

#define MRCC_GLB_RST0_LPUART0_MASK               (0x40000U)
#define MRCC_GLB_RST0_LPUART0_SHIFT              (18U)
/*! LPUART0 - Write to LPUART0
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_LPUART0(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_LPUART0_SHIFT)) & MRCC_GLB_RST0_LPUART0_MASK)

#define MRCC_GLB_RST0_ADC0_MASK                  (0x80000U)
#define MRCC_GLB_RST0_ADC0_SHIFT                 (19U)
/*! ADC0 - Write to ADC0
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_ADC0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_ADC0_SHIFT)) & MRCC_GLB_RST0_ADC0_MASK)

#define MRCC_GLB_RST0_ATX0_MASK                  (0x100000U)
#define MRCC_GLB_RST0_ATX0_SHIFT                 (20U)
/*! ATX0 - Write to ATX0
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_ATX0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_ATX0_SHIFT)) & MRCC_GLB_RST0_ATX0_MASK)

#define MRCC_GLB_RST0_CMP0_MASK                  (0x200000U)
#define MRCC_GLB_RST0_CMP0_SHIFT                 (21U)
/*! CMP0 - write to CMP0
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_CMP0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_CMP0_SHIFT)) & MRCC_GLB_RST0_CMP0_MASK)

#define MRCC_GLB_RST0_DMA1_MASK                  (0x400000U)
#define MRCC_GLB_RST0_DMA1_SHIFT                 (22U)
/*! DMA1 - write to DMA1
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_DMA1(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_DMA1_SHIFT)) & MRCC_GLB_RST0_DMA1_MASK)

#define MRCC_GLB_RST0_GPIO1_MASK                 (0x1000000U)
#define MRCC_GLB_RST0_GPIO1_SHIFT                (24U)
/*! GPIO1 - Write to GPIO1
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_GPIO1(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_GPIO1_SHIFT)) & MRCC_GLB_RST0_GPIO1_MASK)

#define MRCC_GLB_RST0_GPIO2_MASK                 (0x2000000U)
#define MRCC_GLB_RST0_GPIO2_SHIFT                (25U)
/*! GPIO2 - Write to GPIO2
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_GPIO2(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_GPIO2_SHIFT)) & MRCC_GLB_RST0_GPIO2_MASK)

#define MRCC_GLB_RST0_GPIO3_MASK                 (0x4000000U)
#define MRCC_GLB_RST0_GPIO3_SHIFT                (26U)
/*! GPIO3 - Write to GPIO3
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_GPIO3(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_GPIO3_SHIFT)) & MRCC_GLB_RST0_GPIO3_MASK)

#define MRCC_GLB_RST0_LPUART1_MASK               (0x8000000U)
#define MRCC_GLB_RST0_LPUART1_SHIFT              (27U)
/*! LPUART1 - Write to LPUART1
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_LPUART1(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_LPUART1_SHIFT)) & MRCC_GLB_RST0_LPUART1_MASK)

#define MRCC_GLB_RST0_OSTIMER0_MASK              (0x20000000U)
#define MRCC_GLB_RST0_OSTIMER0_SHIFT             (29U)
/*! OSTIMER0 - Write to OSTIMER0
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST0_OSTIMER0(x)                (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST0_OSTIMER0_SHIFT)) & MRCC_GLB_RST0_OSTIMER0_MASK)
/*! @} */

/*! @name GLB_RSTSET0 - Peripheral Reset Control Set 0 */
/*! @{ */

#define MRCC_GLB_RSTSET0_DATA_MASK               (0xFFFFFFFFU)
#define MRCC_GLB_RSTSET0_DATA_SHIFT              (0U)
/*! DATA - Data array value, refer to corresponding position in GLB_RSTn. */
#define MRCC_GLB_RSTSET0_DATA(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RSTSET0_DATA_SHIFT)) & MRCC_GLB_RSTSET0_DATA_MASK)
/*! @} */

/*! @name GLB_RSTCLR0 - Peripheral Reset Control Clear 0 */
/*! @{ */

#define MRCC_GLB_RSTCLR0_DATA_MASK               (0xFFFFFFFFU)
#define MRCC_GLB_RSTCLR0_DATA_SHIFT              (0U)
/*! DATA - Data array value, refer to corresponding position in GLB_RSTn. */
#define MRCC_GLB_RSTCLR0_DATA(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RSTCLR0_DATA_SHIFT)) & MRCC_GLB_RSTCLR0_DATA_MASK)
/*! @} */

/*! @name GLB_RST1 - Peripheral Reset Control 1 */
/*! @{ */

#define MRCC_GLB_RST1_PKC0_MASK                  (0x1U)
#define MRCC_GLB_RST1_PKC0_SHIFT                 (0U)
/*! PKC0 - write to PKC0
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST1_PKC0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST1_PKC0_SHIFT)) & MRCC_GLB_RST1_PKC0_MASK)

#define MRCC_GLB_RST1_PORT1_MASK                 (0x2U)
#define MRCC_GLB_RST1_PORT1_SHIFT                (1U)
/*! PORT1 - Write to PORT1
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST1_PORT1(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST1_PORT1_SHIFT)) & MRCC_GLB_RST1_PORT1_MASK)

#define MRCC_GLB_RST1_PORT2_MASK                 (0x4U)
#define MRCC_GLB_RST1_PORT2_SHIFT                (2U)
/*! PORT2 - Write to PORT2
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST1_PORT2(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST1_PORT2_SHIFT)) & MRCC_GLB_RST1_PORT2_MASK)

#define MRCC_GLB_RST1_PORT3_MASK                 (0x8U)
#define MRCC_GLB_RST1_PORT3_SHIFT                (3U)
/*! PORT3 - Write to PORT3
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST1_PORT3(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST1_PORT3_SHIFT)) & MRCC_GLB_RST1_PORT3_MASK)

#define MRCC_GLB_RST1_SGLCD0_MASK                (0x40U)
#define MRCC_GLB_RST1_SGLCD0_SHIFT               (6U)
/*! SGLCD0 - write to SGLCD0
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST1_SGLCD0(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST1_SGLCD0_SHIFT)) & MRCC_GLB_RST1_SGLCD0_MASK)

#define MRCC_GLB_RST1_TRNG0_MASK                 (0x100U)
#define MRCC_GLB_RST1_TRNG0_SHIFT                (8U)
/*! TRNG0 - write to TRNG0
 *  0b0..Peripheral is held in reset
 *  0b1..Peripheral is released from reset
 */
#define MRCC_GLB_RST1_TRNG0(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RST1_TRNG0_SHIFT)) & MRCC_GLB_RST1_TRNG0_MASK)
/*! @} */

/*! @name GLB_RSTSET1 - Peripheral Reset Control Set 1 */
/*! @{ */

#define MRCC_GLB_RSTSET1_DATA_MASK               (0xFFFFFFFFU)
#define MRCC_GLB_RSTSET1_DATA_SHIFT              (0U)
/*! DATA - Data array value, refer to corresponding position in GLB_RSTn. */
#define MRCC_GLB_RSTSET1_DATA(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RSTSET1_DATA_SHIFT)) & MRCC_GLB_RSTSET1_DATA_MASK)
/*! @} */

/*! @name GLB_RSTCLR1 - Peripheral Reset Control Clear 1 */
/*! @{ */

#define MRCC_GLB_RSTCLR1_DATA_MASK               (0xFFFFFFFFU)
#define MRCC_GLB_RSTCLR1_DATA_SHIFT              (0U)
/*! DATA - Data array value, refer to corresponding position in GLB_RSTn. */
#define MRCC_GLB_RSTCLR1_DATA(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_RSTCLR1_DATA_SHIFT)) & MRCC_GLB_RSTCLR1_DATA_MASK)
/*! @} */

/*! @name GLB_CC0 - AHB Clock Control 0 */
/*! @{ */

#define MRCC_GLB_CC0_INPUTMUX0_MASK              (0x1U)
#define MRCC_GLB_CC0_INPUTMUX0_SHIFT             (0U)
/*! INPUTMUX0 - Write to INPUTMUX0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_INPUTMUX0(x)                (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_INPUTMUX0_SHIFT)) & MRCC_GLB_CC0_INPUTMUX0_MASK)

#define MRCC_GLB_CC0_CTIMER0_MASK                (0x2U)
#define MRCC_GLB_CC0_CTIMER0_SHIFT               (1U)
/*! CTIMER0 - Write to CTIMER0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_CTIMER0(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_CTIMER0_SHIFT)) & MRCC_GLB_CC0_CTIMER0_MASK)

#define MRCC_GLB_CC0_CTIMER1_MASK                (0x4U)
#define MRCC_GLB_CC0_CTIMER1_SHIFT               (2U)
/*! CTIMER1 - Write to CTIMER1
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_CTIMER1(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_CTIMER1_SHIFT)) & MRCC_GLB_CC0_CTIMER1_MASK)

#define MRCC_GLB_CC0_CTIMER2_MASK                (0x8U)
#define MRCC_GLB_CC0_CTIMER2_SHIFT               (3U)
/*! CTIMER2 - Write to CTIMER2
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_CTIMER2(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_CTIMER2_SHIFT)) & MRCC_GLB_CC0_CTIMER2_MASK)

#define MRCC_GLB_CC0_FREQME_MASK                 (0x10U)
#define MRCC_GLB_CC0_FREQME_SHIFT                (4U)
/*! FREQME - Write to FREQME
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_FREQME(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_FREQME_SHIFT)) & MRCC_GLB_CC0_FREQME_MASK)

#define MRCC_GLB_CC0_UTICK0_MASK                 (0x20U)
#define MRCC_GLB_CC0_UTICK0_SHIFT                (5U)
/*! UTICK0 - Write to UTICK0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_UTICK0(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_UTICK0_SHIFT)) & MRCC_GLB_CC0_UTICK0_MASK)

#define MRCC_GLB_CC0_WWDT0_MASK                  (0x40U)
#define MRCC_GLB_CC0_WWDT0_SHIFT                 (6U)
/*! WWDT0 - Write to WWDT0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_WWDT0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_WWDT0_SHIFT)) & MRCC_GLB_CC0_WWDT0_MASK)

#define MRCC_GLB_CC0_DMA0_MASK                   (0x80U)
#define MRCC_GLB_CC0_DMA0_SHIFT                  (7U)
/*! DMA0 - Write to DMA0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_DMA0(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_DMA0_SHIFT)) & MRCC_GLB_CC0_DMA0_MASK)

#define MRCC_GLB_CC0_AOI0_MASK                   (0x100U)
#define MRCC_GLB_CC0_AOI0_SHIFT                  (8U)
/*! AOI0 - Write to AOI0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_AOI0(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_AOI0_SHIFT)) & MRCC_GLB_CC0_AOI0_MASK)

#define MRCC_GLB_CC0_CRC_MASK                    (0x200U)
#define MRCC_GLB_CC0_CRC_SHIFT                   (9U)
/*! CRC - Write to CRC
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_CRC(x)                      (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_CRC_SHIFT)) & MRCC_GLB_CC0_CRC_MASK)

#define MRCC_GLB_CC0_ERM0_MASK                   (0x400U)
#define MRCC_GLB_CC0_ERM0_SHIFT                  (10U)
/*! ERM0 - Write to ERM0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_ERM0(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_ERM0_SHIFT)) & MRCC_GLB_CC0_ERM0_MASK)

#define MRCC_GLB_CC0_LPI2C0_MASK                 (0x4000U)
#define MRCC_GLB_CC0_LPI2C0_SHIFT                (14U)
/*! LPI2C0 - Write to LPI2C0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_LPI2C0(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_LPI2C0_SHIFT)) & MRCC_GLB_CC0_LPI2C0_MASK)

#define MRCC_GLB_CC0_LPI2C1_MASK                 (0x8000U)
#define MRCC_GLB_CC0_LPI2C1_SHIFT                (15U)
/*! LPI2C1 - Write to LPI2C1
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_LPI2C1(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_LPI2C1_SHIFT)) & MRCC_GLB_CC0_LPI2C1_MASK)

#define MRCC_GLB_CC0_LPSPI0_MASK                 (0x10000U)
#define MRCC_GLB_CC0_LPSPI0_SHIFT                (16U)
/*! LPSPI0 - Write to LPSPI0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_LPSPI0(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_LPSPI0_SHIFT)) & MRCC_GLB_CC0_LPSPI0_MASK)

#define MRCC_GLB_CC0_LPSPI1_MASK                 (0x20000U)
#define MRCC_GLB_CC0_LPSPI1_SHIFT                (17U)
/*! LPSPI1 - Write to LPSPI1
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_LPSPI1(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_LPSPI1_SHIFT)) & MRCC_GLB_CC0_LPSPI1_MASK)

#define MRCC_GLB_CC0_LPUART0_MASK                (0x40000U)
#define MRCC_GLB_CC0_LPUART0_SHIFT               (18U)
/*! LPUART0 - Write to LPUART0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_LPUART0(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_LPUART0_SHIFT)) & MRCC_GLB_CC0_LPUART0_MASK)

#define MRCC_GLB_CC0_ADC0_MASK                   (0x80000U)
#define MRCC_GLB_CC0_ADC0_SHIFT                  (19U)
/*! ADC0 - Write to ADC0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_ADC0(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_ADC0_SHIFT)) & MRCC_GLB_CC0_ADC0_MASK)

#define MRCC_GLB_CC0_ATX0_MASK                   (0x100000U)
#define MRCC_GLB_CC0_ATX0_SHIFT                  (20U)
/*! ATX0 - Write to ATX0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_ATX0(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_ATX0_SHIFT)) & MRCC_GLB_CC0_ATX0_MASK)

#define MRCC_GLB_CC0_CMP0_MASK                   (0x200000U)
#define MRCC_GLB_CC0_CMP0_SHIFT                  (21U)
/*! CMP0 - Write to CMP0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_CMP0(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_CMP0_SHIFT)) & MRCC_GLB_CC0_CMP0_MASK)

#define MRCC_GLB_CC0_DMA1_MASK                   (0x400000U)
#define MRCC_GLB_CC0_DMA1_SHIFT                  (22U)
/*! DMA1 - write to DMA1
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_DMA1(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_DMA1_SHIFT)) & MRCC_GLB_CC0_DMA1_MASK)

#define MRCC_GLB_CC0_SRAMA_MASK                  (0x800000U)
#define MRCC_GLB_CC0_SRAMA_SHIFT                 (23U)
/*! SRAMA - Write to SRAM A0/A1
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_SRAMA(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_SRAMA_SHIFT)) & MRCC_GLB_CC0_SRAMA_MASK)

#define MRCC_GLB_CC0_GPIO1_MASK                  (0x1000000U)
#define MRCC_GLB_CC0_GPIO1_SHIFT                 (24U)
/*! GPIO1 - Write to GPIO1
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_GPIO1(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_GPIO1_SHIFT)) & MRCC_GLB_CC0_GPIO1_MASK)

#define MRCC_GLB_CC0_GPIO2_MASK                  (0x2000000U)
#define MRCC_GLB_CC0_GPIO2_SHIFT                 (25U)
/*! GPIO2 - Write to GPIO2
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_GPIO2(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_GPIO2_SHIFT)) & MRCC_GLB_CC0_GPIO2_MASK)

#define MRCC_GLB_CC0_GPIO3_MASK                  (0x4000000U)
#define MRCC_GLB_CC0_GPIO3_SHIFT                 (26U)
/*! GPIO3 - Write to GPIO3
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_GPIO3(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_GPIO3_SHIFT)) & MRCC_GLB_CC0_GPIO3_MASK)

#define MRCC_GLB_CC0_LPUART1_MASK                (0x8000000U)
#define MRCC_GLB_CC0_LPUART1_SHIFT               (27U)
/*! LPUART1 - Write to LPUART1
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_LPUART1(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_LPUART1_SHIFT)) & MRCC_GLB_CC0_LPUART1_MASK)

#define MRCC_GLB_CC0_MTR_MASK                    (0x10000000U)
#define MRCC_GLB_CC0_MTR_SHIFT                   (28U)
/*! MTR - Write to MTR
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_MTR(x)                      (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_MTR_SHIFT)) & MRCC_GLB_CC0_MTR_MASK)

#define MRCC_GLB_CC0_OSTIMER0_MASK               (0x20000000U)
#define MRCC_GLB_CC0_OSTIMER0_SHIFT              (29U)
/*! OSTIMER0 - Write to OSTIMER0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_OSTIMER0(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_OSTIMER0_SHIFT)) & MRCC_GLB_CC0_OSTIMER0_MASK)

#define MRCC_GLB_CC0_PGRP0_MASK                  (0x40000000U)
#define MRCC_GLB_CC0_PGRP0_SHIFT                 (30U)
/*! PGRP0 - Write to PERIPH_GROUP_0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_PGRP0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_PGRP0_SHIFT)) & MRCC_GLB_CC0_PGRP0_MASK)

#define MRCC_GLB_CC0_PGRP1_MASK                  (0x80000000U)
#define MRCC_GLB_CC0_PGRP1_SHIFT                 (31U)
/*! PGRP1 - Write to PERIPH_GROUP_1
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC0_PGRP1(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC0_PGRP1_SHIFT)) & MRCC_GLB_CC0_PGRP1_MASK)
/*! @} */

/*! @name GLB_CCSET0 - AHB Clock Control Set 0 */
/*! @{ */

#define MRCC_GLB_CCSET0_DATA_MASK                (0xFFFFFFFFU)
#define MRCC_GLB_CCSET0_DATA_SHIFT               (0U)
/*! DATA - Data array value, refer to corresponding position in GLB_CCn. */
#define MRCC_GLB_CCSET0_DATA(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CCSET0_DATA_SHIFT)) & MRCC_GLB_CCSET0_DATA_MASK)
/*! @} */

/*! @name GLB_CCCLR0 - AHB Clock Control Clear 0 */
/*! @{ */

#define MRCC_GLB_CCCLR0_DATA_MASK                (0xFFFFFFFFU)
#define MRCC_GLB_CCCLR0_DATA_SHIFT               (0U)
/*! DATA - Data array value, refer to corresponding position in GLB_CCn. */
#define MRCC_GLB_CCCLR0_DATA(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CCCLR0_DATA_SHIFT)) & MRCC_GLB_CCCLR0_DATA_MASK)
/*! @} */

/*! @name GLB_CC1 - AHB Clock Control 1 */
/*! @{ */

#define MRCC_GLB_CC1_PKC0_MASK                   (0x1U)
#define MRCC_GLB_CC1_PKC0_SHIFT                  (0U)
/*! PKC0 - Write to PKC0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC1_PKC0(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC1_PKC0_SHIFT)) & MRCC_GLB_CC1_PKC0_MASK)

#define MRCC_GLB_CC1_PORT1_MASK                  (0x2U)
#define MRCC_GLB_CC1_PORT1_SHIFT                 (1U)
/*! PORT1 - Write to PORT1
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC1_PORT1(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC1_PORT1_SHIFT)) & MRCC_GLB_CC1_PORT1_MASK)

#define MRCC_GLB_CC1_PORT2_MASK                  (0x4U)
#define MRCC_GLB_CC1_PORT2_SHIFT                 (2U)
/*! PORT2 - Write to PORT2
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC1_PORT2(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC1_PORT2_SHIFT)) & MRCC_GLB_CC1_PORT2_MASK)

#define MRCC_GLB_CC1_PORT3_MASK                  (0x8U)
#define MRCC_GLB_CC1_PORT3_SHIFT                 (3U)
/*! PORT3 - Write to PORT3
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC1_PORT3(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC1_PORT3_SHIFT)) & MRCC_GLB_CC1_PORT3_MASK)

#define MRCC_GLB_CC1_ROMCP_MASK                  (0x10U)
#define MRCC_GLB_CC1_ROMCP_SHIFT                 (4U)
/*! ROMCP - Write to ROMCP
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC1_ROMCP(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC1_ROMCP_SHIFT)) & MRCC_GLB_CC1_ROMCP_MASK)

#define MRCC_GLB_CC1_SGI0_MASK                   (0x20U)
#define MRCC_GLB_CC1_SGI0_SHIFT                  (5U)
/*! SGI0 - Write to SGI0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC1_SGI0(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC1_SGI0_SHIFT)) & MRCC_GLB_CC1_SGI0_MASK)

#define MRCC_GLB_CC1_SGLCD0_MASK                 (0x40U)
#define MRCC_GLB_CC1_SGLCD0_SHIFT                (6U)
/*! SGLCD0 - write to SGLCD0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC1_SGLCD0(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC1_SGLCD0_SHIFT)) & MRCC_GLB_CC1_SGLCD0_MASK)

#define MRCC_GLB_CC1_TCU_MASK                    (0x80U)
#define MRCC_GLB_CC1_TCU_SHIFT                   (7U)
/*! TCU - Write to TCU
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC1_TCU(x)                      (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC1_TCU_SHIFT)) & MRCC_GLB_CC1_TCU_MASK)

#define MRCC_GLB_CC1_TRNG0_MASK                  (0x100U)
#define MRCC_GLB_CC1_TRNG0_SHIFT                 (8U)
/*! TRNG0 - Write to TRNG0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC1_TRNG0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC1_TRNG0_SHIFT)) & MRCC_GLB_CC1_TRNG0_MASK)

#define MRCC_GLB_CC1_UDF0_MASK                   (0x200U)
#define MRCC_GLB_CC1_UDF0_SHIFT                  (9U)
/*! UDF0 - Write to UDF0
 *  0b0..Peripheral clock is disabled
 *  0b1..Peripheral clock is enabled
 */
#define MRCC_GLB_CC1_UDF0(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CC1_UDF0_SHIFT)) & MRCC_GLB_CC1_UDF0_MASK)
/*! @} */

/*! @name GLB_CCSET1 - AHB Clock Control Set 1 */
/*! @{ */

#define MRCC_GLB_CCSET1_DATA_MASK                (0xFFFFFFFFU)
#define MRCC_GLB_CCSET1_DATA_SHIFT               (0U)
/*! DATA - Data array value, refer to corresponding position in GLB_CCn. */
#define MRCC_GLB_CCSET1_DATA(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CCSET1_DATA_SHIFT)) & MRCC_GLB_CCSET1_DATA_MASK)
/*! @} */

/*! @name GLB_CCCLR1 - AHB Clock Control Clear 1 */
/*! @{ */

#define MRCC_GLB_CCCLR1_DATA_MASK                (0xFFFFFFFFU)
#define MRCC_GLB_CCCLR1_DATA_SHIFT               (0U)
/*! DATA - Data array value, refer to corresponding position in GLB_CCn. */
#define MRCC_GLB_CCCLR1_DATA(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_CCCLR1_DATA_SHIFT)) & MRCC_GLB_CCCLR1_DATA_MASK)
/*! @} */

/*! @name GLB_ACC0 - Control Automatic Clock Gating 0 */
/*! @{ */

#define MRCC_GLB_ACC0_INPUTMUX0_MASK             (0x1U)
#define MRCC_GLB_ACC0_INPUTMUX0_SHIFT            (0U)
/*! INPUTMUX0 - Write to INPUTMUX0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_INPUTMUX0(x)               (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_INPUTMUX0_SHIFT)) & MRCC_GLB_ACC0_INPUTMUX0_MASK)

#define MRCC_GLB_ACC0_CTIMER0_MASK               (0x2U)
#define MRCC_GLB_ACC0_CTIMER0_SHIFT              (1U)
/*! CTIMER0 - Write to CTIMER0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_CTIMER0(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_CTIMER0_SHIFT)) & MRCC_GLB_ACC0_CTIMER0_MASK)

#define MRCC_GLB_ACC0_CTIMER1_MASK               (0x4U)
#define MRCC_GLB_ACC0_CTIMER1_SHIFT              (2U)
/*! CTIMER1 - Write to CTIMER1
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_CTIMER1(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_CTIMER1_SHIFT)) & MRCC_GLB_ACC0_CTIMER1_MASK)

#define MRCC_GLB_ACC0_CTIMER2_MASK               (0x8U)
#define MRCC_GLB_ACC0_CTIMER2_SHIFT              (3U)
/*! CTIMER2 - Write to CTIMER2
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_CTIMER2(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_CTIMER2_SHIFT)) & MRCC_GLB_ACC0_CTIMER2_MASK)

#define MRCC_GLB_ACC0_FREQME_MASK                (0x10U)
#define MRCC_GLB_ACC0_FREQME_SHIFT               (4U)
/*! FREQME - Write to FREQME
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_FREQME(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_FREQME_SHIFT)) & MRCC_GLB_ACC0_FREQME_MASK)

#define MRCC_GLB_ACC0_UTICK0_MASK                (0x20U)
#define MRCC_GLB_ACC0_UTICK0_SHIFT               (5U)
/*! UTICK0 - Write to UTICK0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_UTICK0(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_UTICK0_SHIFT)) & MRCC_GLB_ACC0_UTICK0_MASK)

#define MRCC_GLB_ACC0_WWDT0_MASK                 (0x40U)
#define MRCC_GLB_ACC0_WWDT0_SHIFT                (6U)
/*! WWDT0 - Write to WWDT0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_WWDT0(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_WWDT0_SHIFT)) & MRCC_GLB_ACC0_WWDT0_MASK)

#define MRCC_GLB_ACC0_DMA0_MASK                  (0x80U)
#define MRCC_GLB_ACC0_DMA0_SHIFT                 (7U)
/*! DMA0 - Write to DMA0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_DMA0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_DMA0_SHIFT)) & MRCC_GLB_ACC0_DMA0_MASK)

#define MRCC_GLB_ACC0_AOI0_MASK                  (0x100U)
#define MRCC_GLB_ACC0_AOI0_SHIFT                 (8U)
/*! AOI0 - Write to AOI0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_AOI0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_AOI0_SHIFT)) & MRCC_GLB_ACC0_AOI0_MASK)

#define MRCC_GLB_ACC0_CRC_MASK                   (0x200U)
#define MRCC_GLB_ACC0_CRC_SHIFT                  (9U)
/*! CRC - Write to CRC
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_CRC(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_CRC_SHIFT)) & MRCC_GLB_ACC0_CRC_MASK)

#define MRCC_GLB_ACC0_ERM0_MASK                  (0x400U)
#define MRCC_GLB_ACC0_ERM0_SHIFT                 (10U)
/*! ERM0 - Write to ERM0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_ERM0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_ERM0_SHIFT)) & MRCC_GLB_ACC0_ERM0_MASK)

#define MRCC_GLB_ACC0_NVM_MBC_MASK               (0x800U)
#define MRCC_GLB_ACC0_NVM_MBC_SHIFT              (11U)
/*! NVM_MBC - Write to NVM_MBC
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_NVM_MBC(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_NVM_MBC_SHIFT)) & MRCC_GLB_ACC0_NVM_MBC_MASK)

#define MRCC_GLB_ACC0_NVM_NPX_CTL_MASK           (0x1000U)
#define MRCC_GLB_ACC0_NVM_NPX_CTL_SHIFT          (12U)
/*! NVM_NPX_CTL - Write to NVM_NPX_CTL
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_NVM_NPX_CTL(x)             (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_NVM_NPX_CTL_SHIFT)) & MRCC_GLB_ACC0_NVM_NPX_CTL_MASK)

#define MRCC_GLB_ACC0_FMU0_MASK                  (0x2000U)
#define MRCC_GLB_ACC0_FMU0_SHIFT                 (13U)
/*! FMU0 - Write to FMU0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_FMU0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_FMU0_SHIFT)) & MRCC_GLB_ACC0_FMU0_MASK)

#define MRCC_GLB_ACC0_LPI2C0_MASK                (0x4000U)
#define MRCC_GLB_ACC0_LPI2C0_SHIFT               (14U)
/*! LPI2C0 - Write to LPI2C0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_LPI2C0(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_LPI2C0_SHIFT)) & MRCC_GLB_ACC0_LPI2C0_MASK)

#define MRCC_GLB_ACC0_LPI2C1_MASK                (0x8000U)
#define MRCC_GLB_ACC0_LPI2C1_SHIFT               (15U)
/*! LPI2C1 - Write to LPI2C1
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_LPI2C1(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_LPI2C1_SHIFT)) & MRCC_GLB_ACC0_LPI2C1_MASK)

#define MRCC_GLB_ACC0_LPSPI0_MASK                (0x10000U)
#define MRCC_GLB_ACC0_LPSPI0_SHIFT               (16U)
/*! LPSPI0 - Write to LPSPI0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_LPSPI0(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_LPSPI0_SHIFT)) & MRCC_GLB_ACC0_LPSPI0_MASK)

#define MRCC_GLB_ACC0_LPSPI1_MASK                (0x20000U)
#define MRCC_GLB_ACC0_LPSPI1_SHIFT               (17U)
/*! LPSPI1 - Write to LPSPI1
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_LPSPI1(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_LPSPI1_SHIFT)) & MRCC_GLB_ACC0_LPSPI1_MASK)

#define MRCC_GLB_ACC0_LPUART0_MASK               (0x40000U)
#define MRCC_GLB_ACC0_LPUART0_SHIFT              (18U)
/*! LPUART0 - Write to LPUART0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_LPUART0(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_LPUART0_SHIFT)) & MRCC_GLB_ACC0_LPUART0_MASK)

#define MRCC_GLB_ACC0_ADC0_MASK                  (0x80000U)
#define MRCC_GLB_ACC0_ADC0_SHIFT                 (19U)
/*! ADC0 - Write to ADC0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_ADC0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_ADC0_SHIFT)) & MRCC_GLB_ACC0_ADC0_MASK)

#define MRCC_GLB_ACC0_ATX0_MASK                  (0x100000U)
#define MRCC_GLB_ACC0_ATX0_SHIFT                 (20U)
/*! ATX0 - Write to ATX0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_ATX0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_ATX0_SHIFT)) & MRCC_GLB_ACC0_ATX0_MASK)

#define MRCC_GLB_ACC0_CMP0_MASK                  (0x200000U)
#define MRCC_GLB_ACC0_CMP0_SHIFT                 (21U)
/*! CMP0 - Write to CMP0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_CMP0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_CMP0_SHIFT)) & MRCC_GLB_ACC0_CMP0_MASK)

#define MRCC_GLB_ACC0_DMA1_MASK                  (0x400000U)
#define MRCC_GLB_ACC0_DMA1_SHIFT                 (22U)
/*! DMA1 - write to DMA1
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_DMA1(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_DMA1_SHIFT)) & MRCC_GLB_ACC0_DMA1_MASK)

#define MRCC_GLB_ACC0_SRAMA_MASK                 (0x800000U)
#define MRCC_GLB_ACC0_SRAMA_SHIFT                (23U)
/*! SRAMA - Write to SRAM A0/A1
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_SRAMA(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_SRAMA_SHIFT)) & MRCC_GLB_ACC0_SRAMA_MASK)

#define MRCC_GLB_ACC0_GPIO1_MASK                 (0x1000000U)
#define MRCC_GLB_ACC0_GPIO1_SHIFT                (24U)
/*! GPIO1 - Write to GPIO1
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_GPIO1(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_GPIO1_SHIFT)) & MRCC_GLB_ACC0_GPIO1_MASK)

#define MRCC_GLB_ACC0_GPIO2_MASK                 (0x2000000U)
#define MRCC_GLB_ACC0_GPIO2_SHIFT                (25U)
/*! GPIO2 - Write to GPIO2
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_GPIO2(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_GPIO2_SHIFT)) & MRCC_GLB_ACC0_GPIO2_MASK)

#define MRCC_GLB_ACC0_GPIO3_MASK                 (0x4000000U)
#define MRCC_GLB_ACC0_GPIO3_SHIFT                (26U)
/*! GPIO3 - Write to GPIO3
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_GPIO3(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_GPIO3_SHIFT)) & MRCC_GLB_ACC0_GPIO3_MASK)

#define MRCC_GLB_ACC0_LPUART1_MASK               (0x8000000U)
#define MRCC_GLB_ACC0_LPUART1_SHIFT              (27U)
/*! LPUART1 - Write to LPUART1
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_LPUART1(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_LPUART1_SHIFT)) & MRCC_GLB_ACC0_LPUART1_MASK)

#define MRCC_GLB_ACC0_OSTIMER0_MASK              (0x20000000U)
#define MRCC_GLB_ACC0_OSTIMER0_SHIFT             (29U)
/*! OSTIMER0 - Write to OSTIMER0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_OSTIMER0(x)                (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_OSTIMER0_SHIFT)) & MRCC_GLB_ACC0_OSTIMER0_MASK)

#define MRCC_GLB_ACC0_PGRP0_MASK                 (0x40000000U)
#define MRCC_GLB_ACC0_PGRP0_SHIFT                (30U)
/*! PGRP0 - Write to PERIPH_GROUP_0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_PGRP0(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_PGRP0_SHIFT)) & MRCC_GLB_ACC0_PGRP0_MASK)

#define MRCC_GLB_ACC0_PGRP1_MASK                 (0x80000000U)
#define MRCC_GLB_ACC0_PGRP1_SHIFT                (31U)
/*! PGRP1 - Write to PERIPH_GROUP_1
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC0_PGRP1(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC0_PGRP1_SHIFT)) & MRCC_GLB_ACC0_PGRP1_MASK)
/*! @} */

/*! @name GLB_ACC1 - Control Automatic Clock Gating 1 */
/*! @{ */

#define MRCC_GLB_ACC1_PKC0_MASK                  (0x1U)
#define MRCC_GLB_ACC1_PKC0_SHIFT                 (0U)
/*! PKC0 - write to PKC0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC1_PKC0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC1_PKC0_SHIFT)) & MRCC_GLB_ACC1_PKC0_MASK)

#define MRCC_GLB_ACC1_PORT1_MASK                 (0x2U)
#define MRCC_GLB_ACC1_PORT1_SHIFT                (1U)
/*! PORT1 - write to PORT1
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC1_PORT1(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC1_PORT1_SHIFT)) & MRCC_GLB_ACC1_PORT1_MASK)

#define MRCC_GLB_ACC1_PORT2_MASK                 (0x4U)
#define MRCC_GLB_ACC1_PORT2_SHIFT                (2U)
/*! PORT2 - Write to PORT2
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC1_PORT2(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC1_PORT2_SHIFT)) & MRCC_GLB_ACC1_PORT2_MASK)

#define MRCC_GLB_ACC1_PORT3_MASK                 (0x8U)
#define MRCC_GLB_ACC1_PORT3_SHIFT                (3U)
/*! PORT3 - Write to PORT3
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC1_PORT3(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC1_PORT3_SHIFT)) & MRCC_GLB_ACC1_PORT3_MASK)

#define MRCC_GLB_ACC1_ROMCP_MASK                 (0x10U)
#define MRCC_GLB_ACC1_ROMCP_SHIFT                (4U)
/*! ROMCP - Write to ROMCP
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC1_ROMCP(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC1_ROMCP_SHIFT)) & MRCC_GLB_ACC1_ROMCP_MASK)

#define MRCC_GLB_ACC1_SGI0_MASK                  (0x20U)
#define MRCC_GLB_ACC1_SGI0_SHIFT                 (5U)
/*! SGI0 - Write to SGI0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC1_SGI0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC1_SGI0_SHIFT)) & MRCC_GLB_ACC1_SGI0_MASK)

#define MRCC_GLB_ACC1_SGLCD0_MASK                (0x40U)
#define MRCC_GLB_ACC1_SGLCD0_SHIFT               (6U)
/*! SGLCD0 - write to SGLCD0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC1_SGLCD0(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC1_SGLCD0_SHIFT)) & MRCC_GLB_ACC1_SGLCD0_MASK)

#define MRCC_GLB_ACC1_TRNG0_MASK                 (0x100U)
#define MRCC_GLB_ACC1_TRNG0_SHIFT                (8U)
/*! TRNG0 - Write to TRNG0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC1_TRNG0(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC1_TRNG0_SHIFT)) & MRCC_GLB_ACC1_TRNG0_MASK)

#define MRCC_GLB_ACC1_UDF0_MASK                  (0x200U)
#define MRCC_GLB_ACC1_UDF0_SHIFT                 (9U)
/*! UDF0 - Write to UDF0
 *  0b0..Automatic clock gating is disabled
 *  0b1..Automatic clock gating is enabled
 */
#define MRCC_GLB_ACC1_UDF0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_ACC1_UDF0_SHIFT)) & MRCC_GLB_ACC1_UDF0_MASK)
/*! @} */

/*! @name GLB_PR0 - Peripheral Enable Configuration 0 */
/*! @{ */

#define MRCC_GLB_PR0_CTIMER0_MASK                (0x2U)
#define MRCC_GLB_PR0_CTIMER0_SHIFT               (1U)
/*! CTIMER0 - Write to CTIMER0
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_CTIMER0(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_CTIMER0_SHIFT)) & MRCC_GLB_PR0_CTIMER0_MASK)

#define MRCC_GLB_PR0_CTIMER1_MASK                (0x4U)
#define MRCC_GLB_PR0_CTIMER1_SHIFT               (2U)
/*! CTIMER1 - Write to CTIMER1
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_CTIMER1(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_CTIMER1_SHIFT)) & MRCC_GLB_PR0_CTIMER1_MASK)

#define MRCC_GLB_PR0_CTIMER2_MASK                (0x8U)
#define MRCC_GLB_PR0_CTIMER2_SHIFT               (3U)
/*! CTIMER2 - Write to CTIMER2
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_CTIMER2(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_CTIMER2_SHIFT)) & MRCC_GLB_PR0_CTIMER2_MASK)

#define MRCC_GLB_PR0_FREQME_MASK                 (0x10U)
#define MRCC_GLB_PR0_FREQME_SHIFT                (4U)
/*! FREQME - Write to FREQME
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_FREQME(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_FREQME_SHIFT)) & MRCC_GLB_PR0_FREQME_MASK)

#define MRCC_GLB_PR0_UTICK0_MASK                 (0x20U)
#define MRCC_GLB_PR0_UTICK0_SHIFT                (5U)
/*! UTICK0 - Write to UTICK0
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_UTICK0(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_UTICK0_SHIFT)) & MRCC_GLB_PR0_UTICK0_MASK)

#define MRCC_GLB_PR0_DMA0_MASK                   (0x80U)
#define MRCC_GLB_PR0_DMA0_SHIFT                  (7U)
/*! DMA0 - Write to DMA0
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_DMA0(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_DMA0_SHIFT)) & MRCC_GLB_PR0_DMA0_MASK)

#define MRCC_GLB_PR0_AOI0_MASK                   (0x100U)
#define MRCC_GLB_PR0_AOI0_SHIFT                  (8U)
/*! AOI0 - Write to AOI0
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_AOI0(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_AOI0_SHIFT)) & MRCC_GLB_PR0_AOI0_MASK)

#define MRCC_GLB_PR0_CRC_MASK                    (0x200U)
#define MRCC_GLB_PR0_CRC_SHIFT                   (9U)
/*! CRC - Write to CRC
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_CRC(x)                      (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_CRC_SHIFT)) & MRCC_GLB_PR0_CRC_MASK)

#define MRCC_GLB_PR0_ERM0_MASK                   (0x400U)
#define MRCC_GLB_PR0_ERM0_SHIFT                  (10U)
/*! ERM0 - Write to ERM0
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_ERM0(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_ERM0_SHIFT)) & MRCC_GLB_PR0_ERM0_MASK)

#define MRCC_GLB_PR0_LPI2C0_MASK                 (0x4000U)
#define MRCC_GLB_PR0_LPI2C0_SHIFT                (14U)
/*! LPI2C0 - Write to LPI2C0
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_LPI2C0(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_LPI2C0_SHIFT)) & MRCC_GLB_PR0_LPI2C0_MASK)

#define MRCC_GLB_PR0_LPI2C1_MASK                 (0x8000U)
#define MRCC_GLB_PR0_LPI2C1_SHIFT                (15U)
/*! LPI2C1 - Write to LPI2C1
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_LPI2C1(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_LPI2C1_SHIFT)) & MRCC_GLB_PR0_LPI2C1_MASK)

#define MRCC_GLB_PR0_LPSPI0_MASK                 (0x10000U)
#define MRCC_GLB_PR0_LPSPI0_SHIFT                (16U)
/*! LPSPI0 - Write to LPSPI0
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_LPSPI0(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_LPSPI0_SHIFT)) & MRCC_GLB_PR0_LPSPI0_MASK)

#define MRCC_GLB_PR0_LPSPI1_MASK                 (0x20000U)
#define MRCC_GLB_PR0_LPSPI1_SHIFT                (17U)
/*! LPSPI1 - Write to LPSPI1
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_LPSPI1(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_LPSPI1_SHIFT)) & MRCC_GLB_PR0_LPSPI1_MASK)

#define MRCC_GLB_PR0_LPUART0_MASK                (0x40000U)
#define MRCC_GLB_PR0_LPUART0_SHIFT               (18U)
/*! LPUART0 - Write to LPUART0
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_LPUART0(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_LPUART0_SHIFT)) & MRCC_GLB_PR0_LPUART0_MASK)

#define MRCC_GLB_PR0_ADC0_MASK                   (0x80000U)
#define MRCC_GLB_PR0_ADC0_SHIFT                  (19U)
/*! ADC0 - Write to ADC0
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_ADC0(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_ADC0_SHIFT)) & MRCC_GLB_PR0_ADC0_MASK)

#define MRCC_GLB_PR0_ATX0_MASK                   (0x100000U)
#define MRCC_GLB_PR0_ATX0_SHIFT                  (20U)
/*! ATX0 - Write to ATX0
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_ATX0(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_ATX0_SHIFT)) & MRCC_GLB_PR0_ATX0_MASK)

#define MRCC_GLB_PR0_CMP0_MASK                   (0x200000U)
#define MRCC_GLB_PR0_CMP0_SHIFT                  (21U)
/*! CMP0 - Write to CMP0
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_CMP0(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_CMP0_SHIFT)) & MRCC_GLB_PR0_CMP0_MASK)

#define MRCC_GLB_PR0_DMA1_MASK                   (0x400000U)
#define MRCC_GLB_PR0_DMA1_SHIFT                  (22U)
/*! DMA1 - write to DMA1
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_DMA1(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_DMA1_SHIFT)) & MRCC_GLB_PR0_DMA1_MASK)

#define MRCC_GLB_PR0_GPIO1_MASK                  (0x1000000U)
#define MRCC_GLB_PR0_GPIO1_SHIFT                 (24U)
/*! GPIO1 - Write to GPIO1
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_GPIO1(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_GPIO1_SHIFT)) & MRCC_GLB_PR0_GPIO1_MASK)

#define MRCC_GLB_PR0_GPIO2_MASK                  (0x2000000U)
#define MRCC_GLB_PR0_GPIO2_SHIFT                 (25U)
/*! GPIO2 - Write to GPIO2
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_GPIO2(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_GPIO2_SHIFT)) & MRCC_GLB_PR0_GPIO2_MASK)

#define MRCC_GLB_PR0_GPIO3_MASK                  (0x4000000U)
#define MRCC_GLB_PR0_GPIO3_SHIFT                 (26U)
/*! GPIO3 - Write to GPIO3
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_GPIO3(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_GPIO3_SHIFT)) & MRCC_GLB_PR0_GPIO3_MASK)

#define MRCC_GLB_PR0_LPUART1_MASK                (0x8000000U)
#define MRCC_GLB_PR0_LPUART1_SHIFT               (27U)
/*! LPUART1 - Write to LPUART1
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_LPUART1(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_LPUART1_SHIFT)) & MRCC_GLB_PR0_LPUART1_MASK)

#define MRCC_GLB_PR0_MTR_MASK                    (0x10000000U)
#define MRCC_GLB_PR0_MTR_SHIFT                   (28U)
/*! MTR - Write to MTR
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_MTR(x)                      (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_MTR_SHIFT)) & MRCC_GLB_PR0_MTR_MASK)

#define MRCC_GLB_PR0_OSTIMER0_MASK               (0x20000000U)
#define MRCC_GLB_PR0_OSTIMER0_SHIFT              (29U)
/*! OSTIMER0 - Write to OSTIMER0
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_OSTIMER0(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_OSTIMER0_SHIFT)) & MRCC_GLB_PR0_OSTIMER0_MASK)

#define MRCC_GLB_PR0_PGRP0_MASK                  (0x40000000U)
#define MRCC_GLB_PR0_PGRP0_SHIFT                 (30U)
/*! PGRP0 - Write to PERIPH_GROUP_0
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_PGRP0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_PGRP0_SHIFT)) & MRCC_GLB_PR0_PGRP0_MASK)

#define MRCC_GLB_PR0_PGRP1_MASK                  (0x80000000U)
#define MRCC_GLB_PR0_PGRP1_SHIFT                 (31U)
/*! PGRP1 - Write to PERIPH_GROUP_1
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR0_PGRP1(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR0_PGRP1_SHIFT)) & MRCC_GLB_PR0_PGRP1_MASK)
/*! @} */

/*! @name GLB_PR1 - Peripheral Enable Configuration 1 */
/*! @{ */

#define MRCC_GLB_PR1_PKC0_MASK                   (0x1U)
#define MRCC_GLB_PR1_PKC0_SHIFT                  (0U)
/*! PKC0 - Write to PKC0
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR1_PKC0(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR1_PKC0_SHIFT)) & MRCC_GLB_PR1_PKC0_MASK)

#define MRCC_GLB_PR1_PORT1_MASK                  (0x2U)
#define MRCC_GLB_PR1_PORT1_SHIFT                 (1U)
/*! PORT1 - Write to PORT1
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR1_PORT1(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR1_PORT1_SHIFT)) & MRCC_GLB_PR1_PORT1_MASK)

#define MRCC_GLB_PR1_PORT2_MASK                  (0x4U)
#define MRCC_GLB_PR1_PORT2_SHIFT                 (2U)
/*! PORT2 - write to PORT2
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR1_PORT2(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR1_PORT2_SHIFT)) & MRCC_GLB_PR1_PORT2_MASK)

#define MRCC_GLB_PR1_PORT3_MASK                  (0x8U)
#define MRCC_GLB_PR1_PORT3_SHIFT                 (3U)
/*! PORT3 - Write to PORT3
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR1_PORT3(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR1_PORT3_SHIFT)) & MRCC_GLB_PR1_PORT3_MASK)

#define MRCC_GLB_PR1_SGI0_MASK                   (0x20U)
#define MRCC_GLB_PR1_SGI0_SHIFT                  (5U)
/*! SGI0 - Write to SGI0
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR1_SGI0(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR1_SGI0_SHIFT)) & MRCC_GLB_PR1_SGI0_MASK)

#define MRCC_GLB_PR1_SGLCD0_MASK                 (0x40U)
#define MRCC_GLB_PR1_SGLCD0_SHIFT                (6U)
/*! SGLCD0 - write to SGLCD0
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR1_SGLCD0(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR1_SGLCD0_SHIFT)) & MRCC_GLB_PR1_SGLCD0_MASK)

#define MRCC_GLB_PR1_TCU_MASK                    (0x80U)
#define MRCC_GLB_PR1_TCU_SHIFT                   (7U)
/*! TCU - Write to TCU
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR1_TCU(x)                      (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR1_TCU_SHIFT)) & MRCC_GLB_PR1_TCU_MASK)

#define MRCC_GLB_PR1_TRNG0_MASK                  (0x100U)
#define MRCC_GLB_PR1_TRNG0_SHIFT                 (8U)
/*! TRNG0 - Write to TRNG0
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR1_TRNG0(x)                    (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR1_TRNG0_SHIFT)) & MRCC_GLB_PR1_TRNG0_MASK)

#define MRCC_GLB_PR1_UDF0_MASK                   (0x200U)
#define MRCC_GLB_PR1_UDF0_SHIFT                  (9U)
/*! UDF0 - write to UDF0
 *  0b0..Peripheral is disabled
 *  0b1..Peripheral is enabled
 */
#define MRCC_GLB_PR1_UDF0(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_GLB_PR1_UDF0_SHIFT)) & MRCC_GLB_PR1_UDF0_MASK)
/*! @} */

/*! @name CTIMERGRP0CLKSEL - CTIMER_Group_0 clock selection control */
/*! @{ */

#define MRCC_CTIMERGRP0CLKSEL_MUX_MASK           (0x3U)
#define MRCC_CTIMERGRP0CLKSEL_MUX_SHIFT          (0U)
/*! MUX - Functional Clock Mux Select
 *  0b00..fro_12m
 *  0b01..xtal32k[2]/clkgen_clkroot_xtal32k_firc_muxed
 *  0b10..clk_16k/clkgen_periph_ext_clk_out
 *  0b11..fro_hf_div/clkroot_firc_div
 */
#define MRCC_CTIMERGRP0CLKSEL_MUX(x)             (((uint32_t)(((uint32_t)(x)) << MRCC_CTIMERGRP0CLKSEL_MUX_SHIFT)) & MRCC_CTIMERGRP0CLKSEL_MUX_MASK)
/*! @} */

/*! @name CTIMERGRP0CLKDIV - CTIMER_Group_0 clock divider control */
/*! @{ */

#define MRCC_CTIMERGRP0CLKDIV_DIV_MASK           (0xFU)
#define MRCC_CTIMERGRP0CLKDIV_DIV_SHIFT          (0U)
/*! DIV - Functional Clock Divider */
#define MRCC_CTIMERGRP0CLKDIV_DIV(x)             (((uint32_t)(((uint32_t)(x)) << MRCC_CTIMERGRP0CLKDIV_DIV_SHIFT)) & MRCC_CTIMERGRP0CLKDIV_DIV_MASK)

#define MRCC_CTIMERGRP0CLKDIV_RESET_MASK         (0x20000000U)
#define MRCC_CTIMERGRP0CLKDIV_RESET_SHIFT        (29U)
/*! RESET - Reset divider counter
 *  0b0..Divider is not reset
 *  0b1..Divider is reset
 */
#define MRCC_CTIMERGRP0CLKDIV_RESET(x)           (((uint32_t)(((uint32_t)(x)) << MRCC_CTIMERGRP0CLKDIV_RESET_SHIFT)) & MRCC_CTIMERGRP0CLKDIV_RESET_MASK)

#define MRCC_CTIMERGRP0CLKDIV_HALT_MASK          (0x40000000U)
#define MRCC_CTIMERGRP0CLKDIV_HALT_SHIFT         (30U)
/*! HALT - Halt divider counter
 *  0b0..Divider clock is running
 *  0b1..Divider clock is stopped
 */
#define MRCC_CTIMERGRP0CLKDIV_HALT(x)            (((uint32_t)(((uint32_t)(x)) << MRCC_CTIMERGRP0CLKDIV_HALT_SHIFT)) & MRCC_CTIMERGRP0CLKDIV_HALT_MASK)

#define MRCC_CTIMERGRP0CLKDIV_UNSTAB_MASK        (0x80000000U)
#define MRCC_CTIMERGRP0CLKDIV_UNSTAB_SHIFT       (31U)
/*! UNSTAB - Divider status flag
 *  0b0..Divider clock is stable
 *  0b1..clock frequency is not stable
 */
#define MRCC_CTIMERGRP0CLKDIV_UNSTAB(x)          (((uint32_t)(((uint32_t)(x)) << MRCC_CTIMERGRP0CLKDIV_UNSTAB_SHIFT)) & MRCC_CTIMERGRP0CLKDIV_UNSTAB_MASK)
/*! @} */

/*! @name CTIMERGRP1CLKSEL - CTIMER_Group_1 clock selection control */
/*! @{ */

#define MRCC_CTIMERGRP1CLKSEL_MUX_MASK           (0x3U)
#define MRCC_CTIMERGRP1CLKSEL_MUX_SHIFT          (0U)
/*! MUX - Functional Clock Mux Select
 *  0b00..fro_12m
 *  0b01..xtal32k[2]/clkgen_clkroot_xtal32k_firc_muxed
 *  0b10..clk_16k/clkgen_periph_ext_clk_out
 *  0b11..fro_hf_div/clkroot_firc_div
 */
#define MRCC_CTIMERGRP1CLKSEL_MUX(x)             (((uint32_t)(((uint32_t)(x)) << MRCC_CTIMERGRP1CLKSEL_MUX_SHIFT)) & MRCC_CTIMERGRP1CLKSEL_MUX_MASK)
/*! @} */

/*! @name CTIMERGRP1CLKDIV - CTIMER_Group_1 clock divider control */
/*! @{ */

#define MRCC_CTIMERGRP1CLKDIV_DIV_MASK           (0xFU)
#define MRCC_CTIMERGRP1CLKDIV_DIV_SHIFT          (0U)
/*! DIV - Functional Clock Divider */
#define MRCC_CTIMERGRP1CLKDIV_DIV(x)             (((uint32_t)(((uint32_t)(x)) << MRCC_CTIMERGRP1CLKDIV_DIV_SHIFT)) & MRCC_CTIMERGRP1CLKDIV_DIV_MASK)

#define MRCC_CTIMERGRP1CLKDIV_RESET_MASK         (0x20000000U)
#define MRCC_CTIMERGRP1CLKDIV_RESET_SHIFT        (29U)
/*! RESET - Reset divider counter
 *  0b0..Divider is not reset
 *  0b1..Divider is reset
 */
#define MRCC_CTIMERGRP1CLKDIV_RESET(x)           (((uint32_t)(((uint32_t)(x)) << MRCC_CTIMERGRP1CLKDIV_RESET_SHIFT)) & MRCC_CTIMERGRP1CLKDIV_RESET_MASK)

#define MRCC_CTIMERGRP1CLKDIV_HALT_MASK          (0x40000000U)
#define MRCC_CTIMERGRP1CLKDIV_HALT_SHIFT         (30U)
/*! HALT - Halt divider counter
 *  0b0..Divider clock is running
 *  0b1..Divider clock is stopped
 */
#define MRCC_CTIMERGRP1CLKDIV_HALT(x)            (((uint32_t)(((uint32_t)(x)) << MRCC_CTIMERGRP1CLKDIV_HALT_SHIFT)) & MRCC_CTIMERGRP1CLKDIV_HALT_MASK)

#define MRCC_CTIMERGRP1CLKDIV_UNSTAB_MASK        (0x80000000U)
#define MRCC_CTIMERGRP1CLKDIV_UNSTAB_SHIFT       (31U)
/*! UNSTAB - Divider status flag
 *  0b0..Divider clock is stable
 *  0b1..clock frequency is not stable
 */
#define MRCC_CTIMERGRP1CLKDIV_UNSTAB(x)          (((uint32_t)(((uint32_t)(x)) << MRCC_CTIMERGRP1CLKDIV_UNSTAB_SHIFT)) & MRCC_CTIMERGRP1CLKDIV_UNSTAB_MASK)
/*! @} */

/*! @name UTICK0CLKSEL - UTICK0 clock selection control */
/*! @{ */

#define MRCC_UTICK0CLKSEL_MUX_MASK               (0x3U)
#define MRCC_UTICK0CLKSEL_MUX_SHIFT              (0U)
/*! MUX - Functional Clock Mux Select
 *  0b00..fro_12m/clkroot_12m_periph
 *  0b01..clk_1m/clkgen_clkroot_1m_12m_muxed
 *  0b10..clk_16k/clkroot_16k
 *  0b11..fro_12m/clkroot_12m_periph
 */
#define MRCC_UTICK0CLKSEL_MUX(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_UTICK0CLKSEL_MUX_SHIFT)) & MRCC_UTICK0CLKSEL_MUX_MASK)
/*! @} */

/*! @name WWDT0CLKDIV - WWDT0 clock divider control */
/*! @{ */

#define MRCC_WWDT0CLKDIV_DIV_MASK                (0xFU)
#define MRCC_WWDT0CLKDIV_DIV_SHIFT               (0U)
/*! DIV - Functional Clock Divider */
#define MRCC_WWDT0CLKDIV_DIV(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_WWDT0CLKDIV_DIV_SHIFT)) & MRCC_WWDT0CLKDIV_DIV_MASK)

#define MRCC_WWDT0CLKDIV_RESET_MASK              (0x20000000U)
#define MRCC_WWDT0CLKDIV_RESET_SHIFT             (29U)
/*! RESET - Reset divider counter
 *  0b0..Divider is not reset
 *  0b1..Divider is reset
 */
#define MRCC_WWDT0CLKDIV_RESET(x)                (((uint32_t)(((uint32_t)(x)) << MRCC_WWDT0CLKDIV_RESET_SHIFT)) & MRCC_WWDT0CLKDIV_RESET_MASK)

#define MRCC_WWDT0CLKDIV_HALT_MASK               (0x40000000U)
#define MRCC_WWDT0CLKDIV_HALT_SHIFT              (30U)
/*! HALT - Halt divider counter
 *  0b0..Divider clock is running
 *  0b1..Divider clock is stopped
 */
#define MRCC_WWDT0CLKDIV_HALT(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_WWDT0CLKDIV_HALT_SHIFT)) & MRCC_WWDT0CLKDIV_HALT_MASK)

#define MRCC_WWDT0CLKDIV_UNSTAB_MASK             (0x80000000U)
#define MRCC_WWDT0CLKDIV_UNSTAB_SHIFT            (31U)
/*! UNSTAB - Divider status flag
 *  0b0..Divider clock is stable
 *  0b1..clock frequency is not stable
 */
#define MRCC_WWDT0CLKDIV_UNSTAB(x)               (((uint32_t)(((uint32_t)(x)) << MRCC_WWDT0CLKDIV_UNSTAB_SHIFT)) & MRCC_WWDT0CLKDIV_UNSTAB_MASK)
/*! @} */

/*! @name ADC0CLKSEL - ADC0 clock selection control */
/*! @{ */

#define MRCC_ADC0CLKSEL_MUX_MASK                 (0x3U)
#define MRCC_ADC0CLKSEL_MUX_SHIFT                (0U)
/*! MUX - Functional Clock Mux Select
 *  0b00..fro_12m/clkroot_12m_periph
 *  0b01..xtal32k[2]/clkgen_clkroot_xtal32k_firc_muxed
 *  0b10..
 *  0b11..fro_hf_div/clkroot_firc_div
 */
#define MRCC_ADC0CLKSEL_MUX(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_ADC0CLKSEL_MUX_SHIFT)) & MRCC_ADC0CLKSEL_MUX_MASK)
/*! @} */

/*! @name ADC0CLKDIV - ADC0 clock divider control */
/*! @{ */

#define MRCC_ADC0CLKDIV_DIV_MASK                 (0xFU)
#define MRCC_ADC0CLKDIV_DIV_SHIFT                (0U)
/*! DIV - Functional Clock Divider */
#define MRCC_ADC0CLKDIV_DIV(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_ADC0CLKDIV_DIV_SHIFT)) & MRCC_ADC0CLKDIV_DIV_MASK)

#define MRCC_ADC0CLKDIV_RESET_MASK               (0x20000000U)
#define MRCC_ADC0CLKDIV_RESET_SHIFT              (29U)
/*! RESET - Reset divider counter
 *  0b0..Divider is not reset
 *  0b1..Divider is reset
 */
#define MRCC_ADC0CLKDIV_RESET(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_ADC0CLKDIV_RESET_SHIFT)) & MRCC_ADC0CLKDIV_RESET_MASK)

#define MRCC_ADC0CLKDIV_HALT_MASK                (0x40000000U)
#define MRCC_ADC0CLKDIV_HALT_SHIFT               (30U)
/*! HALT - Halt divider counter
 *  0b0..Divider clock is running
 *  0b1..Divider clock is stopped
 */
#define MRCC_ADC0CLKDIV_HALT(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_ADC0CLKDIV_HALT_SHIFT)) & MRCC_ADC0CLKDIV_HALT_MASK)

#define MRCC_ADC0CLKDIV_UNSTAB_MASK              (0x80000000U)
#define MRCC_ADC0CLKDIV_UNSTAB_SHIFT             (31U)
/*! UNSTAB - Divider status flag
 *  0b0..Divider clock is stable
 *  0b1..clock frequency is not stable
 */
#define MRCC_ADC0CLKDIV_UNSTAB(x)                (((uint32_t)(((uint32_t)(x)) << MRCC_ADC0CLKDIV_UNSTAB_SHIFT)) & MRCC_ADC0CLKDIV_UNSTAB_MASK)
/*! @} */

/*! @name CMP0FUNCCLKDIV - CMP0_FUNC clock divider control */
/*! @{ */

#define MRCC_CMP0FUNCCLKDIV_DIV_MASK             (0xFU)
#define MRCC_CMP0FUNCCLKDIV_DIV_SHIFT            (0U)
/*! DIV - Functional Clock Divider */
#define MRCC_CMP0FUNCCLKDIV_DIV(x)               (((uint32_t)(((uint32_t)(x)) << MRCC_CMP0FUNCCLKDIV_DIV_SHIFT)) & MRCC_CMP0FUNCCLKDIV_DIV_MASK)

#define MRCC_CMP0FUNCCLKDIV_RESET_MASK           (0x20000000U)
#define MRCC_CMP0FUNCCLKDIV_RESET_SHIFT          (29U)
/*! RESET - Reset divider counter
 *  0b0..Divider is not reset
 *  0b1..Divider is reset
 */
#define MRCC_CMP0FUNCCLKDIV_RESET(x)             (((uint32_t)(((uint32_t)(x)) << MRCC_CMP0FUNCCLKDIV_RESET_SHIFT)) & MRCC_CMP0FUNCCLKDIV_RESET_MASK)

#define MRCC_CMP0FUNCCLKDIV_HALT_MASK            (0x40000000U)
#define MRCC_CMP0FUNCCLKDIV_HALT_SHIFT           (30U)
/*! HALT - Halt divider counter
 *  0b0..Divider clock is running
 *  0b1..Divider clock is stopped
 */
#define MRCC_CMP0FUNCCLKDIV_HALT(x)              (((uint32_t)(((uint32_t)(x)) << MRCC_CMP0FUNCCLKDIV_HALT_SHIFT)) & MRCC_CMP0FUNCCLKDIV_HALT_MASK)

#define MRCC_CMP0FUNCCLKDIV_UNSTAB_MASK          (0x80000000U)
#define MRCC_CMP0FUNCCLKDIV_UNSTAB_SHIFT         (31U)
/*! UNSTAB - Divider status flag
 *  0b0..Divider clock is stable
 *  0b1..clock frequency is not stable
 */
#define MRCC_CMP0FUNCCLKDIV_UNSTAB(x)            (((uint32_t)(((uint32_t)(x)) << MRCC_CMP0FUNCCLKDIV_UNSTAB_SHIFT)) & MRCC_CMP0FUNCCLKDIV_UNSTAB_MASK)
/*! @} */

/*! @name CMP0RRCLKSEL - CMP0 clock selection control */
/*! @{ */

#define MRCC_CMP0RRCLKSEL_MUX_MASK               (0x3U)
#define MRCC_CMP0RRCLKSEL_MUX_SHIFT              (0U)
/*! MUX - Functional Clock Mux Select
 *  0b00..fro_12m
 *  0b01..Xtal32k[2]/clkgen_clkroot_xtal32k_firc_muxed
 *  0b10..Reserved
 *  0b11..fro_hf_div/clkroot_firc_div
 */
#define MRCC_CMP0RRCLKSEL_MUX(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_CMP0RRCLKSEL_MUX_SHIFT)) & MRCC_CMP0RRCLKSEL_MUX_MASK)
/*! @} */

/*! @name CMP0RRCLKDIV - CMP0_RR clock divider control */
/*! @{ */

#define MRCC_CMP0RRCLKDIV_DIV_MASK               (0xFU)
#define MRCC_CMP0RRCLKDIV_DIV_SHIFT              (0U)
/*! DIV - Functional Clock Divider */
#define MRCC_CMP0RRCLKDIV_DIV(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_CMP0RRCLKDIV_DIV_SHIFT)) & MRCC_CMP0RRCLKDIV_DIV_MASK)

#define MRCC_CMP0RRCLKDIV_RESET_MASK             (0x20000000U)
#define MRCC_CMP0RRCLKDIV_RESET_SHIFT            (29U)
/*! RESET - Reset divider counter
 *  0b0..Divider is not reset
 *  0b1..Divider is reset
 */
#define MRCC_CMP0RRCLKDIV_RESET(x)               (((uint32_t)(((uint32_t)(x)) << MRCC_CMP0RRCLKDIV_RESET_SHIFT)) & MRCC_CMP0RRCLKDIV_RESET_MASK)

#define MRCC_CMP0RRCLKDIV_HALT_MASK              (0x40000000U)
#define MRCC_CMP0RRCLKDIV_HALT_SHIFT             (30U)
/*! HALT - Halt divider counter
 *  0b0..Divider clock is running
 *  0b1..Divider clock is stopped
 */
#define MRCC_CMP0RRCLKDIV_HALT(x)                (((uint32_t)(((uint32_t)(x)) << MRCC_CMP0RRCLKDIV_HALT_SHIFT)) & MRCC_CMP0RRCLKDIV_HALT_MASK)

#define MRCC_CMP0RRCLKDIV_UNSTAB_MASK            (0x80000000U)
#define MRCC_CMP0RRCLKDIV_UNSTAB_SHIFT           (31U)
/*! UNSTAB - Divider status flag
 *  0b0..Divider clock is stable
 *  0b1..clock frequency is not stable
 */
#define MRCC_CMP0RRCLKDIV_UNSTAB(x)              (((uint32_t)(((uint32_t)(x)) << MRCC_CMP0RRCLKDIV_UNSTAB_SHIFT)) & MRCC_CMP0RRCLKDIV_UNSTAB_MASK)
/*! @} */

/*! @name DBGTRACECLKSEL - DBG_TRACE clock selection control */
/*! @{ */

#define MRCC_DBGTRACECLKSEL_MUX_MASK             (0x3U)
#define MRCC_DBGTRACECLKSEL_MUX_SHIFT            (0U)
/*! MUX - Functional Clock Mux Select
 *  0b00..CPU_CLK/clkroot_cpu
 *  0b01..clk_1m/clkroot_1m
 *  0b10..clk_16k/clkroot_16k
 *  0b11..Reserved/clkroot_cpu
 */
#define MRCC_DBGTRACECLKSEL_MUX(x)               (((uint32_t)(((uint32_t)(x)) << MRCC_DBGTRACECLKSEL_MUX_SHIFT)) & MRCC_DBGTRACECLKSEL_MUX_MASK)
/*! @} */

/*! @name DBGTRACECLKDIV - DBG_TRACE clock divider control */
/*! @{ */

#define MRCC_DBGTRACECLKDIV_DIV_MASK             (0xFU)
#define MRCC_DBGTRACECLKDIV_DIV_SHIFT            (0U)
/*! DIV - Functional Clock Divider */
#define MRCC_DBGTRACECLKDIV_DIV(x)               (((uint32_t)(((uint32_t)(x)) << MRCC_DBGTRACECLKDIV_DIV_SHIFT)) & MRCC_DBGTRACECLKDIV_DIV_MASK)

#define MRCC_DBGTRACECLKDIV_RESET_MASK           (0x20000000U)
#define MRCC_DBGTRACECLKDIV_RESET_SHIFT          (29U)
/*! RESET - Reset divider counter
 *  0b0..Divider is not reset
 *  0b1..Divider is reset
 */
#define MRCC_DBGTRACECLKDIV_RESET(x)             (((uint32_t)(((uint32_t)(x)) << MRCC_DBGTRACECLKDIV_RESET_SHIFT)) & MRCC_DBGTRACECLKDIV_RESET_MASK)

#define MRCC_DBGTRACECLKDIV_HALT_MASK            (0x40000000U)
#define MRCC_DBGTRACECLKDIV_HALT_SHIFT           (30U)
/*! HALT - Halt divider counter
 *  0b0..Divider clock is running
 *  0b1..Divider clock is stopped
 */
#define MRCC_DBGTRACECLKDIV_HALT(x)              (((uint32_t)(((uint32_t)(x)) << MRCC_DBGTRACECLKDIV_HALT_SHIFT)) & MRCC_DBGTRACECLKDIV_HALT_MASK)

#define MRCC_DBGTRACECLKDIV_UNSTAB_MASK          (0x80000000U)
#define MRCC_DBGTRACECLKDIV_UNSTAB_SHIFT         (31U)
/*! UNSTAB - Divider status flag
 *  0b0..Divider clock is stable
 *  0b1..clock frequency is not stable
 */
#define MRCC_DBGTRACECLKDIV_UNSTAB(x)            (((uint32_t)(((uint32_t)(x)) << MRCC_DBGTRACECLKDIV_UNSTAB_SHIFT)) & MRCC_DBGTRACECLKDIV_UNSTAB_MASK)
/*! @} */

/*! @name CLKOUTCLKSEL - CLKOUT clock selection control */
/*! @{ */

#define MRCC_CLKOUTCLKSEL_MUX_MASK               (0x7U)
#define MRCC_CLKOUTCLKSEL_MUX_SHIFT              (0U)
/*! MUX - Functional Clock Mux Select
 *  0b000..fro_12m/clkroot_12m_periph
 *  0b001..SLOW_CLK/clkroot_slow
 *  0b011..clk_16k/clkroot_16k
 *  0b111..fro_hf_div/clkroot_firc_div
 */
#define MRCC_CLKOUTCLKSEL_MUX(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_CLKOUTCLKSEL_MUX_SHIFT)) & MRCC_CLKOUTCLKSEL_MUX_MASK)
/*! @} */

/*! @name CLKOUTCLKDIV - CLKOUT clock divider control */
/*! @{ */

#define MRCC_CLKOUTCLKDIV_DIV_MASK               (0xFU)
#define MRCC_CLKOUTCLKDIV_DIV_SHIFT              (0U)
/*! DIV - Functional Clock Divider */
#define MRCC_CLKOUTCLKDIV_DIV(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_CLKOUTCLKDIV_DIV_SHIFT)) & MRCC_CLKOUTCLKDIV_DIV_MASK)

#define MRCC_CLKOUTCLKDIV_RESET_MASK             (0x20000000U)
#define MRCC_CLKOUTCLKDIV_RESET_SHIFT            (29U)
/*! RESET - Reset divider counter
 *  0b0..Divider is not reset
 *  0b1..Divider is reset
 */
#define MRCC_CLKOUTCLKDIV_RESET(x)               (((uint32_t)(((uint32_t)(x)) << MRCC_CLKOUTCLKDIV_RESET_SHIFT)) & MRCC_CLKOUTCLKDIV_RESET_MASK)

#define MRCC_CLKOUTCLKDIV_HALT_MASK              (0x40000000U)
#define MRCC_CLKOUTCLKDIV_HALT_SHIFT             (30U)
/*! HALT - Halt divider counter
 *  0b0..Divider clock is running
 *  0b1..Divider clock is stopped
 */
#define MRCC_CLKOUTCLKDIV_HALT(x)                (((uint32_t)(((uint32_t)(x)) << MRCC_CLKOUTCLKDIV_HALT_SHIFT)) & MRCC_CLKOUTCLKDIV_HALT_MASK)

#define MRCC_CLKOUTCLKDIV_UNSTAB_MASK            (0x80000000U)
#define MRCC_CLKOUTCLKDIV_UNSTAB_SHIFT           (31U)
/*! UNSTAB - Divider status flag
 *  0b0..Divider clock is stable
 *  0b1..clock frequency is not stable
 */
#define MRCC_CLKOUTCLKDIV_UNSTAB(x)              (((uint32_t)(((uint32_t)(x)) << MRCC_CLKOUTCLKDIV_UNSTAB_SHIFT)) & MRCC_CLKOUTCLKDIV_UNSTAB_MASK)
/*! @} */

/*! @name OSTIMER0CLKSEL - OSTIMER0 clock selection control */
/*! @{ */

#define MRCC_OSTIMER0CLKSEL_MUX_MASK             (0x3U)
#define MRCC_OSTIMER0CLKSEL_MUX_SHIFT            (0U)
/*! MUX - Functional Clock Mux Select
 *  0b00..clk_16k[2]/clkgen_fro16k_clk_out
 *  0b01..FRO_16K/aon_advc_fro16k_clkout_sfa
 *  0b11..clk_1m/clkroot_1m
 */
#define MRCC_OSTIMER0CLKSEL_MUX(x)               (((uint32_t)(((uint32_t)(x)) << MRCC_OSTIMER0CLKSEL_MUX_SHIFT)) & MRCC_OSTIMER0CLKSEL_MUX_MASK)
/*! @} */

/*! @name PGRP0CLKSEL - PERIPH_GROUP_0 clock selection control */
/*! @{ */

#define MRCC_PGRP0CLKSEL_MUX_MASK                (0x3U)
#define MRCC_PGRP0CLKSEL_MUX_SHIFT               (0U)
/*! MUX - Functional Clock Mux Select
 *  0b00..fro_12m/clkroot_12m_periph
 *  0b01..Xtal32k[2]/clkgen_clkroot_xtal32k_firc_muxed
 *  0b10..clk_16k/clkgen_periph_ext_clk_out
 *  0b11..fro_hf_div/clkroot_firc_div
 */
#define MRCC_PGRP0CLKSEL_MUX(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_PGRP0CLKSEL_MUX_SHIFT)) & MRCC_PGRP0CLKSEL_MUX_MASK)
/*! @} */

/*! @name PGRP0CLKDIV - PERIPH_GROUP_0 clock divider control */
/*! @{ */

#define MRCC_PGRP0CLKDIV_DIV_MASK                (0xFU)
#define MRCC_PGRP0CLKDIV_DIV_SHIFT               (0U)
/*! DIV - Functional Clock Divider */
#define MRCC_PGRP0CLKDIV_DIV(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_PGRP0CLKDIV_DIV_SHIFT)) & MRCC_PGRP0CLKDIV_DIV_MASK)

#define MRCC_PGRP0CLKDIV_RESET_MASK              (0x20000000U)
#define MRCC_PGRP0CLKDIV_RESET_SHIFT             (29U)
/*! RESET - Reset divider counter
 *  0b0..Divider is not reset
 *  0b1..Divider is reset
 */
#define MRCC_PGRP0CLKDIV_RESET(x)                (((uint32_t)(((uint32_t)(x)) << MRCC_PGRP0CLKDIV_RESET_SHIFT)) & MRCC_PGRP0CLKDIV_RESET_MASK)

#define MRCC_PGRP0CLKDIV_HALT_MASK               (0x40000000U)
#define MRCC_PGRP0CLKDIV_HALT_SHIFT              (30U)
/*! HALT - Halt divider counter
 *  0b0..Divider clock is running
 *  0b1..Divider clock is stopped
 */
#define MRCC_PGRP0CLKDIV_HALT(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_PGRP0CLKDIV_HALT_SHIFT)) & MRCC_PGRP0CLKDIV_HALT_MASK)

#define MRCC_PGRP0CLKDIV_UNSTAB_MASK             (0x80000000U)
#define MRCC_PGRP0CLKDIV_UNSTAB_SHIFT            (31U)
/*! UNSTAB - Divider status flag
 *  0b0..Divider clock is stable
 *  0b1..clock frequency is not stable
 */
#define MRCC_PGRP0CLKDIV_UNSTAB(x)               (((uint32_t)(((uint32_t)(x)) << MRCC_PGRP0CLKDIV_UNSTAB_SHIFT)) & MRCC_PGRP0CLKDIV_UNSTAB_MASK)
/*! @} */

/*! @name PGRP1CLKSEL - PERIPH_GROUP_1 clock selection control */
/*! @{ */

#define MRCC_PGRP1CLKSEL_MUX_MASK                (0x3U)
#define MRCC_PGRP1CLKSEL_MUX_SHIFT               (0U)
/*! MUX - Functional Clock Mux Select
 *  0b00..fro_12m/clkroot_12m_periph
 *  0b01..Xtal32k[2]/clkgen_clkroot_xtal32k_firc_muxed
 *  0b10..clk_16k/clkgen_periph_ext_clk_out
 *  0b11..fro_hf_div/clkroot_firc_div
 */
#define MRCC_PGRP1CLKSEL_MUX(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_PGRP1CLKSEL_MUX_SHIFT)) & MRCC_PGRP1CLKSEL_MUX_MASK)
/*! @} */

/*! @name PGRP1CLKDIV - PERIPH_GROUP_1 clock divider control */
/*! @{ */

#define MRCC_PGRP1CLKDIV_DIV_MASK                (0xFU)
#define MRCC_PGRP1CLKDIV_DIV_SHIFT               (0U)
/*! DIV - Functional Clock Divider */
#define MRCC_PGRP1CLKDIV_DIV(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_PGRP1CLKDIV_DIV_SHIFT)) & MRCC_PGRP1CLKDIV_DIV_MASK)

#define MRCC_PGRP1CLKDIV_RESET_MASK              (0x20000000U)
#define MRCC_PGRP1CLKDIV_RESET_SHIFT             (29U)
/*! RESET - Reset divider counter
 *  0b0..Divider is not reset
 *  0b1..Divider is reset
 */
#define MRCC_PGRP1CLKDIV_RESET(x)                (((uint32_t)(((uint32_t)(x)) << MRCC_PGRP1CLKDIV_RESET_SHIFT)) & MRCC_PGRP1CLKDIV_RESET_MASK)

#define MRCC_PGRP1CLKDIV_HALT_MASK               (0x40000000U)
#define MRCC_PGRP1CLKDIV_HALT_SHIFT              (30U)
/*! HALT - Halt divider counter
 *  0b0..Divider clock is running
 *  0b1..Divider clock is stopped
 */
#define MRCC_PGRP1CLKDIV_HALT(x)                 (((uint32_t)(((uint32_t)(x)) << MRCC_PGRP1CLKDIV_HALT_SHIFT)) & MRCC_PGRP1CLKDIV_HALT_MASK)

#define MRCC_PGRP1CLKDIV_UNSTAB_MASK             (0x80000000U)
#define MRCC_PGRP1CLKDIV_UNSTAB_SHIFT            (31U)
/*! UNSTAB - Divider status flag
 *  0b0..Divider clock is stable
 *  0b1..clock frequency is not stable
 */
#define MRCC_PGRP1CLKDIV_UNSTAB(x)               (((uint32_t)(((uint32_t)(x)) << MRCC_PGRP1CLKDIV_UNSTAB_SHIFT)) & MRCC_PGRP1CLKDIV_UNSTAB_MASK)
/*! @} */

/*! @name SYSTICKCLKSEL - SYSTICK clock selection control */
/*! @{ */

#define MRCC_SYSTICKCLKSEL_MUX_MASK              (0x3U)
#define MRCC_SYSTICKCLKSEL_MUX_SHIFT             (0U)
/*! MUX - Functional Clock Mux Select
 *  0b00..CPU_CLK/clkroot_cpu
 *  0b01..clk_1m/clkroot_1m
 *  0b10..clk_16k/clkroot_16k
 *  0b11..Reserved/clkroot_cpu
 */
#define MRCC_SYSTICKCLKSEL_MUX(x)                (((uint32_t)(((uint32_t)(x)) << MRCC_SYSTICKCLKSEL_MUX_SHIFT)) & MRCC_SYSTICKCLKSEL_MUX_MASK)
/*! @} */

/*! @name SYSTICKCLKDIV - SYSTICK clock divider control */
/*! @{ */

#define MRCC_SYSTICKCLKDIV_DIV_MASK              (0xFU)
#define MRCC_SYSTICKCLKDIV_DIV_SHIFT             (0U)
/*! DIV - Functional Clock Divider */
#define MRCC_SYSTICKCLKDIV_DIV(x)                (((uint32_t)(((uint32_t)(x)) << MRCC_SYSTICKCLKDIV_DIV_SHIFT)) & MRCC_SYSTICKCLKDIV_DIV_MASK)

#define MRCC_SYSTICKCLKDIV_RESET_MASK            (0x20000000U)
#define MRCC_SYSTICKCLKDIV_RESET_SHIFT           (29U)
/*! RESET - Reset divider counter
 *  0b0..Divider is not reset
 *  0b1..Divider is reset
 */
#define MRCC_SYSTICKCLKDIV_RESET(x)              (((uint32_t)(((uint32_t)(x)) << MRCC_SYSTICKCLKDIV_RESET_SHIFT)) & MRCC_SYSTICKCLKDIV_RESET_MASK)

#define MRCC_SYSTICKCLKDIV_HALT_MASK             (0x40000000U)
#define MRCC_SYSTICKCLKDIV_HALT_SHIFT            (30U)
/*! HALT - Halt divider counter
 *  0b0..Divider clock is running
 *  0b1..Divider clock is stopped
 */
#define MRCC_SYSTICKCLKDIV_HALT(x)               (((uint32_t)(((uint32_t)(x)) << MRCC_SYSTICKCLKDIV_HALT_SHIFT)) & MRCC_SYSTICKCLKDIV_HALT_MASK)

#define MRCC_SYSTICKCLKDIV_UNSTAB_MASK           (0x80000000U)
#define MRCC_SYSTICKCLKDIV_UNSTAB_SHIFT          (31U)
/*! UNSTAB - Divider status flag
 *  0b0..Divider clock is stable
 *  0b1..clock frequency is not stable
 */
#define MRCC_SYSTICKCLKDIV_UNSTAB(x)             (((uint32_t)(((uint32_t)(x)) << MRCC_SYSTICKCLKDIV_UNSTAB_SHIFT)) & MRCC_SYSTICKCLKDIV_UNSTAB_MASK)
/*! @} */

/*! @name FROHFDIV - FRO_HF_DIV clock divider control */
/*! @{ */

#define MRCC_FROHFDIV_DIV_MASK                   (0xFU)
#define MRCC_FROHFDIV_DIV_SHIFT                  (0U)
/*! DIV - Functional Clock Divider */
#define MRCC_FROHFDIV_DIV(x)                     (((uint32_t)(((uint32_t)(x)) << MRCC_FROHFDIV_DIV_SHIFT)) & MRCC_FROHFDIV_DIV_MASK)

#define MRCC_FROHFDIV_UNSTAB_MASK                (0x80000000U)
#define MRCC_FROHFDIV_UNSTAB_SHIFT               (31U)
/*! UNSTAB - Divider status flag
 *  0b0..Divider clock is stable
 *  0b1..clock frequency isn't stable
 */
#define MRCC_FROHFDIV_UNSTAB(x)                  (((uint32_t)(((uint32_t)(x)) << MRCC_FROHFDIV_UNSTAB_SHIFT)) & MRCC_FROHFDIV_UNSTAB_MASK)
/*! @} */

/*! @name P16KCLKSEL - Clock selection control */
/*! @{ */

#define MRCC_P16KCLKSEL_MUX_MASK                 (0x1U)
#define MRCC_P16KCLKSEL_MUX_SHIFT                (0U)
/*! MUX - Functional Clock Mux Select
 *  0b0..fro_16kaon_advc_fro16k_clkout_sfa
 *  0b1..clk_16k[2]/clkgen_fro16k_clk_out
 */
#define MRCC_P16KCLKSEL_MUX(x)                   (((uint32_t)(((uint32_t)(x)) << MRCC_P16KCLKSEL_MUX_SHIFT)) & MRCC_P16KCLKSEL_MUX_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group MRCC_Register_Masks */


/* MRCC - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral MRCC base address */
  #define MRCC_BASE                                (0x50091000u)
  /** Peripheral MRCC base address */
  #define MRCC_BASE_NS                             (0x40091000u)
  /** Peripheral MRCC base pointer */
  #define MRCC                                     ((MRCC_Type *)MRCC_BASE)
  /** Peripheral MRCC base pointer */
  #define MRCC_NS                                  ((MRCC_Type *)MRCC_BASE_NS)
  /** Array initializer of MRCC peripheral base addresses */
  #define MRCC_BASE_ADDRS                          { MRCC_BASE }
  /** Array initializer of MRCC peripheral base pointers */
  #define MRCC_BASE_PTRS                           { MRCC }
  /** Array initializer of MRCC peripheral base addresses */
  #define MRCC_BASE_ADDRS_NS                       { MRCC_BASE_NS }
  /** Array initializer of MRCC peripheral base pointers */
  #define MRCC_BASE_PTRS_NS                        { MRCC_NS }
#else
  /** Peripheral MRCC base address */
  #define MRCC_BASE                                (0x40091000u)
  /** Peripheral MRCC base pointer */
  #define MRCC                                     ((MRCC_Type *)MRCC_BASE)
  /** Array initializer of MRCC peripheral base addresses */
  #define MRCC_BASE_ADDRS                          { MRCC_BASE }
  /** Array initializer of MRCC peripheral base pointers */
  #define MRCC_BASE_PTRS                           { MRCC }
#endif

/*!
 * @}
 */ /* end of group MRCC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- MU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup MU_Peripheral_Access_Layer MU Peripheral Access Layer
 * @{
 */

/** MU - Register Layout Typedef */
typedef struct {
  __I  uint32_t VER;                               /**< Version ID, offset: 0x0 */
  __I  uint32_t PAR;                               /**< Parameter, offset: 0x4 */
  __IO uint32_t CR;                                /**< Control, offset: 0x8 */
  __I  uint32_t SR;                                /**< Status, offset: 0xC */
       uint8_t RESERVED_0[4];
       uint32_t CIER0;                             /**< Core Interrupt Enable 0, offset: 0x14 */
       uint8_t RESERVED_1[232];
  __IO uint32_t FCR;                               /**< Flag Control, offset: 0x100 */
  __I  uint32_t FSR;                               /**< Flag Status, offset: 0x104 */
       uint8_t RESERVED_2[8];
  __IO uint32_t GIER;                              /**< General-Purpose Interrupt Enable, offset: 0x110 */
  __IO uint32_t GCR;                               /**< General-Purpose Control, offset: 0x114 */
  __IO uint32_t GSR;                               /**< General-purpose Status, offset: 0x118 */
       uint8_t RESERVED_3[4];
  __IO uint32_t TCR;                               /**< Transmit Control, offset: 0x120 */
  __I  uint32_t TSR;                               /**< Transmit Status, offset: 0x124 */
  __IO uint32_t RCR;                               /**< Receive Control, offset: 0x128 */
  __I  uint32_t RSR;                               /**< Receive Status, offset: 0x12C */
       uint8_t RESERVED_4[208];
  __IO uint32_t TR[4];                             /**< Transmit, array offset: 0x200, array step: 0x4 */
       uint8_t RESERVED_5[112];
  __I  uint32_t RR[4];                             /**< Receive, array offset: 0x280, array step: 0x4 */
} MU_Type;

/* ----------------------------------------------------------------------------
   -- MU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup MU_Register_Masks MU Register Masks
 * @{
 */

/*! @name VER - Version ID */
/*! @{ */

#define MU_VER_FEATURE_MASK                      (0xFFFFU)
#define MU_VER_FEATURE_SHIFT                     (0U)
/*! FEATURE - Feature Set Number */
#define MU_VER_FEATURE(x)                        (((uint32_t)(((uint32_t)(x)) << MU_VER_FEATURE_SHIFT)) & MU_VER_FEATURE_MASK)

#define MU_VER_MINOR_MASK                        (0xFF0000U)
#define MU_VER_MINOR_SHIFT                       (16U)
/*! MINOR - Minor Version Number */
#define MU_VER_MINOR(x)                          (((uint32_t)(((uint32_t)(x)) << MU_VER_MINOR_SHIFT)) & MU_VER_MINOR_MASK)

#define MU_VER_MAJOR_MASK                        (0xFF000000U)
#define MU_VER_MAJOR_SHIFT                       (24U)
/*! MAJOR - Major Version Number */
#define MU_VER_MAJOR(x)                          (((uint32_t)(((uint32_t)(x)) << MU_VER_MAJOR_SHIFT)) & MU_VER_MAJOR_MASK)
/*! @} */

/*! @name PAR - Parameter */
/*! @{ */

#define MU_PAR_TR_NUM_MASK                       (0xFFU)
#define MU_PAR_TR_NUM_SHIFT                      (0U)
/*! TR_NUM - Transmit Register Number */
#define MU_PAR_TR_NUM(x)                         (((uint32_t)(((uint32_t)(x)) << MU_PAR_TR_NUM_SHIFT)) & MU_PAR_TR_NUM_MASK)

#define MU_PAR_RR_NUM_MASK                       (0xFF00U)
#define MU_PAR_RR_NUM_SHIFT                      (8U)
/*! RR_NUM - Receive Register Number */
#define MU_PAR_RR_NUM(x)                         (((uint32_t)(((uint32_t)(x)) << MU_PAR_RR_NUM_SHIFT)) & MU_PAR_RR_NUM_MASK)

#define MU_PAR_GIR_NUM_MASK                      (0xFF0000U)
#define MU_PAR_GIR_NUM_SHIFT                     (16U)
/*! GIR_NUM - General-Purpose Interrupt Request Number */
#define MU_PAR_GIR_NUM(x)                        (((uint32_t)(((uint32_t)(x)) << MU_PAR_GIR_NUM_SHIFT)) & MU_PAR_GIR_NUM_MASK)

#define MU_PAR_FLAG_WIDTH_MASK                   (0xFF000000U)
#define MU_PAR_FLAG_WIDTH_SHIFT                  (24U)
/*! FLAG_WIDTH - Flag Width */
#define MU_PAR_FLAG_WIDTH(x)                     (((uint32_t)(((uint32_t)(x)) << MU_PAR_FLAG_WIDTH_SHIFT)) & MU_PAR_FLAG_WIDTH_MASK)
/*! @} */

/*! @name CR - Control */
/*! @{ */

#define MU_CR_MUR_MASK                           (0x1U)
#define MU_CR_MUR_SHIFT                          (0U)
/*! MUR - MU Reset
 *  0b0..Idle
 *  0b1..Reset
 */
#define MU_CR_MUR(x)                             (((uint32_t)(((uint32_t)(x)) << MU_CR_MUR_SHIFT)) & MU_CR_MUR_MASK)
/*! @} */

/*! @name SR - Status */
/*! @{ */

#define MU_SR_MURS_MASK                          (0x1U)
#define MU_SR_MURS_SHIFT                         (0U)
/*! MURS - MUA and MUB Reset State
 *  0b0..Out of reset
 *  0b1..In reset
 */
#define MU_SR_MURS(x)                            (((uint32_t)(((uint32_t)(x)) << MU_SR_MURS_SHIFT)) & MU_SR_MURS_MASK)

#define MU_SR_EP_MASK                            (0x4U)
#define MU_SR_EP_SHIFT                           (2U)
/*! EP - pd_vsys.cm0p_mix.mub Side Event Pending
 *  0b0..Not pending
 *  0b1..Pending
 */
#define MU_SR_EP(x)                              (((uint32_t)(((uint32_t)(x)) << MU_SR_EP_SHIFT)) & MU_SR_EP_MASK)

#define MU_SR_FUP_MASK                           (0x8U)
#define MU_SR_FUP_SHIFT                          (3U)
/*! FUP - pd_vsys.cm0p_mix.mub Flag Update Pending
 *  0b0..No pending update flags (initiated by pd_vsys.cm0p_mix.mub)
 *  0b1..Pending update flags (initiated by pd_vsys.cm0p_mix.mub)
 */
#define MU_SR_FUP(x)                             (((uint32_t)(((uint32_t)(x)) << MU_SR_FUP_SHIFT)) & MU_SR_FUP_MASK)

#define MU_SR_GIRP_MASK                          (0x10U)
#define MU_SR_GIRP_SHIFT                         (4U)
/*! GIRP - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Pending
 *  0b0..No request sent
 *  0b1..Request sent
 */
#define MU_SR_GIRP(x)                            (((uint32_t)(((uint32_t)(x)) << MU_SR_GIRP_SHIFT)) & MU_SR_GIRP_MASK)

#define MU_SR_TEP_MASK                           (0x20U)
#define MU_SR_TEP_SHIFT                          (5U)
/*! TEP - pd_vsys.cm0p_mix.mub Transmit Empty Pending
 *  0b0..No pd_vsys.cm0p_mix.mub transmit empty event pending
 *  0b1..Pending; any TCR[TIEn] field is 1 and TSR[TEn] flag is set
 */
#define MU_SR_TEP(x)                             (((uint32_t)(((uint32_t)(x)) << MU_SR_TEP_SHIFT)) & MU_SR_TEP_MASK)

#define MU_SR_RFP_MASK                           (0x40U)
#define MU_SR_RFP_SHIFT                          (6U)
/*! RFP - pd_vsys.cm0p_mix.mub Receive Full Pending
 *  0b0..Not pending; MUB is not writing to a Transmit register
 *  0b1..Pending; MUB is writing to a Transmit register
 */
#define MU_SR_RFP(x)                             (((uint32_t)(((uint32_t)(x)) << MU_SR_RFP_SHIFT)) & MU_SR_RFP_MASK)
/*! @} */

/*! @name FCR - Flag Control */
/*! @{ */

#define MU_FCR_F0_MASK                           (0x1U)
#define MU_FCR_F0_SHIFT                          (0U)
/*! F0 - pd_vsys.cm0p_mix.mub to MUB Flag
 *  0b0..Clear MUB_FSR[Fn]
 *  0b1..Set MUB_FSR[Fn]
 */
#define MU_FCR_F0(x)                             (((uint32_t)(((uint32_t)(x)) << MU_FCR_F0_SHIFT)) & MU_FCR_F0_MASK)

#define MU_FCR_F1_MASK                           (0x2U)
#define MU_FCR_F1_SHIFT                          (1U)
/*! F1 - pd_vsys.cm0p_mix.mub to MUB Flag
 *  0b0..Clear MUB_FSR[Fn]
 *  0b1..Set MUB_FSR[Fn]
 */
#define MU_FCR_F1(x)                             (((uint32_t)(((uint32_t)(x)) << MU_FCR_F1_SHIFT)) & MU_FCR_F1_MASK)

#define MU_FCR_F2_MASK                           (0x4U)
#define MU_FCR_F2_SHIFT                          (2U)
/*! F2 - pd_vsys.cm0p_mix.mub to MUB Flag
 *  0b0..Clear MUB_FSR[Fn]
 *  0b1..Set MUB_FSR[Fn]
 */
#define MU_FCR_F2(x)                             (((uint32_t)(((uint32_t)(x)) << MU_FCR_F2_SHIFT)) & MU_FCR_F2_MASK)
/*! @} */

/*! @name FSR - Flag Status */
/*! @{ */

#define MU_FSR_F0_MASK                           (0x1U)
#define MU_FSR_F0_SHIFT                          (0U)
/*! F0 - MUB to pd_vsys.cm0p_mix.mub-Side Flag
 *  0b0..MUB_FCR[Fn] = 0
 *  0b1..MUB_FCR[Fn] = 1
 */
#define MU_FSR_F0(x)                             (((uint32_t)(((uint32_t)(x)) << MU_FSR_F0_SHIFT)) & MU_FSR_F0_MASK)

#define MU_FSR_F1_MASK                           (0x2U)
#define MU_FSR_F1_SHIFT                          (1U)
/*! F1 - MUB to pd_vsys.cm0p_mix.mub-Side Flag
 *  0b0..MUB_FCR[Fn] = 0
 *  0b1..MUB_FCR[Fn] = 1
 */
#define MU_FSR_F1(x)                             (((uint32_t)(((uint32_t)(x)) << MU_FSR_F1_SHIFT)) & MU_FSR_F1_MASK)

#define MU_FSR_F2_MASK                           (0x4U)
#define MU_FSR_F2_SHIFT                          (2U)
/*! F2 - MUB to pd_vsys.cm0p_mix.mub-Side Flag
 *  0b0..MUB_FCR[Fn] = 0
 *  0b1..MUB_FCR[Fn] = 1
 */
#define MU_FSR_F2(x)                             (((uint32_t)(((uint32_t)(x)) << MU_FSR_F2_SHIFT)) & MU_FSR_F2_MASK)
/*! @} */

/*! @name GIER - General-Purpose Interrupt Enable */
/*! @{ */

#define MU_GIER_GIE0_MASK                        (0x1U)
#define MU_GIER_GIE0_SHIFT                       (0U)
/*! GIE0 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE0(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE0_SHIFT)) & MU_GIER_GIE0_MASK)

#define MU_GIER_GIE1_MASK                        (0x2U)
#define MU_GIER_GIE1_SHIFT                       (1U)
/*! GIE1 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE1(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE1_SHIFT)) & MU_GIER_GIE1_MASK)

#define MU_GIER_GIE2_MASK                        (0x4U)
#define MU_GIER_GIE2_SHIFT                       (2U)
/*! GIE2 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE2(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE2_SHIFT)) & MU_GIER_GIE2_MASK)

#define MU_GIER_GIE3_MASK                        (0x8U)
#define MU_GIER_GIE3_SHIFT                       (3U)
/*! GIE3 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE3(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE3_SHIFT)) & MU_GIER_GIE3_MASK)

#define MU_GIER_GIE4_MASK                        (0x10U)
#define MU_GIER_GIE4_SHIFT                       (4U)
/*! GIE4 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE4(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE4_SHIFT)) & MU_GIER_GIE4_MASK)

#define MU_GIER_GIE5_MASK                        (0x20U)
#define MU_GIER_GIE5_SHIFT                       (5U)
/*! GIE5 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE5(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE5_SHIFT)) & MU_GIER_GIE5_MASK)

#define MU_GIER_GIE6_MASK                        (0x40U)
#define MU_GIER_GIE6_SHIFT                       (6U)
/*! GIE6 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE6(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE6_SHIFT)) & MU_GIER_GIE6_MASK)

#define MU_GIER_GIE7_MASK                        (0x80U)
#define MU_GIER_GIE7_SHIFT                       (7U)
/*! GIE7 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE7(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE7_SHIFT)) & MU_GIER_GIE7_MASK)

#define MU_GIER_GIE8_MASK                        (0x100U)
#define MU_GIER_GIE8_SHIFT                       (8U)
/*! GIE8 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE8(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE8_SHIFT)) & MU_GIER_GIE8_MASK)

#define MU_GIER_GIE9_MASK                        (0x200U)
#define MU_GIER_GIE9_SHIFT                       (9U)
/*! GIE9 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE9(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE9_SHIFT)) & MU_GIER_GIE9_MASK)

#define MU_GIER_GIE10_MASK                       (0x400U)
#define MU_GIER_GIE10_SHIFT                      (10U)
/*! GIE10 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE10(x)                         (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE10_SHIFT)) & MU_GIER_GIE10_MASK)

#define MU_GIER_GIE11_MASK                       (0x800U)
#define MU_GIER_GIE11_SHIFT                      (11U)
/*! GIE11 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE11(x)                         (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE11_SHIFT)) & MU_GIER_GIE11_MASK)

#define MU_GIER_GIE12_MASK                       (0x1000U)
#define MU_GIER_GIE12_SHIFT                      (12U)
/*! GIE12 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE12(x)                         (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE12_SHIFT)) & MU_GIER_GIE12_MASK)

#define MU_GIER_GIE13_MASK                       (0x2000U)
#define MU_GIER_GIE13_SHIFT                      (13U)
/*! GIE13 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE13(x)                         (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE13_SHIFT)) & MU_GIER_GIE13_MASK)

#define MU_GIER_GIE14_MASK                       (0x4000U)
#define MU_GIER_GIE14_SHIFT                      (14U)
/*! GIE14 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE14(x)                         (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE14_SHIFT)) & MU_GIER_GIE14_MASK)

#define MU_GIER_GIE15_MASK                       (0x8000U)
#define MU_GIER_GIE15_SHIFT                      (15U)
/*! GIE15 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE15(x)                         (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE15_SHIFT)) & MU_GIER_GIE15_MASK)

#define MU_GIER_GIE16_MASK                       (0x10000U)
#define MU_GIER_GIE16_SHIFT                      (16U)
/*! GIE16 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE16(x)                         (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE16_SHIFT)) & MU_GIER_GIE16_MASK)

#define MU_GIER_GIE17_MASK                       (0x20000U)
#define MU_GIER_GIE17_SHIFT                      (17U)
/*! GIE17 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE17(x)                         (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE17_SHIFT)) & MU_GIER_GIE17_MASK)

#define MU_GIER_GIE18_MASK                       (0x40000U)
#define MU_GIER_GIE18_SHIFT                      (18U)
/*! GIE18 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE18(x)                         (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE18_SHIFT)) & MU_GIER_GIE18_MASK)

#define MU_GIER_GIE19_MASK                       (0x80000U)
#define MU_GIER_GIE19_SHIFT                      (19U)
/*! GIE19 - pd_vsys.cm0p_mix.mub General-purpose Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_GIER_GIE19(x)                         (((uint32_t)(((uint32_t)(x)) << MU_GIER_GIE19_SHIFT)) & MU_GIER_GIE19_MASK)
/*! @} */

/*! @name GCR - General-Purpose Control */
/*! @{ */

#define MU_GCR_GIR0_MASK                         (0x1U)
#define MU_GCR_GIR0_SHIFT                        (0U)
/*! GIR0 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR0(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR0_SHIFT)) & MU_GCR_GIR0_MASK)

#define MU_GCR_GIR1_MASK                         (0x2U)
#define MU_GCR_GIR1_SHIFT                        (1U)
/*! GIR1 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR1(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR1_SHIFT)) & MU_GCR_GIR1_MASK)

#define MU_GCR_GIR2_MASK                         (0x4U)
#define MU_GCR_GIR2_SHIFT                        (2U)
/*! GIR2 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR2(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR2_SHIFT)) & MU_GCR_GIR2_MASK)

#define MU_GCR_GIR3_MASK                         (0x8U)
#define MU_GCR_GIR3_SHIFT                        (3U)
/*! GIR3 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR3(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR3_SHIFT)) & MU_GCR_GIR3_MASK)

#define MU_GCR_GIR4_MASK                         (0x10U)
#define MU_GCR_GIR4_SHIFT                        (4U)
/*! GIR4 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR4(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR4_SHIFT)) & MU_GCR_GIR4_MASK)

#define MU_GCR_GIR5_MASK                         (0x20U)
#define MU_GCR_GIR5_SHIFT                        (5U)
/*! GIR5 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR5(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR5_SHIFT)) & MU_GCR_GIR5_MASK)

#define MU_GCR_GIR6_MASK                         (0x40U)
#define MU_GCR_GIR6_SHIFT                        (6U)
/*! GIR6 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR6(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR6_SHIFT)) & MU_GCR_GIR6_MASK)

#define MU_GCR_GIR7_MASK                         (0x80U)
#define MU_GCR_GIR7_SHIFT                        (7U)
/*! GIR7 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR7(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR7_SHIFT)) & MU_GCR_GIR7_MASK)

#define MU_GCR_GIR8_MASK                         (0x100U)
#define MU_GCR_GIR8_SHIFT                        (8U)
/*! GIR8 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR8(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR8_SHIFT)) & MU_GCR_GIR8_MASK)

#define MU_GCR_GIR9_MASK                         (0x200U)
#define MU_GCR_GIR9_SHIFT                        (9U)
/*! GIR9 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR9(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR9_SHIFT)) & MU_GCR_GIR9_MASK)

#define MU_GCR_GIR10_MASK                        (0x400U)
#define MU_GCR_GIR10_SHIFT                       (10U)
/*! GIR10 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR10(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR10_SHIFT)) & MU_GCR_GIR10_MASK)

#define MU_GCR_GIR11_MASK                        (0x800U)
#define MU_GCR_GIR11_SHIFT                       (11U)
/*! GIR11 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR11(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR11_SHIFT)) & MU_GCR_GIR11_MASK)

#define MU_GCR_GIR12_MASK                        (0x1000U)
#define MU_GCR_GIR12_SHIFT                       (12U)
/*! GIR12 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR12(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR12_SHIFT)) & MU_GCR_GIR12_MASK)

#define MU_GCR_GIR13_MASK                        (0x2000U)
#define MU_GCR_GIR13_SHIFT                       (13U)
/*! GIR13 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR13(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR13_SHIFT)) & MU_GCR_GIR13_MASK)

#define MU_GCR_GIR14_MASK                        (0x4000U)
#define MU_GCR_GIR14_SHIFT                       (14U)
/*! GIR14 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR14(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR14_SHIFT)) & MU_GCR_GIR14_MASK)

#define MU_GCR_GIR15_MASK                        (0x8000U)
#define MU_GCR_GIR15_SHIFT                       (15U)
/*! GIR15 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR15(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR15_SHIFT)) & MU_GCR_GIR15_MASK)

#define MU_GCR_GIR16_MASK                        (0x10000U)
#define MU_GCR_GIR16_SHIFT                       (16U)
/*! GIR16 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR16(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR16_SHIFT)) & MU_GCR_GIR16_MASK)

#define MU_GCR_GIR17_MASK                        (0x20000U)
#define MU_GCR_GIR17_SHIFT                       (17U)
/*! GIR17 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR17(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR17_SHIFT)) & MU_GCR_GIR17_MASK)

#define MU_GCR_GIR18_MASK                        (0x40000U)
#define MU_GCR_GIR18_SHIFT                       (18U)
/*! GIR18 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR18(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR18_SHIFT)) & MU_GCR_GIR18_MASK)

#define MU_GCR_GIR19_MASK                        (0x80000U)
#define MU_GCR_GIR19_SHIFT                       (19U)
/*! GIR19 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request
 *  0b0..Not requested
 *  0b1..Requested
 */
#define MU_GCR_GIR19(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GCR_GIR19_SHIFT)) & MU_GCR_GIR19_MASK)
/*! @} */

/*! @name GSR - General-purpose Status */
/*! @{ */

#define MU_GSR_GIP0_MASK                         (0x1U)
#define MU_GSR_GIP0_SHIFT                        (0U)
/*! GIP0 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP0(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP0_SHIFT)) & MU_GSR_GIP0_MASK)

#define MU_GSR_GIP1_MASK                         (0x2U)
#define MU_GSR_GIP1_SHIFT                        (1U)
/*! GIP1 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP1(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP1_SHIFT)) & MU_GSR_GIP1_MASK)

#define MU_GSR_GIP2_MASK                         (0x4U)
#define MU_GSR_GIP2_SHIFT                        (2U)
/*! GIP2 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP2(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP2_SHIFT)) & MU_GSR_GIP2_MASK)

#define MU_GSR_GIP3_MASK                         (0x8U)
#define MU_GSR_GIP3_SHIFT                        (3U)
/*! GIP3 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP3(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP3_SHIFT)) & MU_GSR_GIP3_MASK)

#define MU_GSR_GIP4_MASK                         (0x10U)
#define MU_GSR_GIP4_SHIFT                        (4U)
/*! GIP4 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP4(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP4_SHIFT)) & MU_GSR_GIP4_MASK)

#define MU_GSR_GIP5_MASK                         (0x20U)
#define MU_GSR_GIP5_SHIFT                        (5U)
/*! GIP5 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP5(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP5_SHIFT)) & MU_GSR_GIP5_MASK)

#define MU_GSR_GIP6_MASK                         (0x40U)
#define MU_GSR_GIP6_SHIFT                        (6U)
/*! GIP6 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP6(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP6_SHIFT)) & MU_GSR_GIP6_MASK)

#define MU_GSR_GIP7_MASK                         (0x80U)
#define MU_GSR_GIP7_SHIFT                        (7U)
/*! GIP7 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP7(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP7_SHIFT)) & MU_GSR_GIP7_MASK)

#define MU_GSR_GIP8_MASK                         (0x100U)
#define MU_GSR_GIP8_SHIFT                        (8U)
/*! GIP8 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP8(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP8_SHIFT)) & MU_GSR_GIP8_MASK)

#define MU_GSR_GIP9_MASK                         (0x200U)
#define MU_GSR_GIP9_SHIFT                        (9U)
/*! GIP9 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP9(x)                           (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP9_SHIFT)) & MU_GSR_GIP9_MASK)

#define MU_GSR_GIP10_MASK                        (0x400U)
#define MU_GSR_GIP10_SHIFT                       (10U)
/*! GIP10 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP10(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP10_SHIFT)) & MU_GSR_GIP10_MASK)

#define MU_GSR_GIP11_MASK                        (0x800U)
#define MU_GSR_GIP11_SHIFT                       (11U)
/*! GIP11 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP11(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP11_SHIFT)) & MU_GSR_GIP11_MASK)

#define MU_GSR_GIP12_MASK                        (0x1000U)
#define MU_GSR_GIP12_SHIFT                       (12U)
/*! GIP12 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP12(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP12_SHIFT)) & MU_GSR_GIP12_MASK)

#define MU_GSR_GIP13_MASK                        (0x2000U)
#define MU_GSR_GIP13_SHIFT                       (13U)
/*! GIP13 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP13(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP13_SHIFT)) & MU_GSR_GIP13_MASK)

#define MU_GSR_GIP14_MASK                        (0x4000U)
#define MU_GSR_GIP14_SHIFT                       (14U)
/*! GIP14 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP14(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP14_SHIFT)) & MU_GSR_GIP14_MASK)

#define MU_GSR_GIP15_MASK                        (0x8000U)
#define MU_GSR_GIP15_SHIFT                       (15U)
/*! GIP15 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP15(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP15_SHIFT)) & MU_GSR_GIP15_MASK)

#define MU_GSR_GIP16_MASK                        (0x10000U)
#define MU_GSR_GIP16_SHIFT                       (16U)
/*! GIP16 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP16(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP16_SHIFT)) & MU_GSR_GIP16_MASK)

#define MU_GSR_GIP17_MASK                        (0x20000U)
#define MU_GSR_GIP17_SHIFT                       (17U)
/*! GIP17 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP17(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP17_SHIFT)) & MU_GSR_GIP17_MASK)

#define MU_GSR_GIP18_MASK                        (0x40000U)
#define MU_GSR_GIP18_SHIFT                       (18U)
/*! GIP18 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP18(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP18_SHIFT)) & MU_GSR_GIP18_MASK)

#define MU_GSR_GIP19_MASK                        (0x80000U)
#define MU_GSR_GIP19_SHIFT                       (19U)
/*! GIP19 - pd_vsys.cm0p_mix.mub General-Purpose Interrupt Request Pending
 *  0b0..Not pending
 *  0b0..No effect
 *  0b1..Pending
 *  0b1..Clear the flag
 */
#define MU_GSR_GIP19(x)                          (((uint32_t)(((uint32_t)(x)) << MU_GSR_GIP19_SHIFT)) & MU_GSR_GIP19_MASK)
/*! @} */

/*! @name TCR - Transmit Control */
/*! @{ */

#define MU_TCR_TIE0_MASK                         (0x1U)
#define MU_TCR_TIE0_SHIFT                        (0U)
/*! TIE0 - pd_vsys.cm0p_mix.mub Transmit Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_TCR_TIE0(x)                           (((uint32_t)(((uint32_t)(x)) << MU_TCR_TIE0_SHIFT)) & MU_TCR_TIE0_MASK)

#define MU_TCR_TIE1_MASK                         (0x2U)
#define MU_TCR_TIE1_SHIFT                        (1U)
/*! TIE1 - pd_vsys.cm0p_mix.mub Transmit Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_TCR_TIE1(x)                           (((uint32_t)(((uint32_t)(x)) << MU_TCR_TIE1_SHIFT)) & MU_TCR_TIE1_MASK)

#define MU_TCR_TIE2_MASK                         (0x4U)
#define MU_TCR_TIE2_SHIFT                        (2U)
/*! TIE2 - pd_vsys.cm0p_mix.mub Transmit Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_TCR_TIE2(x)                           (((uint32_t)(((uint32_t)(x)) << MU_TCR_TIE2_SHIFT)) & MU_TCR_TIE2_MASK)

#define MU_TCR_TIE3_MASK                         (0x8U)
#define MU_TCR_TIE3_SHIFT                        (3U)
/*! TIE3 - pd_vsys.cm0p_mix.mub Transmit Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_TCR_TIE3(x)                           (((uint32_t)(((uint32_t)(x)) << MU_TCR_TIE3_SHIFT)) & MU_TCR_TIE3_MASK)
/*! @} */

/*! @name TSR - Transmit Status */
/*! @{ */

#define MU_TSR_TE0_MASK                          (0x1U)
#define MU_TSR_TE0_SHIFT                         (0U)
/*! TE0 - pd_vsys.cm0p_mix.mub Transmit Empty
 *  0b0..Not empty
 *  0b1..Empty
 */
#define MU_TSR_TE0(x)                            (((uint32_t)(((uint32_t)(x)) << MU_TSR_TE0_SHIFT)) & MU_TSR_TE0_MASK)

#define MU_TSR_TE1_MASK                          (0x2U)
#define MU_TSR_TE1_SHIFT                         (1U)
/*! TE1 - pd_vsys.cm0p_mix.mub Transmit Empty
 *  0b0..Not empty
 *  0b1..Empty
 */
#define MU_TSR_TE1(x)                            (((uint32_t)(((uint32_t)(x)) << MU_TSR_TE1_SHIFT)) & MU_TSR_TE1_MASK)

#define MU_TSR_TE2_MASK                          (0x4U)
#define MU_TSR_TE2_SHIFT                         (2U)
/*! TE2 - pd_vsys.cm0p_mix.mub Transmit Empty
 *  0b0..Not empty
 *  0b1..Empty
 */
#define MU_TSR_TE2(x)                            (((uint32_t)(((uint32_t)(x)) << MU_TSR_TE2_SHIFT)) & MU_TSR_TE2_MASK)

#define MU_TSR_TE3_MASK                          (0x8U)
#define MU_TSR_TE3_SHIFT                         (3U)
/*! TE3 - pd_vsys.cm0p_mix.mub Transmit Empty
 *  0b0..Not empty
 *  0b1..Empty
 */
#define MU_TSR_TE3(x)                            (((uint32_t)(((uint32_t)(x)) << MU_TSR_TE3_SHIFT)) & MU_TSR_TE3_MASK)
/*! @} */

/*! @name RCR - Receive Control */
/*! @{ */

#define MU_RCR_RIE0_MASK                         (0x1U)
#define MU_RCR_RIE0_SHIFT                        (0U)
/*! RIE0 - pd_vsys.cm0p_mix.mub Receive Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_RCR_RIE0(x)                           (((uint32_t)(((uint32_t)(x)) << MU_RCR_RIE0_SHIFT)) & MU_RCR_RIE0_MASK)

#define MU_RCR_RIE1_MASK                         (0x2U)
#define MU_RCR_RIE1_SHIFT                        (1U)
/*! RIE1 - pd_vsys.cm0p_mix.mub Receive Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_RCR_RIE1(x)                           (((uint32_t)(((uint32_t)(x)) << MU_RCR_RIE1_SHIFT)) & MU_RCR_RIE1_MASK)

#define MU_RCR_RIE2_MASK                         (0x4U)
#define MU_RCR_RIE2_SHIFT                        (2U)
/*! RIE2 - pd_vsys.cm0p_mix.mub Receive Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_RCR_RIE2(x)                           (((uint32_t)(((uint32_t)(x)) << MU_RCR_RIE2_SHIFT)) & MU_RCR_RIE2_MASK)

#define MU_RCR_RIE3_MASK                         (0x8U)
#define MU_RCR_RIE3_SHIFT                        (3U)
/*! RIE3 - pd_vsys.cm0p_mix.mub Receive Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define MU_RCR_RIE3(x)                           (((uint32_t)(((uint32_t)(x)) << MU_RCR_RIE3_SHIFT)) & MU_RCR_RIE3_MASK)
/*! @} */

/*! @name RSR - Receive Status */
/*! @{ */

#define MU_RSR_RF0_MASK                          (0x1U)
#define MU_RSR_RF0_SHIFT                         (0U)
/*! RF0 - pd_vsys.cm0p_mix.mub Receive Register Full
 *  0b0..Not full
 *  0b1..Full
 */
#define MU_RSR_RF0(x)                            (((uint32_t)(((uint32_t)(x)) << MU_RSR_RF0_SHIFT)) & MU_RSR_RF0_MASK)

#define MU_RSR_RF1_MASK                          (0x2U)
#define MU_RSR_RF1_SHIFT                         (1U)
/*! RF1 - pd_vsys.cm0p_mix.mub Receive Register Full
 *  0b0..Not full
 *  0b1..Full
 */
#define MU_RSR_RF1(x)                            (((uint32_t)(((uint32_t)(x)) << MU_RSR_RF1_SHIFT)) & MU_RSR_RF1_MASK)

#define MU_RSR_RF2_MASK                          (0x4U)
#define MU_RSR_RF2_SHIFT                         (2U)
/*! RF2 - pd_vsys.cm0p_mix.mub Receive Register Full
 *  0b0..Not full
 *  0b1..Full
 */
#define MU_RSR_RF2(x)                            (((uint32_t)(((uint32_t)(x)) << MU_RSR_RF2_SHIFT)) & MU_RSR_RF2_MASK)

#define MU_RSR_RF3_MASK                          (0x8U)
#define MU_RSR_RF3_SHIFT                         (3U)
/*! RF3 - pd_vsys.cm0p_mix.mub Receive Register Full
 *  0b0..Not full
 *  0b1..Full
 */
#define MU_RSR_RF3(x)                            (((uint32_t)(((uint32_t)(x)) << MU_RSR_RF3_SHIFT)) & MU_RSR_RF3_MASK)
/*! @} */

/*! @name TR - Transmit */
/*! @{ */

#define MU_TR_TR_DATA_MASK                       (0xFFFFFFFFU)
#define MU_TR_TR_DATA_SHIFT                      (0U)
/*! TR_DATA - pd_vsys.cm0p_mix.mub Transmit Data */
#define MU_TR_TR_DATA(x)                         (((uint32_t)(((uint32_t)(x)) << MU_TR_TR_DATA_SHIFT)) & MU_TR_TR_DATA_MASK)
/*! @} */

/* The count of MU_TR */
#define MU_TR_COUNT                              (4U)

/*! @name RR - Receive */
/*! @{ */

#define MU_RR_RR_DATA_MASK                       (0xFFFFFFFFU)
#define MU_RR_RR_DATA_SHIFT                      (0U)
/*! RR_DATA - pd_vsys.cm0p_mix.mub Receive Data */
#define MU_RR_RR_DATA(x)                         (((uint32_t)(((uint32_t)(x)) << MU_RR_RR_DATA_SHIFT)) & MU_RR_RR_DATA_MASK)
/*! @} */

/* The count of MU_RR */
#define MU_RR_COUNT                              (4U)


/*!
 * @}
 */ /* end of group MU_Register_Masks */


/* MU - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral MUA base address */
  #define MUA_BASE                                 (0x500C4000u)
  /** Peripheral MUA base address */
  #define MUA_BASE_NS                              (0x400C4000u)
  /** Peripheral MUA base pointer */
  #define MUA                                      ((MU_Type *)MUA_BASE)
  /** Peripheral MUA base pointer */
  #define MUA_NS                                   ((MU_Type *)MUA_BASE_NS)
  /** Peripheral MUB base address */
  #define MUB_BASE                                 (0xB0084000u)
  /** Peripheral MUB base address */
  #define MUB_BASE_NS                              (0xA0084000u)
  /** Peripheral MUB base pointer */
  #define MUB                                      ((MU_Type *)MUB_BASE)
  /** Peripheral MUB base pointer */
  #define MUB_NS                                   ((MU_Type *)MUB_BASE_NS)
  /** Array initializer of MU peripheral base addresses */
  #define MU_BASE_ADDRS                            { MUA_BASE, MUB_BASE }
  /** Array initializer of MU peripheral base pointers */
  #define MU_BASE_PTRS                             { MUA, MUB }
  /** Array initializer of MU peripheral base addresses */
  #define MU_BASE_ADDRS_NS                         { MUA_BASE_NS, MUB_BASE_NS }
  /** Array initializer of MU peripheral base pointers */
  #define MU_BASE_PTRS_NS                          { MUA_NS, MUB_NS }
#else
  /** Peripheral MUA base address */
  #define MUA_BASE                                 (0x400C4000u)
  /** Peripheral MUA base pointer */
  #define MUA                                      ((MU_Type *)MUA_BASE)
  /** Peripheral MUB base address */
  #define MUB_BASE                                 (0xA0084000u)
  /** Peripheral MUB base pointer */
  #define MUB                                      ((MU_Type *)MUB_BASE)
  /** Array initializer of MU peripheral base addresses */
  #define MU_BASE_ADDRS                            { MUA_BASE, MUB_BASE }
  /** Array initializer of MU peripheral base pointers */
  #define MU_BASE_PTRS                             { MUA, MUB }
#endif

/*!
 * @}
 */ /* end of group MU_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- OSTIMER Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup OSTIMER_Peripheral_Access_Layer OSTIMER Peripheral Access Layer
 * @{
 */

/** OSTIMER - Register Layout Typedef */
typedef struct {
  __I  uint32_t EVTIMERL;                          /**< EVTIMER Low, offset: 0x0 */
  __I  uint32_t EVTIMERH;                          /**< EVTIMER High, offset: 0x4 */
  __I  uint32_t CAPTURE_L;                         /**< Local Capture Low for CPU, offset: 0x8 */
  __I  uint32_t CAPTURE_H;                         /**< Local Capture High for CPU, offset: 0xC */
  __IO uint32_t MATCH_L;                           /**< Local Match Low for CPU, offset: 0x10 */
  __IO uint32_t MATCH_H;                           /**< Local Match High for CPU, offset: 0x14 */
       uint8_t RESERVED_0[4];
  __IO uint32_t OSEVENT_CTRL;                      /**< OSTIMER Control for CPU, offset: 0x1C */
} OSTIMER_Type;

/* ----------------------------------------------------------------------------
   -- OSTIMER Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup OSTIMER_Register_Masks OSTIMER Register Masks
 * @{
 */

/*! @name EVTIMERL - EVTIMER Low */
/*! @{ */

#define OSTIMER_EVTIMERL_EVTIMER_COUNT_VALUE_MASK (0xFFFFFFFFU)
#define OSTIMER_EVTIMERL_EVTIMER_COUNT_VALUE_SHIFT (0U)
/*! EVTIMER_COUNT_VALUE - EVTimer Count Value */
#define OSTIMER_EVTIMERL_EVTIMER_COUNT_VALUE(x)  (((uint32_t)(((uint32_t)(x)) << OSTIMER_EVTIMERL_EVTIMER_COUNT_VALUE_SHIFT)) & OSTIMER_EVTIMERL_EVTIMER_COUNT_VALUE_MASK)
/*! @} */

/*! @name EVTIMERH - EVTIMER High */
/*! @{ */

#define OSTIMER_EVTIMERH_EVTIMER_COUNT_VALUE_MASK (0x3FFU)
#define OSTIMER_EVTIMERH_EVTIMER_COUNT_VALUE_SHIFT (0U)
/*! EVTIMER_COUNT_VALUE - EVTimer Count Value */
#define OSTIMER_EVTIMERH_EVTIMER_COUNT_VALUE(x)  (((uint32_t)(((uint32_t)(x)) << OSTIMER_EVTIMERH_EVTIMER_COUNT_VALUE_SHIFT)) & OSTIMER_EVTIMERH_EVTIMER_COUNT_VALUE_MASK)
/*! @} */

/*! @name CAPTURE_L - Local Capture Low for CPU */
/*! @{ */

#define OSTIMER_CAPTURE_L_CAPTURE_VALUE_MASK     (0xFFFFFFFFU)
#define OSTIMER_CAPTURE_L_CAPTURE_VALUE_SHIFT    (0U)
/*! CAPTURE_VALUE - EVTimer Capture Value */
#define OSTIMER_CAPTURE_L_CAPTURE_VALUE(x)       (((uint32_t)(((uint32_t)(x)) << OSTIMER_CAPTURE_L_CAPTURE_VALUE_SHIFT)) & OSTIMER_CAPTURE_L_CAPTURE_VALUE_MASK)
/*! @} */

/*! @name CAPTURE_H - Local Capture High for CPU */
/*! @{ */

#define OSTIMER_CAPTURE_H_CAPTURE_VALUE_MASK     (0x3FFU)
#define OSTIMER_CAPTURE_H_CAPTURE_VALUE_SHIFT    (0U)
/*! CAPTURE_VALUE - EVTimer Capture Value */
#define OSTIMER_CAPTURE_H_CAPTURE_VALUE(x)       (((uint32_t)(((uint32_t)(x)) << OSTIMER_CAPTURE_H_CAPTURE_VALUE_SHIFT)) & OSTIMER_CAPTURE_H_CAPTURE_VALUE_MASK)
/*! @} */

/*! @name MATCH_L - Local Match Low for CPU */
/*! @{ */

#define OSTIMER_MATCH_L_MATCH_VALUE_MASK         (0xFFFFFFFFU)
#define OSTIMER_MATCH_L_MATCH_VALUE_SHIFT        (0U)
/*! MATCH_VALUE - EVTimer Match Value */
#define OSTIMER_MATCH_L_MATCH_VALUE(x)           (((uint32_t)(((uint32_t)(x)) << OSTIMER_MATCH_L_MATCH_VALUE_SHIFT)) & OSTIMER_MATCH_L_MATCH_VALUE_MASK)
/*! @} */

/*! @name MATCH_H - Local Match High for CPU */
/*! @{ */

#define OSTIMER_MATCH_H_MATCH_VALUE_MASK         (0x3FFU)
#define OSTIMER_MATCH_H_MATCH_VALUE_SHIFT        (0U)
/*! MATCH_VALUE - EVTimer Match Value */
#define OSTIMER_MATCH_H_MATCH_VALUE(x)           (((uint32_t)(((uint32_t)(x)) << OSTIMER_MATCH_H_MATCH_VALUE_SHIFT)) & OSTIMER_MATCH_H_MATCH_VALUE_MASK)
/*! @} */

/*! @name OSEVENT_CTRL - OSTIMER Control for CPU */
/*! @{ */

#define OSTIMER_OSEVENT_CTRL_OSTIMER_INTRFLAG_MASK (0x1U)
#define OSTIMER_OSEVENT_CTRL_OSTIMER_INTRFLAG_SHIFT (0U)
/*! OSTIMER_INTRFLAG - Interrupt Flag */
#define OSTIMER_OSEVENT_CTRL_OSTIMER_INTRFLAG(x) (((uint32_t)(((uint32_t)(x)) << OSTIMER_OSEVENT_CTRL_OSTIMER_INTRFLAG_SHIFT)) & OSTIMER_OSEVENT_CTRL_OSTIMER_INTRFLAG_MASK)

#define OSTIMER_OSEVENT_CTRL_OSTIMER_INTENA_MASK (0x2U)
#define OSTIMER_OSEVENT_CTRL_OSTIMER_INTENA_SHIFT (1U)
/*! OSTIMER_INTENA - Interrupt or Wake-Up Request
 *  0b0..Interrupts blocked
 *  0b1..Interrupts enabled
 */
#define OSTIMER_OSEVENT_CTRL_OSTIMER_INTENA(x)   (((uint32_t)(((uint32_t)(x)) << OSTIMER_OSEVENT_CTRL_OSTIMER_INTENA_SHIFT)) & OSTIMER_OSEVENT_CTRL_OSTIMER_INTENA_MASK)

#define OSTIMER_OSEVENT_CTRL_MATCH_WR_RDY_MASK   (0x4U)
#define OSTIMER_OSEVENT_CTRL_MATCH_WR_RDY_SHIFT  (2U)
/*! MATCH_WR_RDY - EVTimer Match Write Ready */
#define OSTIMER_OSEVENT_CTRL_MATCH_WR_RDY(x)     (((uint32_t)(((uint32_t)(x)) << OSTIMER_OSEVENT_CTRL_MATCH_WR_RDY_SHIFT)) & OSTIMER_OSEVENT_CTRL_MATCH_WR_RDY_MASK)

#define OSTIMER_OSEVENT_CTRL_DEBUG_EN_MASK       (0x8U)
#define OSTIMER_OSEVENT_CTRL_DEBUG_EN_SHIFT      (3U)
/*! DEBUG_EN - Debug Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define OSTIMER_OSEVENT_CTRL_DEBUG_EN(x)         (((uint32_t)(((uint32_t)(x)) << OSTIMER_OSEVENT_CTRL_DEBUG_EN_SHIFT)) & OSTIMER_OSEVENT_CTRL_DEBUG_EN_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group OSTIMER_Register_Masks */


/* OSTIMER - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral OSTIMER0 base address */
  #define OSTIMER0_BASE                            (0x500AD000u)
  /** Peripheral OSTIMER0 base address */
  #define OSTIMER0_BASE_NS                         (0x400AD000u)
  /** Peripheral OSTIMER0 base pointer */
  #define OSTIMER0                                 ((OSTIMER_Type *)OSTIMER0_BASE)
  /** Peripheral OSTIMER0 base pointer */
  #define OSTIMER0_NS                              ((OSTIMER_Type *)OSTIMER0_BASE_NS)
  /** Array initializer of OSTIMER peripheral base addresses */
  #define OSTIMER_BASE_ADDRS                       { OSTIMER0_BASE }
  /** Array initializer of OSTIMER peripheral base pointers */
  #define OSTIMER_BASE_PTRS                        { OSTIMER0 }
  /** Array initializer of OSTIMER peripheral base addresses */
  #define OSTIMER_BASE_ADDRS_NS                    { OSTIMER0_BASE_NS }
  /** Array initializer of OSTIMER peripheral base pointers */
  #define OSTIMER_BASE_PTRS_NS                     { OSTIMER0_NS }
#else
  /** Peripheral OSTIMER0 base address */
  #define OSTIMER0_BASE                            (0x400AD000u)
  /** Peripheral OSTIMER0 base pointer */
  #define OSTIMER0                                 ((OSTIMER_Type *)OSTIMER0_BASE)
  /** Array initializer of OSTIMER peripheral base addresses */
  #define OSTIMER_BASE_ADDRS                       { OSTIMER0_BASE }
  /** Array initializer of OSTIMER peripheral base pointers */
  #define OSTIMER_BASE_PTRS                        { OSTIMER0 }
#endif
/** Interrupt vectors for the OSTIMER peripheral type */
#define OSTIMER_IRQS                             { OS_EVENT_IRQn }

/*!
 * @}
 */ /* end of group OSTIMER_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- PKC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PKC_Peripheral_Access_Layer PKC Peripheral Access Layer
 * @{
 */

/** PKC - Register Layout Typedef */
typedef struct {
  __I  uint32_t PKC_STATUS;                        /**< Status Register, offset: 0x0 */
  __IO uint32_t PKC_CTRL;                          /**< Control Register, offset: 0x4 */
  __IO uint32_t PKC_CFG;                           /**< Configuration register, offset: 0x8 */
       uint8_t RESERVED_0[4];
  __IO uint32_t PKC_MODE1;                         /**< Mode register, parameter set 1, offset: 0x10 */
  __IO uint32_t PKC_XYPTR1;                        /**< X+Y pointer register, parameter set 1, offset: 0x14 */
  __IO uint32_t PKC_ZRPTR1;                        /**< Z+R pointer register, parameter set 1, offset: 0x18 */
  __IO uint32_t PKC_LEN1;                          /**< Length register, parameter set 1, offset: 0x1C */
  __IO uint32_t PKC_MODE2;                         /**< Mode register, parameter set 2, offset: 0x20 */
  __IO uint32_t PKC_XYPTR2;                        /**< X+Y pointer register, parameter set 2, offset: 0x24 */
  __IO uint32_t PKC_ZRPTR2;                        /**< Z+R pointer register, parameter set 2, offset: 0x28 */
  __IO uint32_t PKC_LEN2;                          /**< Length register, parameter set 2, offset: 0x2C */
       uint8_t RESERVED_1[16];
  __IO uint32_t PKC_UPTR;                          /**< Universal pointer FUP program, offset: 0x40 */
  __IO uint32_t PKC_UPTRT;                         /**< Universal pointer FUP table, offset: 0x44 */
  __IO uint32_t PKC_ULEN;                          /**< Universal pointer length, offset: 0x48 */
       uint8_t RESERVED_2[4];
  __IO uint32_t PKC_MCDATA;                        /**< MC pattern data interface, offset: 0x50 */
       uint8_t RESERVED_3[12];
  __I  uint32_t PKC_VERSION;                       /**< PKC version register, offset: 0x60 */
       uint8_t RESERVED_4[3916];
  __O  uint32_t PKC_SOFT_RST;                      /**< Software reset, offset: 0xFB0 */
       uint8_t RESERVED_5[12];
  __I  uint32_t PKC_ACCESS_ERR;                    /**< Access Error, offset: 0xFC0 */
  __O  uint32_t PKC_ACCESS_ERR_CLR;                /**< Clear Access Error, offset: 0xFC4 */
       uint8_t RESERVED_6[16];
  __O  uint32_t PKC_INT_CLR_ENABLE;                /**< Interrupt enable clear, offset: 0xFD8 */
  __O  uint32_t PKC_INT_SET_ENABLE;                /**< Interrupt enable set, offset: 0xFDC */
  __I  uint32_t PKC_INT_STATUS;                    /**< Interrupt status, offset: 0xFE0 */
  __I  uint32_t PKC_INT_ENABLE;                    /**< Interrupt enable, offset: 0xFE4 */
  __O  uint32_t PKC_INT_CLR_STATUS;                /**< Interrupt status clear, offset: 0xFE8 */
  __O  uint32_t PKC_INT_SET_STATUS;                /**< Interrupt status set, offset: 0xFEC */
       uint8_t RESERVED_7[12];
  __I  uint32_t PKC_MODULE_ID;                     /**< Module ID, offset: 0xFFC */
} PKC_Type;

/* ----------------------------------------------------------------------------
   -- PKC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PKC_Register_Masks PKC Register Masks
 * @{
 */

/*! @name PKC_STATUS - Status Register */
/*! @{ */

#define PKC_PKC_STATUS_ACTIV_MASK                (0x1U)
#define PKC_PKC_STATUS_ACTIV_SHIFT               (0U)
/*! ACTIV - PKC ACTIV */
#define PKC_PKC_STATUS_ACTIV(x)                  (((uint32_t)(((uint32_t)(x)) << PKC_PKC_STATUS_ACTIV_SHIFT)) & PKC_PKC_STATUS_ACTIV_MASK)

#define PKC_PKC_STATUS_CARRY_MASK                (0x2U)
#define PKC_PKC_STATUS_CARRY_SHIFT               (1U)
/*! CARRY - Carry overflow flag */
#define PKC_PKC_STATUS_CARRY(x)                  (((uint32_t)(((uint32_t)(x)) << PKC_PKC_STATUS_CARRY_SHIFT)) & PKC_PKC_STATUS_CARRY_MASK)

#define PKC_PKC_STATUS_ZERO_MASK                 (0x4U)
#define PKC_PKC_STATUS_ZERO_SHIFT                (2U)
/*! ZERO - Zero result flag */
#define PKC_PKC_STATUS_ZERO(x)                   (((uint32_t)(((uint32_t)(x)) << PKC_PKC_STATUS_ZERO_SHIFT)) & PKC_PKC_STATUS_ZERO_MASK)

#define PKC_PKC_STATUS_GOANY_MASK                (0x8U)
#define PKC_PKC_STATUS_GOANY_SHIFT               (3U)
/*! GOANY - Combined GO status flag */
#define PKC_PKC_STATUS_GOANY(x)                  (((uint32_t)(((uint32_t)(x)) << PKC_PKC_STATUS_GOANY_SHIFT)) & PKC_PKC_STATUS_GOANY_MASK)

#define PKC_PKC_STATUS_LOCKED_MASK               (0x60U)
#define PKC_PKC_STATUS_LOCKED_SHIFT              (5U)
/*! LOCKED - Parameter set locked */
#define PKC_PKC_STATUS_LOCKED(x)                 (((uint32_t)(((uint32_t)(x)) << PKC_PKC_STATUS_LOCKED_SHIFT)) & PKC_PKC_STATUS_LOCKED_MASK)
/*! @} */

/*! @name PKC_CTRL - Control Register */
/*! @{ */

#define PKC_PKC_CTRL_RESET_MASK                  (0x1U)
#define PKC_PKC_CTRL_RESET_SHIFT                 (0U)
/*! RESET - PKC reset control bit */
#define PKC_PKC_CTRL_RESET(x)                    (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CTRL_RESET_SHIFT)) & PKC_PKC_CTRL_RESET_MASK)

#define PKC_PKC_CTRL_STOP_MASK                   (0x2U)
#define PKC_PKC_CTRL_STOP_SHIFT                  (1U)
/*! STOP - Freeze PKC calculation */
#define PKC_PKC_CTRL_STOP(x)                     (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CTRL_STOP_SHIFT)) & PKC_PKC_CTRL_STOP_MASK)

#define PKC_PKC_CTRL_GOD1_MASK                   (0x4U)
#define PKC_PKC_CTRL_GOD1_SHIFT                  (2U)
/*! GOD1 - Control bit to start direct operation using parameter set 1 */
#define PKC_PKC_CTRL_GOD1(x)                     (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CTRL_GOD1_SHIFT)) & PKC_PKC_CTRL_GOD1_MASK)

#define PKC_PKC_CTRL_GOD2_MASK                   (0x8U)
#define PKC_PKC_CTRL_GOD2_SHIFT                  (3U)
/*! GOD2 - Control bit to start direct operation using parameter set 2 */
#define PKC_PKC_CTRL_GOD2(x)                     (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CTRL_GOD2_SHIFT)) & PKC_PKC_CTRL_GOD2_MASK)

#define PKC_PKC_CTRL_GOM1_MASK                   (0x10U)
#define PKC_PKC_CTRL_GOM1_SHIFT                  (4U)
/*! GOM1 - Control bit to start MC pattern using parameter set 1 */
#define PKC_PKC_CTRL_GOM1(x)                     (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CTRL_GOM1_SHIFT)) & PKC_PKC_CTRL_GOM1_MASK)

#define PKC_PKC_CTRL_GOM2_MASK                   (0x20U)
#define PKC_PKC_CTRL_GOM2_SHIFT                  (5U)
/*! GOM2 - Control bit to start MC pattern using parameter set 2 */
#define PKC_PKC_CTRL_GOM2(x)                     (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CTRL_GOM2_SHIFT)) & PKC_PKC_CTRL_GOM2_MASK)

#define PKC_PKC_CTRL_GOU_MASK                    (0x40U)
#define PKC_PKC_CTRL_GOU_SHIFT                   (6U)
/*! GOU - Control bit to start pipe operation */
#define PKC_PKC_CTRL_GOU(x)                      (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CTRL_GOU_SHIFT)) & PKC_PKC_CTRL_GOU_MASK)

#define PKC_PKC_CTRL_GF2CONV_MASK                (0x80U)
#define PKC_PKC_CTRL_GF2CONV_SHIFT               (7U)
/*! GF2CONV - Convert to GF2 calculation modes */
#define PKC_PKC_CTRL_GF2CONV(x)                  (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CTRL_GF2CONV_SHIFT)) & PKC_PKC_CTRL_GF2CONV_MASK)

#define PKC_PKC_CTRL_CLRCACHE_MASK               (0x100U)
#define PKC_PKC_CTRL_CLRCACHE_SHIFT              (8U)
/*! CLRCACHE - Clear universal pointer cache */
#define PKC_PKC_CTRL_CLRCACHE(x)                 (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CTRL_CLRCACHE_SHIFT)) & PKC_PKC_CTRL_CLRCACHE_MASK)

#define PKC_PKC_CTRL_CACHE_EN_MASK               (0x200U)
#define PKC_PKC_CTRL_CACHE_EN_SHIFT              (9U)
/*! CACHE_EN - Enable universal pointer cache */
#define PKC_PKC_CTRL_CACHE_EN(x)                 (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CTRL_CACHE_EN_SHIFT)) & PKC_PKC_CTRL_CACHE_EN_MASK)

#define PKC_PKC_CTRL_REDMUL_MASK                 (0xC00U)
#define PKC_PKC_CTRL_REDMUL_SHIFT                (10U)
/*! REDMUL - Reduced multiplier mode
 *  0b00..full size mode, 3 least significant bits of pointer and length are ignored, minimum supported length 0x0008
 *  0b01..Reserved - Error Generated if selected
 *  0b10..64-bit mode, 3 least significant bits of pointer and length are ignored, minimum supported length 0x0008
 *  0b11..Reserved - Error Generated if selected
 */
#define PKC_PKC_CTRL_REDMUL(x)                   (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CTRL_REDMUL_SHIFT)) & PKC_PKC_CTRL_REDMUL_MASK)
/*! @} */

/*! @name PKC_CFG - Configuration register */
/*! @{ */

#define PKC_PKC_CFG_IDLEOP_MASK                  (0x1U)
#define PKC_PKC_CFG_IDLEOP_SHIFT                 (0U)
#define PKC_PKC_CFG_IDLEOP(x)                    (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CFG_IDLEOP_SHIFT)) & PKC_PKC_CFG_IDLEOP_MASK)

#define PKC_PKC_CFG_RFU1_MASK                    (0x2U)
#define PKC_PKC_CFG_RFU1_SHIFT                   (1U)
#define PKC_PKC_CFG_RFU1(x)                      (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CFG_RFU1_SHIFT)) & PKC_PKC_CFG_RFU1_MASK)

#define PKC_PKC_CFG_RFU2_MASK                    (0x4U)
#define PKC_PKC_CFG_RFU2_SHIFT                   (2U)
#define PKC_PKC_CFG_RFU2(x)                      (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CFG_RFU2_SHIFT)) & PKC_PKC_CFG_RFU2_MASK)

#define PKC_PKC_CFG_CLKRND_MASK                  (0x8U)
#define PKC_PKC_CFG_CLKRND_SHIFT                 (3U)
#define PKC_PKC_CFG_CLKRND(x)                    (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CFG_CLKRND_SHIFT)) & PKC_PKC_CFG_CLKRND_MASK)

#define PKC_PKC_CFG_REDMULNOISE_MASK             (0x10U)
#define PKC_PKC_CFG_REDMULNOISE_SHIFT            (4U)
#define PKC_PKC_CFG_REDMULNOISE(x)               (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CFG_REDMULNOISE_SHIFT)) & PKC_PKC_CFG_REDMULNOISE_MASK)

#define PKC_PKC_CFG_RNDDLY_MASK                  (0xE0U)
#define PKC_PKC_CFG_RNDDLY_SHIFT                 (5U)
#define PKC_PKC_CFG_RNDDLY(x)                    (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CFG_RNDDLY_SHIFT)) & PKC_PKC_CFG_RNDDLY_MASK)

#define PKC_PKC_CFG_SBXNOISE_MASK                (0x100U)
#define PKC_PKC_CFG_SBXNOISE_SHIFT               (8U)
#define PKC_PKC_CFG_SBXNOISE(x)                  (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CFG_SBXNOISE_SHIFT)) & PKC_PKC_CFG_SBXNOISE_MASK)

#define PKC_PKC_CFG_ALPNOISE_MASK                (0x200U)
#define PKC_PKC_CFG_ALPNOISE_SHIFT               (9U)
#define PKC_PKC_CFG_ALPNOISE(x)                  (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CFG_ALPNOISE_SHIFT)) & PKC_PKC_CFG_ALPNOISE_MASK)

#define PKC_PKC_CFG_FMULNOISE_MASK               (0x400U)
#define PKC_PKC_CFG_FMULNOISE_SHIFT              (10U)
#define PKC_PKC_CFG_FMULNOISE(x)                 (((uint32_t)(((uint32_t)(x)) << PKC_PKC_CFG_FMULNOISE_SHIFT)) & PKC_PKC_CFG_FMULNOISE_MASK)
/*! @} */

/*! @name PKC_MODE1 - Mode register, parameter set 1 */
/*! @{ */

#define PKC_PKC_MODE1_MODE_MASK                  (0xFFU)
#define PKC_PKC_MODE1_MODE_SHIFT                 (0U)
/*! MODE - Calculation Mode / MC Start address */
#define PKC_PKC_MODE1_MODE(x)                    (((uint32_t)(((uint32_t)(x)) << PKC_PKC_MODE1_MODE_SHIFT)) & PKC_PKC_MODE1_MODE_MASK)
/*! @} */

/*! @name PKC_XYPTR1 - X+Y pointer register, parameter set 1 */
/*! @{ */

#define PKC_PKC_XYPTR1_XPTR_MASK                 (0xFFFFU)
#define PKC_PKC_XYPTR1_XPTR_SHIFT                (0U)
/*! XPTR - Start address of X operand in PKCRAM with byte granularity */
#define PKC_PKC_XYPTR1_XPTR(x)                   (((uint32_t)(((uint32_t)(x)) << PKC_PKC_XYPTR1_XPTR_SHIFT)) & PKC_PKC_XYPTR1_XPTR_MASK)

#define PKC_PKC_XYPTR1_YPTR_MASK                 (0xFFFF0000U)
#define PKC_PKC_XYPTR1_YPTR_SHIFT                (16U)
/*! YPTR - Start address of Y operand in PKCRAM with byte granularity */
#define PKC_PKC_XYPTR1_YPTR(x)                   (((uint32_t)(((uint32_t)(x)) << PKC_PKC_XYPTR1_YPTR_SHIFT)) & PKC_PKC_XYPTR1_YPTR_MASK)
/*! @} */

/*! @name PKC_ZRPTR1 - Z+R pointer register, parameter set 1 */
/*! @{ */

#define PKC_PKC_ZRPTR1_ZPTR_MASK                 (0xFFFFU)
#define PKC_PKC_ZRPTR1_ZPTR_SHIFT                (0U)
/*! ZPTR - Start address of Z operand in PKCRAM with byte granularity or constant for calculation modes using CONST */
#define PKC_PKC_ZRPTR1_ZPTR(x)                   (((uint32_t)(((uint32_t)(x)) << PKC_PKC_ZRPTR1_ZPTR_SHIFT)) & PKC_PKC_ZRPTR1_ZPTR_MASK)

#define PKC_PKC_ZRPTR1_RPTR_MASK                 (0xFFFF0000U)
#define PKC_PKC_ZRPTR1_RPTR_SHIFT                (16U)
/*! RPTR - Start address of R result in PKCRAM with byte granularity */
#define PKC_PKC_ZRPTR1_RPTR(x)                   (((uint32_t)(((uint32_t)(x)) << PKC_PKC_ZRPTR1_RPTR_SHIFT)) & PKC_PKC_ZRPTR1_RPTR_MASK)
/*! @} */

/*! @name PKC_LEN1 - Length register, parameter set 1 */
/*! @{ */

#define PKC_PKC_LEN1_LEN_MASK                    (0xFFFFU)
#define PKC_PKC_LEN1_LEN_SHIFT                   (0U)
/*! LEN - Operand length */
#define PKC_PKC_LEN1_LEN(x)                      (((uint32_t)(((uint32_t)(x)) << PKC_PKC_LEN1_LEN_SHIFT)) & PKC_PKC_LEN1_LEN_MASK)

#define PKC_PKC_LEN1_MCLEN_MASK                  (0xFFFF0000U)
#define PKC_PKC_LEN1_MCLEN_SHIFT                 (16U)
/*! MCLEN - Loop counter for microcode pattern */
#define PKC_PKC_LEN1_MCLEN(x)                    (((uint32_t)(((uint32_t)(x)) << PKC_PKC_LEN1_MCLEN_SHIFT)) & PKC_PKC_LEN1_MCLEN_MASK)
/*! @} */

/*! @name PKC_MODE2 - Mode register, parameter set 2 */
/*! @{ */

#define PKC_PKC_MODE2_MODE_MASK                  (0xFFU)
#define PKC_PKC_MODE2_MODE_SHIFT                 (0U)
/*! MODE - Calculation Mode / MC Start address */
#define PKC_PKC_MODE2_MODE(x)                    (((uint32_t)(((uint32_t)(x)) << PKC_PKC_MODE2_MODE_SHIFT)) & PKC_PKC_MODE2_MODE_MASK)
/*! @} */

/*! @name PKC_XYPTR2 - X+Y pointer register, parameter set 2 */
/*! @{ */

#define PKC_PKC_XYPTR2_XPTR_MASK                 (0xFFFFU)
#define PKC_PKC_XYPTR2_XPTR_SHIFT                (0U)
/*! XPTR - Start address of X operand in PKCRAM with byte granularity */
#define PKC_PKC_XYPTR2_XPTR(x)                   (((uint32_t)(((uint32_t)(x)) << PKC_PKC_XYPTR2_XPTR_SHIFT)) & PKC_PKC_XYPTR2_XPTR_MASK)

#define PKC_PKC_XYPTR2_YPTR_MASK                 (0xFFFF0000U)
#define PKC_PKC_XYPTR2_YPTR_SHIFT                (16U)
/*! YPTR - Start address of Y operand in PKCRAM with byte granularity */
#define PKC_PKC_XYPTR2_YPTR(x)                   (((uint32_t)(((uint32_t)(x)) << PKC_PKC_XYPTR2_YPTR_SHIFT)) & PKC_PKC_XYPTR2_YPTR_MASK)
/*! @} */

/*! @name PKC_ZRPTR2 - Z+R pointer register, parameter set 2 */
/*! @{ */

#define PKC_PKC_ZRPTR2_ZPTR_MASK                 (0xFFFFU)
#define PKC_PKC_ZRPTR2_ZPTR_SHIFT                (0U)
/*! ZPTR - Start address of Z operand in PKCRAM with byte granularity or constant for calculation modes using CONST */
#define PKC_PKC_ZRPTR2_ZPTR(x)                   (((uint32_t)(((uint32_t)(x)) << PKC_PKC_ZRPTR2_ZPTR_SHIFT)) & PKC_PKC_ZRPTR2_ZPTR_MASK)

#define PKC_PKC_ZRPTR2_RPTR_MASK                 (0xFFFF0000U)
#define PKC_PKC_ZRPTR2_RPTR_SHIFT                (16U)
/*! RPTR - Start address of R result in PKCRAM with byte granularity */
#define PKC_PKC_ZRPTR2_RPTR(x)                   (((uint32_t)(((uint32_t)(x)) << PKC_PKC_ZRPTR2_RPTR_SHIFT)) & PKC_PKC_ZRPTR2_RPTR_MASK)
/*! @} */

/*! @name PKC_LEN2 - Length register, parameter set 2 */
/*! @{ */

#define PKC_PKC_LEN2_LEN_MASK                    (0xFFFFU)
#define PKC_PKC_LEN2_LEN_SHIFT                   (0U)
/*! LEN - Operand length */
#define PKC_PKC_LEN2_LEN(x)                      (((uint32_t)(((uint32_t)(x)) << PKC_PKC_LEN2_LEN_SHIFT)) & PKC_PKC_LEN2_LEN_MASK)

#define PKC_PKC_LEN2_MCLEN_MASK                  (0xFFFF0000U)
#define PKC_PKC_LEN2_MCLEN_SHIFT                 (16U)
/*! MCLEN - Loop counter for microcode pattern */
#define PKC_PKC_LEN2_MCLEN(x)                    (((uint32_t)(((uint32_t)(x)) << PKC_PKC_LEN2_MCLEN_SHIFT)) & PKC_PKC_LEN2_MCLEN_MASK)
/*! @} */

/*! @name PKC_UPTR - Universal pointer FUP program */
/*! @{ */

#define PKC_PKC_UPTR_PTR_MASK                    (0xFFFFFFFFU)
#define PKC_PKC_UPTR_PTR_SHIFT                   (0U)
/*! PTR - Pointer to start address of PKC FUP program */
#define PKC_PKC_UPTR_PTR(x)                      (((uint32_t)(((uint32_t)(x)) << PKC_PKC_UPTR_PTR_SHIFT)) & PKC_PKC_UPTR_PTR_MASK)
/*! @} */

/*! @name PKC_UPTRT - Universal pointer FUP table */
/*! @{ */

#define PKC_PKC_UPTRT_PTR_MASK                   (0xFFFFFFFFU)
#define PKC_PKC_UPTRT_PTR_SHIFT                  (0U)
/*! PTR - Pointer to start address of PKC FUP table */
#define PKC_PKC_UPTRT_PTR(x)                     (((uint32_t)(((uint32_t)(x)) << PKC_PKC_UPTRT_PTR_SHIFT)) & PKC_PKC_UPTRT_PTR_MASK)
/*! @} */

/*! @name PKC_ULEN - Universal pointer length */
/*! @{ */

#define PKC_PKC_ULEN_LEN_MASK                    (0xFFU)
#define PKC_PKC_ULEN_LEN_SHIFT                   (0U)
/*! LEN - Length of universal pointer calculation */
#define PKC_PKC_ULEN_LEN(x)                      (((uint32_t)(((uint32_t)(x)) << PKC_PKC_ULEN_LEN_SHIFT)) & PKC_PKC_ULEN_LEN_MASK)
/*! @} */

/*! @name PKC_MCDATA - MC pattern data interface */
/*! @{ */

#define PKC_PKC_MCDATA_MCDATA_MASK               (0xFFFFFFFFU)
#define PKC_PKC_MCDATA_MCDATA_SHIFT              (0U)
/*! MCDATA - Microcode read/write data */
#define PKC_PKC_MCDATA_MCDATA(x)                 (((uint32_t)(((uint32_t)(x)) << PKC_PKC_MCDATA_MCDATA_SHIFT)) & PKC_PKC_MCDATA_MCDATA_MASK)
/*! @} */

/*! @name PKC_VERSION - PKC version register */
/*! @{ */

#define PKC_PKC_VERSION_MULSIZE_MASK             (0x3U)
#define PKC_PKC_VERSION_MULSIZE_SHIFT            (0U)
/*! MULSIZE
 *  0b01..Reserved
 *  0b10..64-bit multiplier
 *  0b11..Reserved
 */
#define PKC_PKC_VERSION_MULSIZE(x)               (((uint32_t)(((uint32_t)(x)) << PKC_PKC_VERSION_MULSIZE_SHIFT)) & PKC_PKC_VERSION_MULSIZE_MASK)

#define PKC_PKC_VERSION_MCAVAIL_MASK             (0x4U)
#define PKC_PKC_VERSION_MCAVAIL_SHIFT            (2U)
#define PKC_PKC_VERSION_MCAVAIL(x)               (((uint32_t)(((uint32_t)(x)) << PKC_PKC_VERSION_MCAVAIL_SHIFT)) & PKC_PKC_VERSION_MCAVAIL_MASK)

#define PKC_PKC_VERSION_UPAVAIL_MASK             (0x8U)
#define PKC_PKC_VERSION_UPAVAIL_SHIFT            (3U)
#define PKC_PKC_VERSION_UPAVAIL(x)               (((uint32_t)(((uint32_t)(x)) << PKC_PKC_VERSION_UPAVAIL_SHIFT)) & PKC_PKC_VERSION_UPAVAIL_MASK)

#define PKC_PKC_VERSION_UPCACHEAVAIL_MASK        (0x10U)
#define PKC_PKC_VERSION_UPCACHEAVAIL_SHIFT       (4U)
#define PKC_PKC_VERSION_UPCACHEAVAIL(x)          (((uint32_t)(((uint32_t)(x)) << PKC_PKC_VERSION_UPCACHEAVAIL_SHIFT)) & PKC_PKC_VERSION_UPCACHEAVAIL_MASK)

#define PKC_PKC_VERSION_GF2AVAIL_MASK            (0x20U)
#define PKC_PKC_VERSION_GF2AVAIL_SHIFT           (5U)
#define PKC_PKC_VERSION_GF2AVAIL(x)              (((uint32_t)(((uint32_t)(x)) << PKC_PKC_VERSION_GF2AVAIL_SHIFT)) & PKC_PKC_VERSION_GF2AVAIL_MASK)

#define PKC_PKC_VERSION_PARAMNUM_MASK            (0xC0U)
#define PKC_PKC_VERSION_PARAMNUM_SHIFT           (6U)
#define PKC_PKC_VERSION_PARAMNUM(x)              (((uint32_t)(((uint32_t)(x)) << PKC_PKC_VERSION_PARAMNUM_SHIFT)) & PKC_PKC_VERSION_PARAMNUM_MASK)

#define PKC_PKC_VERSION_SBX0AVAIL_MASK           (0x100U)
#define PKC_PKC_VERSION_SBX0AVAIL_SHIFT          (8U)
#define PKC_PKC_VERSION_SBX0AVAIL(x)             (((uint32_t)(((uint32_t)(x)) << PKC_PKC_VERSION_SBX0AVAIL_SHIFT)) & PKC_PKC_VERSION_SBX0AVAIL_MASK)

#define PKC_PKC_VERSION_SBX1AVAIL_MASK           (0x200U)
#define PKC_PKC_VERSION_SBX1AVAIL_SHIFT          (9U)
#define PKC_PKC_VERSION_SBX1AVAIL(x)             (((uint32_t)(((uint32_t)(x)) << PKC_PKC_VERSION_SBX1AVAIL_SHIFT)) & PKC_PKC_VERSION_SBX1AVAIL_MASK)

#define PKC_PKC_VERSION_SBX2AVAIL_MASK           (0x400U)
#define PKC_PKC_VERSION_SBX2AVAIL_SHIFT          (10U)
#define PKC_PKC_VERSION_SBX2AVAIL(x)             (((uint32_t)(((uint32_t)(x)) << PKC_PKC_VERSION_SBX2AVAIL_SHIFT)) & PKC_PKC_VERSION_SBX2AVAIL_MASK)

#define PKC_PKC_VERSION_SBX3AVAIL_MASK           (0x800U)
#define PKC_PKC_VERSION_SBX3AVAIL_SHIFT          (11U)
#define PKC_PKC_VERSION_SBX3AVAIL(x)             (((uint32_t)(((uint32_t)(x)) << PKC_PKC_VERSION_SBX3AVAIL_SHIFT)) & PKC_PKC_VERSION_SBX3AVAIL_MASK)

#define PKC_PKC_VERSION_MCRECONF_SIZE_MASK       (0xFF000U)
#define PKC_PKC_VERSION_MCRECONF_SIZE_SHIFT      (12U)
#define PKC_PKC_VERSION_MCRECONF_SIZE(x)         (((uint32_t)(((uint32_t)(x)) << PKC_PKC_VERSION_MCRECONF_SIZE_SHIFT)) & PKC_PKC_VERSION_MCRECONF_SIZE_MASK)
/*! @} */

/*! @name PKC_SOFT_RST - Software reset */
/*! @{ */

#define PKC_PKC_SOFT_RST_SOFT_RST_MASK           (0x1U)
#define PKC_PKC_SOFT_RST_SOFT_RST_SHIFT          (0U)
#define PKC_PKC_SOFT_RST_SOFT_RST(x)             (((uint32_t)(((uint32_t)(x)) << PKC_PKC_SOFT_RST_SOFT_RST_SHIFT)) & PKC_PKC_SOFT_RST_SOFT_RST_MASK)
/*! @} */

/*! @name PKC_ACCESS_ERR - Access Error */
/*! @{ */

#define PKC_PKC_ACCESS_ERR_APB_NOTAV_MASK        (0x1U)
#define PKC_PKC_ACCESS_ERR_APB_NOTAV_SHIFT       (0U)
/*! APB_NOTAV - APB Error */
#define PKC_PKC_ACCESS_ERR_APB_NOTAV(x)          (((uint32_t)(((uint32_t)(x)) << PKC_PKC_ACCESS_ERR_APB_NOTAV_SHIFT)) & PKC_PKC_ACCESS_ERR_APB_NOTAV_MASK)

#define PKC_PKC_ACCESS_ERR_APB_WRGMD_MASK        (0x2U)
#define PKC_PKC_ACCESS_ERR_APB_WRGMD_SHIFT       (1U)
/*! APB_WRGMD - APB Error */
#define PKC_PKC_ACCESS_ERR_APB_WRGMD(x)          (((uint32_t)(((uint32_t)(x)) << PKC_PKC_ACCESS_ERR_APB_WRGMD_SHIFT)) & PKC_PKC_ACCESS_ERR_APB_WRGMD_MASK)

#define PKC_PKC_ACCESS_ERR_APB_MASTER_MASK       (0xF0U)
#define PKC_PKC_ACCESS_ERR_APB_MASTER_SHIFT      (4U)
#define PKC_PKC_ACCESS_ERR_APB_MASTER(x)         (((uint32_t)(((uint32_t)(x)) << PKC_PKC_ACCESS_ERR_APB_MASTER_SHIFT)) & PKC_PKC_ACCESS_ERR_APB_MASTER_MASK)

#define PKC_PKC_ACCESS_ERR_AHB_MASK              (0x400U)
#define PKC_PKC_ACCESS_ERR_AHB_SHIFT             (10U)
/*! AHB - AHB Error */
#define PKC_PKC_ACCESS_ERR_AHB(x)                (((uint32_t)(((uint32_t)(x)) << PKC_PKC_ACCESS_ERR_AHB_SHIFT)) & PKC_PKC_ACCESS_ERR_AHB_MASK)

#define PKC_PKC_ACCESS_ERR_PKCC_MASK             (0x10000U)
#define PKC_PKC_ACCESS_ERR_PKCC_SHIFT            (16U)
#define PKC_PKC_ACCESS_ERR_PKCC(x)               (((uint32_t)(((uint32_t)(x)) << PKC_PKC_ACCESS_ERR_PKCC_SHIFT)) & PKC_PKC_ACCESS_ERR_PKCC_MASK)

#define PKC_PKC_ACCESS_ERR_FDET_MASK             (0x20000U)
#define PKC_PKC_ACCESS_ERR_FDET_SHIFT            (17U)
#define PKC_PKC_ACCESS_ERR_FDET(x)               (((uint32_t)(((uint32_t)(x)) << PKC_PKC_ACCESS_ERR_FDET_SHIFT)) & PKC_PKC_ACCESS_ERR_FDET_MASK)

#define PKC_PKC_ACCESS_ERR_CTRL_MASK             (0x40000U)
#define PKC_PKC_ACCESS_ERR_CTRL_SHIFT            (18U)
#define PKC_PKC_ACCESS_ERR_CTRL(x)               (((uint32_t)(((uint32_t)(x)) << PKC_PKC_ACCESS_ERR_CTRL_SHIFT)) & PKC_PKC_ACCESS_ERR_CTRL_MASK)

#define PKC_PKC_ACCESS_ERR_UCRC_MASK             (0x80000U)
#define PKC_PKC_ACCESS_ERR_UCRC_SHIFT            (19U)
#define PKC_PKC_ACCESS_ERR_UCRC(x)               (((uint32_t)(((uint32_t)(x)) << PKC_PKC_ACCESS_ERR_UCRC_SHIFT)) & PKC_PKC_ACCESS_ERR_UCRC_MASK)
/*! @} */

/*! @name PKC_ACCESS_ERR_CLR - Clear Access Error */
/*! @{ */

#define PKC_PKC_ACCESS_ERR_CLR_ERR_CLR_MASK      (0x1U)
#define PKC_PKC_ACCESS_ERR_CLR_ERR_CLR_SHIFT     (0U)
#define PKC_PKC_ACCESS_ERR_CLR_ERR_CLR(x)        (((uint32_t)(((uint32_t)(x)) << PKC_PKC_ACCESS_ERR_CLR_ERR_CLR_SHIFT)) & PKC_PKC_ACCESS_ERR_CLR_ERR_CLR_MASK)
/*! @} */

/*! @name PKC_INT_CLR_ENABLE - Interrupt enable clear */
/*! @{ */

#define PKC_PKC_INT_CLR_ENABLE_EN_PDONE_MASK     (0x1U)
#define PKC_PKC_INT_CLR_ENABLE_EN_PDONE_SHIFT    (0U)
#define PKC_PKC_INT_CLR_ENABLE_EN_PDONE(x)       (((uint32_t)(((uint32_t)(x)) << PKC_PKC_INT_CLR_ENABLE_EN_PDONE_SHIFT)) & PKC_PKC_INT_CLR_ENABLE_EN_PDONE_MASK)
/*! @} */

/*! @name PKC_INT_SET_ENABLE - Interrupt enable set */
/*! @{ */

#define PKC_PKC_INT_SET_ENABLE_EN_PDONE_MASK     (0x1U)
#define PKC_PKC_INT_SET_ENABLE_EN_PDONE_SHIFT    (0U)
#define PKC_PKC_INT_SET_ENABLE_EN_PDONE(x)       (((uint32_t)(((uint32_t)(x)) << PKC_PKC_INT_SET_ENABLE_EN_PDONE_SHIFT)) & PKC_PKC_INT_SET_ENABLE_EN_PDONE_MASK)
/*! @} */

/*! @name PKC_INT_STATUS - Interrupt status */
/*! @{ */

#define PKC_PKC_INT_STATUS_INT_PDONE_MASK        (0x1U)
#define PKC_PKC_INT_STATUS_INT_PDONE_SHIFT       (0U)
/*! INT_PDONE - End-of-computation status flag */
#define PKC_PKC_INT_STATUS_INT_PDONE(x)          (((uint32_t)(((uint32_t)(x)) << PKC_PKC_INT_STATUS_INT_PDONE_SHIFT)) & PKC_PKC_INT_STATUS_INT_PDONE_MASK)
/*! @} */

/*! @name PKC_INT_ENABLE - Interrupt enable */
/*! @{ */

#define PKC_PKC_INT_ENABLE_EN_PDONE_MASK         (0x1U)
#define PKC_PKC_INT_ENABLE_EN_PDONE_SHIFT        (0U)
/*! EN_PDONE - PDONE interrupt enable flag */
#define PKC_PKC_INT_ENABLE_EN_PDONE(x)           (((uint32_t)(((uint32_t)(x)) << PKC_PKC_INT_ENABLE_EN_PDONE_SHIFT)) & PKC_PKC_INT_ENABLE_EN_PDONE_MASK)
/*! @} */

/*! @name PKC_INT_CLR_STATUS - Interrupt status clear */
/*! @{ */

#define PKC_PKC_INT_CLR_STATUS_INT_PDONE_MASK    (0x1U)
#define PKC_PKC_INT_CLR_STATUS_INT_PDONE_SHIFT   (0U)
#define PKC_PKC_INT_CLR_STATUS_INT_PDONE(x)      (((uint32_t)(((uint32_t)(x)) << PKC_PKC_INT_CLR_STATUS_INT_PDONE_SHIFT)) & PKC_PKC_INT_CLR_STATUS_INT_PDONE_MASK)
/*! @} */

/*! @name PKC_INT_SET_STATUS - Interrupt status set */
/*! @{ */

#define PKC_PKC_INT_SET_STATUS_INT_PDONE_MASK    (0x1U)
#define PKC_PKC_INT_SET_STATUS_INT_PDONE_SHIFT   (0U)
#define PKC_PKC_INT_SET_STATUS_INT_PDONE(x)      (((uint32_t)(((uint32_t)(x)) << PKC_PKC_INT_SET_STATUS_INT_PDONE_SHIFT)) & PKC_PKC_INT_SET_STATUS_INT_PDONE_MASK)
/*! @} */

/*! @name PKC_MODULE_ID - Module ID */
/*! @{ */

#define PKC_PKC_MODULE_ID_SIZE_MASK              (0xFFU)
#define PKC_PKC_MODULE_ID_SIZE_SHIFT             (0U)
#define PKC_PKC_MODULE_ID_SIZE(x)                (((uint32_t)(((uint32_t)(x)) << PKC_PKC_MODULE_ID_SIZE_SHIFT)) & PKC_PKC_MODULE_ID_SIZE_MASK)

#define PKC_PKC_MODULE_ID_MINOR_REV_MASK         (0xF00U)
#define PKC_PKC_MODULE_ID_MINOR_REV_SHIFT        (8U)
#define PKC_PKC_MODULE_ID_MINOR_REV(x)           (((uint32_t)(((uint32_t)(x)) << PKC_PKC_MODULE_ID_MINOR_REV_SHIFT)) & PKC_PKC_MODULE_ID_MINOR_REV_MASK)

#define PKC_PKC_MODULE_ID_MAJOR_REV_MASK         (0xF000U)
#define PKC_PKC_MODULE_ID_MAJOR_REV_SHIFT        (12U)
#define PKC_PKC_MODULE_ID_MAJOR_REV(x)           (((uint32_t)(((uint32_t)(x)) << PKC_PKC_MODULE_ID_MAJOR_REV_SHIFT)) & PKC_PKC_MODULE_ID_MAJOR_REV_MASK)

#define PKC_PKC_MODULE_ID_ID_MASK                (0xFFFF0000U)
#define PKC_PKC_MODULE_ID_ID_SHIFT               (16U)
#define PKC_PKC_MODULE_ID_ID(x)                  (((uint32_t)(((uint32_t)(x)) << PKC_PKC_MODULE_ID_ID_SHIFT)) & PKC_PKC_MODULE_ID_ID_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group PKC_Register_Masks */


/* PKC - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral PKC0__PKC base address */
  #define PKC0__PKC_BASE                           (0x500D0000u)
  /** Peripheral PKC0__PKC base address */
  #define PKC0__PKC_BASE_NS                        (0x400D0000u)
  /** Peripheral PKC0__PKC base pointer */
  #define PKC0__PKC                                ((PKC_Type *)PKC0__PKC_BASE)
  /** Peripheral PKC0__PKC base pointer */
  #define PKC0__PKC_NS                             ((PKC_Type *)PKC0__PKC_BASE_NS)
  /** Array initializer of PKC peripheral base addresses */
  #define PKC_BASE_ADDRS                           { PKC0__PKC_BASE }
  /** Array initializer of PKC peripheral base pointers */
  #define PKC_BASE_PTRS                            { PKC0__PKC }
  /** Array initializer of PKC peripheral base addresses */
  #define PKC_BASE_ADDRS_NS                        { PKC0__PKC_BASE_NS }
  /** Array initializer of PKC peripheral base pointers */
  #define PKC_BASE_PTRS_NS                         { PKC0__PKC_NS }
#else
  /** Peripheral PKC0__PKC base address */
  #define PKC0__PKC_BASE                           (0x400D0000u)
  /** Peripheral PKC0__PKC base pointer */
  #define PKC0__PKC                                ((PKC_Type *)PKC0__PKC_BASE)
  /** Array initializer of PKC peripheral base addresses */
  #define PKC_BASE_ADDRS                           { PKC0__PKC_BASE }
  /** Array initializer of PKC peripheral base pointers */
  #define PKC_BASE_PTRS                            { PKC0__PKC }
#endif

/*!
 * @}
 */ /* end of group PKC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- PMIC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PMIC_Peripheral_Access_Layer PMIC Peripheral Access Layer
 * @{
 */

/** PMIC - Register Layout Typedef */
typedef struct {
  __IO uint32_t PCTRL;                             /**< Power Control, offset: 0x0 */
  __IO uint32_t VDD_CORE_PCONFIG;                  /**< VDD Core Power Configuration, offset: 0x4 */
  __IO uint32_t VDD_CORE_1P1_CONFIG;               /**< VDD_CORE_1P1 Configuration, offset: 0x8 */
  __IO uint32_t SNS_VDD_CONFIG;                    /**< SNS VDD Configuration, offset: 0xC */
  __IO uint32_t FRO_CTRL;                          /**< 16KHz FRO Control, offset: 0x10 */
  __IO uint32_t BGR_CTRL;                          /**< Band gap reference Control, offset: 0x14 */
  __IO uint32_t VDD_TCTRL;                         /**< Controls the VDD DCDC test function and Enable the switches., offset: 0x18 */
  __IO uint32_t VDD_TCTRL_OUT;                     /**< VDD DCDC Test Control Out, offset: 0x1C */
  __I  uint32_t VDD_TFLAGS;                        /**< VDD DCDC Test Flags, offset: 0x20 */
  __IO uint32_t VDD_CORE_1P1_DCDC_TCTRL;           /**< VDD_CORE_1P1 DCDC Test Control, offset: 0x24 */
       uint8_t RESERVED_0[4];
  __IO uint32_t VDD_CORE_1P1_TCTRL_OUT;            /**< VDD_CORE_1P1 DCDC Test Control Out, offset: 0x2C */
  __I  uint32_t VDD_CORE_1P1_TFLAG;                /**< VDD_CORE_1P1 Test Flag, offset: 0x30 */
  __IO uint32_t VDD_DCDC_TRIM1;                    /**< VDD DCDC Trim1, offset: 0x34 */
  __IO uint32_t VDD_DCDC_TRIM2;                    /**< VDD DCDC Trim2, offset: 0x38 */
  __IO uint32_t VDD_CORE_1P1_DCDC_TRIM1;           /**< VDD_CORE_1P1 DCDC Trim1, offset: 0x3C */
  __IO uint32_t VDD_CORE_1P1_DCDC_TRIM2;           /**< VDD_CORE_1P1 DCDC Trim2, offset: 0x40 */
  __IO uint32_t PMC_TRIM1;                         /**< PMC Trim1, offset: 0x44 */
  __IO uint32_t PMC_TRIM2;                         /**< PMC Trim2, offset: 0x48 */
  __IO uint32_t PMC_TRIM3;                         /**< PMC Trim3, offset: 0x4C */
  __IO uint32_t PMC_TRIM4;                         /**< PMC Trim4, offset: 0x50 */
  __IO uint32_t PMC_TCTRL;                         /**< PMC Test Control, offset: 0x54 */
  __I  uint32_t PMC_TSTATUS;                       /**< PMC Test Status, offset: 0x58 */
  __IO uint32_t VDD_WKUP_WDTC;                     /**< VDD Wakeup Watchdog Time Count, offset: 0x5C */
  __IO uint32_t AWK_UP_TIME;                       /**< Analog Wakeup Time, offset: 0x60 */
  __IO uint32_t HV_GL_DET_CTRL;                    /**< High Voltage Glitch Detect Control, offset: 0x64 */
  __IO uint32_t LV_GL_DET_CTRL;                    /**< Low Voltage Glitch Detect Control, offset: 0x68 */
  __I  uint32_t STATUS;                            /**< Status, offset: 0x6C */
  __IO uint32_t LVDHVD_CTRL;                       /**< Flash VDD LVDHVD Control, offset: 0x70 */
} PMIC_Type;

/* ----------------------------------------------------------------------------
   -- PMIC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PMIC_Register_Masks PMIC Register Masks
 * @{
 */

/*! @name PCTRL - Power Control */
/*! @{ */

#define PMIC_PCTRL_VDDP_EN_MASK                  (0x1U)
#define PMIC_PCTRL_VDDP_EN_SHIFT                 (0U)
/*! VDDP_EN - VDD Power Enable */
#define PMIC_PCTRL_VDDP_EN(x)                    (((uint32_t)(((uint32_t)(x)) << PMIC_PCTRL_VDDP_EN_SHIFT)) & PMIC_PCTRL_VDDP_EN_MASK)

#define PMIC_PCTRL_VDD_CORE_1P1_EN_MASK          (0x2U)
#define PMIC_PCTRL_VDD_CORE_1P1_EN_SHIFT         (1U)
/*! VDD_CORE_1P1_EN - VDD_CORE_1P1 Power Enable */
#define PMIC_PCTRL_VDD_CORE_1P1_EN(x)            (((uint32_t)(((uint32_t)(x)) << PMIC_PCTRL_VDD_CORE_1P1_EN_SHIFT)) & PMIC_PCTRL_VDD_CORE_1P1_EN_MASK)

#define PMIC_PCTRL_VDDSNS_LDO_EN_MASK            (0x4U)
#define PMIC_PCTRL_VDDSNS_LDO_EN_SHIFT           (2U)
/*! VDDSNS_LDO_EN - VDD SNS LDO Enable */
#define PMIC_PCTRL_VDDSNS_LDO_EN(x)              (((uint32_t)(((uint32_t)(x)) << PMIC_PCTRL_VDDSNS_LDO_EN_SHIFT)) & PMIC_PCTRL_VDDSNS_LDO_EN_MASK)

#define PMIC_PCTRL_SNSLDO_VDROP_EN_MASK          (0x8U)
#define PMIC_PCTRL_SNSLDO_VDROP_EN_SHIFT         (3U)
/*! SNSLDO_VDROP_EN - SNS LDO Voltage Drop Enable */
#define PMIC_PCTRL_SNSLDO_VDROP_EN(x)            (((uint32_t)(((uint32_t)(x)) << PMIC_PCTRL_SNSLDO_VDROP_EN_SHIFT)) & PMIC_PCTRL_SNSLDO_VDROP_EN_MASK)

#define PMIC_PCTRL_LPWR_IREF_EN_MASK             (0x10U)
#define PMIC_PCTRL_LPWR_IREF_EN_SHIFT            (4U)
/*! LPWR_IREF_EN - Slow Power Current Reference Enable */
#define PMIC_PCTRL_LPWR_IREF_EN(x)               (((uint32_t)(((uint32_t)(x)) << PMIC_PCTRL_LPWR_IREF_EN_SHIFT)) & PMIC_PCTRL_LPWR_IREF_EN_MASK)

#define PMIC_PCTRL_SNSLDO_FROC_MASK              (0x20U)
#define PMIC_PCTRL_SNSLDO_FROC_SHIFT             (5U)
/*! SNSLDO_FROC - SNSLDO Feedback Resistor or Capacitor
 *  0b0..Resistors (if no clock exists)
 *  0b1..Capacitors
 */
#define PMIC_PCTRL_SNSLDO_FROC(x)                (((uint32_t)(((uint32_t)(x)) << PMIC_PCTRL_SNSLDO_FROC_SHIFT)) & PMIC_PCTRL_SNSLDO_FROC_MASK)

#define PMIC_PCTRL_TREFB_EN_MASK                 (0x100U)
#define PMIC_PCTRL_TREFB_EN_SHIFT                (8U)
/*! TREFB_EN - Test Reference Bypass Enable */
#define PMIC_PCTRL_TREFB_EN(x)                   (((uint32_t)(((uint32_t)(x)) << PMIC_PCTRL_TREFB_EN_SHIFT)) & PMIC_PCTRL_TREFB_EN_MASK)

#define PMIC_PCTRL_EXPTMR_EN_MASK                (0x400U)
#define PMIC_PCTRL_EXPTMR_EN_SHIFT               (10U)
/*! EXPTMR_EN - Temperature based timer enable */
#define PMIC_PCTRL_EXPTMR_EN(x)                  (((uint32_t)(((uint32_t)(x)) << PMIC_PCTRL_EXPTMR_EN_SHIFT)) & PMIC_PCTRL_EXPTMR_EN_MASK)

#define PMIC_PCTRL_Level_MASK                    (0x3800U)
#define PMIC_PCTRL_Level_SHIFT                   (11U)
/*! Level - Temperature based timer adjust bits */
#define PMIC_PCTRL_Level(x)                      (((uint32_t)(((uint32_t)(x)) << PMIC_PCTRL_Level_SHIFT)) & PMIC_PCTRL_Level_MASK)

#define PMIC_PCTRL_VDD1P1_LPWR_MASK              (0x4000U)
#define PMIC_PCTRL_VDD1P1_LPWR_SHIFT             (14U)
/*! VDD1P1_LPWR - Signal to indicate the dcdc fixed to work in low power mode. */
#define PMIC_PCTRL_VDD1P1_LPWR(x)                (((uint32_t)(((uint32_t)(x)) << PMIC_PCTRL_VDD1P1_LPWR_SHIFT)) & PMIC_PCTRL_VDD1P1_LPWR_MASK)

#define PMIC_PCTRL_PAC_ACK_MASK                  (0x8000U)
#define PMIC_PCTRL_PAC_ACK_SHIFT                 (15U)
/*! PAC_ACK - PAC PMU Acknowledge */
#define PMIC_PCTRL_PAC_ACK(x)                    (((uint32_t)(((uint32_t)(x)) << PMIC_PCTRL_PAC_ACK_SHIFT)) & PMIC_PCTRL_PAC_ACK_MASK)
/*! @} */

/*! @name VDD_CORE_PCONFIG - VDD Core Power Configuration */
/*! @{ */

#define PMIC_VDD_CORE_PCONFIG_VDD_ACONFIG_MASK   (0x3FU)
#define PMIC_VDD_CORE_PCONFIG_VDD_ACONFIG_SHIFT  (0U)
/*! VDD_ACONFIG - VDD_CORE Active Configuration */
#define PMIC_VDD_CORE_PCONFIG_VDD_ACONFIG(x)     (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_PCONFIG_VDD_ACONFIG_SHIFT)) & PMIC_VDD_CORE_PCONFIG_VDD_ACONFIG_MASK)

#define PMIC_VDD_CORE_PCONFIG_VDD_DSCONFIG_MASK  (0xFC0U)
#define PMIC_VDD_CORE_PCONFIG_VDD_DSCONFIG_SHIFT (6U)
/*! VDD_DSCONFIG - VDD_CORE Deep Sleep mode Configuration */
#define PMIC_VDD_CORE_PCONFIG_VDD_DSCONFIG(x)    (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_PCONFIG_VDD_DSCONFIG_SHIFT)) & PMIC_VDD_CORE_PCONFIG_VDD_DSCONFIG_MASK)
/*! @} */

/*! @name VDD_CORE_1P1_CONFIG - VDD_CORE_1P1 Configuration */
/*! @{ */

#define PMIC_VDD_CORE_1P1_CONFIG_VDD_CORE_1P1_ACONFIG_MASK (0xFFU)
#define PMIC_VDD_CORE_1P1_CONFIG_VDD_CORE_1P1_ACONFIG_SHIFT (0U)
/*! VDD_CORE_1P1_ACONFIG - VDD_CORE_1P1 Active Configuration */
#define PMIC_VDD_CORE_1P1_CONFIG_VDD_CORE_1P1_ACONFIG(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_CONFIG_VDD_CORE_1P1_ACONFIG_SHIFT)) & PMIC_VDD_CORE_1P1_CONFIG_VDD_CORE_1P1_ACONFIG_MASK)

#define PMIC_VDD_CORE_1P1_CONFIG_VDD_CORE_1P1_VOUTSEL_LPWR_MASK (0x1F00U)
#define PMIC_VDD_CORE_1P1_CONFIG_VDD_CORE_1P1_VOUTSEL_LPWR_SHIFT (8U)
/*! VDD_CORE_1P1_VOUTSEL_LPWR - VDD_CORE_1P1 Voute Select Low Power */
#define PMIC_VDD_CORE_1P1_CONFIG_VDD_CORE_1P1_VOUTSEL_LPWR(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_CONFIG_VDD_CORE_1P1_VOUTSEL_LPWR_SHIFT)) & PMIC_VDD_CORE_1P1_CONFIG_VDD_CORE_1P1_VOUTSEL_LPWR_MASK)
/*! @} */

/*! @name SNS_VDD_CONFIG - SNS VDD Configuration */
/*! @{ */

#define PMIC_SNS_VDD_CONFIG_VDDSNS_LDO_CONFIG_MASK (0x3FU)
#define PMIC_SNS_VDD_CONFIG_VDDSNS_LDO_CONFIG_SHIFT (0U)
/*! VDDSNS_LDO_CONFIG - VDDSNS LDO Configuration */
#define PMIC_SNS_VDD_CONFIG_VDDSNS_LDO_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << PMIC_SNS_VDD_CONFIG_VDDSNS_LDO_CONFIG_SHIFT)) & PMIC_SNS_VDD_CONFIG_VDDSNS_LDO_CONFIG_MASK)
/*! @} */

/*! @name FRO_CTRL - 16KHz FRO Control */
/*! @{ */

#define PMIC_FRO_CTRL_FRO16K_EN_MASK             (0x1U)
#define PMIC_FRO_CTRL_FRO16K_EN_SHIFT            (0U)
/*! FRO16K_EN - FRO16K Enable */
#define PMIC_FRO_CTRL_FRO16K_EN(x)               (((uint32_t)(((uint32_t)(x)) << PMIC_FRO_CTRL_FRO16K_EN_SHIFT)) & PMIC_FRO_CTRL_FRO16K_EN_MASK)

#define PMIC_FRO_CTRL_FRO16K_TRIMF_MASK          (0x1FEU)
#define PMIC_FRO_CTRL_FRO16K_TRIMF_SHIFT         (1U)
/*! FRO16K_TRIMF - FRO16K Trim Frequency */
#define PMIC_FRO_CTRL_FRO16K_TRIMF(x)            (((uint32_t)(((uint32_t)(x)) << PMIC_FRO_CTRL_FRO16K_TRIMF_SHIFT)) & PMIC_FRO_CTRL_FRO16K_TRIMF_MASK)

#define PMIC_FRO_CTRL_FRO16K_TRIM_TC_MASK        (0x1E00U)
#define PMIC_FRO_CTRL_FRO16K_TRIM_TC_SHIFT       (9U)
/*! FRO16K_TRIM_TC - FRO16K Trim Temperature Coefficient */
#define PMIC_FRO_CTRL_FRO16K_TRIM_TC(x)          (((uint32_t)(((uint32_t)(x)) << PMIC_FRO_CTRL_FRO16K_TRIM_TC_SHIFT)) & PMIC_FRO_CTRL_FRO16K_TRIM_TC_MASK)

#define PMIC_FRO_CTRL_CLOCK_SEL_MASK             (0x2000U)
#define PMIC_FRO_CTRL_CLOCK_SEL_SHIFT            (13U)
/*! CLOCK_SEL - Clock Select
 *  0b0..Use 16 KHz
 *  0b1..Use 8 KHz
 */
#define PMIC_FRO_CTRL_CLOCK_SEL(x)               (((uint32_t)(((uint32_t)(x)) << PMIC_FRO_CTRL_CLOCK_SEL_SHIFT)) & PMIC_FRO_CTRL_CLOCK_SEL_MASK)
/*! @} */

/*! @name BGR_CTRL - Band gap reference Control */
/*! @{ */

#define PMIC_BGR_CTRL_BG_BUFFEN_MASK             (0x1U)
#define PMIC_BGR_CTRL_BG_BUFFEN_SHIFT            (0U)
/*! BG_BUFFEN - Bandgap Buffer Enable */
#define PMIC_BGR_CTRL_BG_BUFFEN(x)               (((uint32_t)(((uint32_t)(x)) << PMIC_BGR_CTRL_BG_BUFFEN_SHIFT)) & PMIC_BGR_CTRL_BG_BUFFEN_MASK)

#define PMIC_BGR_CTRL_DET_RST_EN_MASK            (0x2U)
#define PMIC_BGR_CTRL_DET_RST_EN_SHIFT           (1U)
/*! DET_RST_EN - Security Detect Reset Enable */
#define PMIC_BGR_CTRL_DET_RST_EN(x)              (((uint32_t)(((uint32_t)(x)) << PMIC_BGR_CTRL_DET_RST_EN_SHIFT)) & PMIC_BGR_CTRL_DET_RST_EN_MASK)

#define PMIC_BGR_CTRL_BG_EN_MASK                 (0x4U)
#define PMIC_BGR_CTRL_BG_EN_SHIFT                (2U)
/*! BG_EN - Bandgap EnableLocked when security lock access is active. */
#define PMIC_BGR_CTRL_BG_EN(x)                   (((uint32_t)(((uint32_t)(x)) << PMIC_BGR_CTRL_BG_EN_SHIFT)) & PMIC_BGR_CTRL_BG_EN_MASK)

#define PMIC_BGR_CTRL_BG_CTRIM_MASK              (0x78U)
#define PMIC_BGR_CTRL_BG_CTRIM_SHIFT             (3U)
/*! BG_CTRIM - Bandgap reference current trimLocked when security lock access is active. */
#define PMIC_BGR_CTRL_BG_CTRIM(x)                (((uint32_t)(((uint32_t)(x)) << PMIC_BGR_CTRL_BG_CTRIM_SHIFT)) & PMIC_BGR_CTRL_BG_CTRIM_MASK)

#define PMIC_BGR_CTRL_LVD_HPEN_MASK              (0x80U)
#define PMIC_BGR_CTRL_LVD_HPEN_SHIFT             (7U)
/*! LVD_HPEN - LVD HPEN */
#define PMIC_BGR_CTRL_LVD_HPEN(x)                (((uint32_t)(((uint32_t)(x)) << PMIC_BGR_CTRL_LVD_HPEN_SHIFT)) & PMIC_BGR_CTRL_LVD_HPEN_MASK)

#define PMIC_BGR_CTRL_LVD_HV_EN_MASK             (0x100U)
#define PMIC_BGR_CTRL_LVD_HV_EN_SHIFT            (8U)
/*! LVD_HV_EN - High Voltage Detect Enable */
#define PMIC_BGR_CTRL_LVD_HV_EN(x)               (((uint32_t)(((uint32_t)(x)) << PMIC_BGR_CTRL_LVD_HV_EN_SHIFT)) & PMIC_BGR_CTRL_LVD_HV_EN_MASK)

#define PMIC_BGR_CTRL_LVD_HV_SEL_MASK            (0x200U)
#define PMIC_BGR_CTRL_LVD_HV_SEL_SHIFT           (9U)
/*! LVD_HV_SEL - Voltage Detect Select
 *  0b0..Default
 *  0b1..Safe Mode
 */
#define PMIC_BGR_CTRL_LVD_HV_SEL(x)              (((uint32_t)(((uint32_t)(x)) << PMIC_BGR_CTRL_LVD_HV_SEL_SHIFT)) & PMIC_BGR_CTRL_LVD_HV_SEL_MASK)

#define PMIC_BGR_CTRL_LVD_LV_EN_MASK             (0x400U)
#define PMIC_BGR_CTRL_LVD_LV_EN_SHIFT            (10U)
/*! LVD_LV_EN - Low Voltage Detect Enable */
#define PMIC_BGR_CTRL_LVD_LV_EN(x)               (((uint32_t)(((uint32_t)(x)) << PMIC_BGR_CTRL_LVD_LV_EN_SHIFT)) & PMIC_BGR_CTRL_LVD_LV_EN_MASK)

#define PMIC_BGR_CTRL_HVD_LV_EN_MASK             (0x800U)
#define PMIC_BGR_CTRL_HVD_LV_EN_SHIFT            (11U)
/*! HVD_LV_EN - VBAT low voltage detect enable */
#define PMIC_BGR_CTRL_HVD_LV_EN(x)               (((uint32_t)(((uint32_t)(x)) << PMIC_BGR_CTRL_HVD_LV_EN_SHIFT)) & PMIC_BGR_CTRL_HVD_LV_EN_MASK)

#define PMIC_BGR_CTRL_CTRL_REF_EN_MASK           (0x1000U)
#define PMIC_BGR_CTRL_CTRL_REF_EN_SHIFT          (12U)
/*! CTRL_REF_EN - Controlled Reference Enable */
#define PMIC_BGR_CTRL_CTRL_REF_EN(x)             (((uint32_t)(((uint32_t)(x)) << PMIC_BGR_CTRL_CTRL_REF_EN_SHIFT)) & PMIC_BGR_CTRL_CTRL_REF_EN_MASK)

#define PMIC_BGR_CTRL_HVD_HV_EN_MASK             (0x4000U)
#define PMIC_BGR_CTRL_HVD_HV_EN_SHIFT            (14U)
/*! HVD_HV_EN - VBAT high voltage detect enable */
#define PMIC_BGR_CTRL_HVD_HV_EN(x)               (((uint32_t)(((uint32_t)(x)) << PMIC_BGR_CTRL_HVD_HV_EN_SHIFT)) & PMIC_BGR_CTRL_HVD_HV_EN_MASK)
/*! @} */

/*! @name VDD_TCTRL - Controls the VDD DCDC test function and Enable the switches. */
/*! @{ */

#define PMIC_VDD_TCTRL_VDDTCTRL_IN_MASK          (0xFFU)
#define PMIC_VDD_TCTRL_VDDTCTRL_IN_SHIFT         (0U)
/*! VDDTCTRL_IN - VDD Test Control Input */
#define PMIC_VDD_TCTRL_VDDTCTRL_IN(x)            (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TCTRL_VDDTCTRL_IN_SHIFT)) & PMIC_VDD_TCTRL_VDDTCTRL_IN_MASK)

#define PMIC_VDD_TCTRL_VDDTMODE_MASK             (0x1F00U)
#define PMIC_VDD_TCTRL_VDDTMODE_SHIFT            (8U)
/*! VDDTMODE - VDD Test Mode */
#define PMIC_VDD_TCTRL_VDDTMODE(x)               (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TCTRL_VDDTMODE_SHIFT)) & PMIC_VDD_TCTRL_VDDTMODE_MASK)

#define PMIC_VDD_TCTRL_VDDHS_ON_MASK             (0x2000U)
#define PMIC_VDD_TCTRL_VDDHS_ON_SHIFT            (13U)
/*! VDDHS_ON - VDD HS Switch ON */
#define PMIC_VDD_TCTRL_VDDHS_ON(x)               (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TCTRL_VDDHS_ON_SHIFT)) & PMIC_VDD_TCTRL_VDDHS_ON_MASK)

#define PMIC_VDD_TCTRL_VDD_TEN_MASK              (0x4000U)
#define PMIC_VDD_TCTRL_VDD_TEN_SHIFT             (14U)
/*! VDD_TEN - VDD Test Enable */
#define PMIC_VDD_TCTRL_VDD_TEN(x)                (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TCTRL_VDD_TEN_SHIFT)) & PMIC_VDD_TCTRL_VDD_TEN_MASK)

#define PMIC_VDD_TCTRL_VDD_TCTRLL_EN_MASK        (0x8000U)
#define PMIC_VDD_TCTRL_VDD_TCTRLL_EN_SHIFT       (15U)
/*! VDD_TCTRLL_EN - VDD Test Control Logic Enable */
#define PMIC_VDD_TCTRL_VDD_TCTRLL_EN(x)          (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TCTRL_VDD_TCTRLL_EN_SHIFT)) & PMIC_VDD_TCTRL_VDD_TCTRLL_EN_MASK)
/*! @} */

/*! @name VDD_TCTRL_OUT - VDD DCDC Test Control Out */
/*! @{ */

#define PMIC_VDD_TCTRL_OUT_VDD_TCTRL_OUT_MASK    (0xFFU)
#define PMIC_VDD_TCTRL_OUT_VDD_TCTRL_OUT_SHIFT   (0U)
/*! VDD_TCTRL_OUT - VDD Test Control Out */
#define PMIC_VDD_TCTRL_OUT_VDD_TCTRL_OUT(x)      (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TCTRL_OUT_VDD_TCTRL_OUT_SHIFT)) & PMIC_VDD_TCTRL_OUT_VDD_TCTRL_OUT_MASK)

#define PMIC_VDD_TCTRL_OUT_VDD_TSOFF_MASK        (0x100U)
#define PMIC_VDD_TCTRL_OUT_VDD_TSOFF_SHIFT       (8U)
/*! VDD_TSOFF - VDD Test Switch Off */
#define PMIC_VDD_TCTRL_OUT_VDD_TSOFF(x)          (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TCTRL_OUT_VDD_TSOFF_SHIFT)) & PMIC_VDD_TCTRL_OUT_VDD_TSOFF_MASK)

#define PMIC_VDD_TCTRL_OUT_VDD_RLAD_FRC_MASK     (0x200U)
#define PMIC_VDD_TCTRL_OUT_VDD_RLAD_FRC_SHIFT    (9U)
/*! VDD_RLAD_FRC - DCDC Control Loop Configuration */
#define PMIC_VDD_TCTRL_OUT_VDD_RLAD_FRC(x)       (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TCTRL_OUT_VDD_RLAD_FRC_SHIFT)) & PMIC_VDD_TCTRL_OUT_VDD_RLAD_FRC_MASK)

#define PMIC_VDD_TCTRL_OUT_DCDC_TST_EN_MASK      (0x400U)
#define PMIC_VDD_TCTRL_OUT_DCDC_TST_EN_SHIFT     (10U)
/*! DCDC_TST_EN - DCDC Test Enable
 *  0b0..PMC Test Bus
 *  0b1..AON ADVC Test Bus
 */
#define PMIC_VDD_TCTRL_OUT_DCDC_TST_EN(x)        (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TCTRL_OUT_DCDC_TST_EN_SHIFT)) & PMIC_VDD_TCTRL_OUT_DCDC_TST_EN_MASK)
/*! @} */

/*! @name VDD_TFLAGS - VDD DCDC Test Flags */
/*! @{ */

#define PMIC_VDD_TFLAGS_VDDBA_MASK               (0x1U)
#define PMIC_VDD_TFLAGS_VDDBA_SHIFT              (0U)
/*! VDDBA - VDD Burst Active */
#define PMIC_VDD_TFLAGS_VDDBA(x)                 (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TFLAGS_VDDBA_SHIFT)) & PMIC_VDD_TFLAGS_VDDBA_MASK)

#define PMIC_VDD_TFLAGS_VDD_COFLAG_MASK          (0x2U)
#define PMIC_VDD_TFLAGS_VDD_COFLAG_SHIFT         (1U)
/*! VDD_COFLAG - VDD Comparator Output Flag */
#define PMIC_VDD_TFLAGS_VDD_COFLAG(x)            (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TFLAGS_VDD_COFLAG_SHIFT)) & PMIC_VDD_TFLAGS_VDD_COFLAG_MASK)

#define PMIC_VDD_TFLAGS_VDD_UCFLAG_MASK          (0x4U)
#define PMIC_VDD_TFLAGS_VDD_UCFLAG_SHIFT         (2U)
/*! VDD_UCFLAG - VDD Valley Current Flag */
#define PMIC_VDD_TFLAGS_VDD_UCFLAG(x)            (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TFLAGS_VDD_UCFLAG_SHIFT)) & PMIC_VDD_TFLAGS_VDD_UCFLAG_MASK)

#define PMIC_VDD_TFLAGS_VDD_ZCDFLAG_MASK         (0x8U)
#define PMIC_VDD_TFLAGS_VDD_ZCDFLAG_SHIFT        (3U)
/*! VDD_ZCDFLAG - VDD Zero Cross Detector Output Flag */
#define PMIC_VDD_TFLAGS_VDD_ZCDFLAG(x)           (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TFLAGS_VDD_ZCDFLAG_SHIFT)) & PMIC_VDD_TFLAGS_VDD_ZCDFLAG_MASK)

#define PMIC_VDD_TFLAGS_VDD_OVFLAG_MASK          (0x10U)
#define PMIC_VDD_TFLAGS_VDD_OVFLAG_SHIFT         (4U)
/*! VDD_OVFLAG - VDD Over Voltage Comparator Flag */
#define PMIC_VDD_TFLAGS_VDD_OVFLAG(x)            (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TFLAGS_VDD_OVFLAG_SHIFT)) & PMIC_VDD_TFLAGS_VDD_OVFLAG_MASK)

#define PMIC_VDD_TFLAGS_VDD_UVFLAG_MASK          (0x20U)
#define PMIC_VDD_TFLAGS_VDD_UVFLAG_SHIFT         (5U)
/*! VDD_UVFLAG - VDD Under Voltage Comparator Output Flag */
#define PMIC_VDD_TFLAGS_VDD_UVFLAG(x)            (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TFLAGS_VDD_UVFLAG_SHIFT)) & PMIC_VDD_TFLAGS_VDD_UVFLAG_MASK)

#define PMIC_VDD_TFLAGS_VDD_TSFA_MASK            (0x40U)
#define PMIC_VDD_TFLAGS_VDD_TSFA_SHIFT           (6U)
/*! VDD_TSFA - VDD Test SFA */
#define PMIC_VDD_TFLAGS_VDD_TSFA(x)              (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TFLAGS_VDD_TSFA_SHIFT)) & PMIC_VDD_TFLAGS_VDD_TSFA_MASK)

#define PMIC_VDD_TFLAGS_VDD_TOCB_MASK            (0x80U)
#define PMIC_VDD_TFLAGS_VDD_TOCB_SHIFT           (7U)
/*! VDD_TOCB - VDD Test OCB */
#define PMIC_VDD_TFLAGS_VDD_TOCB(x)              (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TFLAGS_VDD_TOCB_SHIFT)) & PMIC_VDD_TFLAGS_VDD_TOCB_MASK)

#define PMIC_VDD_TFLAGS_VDD_TUSB_MASK            (0x100U)
#define PMIC_VDD_TFLAGS_VDD_TUSB_SHIFT           (8U)
/*! VDD_TUSB - VDD Test USB Signal */
#define PMIC_VDD_TFLAGS_VDD_TUSB(x)              (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TFLAGS_VDD_TUSB_SHIFT)) & PMIC_VDD_TFLAGS_VDD_TUSB_MASK)

#define PMIC_VDD_TFLAGS_VDD_POUT_MASK            (0x200U)
#define PMIC_VDD_TFLAGS_VDD_POUT_SHIFT           (9U)
/*! VDD_POUT - VDD Power Out */
#define PMIC_VDD_TFLAGS_VDD_POUT(x)              (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TFLAGS_VDD_POUT_SHIFT)) & PMIC_VDD_TFLAGS_VDD_POUT_MASK)

#define PMIC_VDD_TFLAGS_VDD_ILFLAG_MASK          (0x400U)
#define PMIC_VDD_TFLAGS_VDD_ILFLAG_SHIFT         (10U)
/*! VDD_ILFLAG - VDD Indicates Limitation Flag */
#define PMIC_VDD_TFLAGS_VDD_ILFLAG(x)            (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TFLAGS_VDD_ILFLAG_SHIFT)) & PMIC_VDD_TFLAGS_VDD_ILFLAG_MASK)

#define PMIC_VDD_TFLAGS_VDD_EXT_MASK             (0x800U)
#define PMIC_VDD_TFLAGS_VDD_EXT_SHIFT            (11U)
/*! VDD_EXT - VDD EXTFDB Flag */
#define PMIC_VDD_TFLAGS_VDD_EXT(x)               (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_TFLAGS_VDD_EXT_SHIFT)) & PMIC_VDD_TFLAGS_VDD_EXT_MASK)
/*! @} */

/*! @name VDD_CORE_1P1_DCDC_TCTRL - VDD_CORE_1P1 DCDC Test Control */
/*! @{ */

#define PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_TCTRL_IN_MASK (0xFFU)
#define PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_TCTRL_IN_SHIFT (0U)
/*! VDD_CORE_1P1_TCTRL_IN - VDD_CORE_1P1 Test Control Input */
#define PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_TCTRL_IN(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_TCTRL_IN_SHIFT)) & PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_TCTRL_IN_MASK)

#define PMIC_VDD_CORE_1P1_DCDC_TCTRL_VVDD_CORE_1P1_TMODE_MASK (0x1F00U)
#define PMIC_VDD_CORE_1P1_DCDC_TCTRL_VVDD_CORE_1P1_TMODE_SHIFT (8U)
/*! VVDD_CORE_1P1_TMODE - VDD_CORE_1P1 Test Mode */
#define PMIC_VDD_CORE_1P1_DCDC_TCTRL_VVDD_CORE_1P1_TMODE(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_DCDC_TCTRL_VVDD_CORE_1P1_TMODE_SHIFT)) & PMIC_VDD_CORE_1P1_DCDC_TCTRL_VVDD_CORE_1P1_TMODE_MASK)

#define PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_HSON_MASK (0x2000U)
#define PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_HSON_SHIFT (13U)
/*! VDD_CORE_1P1_HSON - VDD_CORE_1P1 HS Switch ON */
#define PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_HSON(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_HSON_SHIFT)) & PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_HSON_MASK)

#define PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_TEN_MASK (0x4000U)
#define PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_TEN_SHIFT (14U)
/*! VDD_CORE_1P1_TEN - VDD_CORE_1P1 Test Enable */
#define PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_TEN(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_TEN_SHIFT)) & PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_TEN_MASK)

#define PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_TCTRLL_EN_MASK (0x8000U)
#define PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_TCTRLL_EN_SHIFT (15U)
/*! VDD_CORE_1P1_TCTRLL_EN - VDD_CORE_1P1 Test Control Logic Enable */
#define PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_TCTRLL_EN(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_TCTRLL_EN_SHIFT)) & PMIC_VDD_CORE_1P1_DCDC_TCTRL_VDD_CORE_1P1_TCTRLL_EN_MASK)
/*! @} */

/*! @name VDD_CORE_1P1_TCTRL_OUT - VDD_CORE_1P1 DCDC Test Control Out */
/*! @{ */

#define PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_TCTRL_OUT_MASK (0xFFU)
#define PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_TCTRL_OUT_SHIFT (0U)
/*! VDD_CORE_1P1_TCTRL_OUT - VDD_CORE_1P1 Test Control Out */
#define PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_TCTRL_OUT(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_TCTRL_OUT_SHIFT)) & PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_TCTRL_OUT_MASK)

#define PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_TSOFF_MASK (0x100U)
#define PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_TSOFF_SHIFT (8U)
/*! VDD_CORE_1P1_TSOFF - VDD_CORE_1P1 Test Switch Off */
#define PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_TSOFF(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_TSOFF_SHIFT)) & PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_TSOFF_MASK)

#define PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_REF_MASK (0x400U)
#define PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_REF_SHIFT (10U)
/*! VDD_CORE_1P1_REF - VDD_CORE_1P1 Reference */
#define PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_REF(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_REF_SHIFT)) & PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_REF_MASK)

#define PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_STRT_MASK (0x800U)
#define PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_STRT_SHIFT (11U)
/*! VDD_CORE_1P1_STRT - VDD_CORE_1P1 Burst Start */
#define PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_STRT(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_STRT_SHIFT)) & PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_STRT_MASK)

#define PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_GCTRL_MASK (0xF000U)
#define PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_GCTRL_SHIFT (12U)
/*! VDD_CORE_1P1_GCTRL - Spare control inputs */
#define PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_GCTRL(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_GCTRL_SHIFT)) & PMIC_VDD_CORE_1P1_TCTRL_OUT_VDD_CORE_1P1_GCTRL_MASK)
/*! @} */

/*! @name VDD_CORE_1P1_TFLAG - VDD_CORE_1P1 Test Flag */
/*! @{ */

#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_BACT_MASK (0x1U)
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_BACT_SHIFT (0U)
/*! VDD_CORE_1P1_BACT - VDD_CORE_1P1 Burst Active */
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_BACT(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_BACT_SHIFT)) & PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_BACT_MASK)

#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_COFLAG_MASK (0x2U)
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_COFLAG_SHIFT (1U)
/*! VDD_CORE_1P1_COFLAG - VDD_CORE_1P1 Peak-Current Comparator Output */
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_COFLAG(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_COFLAG_SHIFT)) & PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_COFLAG_MASK)

#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_UCFLAG_MASK (0x4U)
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_UCFLAG_SHIFT (2U)
/*! VDD_CORE_1P1_UCFLAG - VDD_CORE_1P1 Valley Current Comparator Output */
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_UCFLAG(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_UCFLAG_SHIFT)) & PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_UCFLAG_MASK)

#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_ZCDFLAG_MASK (0x8U)
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_ZCDFLAG_SHIFT (3U)
/*! VDD_CORE_1P1_ZCDFLAG - VDD_CORE_1P1 Zero Cross Detector */
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_ZCDFLAG(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_ZCDFLAG_SHIFT)) & PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_ZCDFLAG_MASK)

#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_OVFLAG_MASK (0x10U)
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_OVFLAG_SHIFT (4U)
/*! VDD_CORE_1P1_OVFLAG - VDD_CORE_1P1 Over Voltage Comparator Flag */
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_OVFLAG(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_OVFLAG_SHIFT)) & PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_OVFLAG_MASK)

#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_UVFLAG_MASK (0x20U)
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_UVFLAG_SHIFT (5U)
/*! VDD_CORE_1P1_UVFLAG - VDD_CORE_1P1 Under Voltage Comparator Flag */
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_UVFLAG(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_UVFLAG_SHIFT)) & PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_UVFLAG_MASK)

#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_TSFA_MASK (0x40U)
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_TSFA_SHIFT (6U)
/*! VDD_CORE_1P1_TSFA - VDD_CORE_1P1 Test SFA */
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_TSFA(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_TSFA_SHIFT)) & PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_TSFA_MASK)

#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_TOCB_MASK (0x80U)
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_TOCB_SHIFT (7U)
/*! VDD_CORE_1P1_TOCB - VDD_CORE_1P1 Test OCB */
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_TOCB(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_TOCB_SHIFT)) & PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_TOCB_MASK)

#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_TUSB_MASK (0x100U)
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_TUSB_SHIFT (8U)
/*! VDD_CORE_1P1_TUSB - VDD_CORE_1P1 Test USB */
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_TUSB(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_TUSB_SHIFT)) & PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_1P1_TUSB_MASK)

#define PMIC_VDD_CORE_1P1_TFLAG_VDD_POUT_MASK    (0x200U)
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_POUT_SHIFT   (9U)
/*! VDD_POUT - VDD Power Out */
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_POUT(x)      (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_TFLAG_VDD_POUT_SHIFT)) & PMIC_VDD_CORE_1P1_TFLAG_VDD_POUT_MASK)

#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_REF_MODE_MASK (0x400U)
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_REF_MODE_SHIFT (10U)
/*! VDD_CORE_REF_MODE - VDD_CORE_1P1 Refresh Mode */
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_REF_MODE(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_REF_MODE_SHIFT)) & PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_REF_MODE_MASK)

#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_BURST_MASK (0x800U)
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_BURST_SHIFT (11U)
/*! VDD_CORE_BURST - VDD_CORE_1P1 Burst Done */
#define PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_BURST(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_BURST_SHIFT)) & PMIC_VDD_CORE_1P1_TFLAG_VDD_CORE_BURST_MASK)

#define PMIC_VDD_CORE_1P1_TFLAG_IVLV_POS_MASK    (0x1000U)
#define PMIC_VDD_CORE_1P1_TFLAG_IVLV_POS_SHIFT   (12U)
/*! IVLV_POS - Valley Current Positive */
#define PMIC_VDD_CORE_1P1_TFLAG_IVLV_POS(x)      (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_TFLAG_IVLV_POS_SHIFT)) & PMIC_VDD_CORE_1P1_TFLAG_IVLV_POS_MASK)
/*! @} */

/*! @name VDD_DCDC_TRIM1 - VDD DCDC Trim1 */
/*! @{ */

#define PMIC_VDD_DCDC_TRIM1_VDD_TRIM_VC_MASK     (0x7U)
#define PMIC_VDD_DCDC_TRIM1_VDD_TRIM_VC_SHIFT    (0U)
/*! VDD_TRIM_VC - VDD Valley Current Trim */
#define PMIC_VDD_DCDC_TRIM1_VDD_TRIM_VC(x)       (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_DCDC_TRIM1_VDD_TRIM_VC_SHIFT)) & PMIC_VDD_DCDC_TRIM1_VDD_TRIM_VC_MASK)

#define PMIC_VDD_DCDC_TRIM1_VDD_TRIMH_MASK       (0xF8U)
#define PMIC_VDD_DCDC_TRIM1_VDD_TRIMH_SHIFT      (3U)
/*! VDD_TRIMH - VDD Trim Hystersis */
#define PMIC_VDD_DCDC_TRIM1_VDD_TRIMH(x)         (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_DCDC_TRIM1_VDD_TRIMH_SHIFT)) & PMIC_VDD_DCDC_TRIM1_VDD_TRIMH_MASK)

#define PMIC_VDD_DCDC_TRIM1_VDD_UCD_COMP_MASK    (0x700U)
#define PMIC_VDD_DCDC_TRIM1_VDD_UCD_COMP_SHIFT   (8U)
/*! VDD_UCD_COMP - VDD UC Delay Comparator */
#define PMIC_VDD_DCDC_TRIM1_VDD_UCD_COMP(x)      (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_DCDC_TRIM1_VDD_UCD_COMP_SHIFT)) & PMIC_VDD_DCDC_TRIM1_VDD_UCD_COMP_MASK)

#define PMIC_VDD_DCDC_TRIM1_VDD_OCD_COMP_MASK    (0x3800U)
#define PMIC_VDD_DCDC_TRIM1_VDD_OCD_COMP_SHIFT   (11U)
/*! VDD_OCD_COMP - VDD Comparator Delay Compensation */
#define PMIC_VDD_DCDC_TRIM1_VDD_OCD_COMP(x)      (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_DCDC_TRIM1_VDD_OCD_COMP_SHIFT)) & PMIC_VDD_DCDC_TRIM1_VDD_OCD_COMP_MASK)

#define PMIC_VDD_DCDC_TRIM1_VDD_ILIM_SEL_MASK    (0xC000U)
#define PMIC_VDD_DCDC_TRIM1_VDD_ILIM_SEL_SHIFT   (14U)
/*! VDD_ILIM_SEL - VDD Indicates Limitation Select */
#define PMIC_VDD_DCDC_TRIM1_VDD_ILIM_SEL(x)      (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_DCDC_TRIM1_VDD_ILIM_SEL_SHIFT)) & PMIC_VDD_DCDC_TRIM1_VDD_ILIM_SEL_MASK)
/*! @} */

/*! @name VDD_DCDC_TRIM2 - VDD DCDC Trim2 */
/*! @{ */

#define PMIC_VDD_DCDC_TRIM2_VDD_TRIM_BIASC_MASK  (0x3FU)
#define PMIC_VDD_DCDC_TRIM2_VDD_TRIM_BIASC_SHIFT (0U)
/*! VDD_TRIM_BIASC - VDD Current bias trimming */
#define PMIC_VDD_DCDC_TRIM2_VDD_TRIM_BIASC(x)    (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_DCDC_TRIM2_VDD_TRIM_BIASC_SHIFT)) & PMIC_VDD_DCDC_TRIM2_VDD_TRIM_BIASC_MASK)

#define PMIC_VDD_DCDC_TRIM2_VDD_GTRIM_MASK       (0x3C0U)
#define PMIC_VDD_DCDC_TRIM2_VDD_GTRIM_SHIFT      (6U)
/*! VDD_GTRIM - VDD Spare Trim Bits */
#define PMIC_VDD_DCDC_TRIM2_VDD_GTRIM(x)         (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_DCDC_TRIM2_VDD_GTRIM_SHIFT)) & PMIC_VDD_DCDC_TRIM2_VDD_GTRIM_MASK)

#define PMIC_VDD_DCDC_TRIM2_VDD_TRIM_OK_MASK     (0x800U)
#define PMIC_VDD_DCDC_TRIM2_VDD_TRIM_OK_SHIFT    (11U)
/*! VDD_TRIM_OK - VDD Control Logic Trim Value */
#define PMIC_VDD_DCDC_TRIM2_VDD_TRIM_OK(x)       (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_DCDC_TRIM2_VDD_TRIM_OK_SHIFT)) & PMIC_VDD_DCDC_TRIM2_VDD_TRIM_OK_MASK)

#define PMIC_VDD_DCDC_TRIM2_VDD_ILIM_EN_MASK     (0x1000U)
#define PMIC_VDD_DCDC_TRIM2_VDD_ILIM_EN_SHIFT    (12U)
/*! VDD_ILIM_EN - VDD Current Limitation Feature Enable */
#define PMIC_VDD_DCDC_TRIM2_VDD_ILIM_EN(x)       (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_DCDC_TRIM2_VDD_ILIM_EN_SHIFT)) & PMIC_VDD_DCDC_TRIM2_VDD_ILIM_EN_MASK)

#define PMIC_VDD_DCDC_TRIM2_VDD_CFG_MASK         (0xE000U)
#define PMIC_VDD_DCDC_TRIM2_VDD_CFG_SHIFT        (13U)
/*! VDD_CFG - VDD Configuration */
#define PMIC_VDD_DCDC_TRIM2_VDD_CFG(x)           (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_DCDC_TRIM2_VDD_CFG_SHIFT)) & PMIC_VDD_DCDC_TRIM2_VDD_CFG_MASK)
/*! @} */

/*! @name VDD_CORE_1P1_DCDC_TRIM1 - VDD_CORE_1P1 DCDC Trim1 */
/*! @{ */

#define PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_TRIM_VC_MASK (0x7U)
#define PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_TRIM_VC_SHIFT (0U)
/*! VDD_CORE_1P1_TRIM_VC - VDD_CORE_1P1 Valley current trim */
#define PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_TRIM_VC(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_TRIM_VC_SHIFT)) & PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_TRIM_VC_MASK)

#define PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_TRIMH_MASK (0x18U)
#define PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_TRIMH_SHIFT (3U)
/*! VDD_CORE_1P1_TRIMH - VDD_CORE_1P1 Trim Hysteresis */
#define PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_TRIMH(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_TRIMH_SHIFT)) & PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_TRIMH_MASK)

#define PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_LPH_MASK (0x1E0U)
#define PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_LPH_SHIFT (5U)
/*! VDD_CORE_1P1_LPH - VDD_CORE_1P1 Low Power Hysteresis */
#define PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_LPH(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_LPH_SHIFT)) & PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_LPH_MASK)

#define PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_UCD_COMP_MASK (0xE00U)
#define PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_UCD_COMP_SHIFT (9U)
/*! VDD_CORE_1P1_UCD_COMP - VDD_CORE_1P1 Comparator Delay */
#define PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_UCD_COMP(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_UCD_COMP_SHIFT)) & PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_UCD_COMP_MASK)

#define PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_OCD_COMP_MASK (0x7000U)
#define PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_OCD_COMP_SHIFT (12U)
/*! VDD_CORE_1P1_OCD_COMP - VDD_CORE_1P1 Comparator Delay Compensation Circuit */
#define PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_OCD_COMP(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_OCD_COMP_SHIFT)) & PMIC_VDD_CORE_1P1_DCDC_TRIM1_VDD_CORE_1P1_OCD_COMP_MASK)
/*! @} */

/*! @name VDD_CORE_1P1_DCDC_TRIM2 - VDD_CORE_1P1 DCDC Trim2 */
/*! @{ */

#define PMIC_VDD_CORE_1P1_DCDC_TRIM2_VDD_CORE_1P1_TRIM_BIASC_MASK (0x3FU)
#define PMIC_VDD_CORE_1P1_DCDC_TRIM2_VDD_CORE_1P1_TRIM_BIASC_SHIFT (0U)
/*! VDD_CORE_1P1_TRIM_BIASC - VDD_CORE_1P1 Current bias trimming */
#define PMIC_VDD_CORE_1P1_DCDC_TRIM2_VDD_CORE_1P1_TRIM_BIASC(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_DCDC_TRIM2_VDD_CORE_1P1_TRIM_BIASC_SHIFT)) & PMIC_VDD_CORE_1P1_DCDC_TRIM2_VDD_CORE_1P1_TRIM_BIASC_MASK)

#define PMIC_VDD_CORE_1P1_DCDC_TRIM2_VDD_CORE_1P1_GTRIM_MASK (0x3C0U)
#define PMIC_VDD_CORE_1P1_DCDC_TRIM2_VDD_CORE_1P1_GTRIM_SHIFT (6U)
/*! VDD_CORE_1P1_GTRIM - VDD_CORE_1P1 Spare trim Bits */
#define PMIC_VDD_CORE_1P1_DCDC_TRIM2_VDD_CORE_1P1_GTRIM(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_DCDC_TRIM2_VDD_CORE_1P1_GTRIM_SHIFT)) & PMIC_VDD_CORE_1P1_DCDC_TRIM2_VDD_CORE_1P1_GTRIM_MASK)

#define PMIC_VDD_CORE_1P1_DCDC_TRIM2_VDD_CORE_1P1_TRIM_MASK (0xFC00U)
#define PMIC_VDD_CORE_1P1_DCDC_TRIM2_VDD_CORE_1P1_TRIM_SHIFT (10U)
/*! VDD_CORE_1P1_TRIM - VDD_CORE_1P1 Trim */
#define PMIC_VDD_CORE_1P1_DCDC_TRIM2_VDD_CORE_1P1_TRIM(x) (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_CORE_1P1_DCDC_TRIM2_VDD_CORE_1P1_TRIM_SHIFT)) & PMIC_VDD_CORE_1P1_DCDC_TRIM2_VDD_CORE_1P1_TRIM_MASK)
/*! @} */

/*! @name PMC_TRIM1 - PMC Trim1 */
/*! @{ */

#define PMIC_PMC_TRIM1_LVD_TRIM_MASK             (0xFU)
#define PMIC_PMC_TRIM1_LVD_TRIM_SHIFT            (0U)
/*! LVD_TRIM - Low Voltage Detect Trim */
#define PMIC_PMC_TRIM1_LVD_TRIM(x)               (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TRIM1_LVD_TRIM_SHIFT)) & PMIC_PMC_TRIM1_LVD_TRIM_MASK)

#define PMIC_PMC_TRIM1_VREF0P4_TRIM_MASK         (0x1F0U)
#define PMIC_PMC_TRIM1_VREF0P4_TRIM_SHIFT        (4U)
/*! VREF0P4_TRIM - 0.4V Reference Trim */
#define PMIC_PMC_TRIM1_VREF0P4_TRIM(x)           (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TRIM1_VREF0P4_TRIM_SHIFT)) & PMIC_PMC_TRIM1_VREF0P4_TRIM_MASK)

#define PMIC_PMC_TRIM1_VREF1_TRIM_MASK           (0x3E00U)
#define PMIC_PMC_TRIM1_VREF1_TRIM_SHIFT          (9U)
/*! VREF1_TRIM - 1V Reference Trim */
#define PMIC_PMC_TRIM1_VREF1_TRIM(x)             (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TRIM1_VREF1_TRIM_SHIFT)) & PMIC_PMC_TRIM1_VREF1_TRIM_MASK)

#define PMIC_PMC_TRIM1_IVS_LP_TRIM_MASK          (0xC000U)
#define PMIC_PMC_TRIM1_IVS_LP_TRIM_SHIFT         (14U)
/*! IVS_LP_TRIM - Low Power IVS Trim */
#define PMIC_PMC_TRIM1_IVS_LP_TRIM(x)            (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TRIM1_IVS_LP_TRIM_SHIFT)) & PMIC_PMC_TRIM1_IVS_LP_TRIM_MASK)
/*! @} */

/*! @name PMC_TRIM2 - PMC Trim2 */
/*! @{ */

#define PMIC_PMC_TRIM2_IVS_TRIM_MASK             (0xFU)
#define PMIC_PMC_TRIM2_IVS_TRIM_SHIFT            (0U)
/*! IVS_TRIM - IVS Trim */
#define PMIC_PMC_TRIM2_IVS_TRIM(x)               (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TRIM2_IVS_TRIM_SHIFT)) & PMIC_PMC_TRIM2_IVS_TRIM_MASK)

#define PMIC_PMC_TRIM2_LVD_LV_REF_MASK           (0x7F0U)
#define PMIC_PMC_TRIM2_LVD_LV_REF_SHIFT          (4U)
/*! LVD_LV_REF - LVD LV Reference Voltage */
#define PMIC_PMC_TRIM2_LVD_LV_REF(x)             (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TRIM2_LVD_LV_REF_SHIFT)) & PMIC_PMC_TRIM2_LVD_LV_REF_MASK)
/*! @} */

/*! @name PMC_TRIM3 - PMC Trim3 */
/*! @{ */

#define PMIC_PMC_TRIM3_TRIM_DCDC_MASK            (0x1FU)
#define PMIC_PMC_TRIM3_TRIM_DCDC_SHIFT           (0U)
/*! TRIM_DCDC - Trim bits for ADVC DCDC voltage reference */
#define PMIC_PMC_TRIM3_TRIM_DCDC(x)              (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TRIM3_TRIM_DCDC_SHIFT)) & PMIC_PMC_TRIM3_TRIM_DCDC_MASK)

#define PMIC_PMC_TRIM3_VREF_TRIM_LDO_MASK        (0x7C00U)
#define PMIC_PMC_TRIM3_VREF_TRIM_LDO_SHIFT       (10U)
/*! VREF_TRIM_LDO - Trim bits for ADVC LDO voltage reference */
#define PMIC_PMC_TRIM3_VREF_TRIM_LDO(x)          (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TRIM3_VREF_TRIM_LDO_SHIFT)) & PMIC_PMC_TRIM3_VREF_TRIM_LDO_MASK)
/*! @} */

/*! @name PMC_TRIM4 - PMC Trim4 */
/*! @{ */

#define PMIC_PMC_TRIM4_LVD_LV_TRIM_MASK          (0xFU)
#define PMIC_PMC_TRIM4_LVD_LV_TRIM_SHIFT         (0U)
/*! LVD_LV_TRIM - LVD LV Trim */
#define PMIC_PMC_TRIM4_LVD_LV_TRIM(x)            (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TRIM4_LVD_LV_TRIM_SHIFT)) & PMIC_PMC_TRIM4_LVD_LV_TRIM_MASK)

#define PMIC_PMC_TRIM4_LDOSNS_FST_CTRL_MASK      (0x70U)
#define PMIC_PMC_TRIM4_LDOSNS_FST_CTRL_SHIFT     (4U)
/*! LDOSNS_FST_CTRL - Control bits for faster settling mode of Sense LDO */
#define PMIC_PMC_TRIM4_LDOSNS_FST_CTRL(x)        (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TRIM4_LDOSNS_FST_CTRL_SHIFT)) & PMIC_PMC_TRIM4_LDOSNS_FST_CTRL_MASK)

#define PMIC_PMC_TRIM4_LDOSNS_FST_EN_MASK        (0x80U)
#define PMIC_PMC_TRIM4_LDOSNS_FST_EN_SHIFT       (7U)
/*! LDOSNS_FST_EN - Enable switch for faster settling mode for Sense LDO. */
#define PMIC_PMC_TRIM4_LDOSNS_FST_EN(x)          (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TRIM4_LDOSNS_FST_EN_SHIFT)) & PMIC_PMC_TRIM4_LDOSNS_FST_EN_MASK)

#define PMIC_PMC_TRIM4_HVD_LV_TRIM_MASK          (0xF00U)
#define PMIC_PMC_TRIM4_HVD_LV_TRIM_SHIFT         (8U)
/*! HVD_LV_TRIM - VBAT low voltage detect trimLocked when security lock access is active. */
#define PMIC_PMC_TRIM4_HVD_LV_TRIM(x)            (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TRIM4_HVD_LV_TRIM_SHIFT)) & PMIC_PMC_TRIM4_HVD_LV_TRIM_MASK)

#define PMIC_PMC_TRIM4_HVD_HV_TRIM_MASK          (0xF000U)
#define PMIC_PMC_TRIM4_HVD_HV_TRIM_SHIFT         (12U)
/*! HVD_HV_TRIM - VBAT high voltage detect trimLocked when security lock access is active. */
#define PMIC_PMC_TRIM4_HVD_HV_TRIM(x)            (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TRIM4_HVD_HV_TRIM_SHIFT)) & PMIC_PMC_TRIM4_HVD_HV_TRIM_MASK)
/*! @} */

/*! @name PMC_TCTRL - PMC Test Control */
/*! @{ */

#define PMIC_PMC_TCTRL_EXPTMR_TSTEN_MASK         (0x1U)
#define PMIC_PMC_TCTRL_EXPTMR_TSTEN_SHIFT        (0U)
/*! EXPTMR_TSTEN - Test Enable Temperature Timer. */
#define PMIC_PMC_TCTRL_EXPTMR_TSTEN(x)           (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TCTRL_EXPTMR_TSTEN_SHIFT)) & PMIC_PMC_TCTRL_EXPTMR_TSTEN_MASK)

#define PMIC_PMC_TCTRL_PMCSNBUS_SEL_MASK         (0x3EU)
#define PMIC_PMC_TCTRL_PMCSNBUS_SEL_SHIFT        (1U)
/*! PMCSNBUS_SEL - Test mux select */
#define PMIC_PMC_TCTRL_PMCSNBUS_SEL(x)           (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TCTRL_PMCSNBUS_SEL_SHIFT)) & PMIC_PMC_TCTRL_PMCSNBUS_SEL_MASK)

#define PMIC_PMC_TCTRL_TST_DINP_MASK             (0x80U)
#define PMIC_PMC_TCTRL_TST_DINP_SHIFT            (7U)
/*! TST_DINP - Test Delay Input Signal */
#define PMIC_PMC_TCTRL_TST_DINP(x)               (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TCTRL_TST_DINP_SHIFT)) & PMIC_PMC_TCTRL_TST_DINP_MASK)

#define PMIC_PMC_TCTRL_FRO16KHZ_ACT_MASK         (0x100U)
#define PMIC_PMC_TCTRL_FRO16KHZ_ACT_SHIFT        (8U)
/*! FRO16KHZ_ACT - FRO16KHZ Active */
#define PMIC_PMC_TCTRL_FRO16KHZ_ACT(x)           (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TCTRL_FRO16KHZ_ACT_SHIFT)) & PMIC_PMC_TCTRL_FRO16KHZ_ACT_MASK)

#define PMIC_PMC_TCTRL_SPARE_REGS_MASK           (0x3E00U)
#define PMIC_PMC_TCTRL_SPARE_REGS_SHIFT          (9U)
/*! SPARE_REGS - Spare Register */
#define PMIC_PMC_TCTRL_SPARE_REGS(x)             (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TCTRL_SPARE_REGS_SHIFT)) & PMIC_PMC_TCTRL_SPARE_REGS_MASK)

#define PMIC_PMC_TCTRL_CMPTSTEN_MASK             (0x4000U)
#define PMIC_PMC_TCTRL_CMPTSTEN_SHIFT            (14U)
/*! CMPTSTEN - CMP Test Enable */
#define PMIC_PMC_TCTRL_CMPTSTEN(x)               (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TCTRL_CMPTSTEN_SHIFT)) & PMIC_PMC_TCTRL_CMPTSTEN_MASK)

#define PMIC_PMC_TCTRL_VOLT_DET_TST_MASK         (0x8000U)
#define PMIC_PMC_TCTRL_VOLT_DET_TST_SHIFT        (15U)
/*! VOLT_DET_TST - Voltage Detect Test Enable */
#define PMIC_PMC_TCTRL_VOLT_DET_TST(x)           (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TCTRL_VOLT_DET_TST_SHIFT)) & PMIC_PMC_TCTRL_VOLT_DET_TST_MASK)
/*! @} */

/*! @name PMC_TSTATUS - PMC Test Status */
/*! @{ */

#define PMIC_PMC_TSTATUS_PMC_TST_OBS_MASK        (0x3FFU)
#define PMIC_PMC_TSTATUS_PMC_TST_OBS_SHIFT       (0U)
/*! PMC_TST_OBS - Digital test observe outputs */
#define PMIC_PMC_TSTATUS_PMC_TST_OBS(x)          (((uint32_t)(((uint32_t)(x)) << PMIC_PMC_TSTATUS_PMC_TST_OBS_SHIFT)) & PMIC_PMC_TSTATUS_PMC_TST_OBS_MASK)
/*! @} */

/*! @name VDD_WKUP_WDTC - VDD Wakeup Watchdog Time Count */
/*! @{ */

#define PMIC_VDD_WKUP_WDTC_DCDC_WKUP_WDOG_MASK   (0x7FFFU)
#define PMIC_VDD_WKUP_WDTC_DCDC_WKUP_WDOG_SHIFT  (0U)
/*! DCDC_WKUP_WDOG - DCDC Wakeup Watchdog */
#define PMIC_VDD_WKUP_WDTC_DCDC_WKUP_WDOG(x)     (((uint32_t)(((uint32_t)(x)) << PMIC_VDD_WKUP_WDTC_DCDC_WKUP_WDOG_SHIFT)) & PMIC_VDD_WKUP_WDTC_DCDC_WKUP_WDOG_MASK)
/*! @} */

/*! @name AWK_UP_TIME - Analog Wakeup Time */
/*! @{ */

#define PMIC_AWK_UP_TIME_WKUP_TIME_MASK          (0xFFFU)
#define PMIC_AWK_UP_TIME_WKUP_TIME_SHIFT         (0U)
/*! WKUP_TIME - Wakeup Time */
#define PMIC_AWK_UP_TIME_WKUP_TIME(x)            (((uint32_t)(((uint32_t)(x)) << PMIC_AWK_UP_TIME_WKUP_TIME_SHIFT)) & PMIC_AWK_UP_TIME_WKUP_TIME_MASK)
/*! @} */

/*! @name HV_GL_DET_CTRL - High Voltage Glitch Detect Control */
/*! @{ */

#define PMIC_HV_GL_DET_CTRL_HV_GDET_TST_MASK     (0x1U)
#define PMIC_HV_GL_DET_CTRL_HV_GDET_TST_SHIFT    (0U)
/*! HV_GDET_TST - High Voltage Glitch Detect Test Enable */
#define PMIC_HV_GL_DET_CTRL_HV_GDET_TST(x)       (((uint32_t)(((uint32_t)(x)) << PMIC_HV_GL_DET_CTRL_HV_GDET_TST_SHIFT)) & PMIC_HV_GL_DET_CTRL_HV_GDET_TST_MASK)

#define PMIC_HV_GL_DET_CTRL_HV_GDET_EN_MASK      (0x2U)
#define PMIC_HV_GL_DET_CTRL_HV_GDET_EN_SHIFT     (1U)
/*! HV_GDET_EN - High Voltage Glitch Detect Enable */
#define PMIC_HV_GL_DET_CTRL_HV_GDET_EN(x)        (((uint32_t)(((uint32_t)(x)) << PMIC_HV_GL_DET_CTRL_HV_GDET_EN_SHIFT)) & PMIC_HV_GL_DET_CTRL_HV_GDET_EN_MASK)

#define PMIC_HV_GL_DET_CTRL_HV_GDET_RES_MASK     (0x4U)
#define PMIC_HV_GL_DET_CTRL_HV_GDET_RES_SHIFT    (2U)
/*! HV_GDET_RES - High Voltage Glitch Detect Reset */
#define PMIC_HV_GL_DET_CTRL_HV_GDET_RES(x)       (((uint32_t)(((uint32_t)(x)) << PMIC_HV_GL_DET_CTRL_HV_GDET_RES_SHIFT)) & PMIC_HV_GL_DET_CTRL_HV_GDET_RES_MASK)

#define PMIC_HV_GL_DET_CTRL_HV_GDET_TST_SEL_MASK (0x8U)
#define PMIC_HV_GL_DET_CTRL_HV_GDET_TST_SEL_SHIFT (3U)
/*! HV_GDET_TST_SEL - High Voltage Glitch Detect Test Select */
#define PMIC_HV_GL_DET_CTRL_HV_GDET_TST_SEL(x)   (((uint32_t)(((uint32_t)(x)) << PMIC_HV_GL_DET_CTRL_HV_GDET_TST_SEL_SHIFT)) & PMIC_HV_GL_DET_CTRL_HV_GDET_TST_SEL_MASK)

#define PMIC_HV_GL_DET_CTRL_HV_GDET_SPR_IN_MASK  (0x30U)
#define PMIC_HV_GL_DET_CTRL_HV_GDET_SPR_IN_SHIFT (4U)
/*! HV_GDET_SPR_IN - High Voltage Glitch Detect Spare Input */
#define PMIC_HV_GL_DET_CTRL_HV_GDET_SPR_IN(x)    (((uint32_t)(((uint32_t)(x)) << PMIC_HV_GL_DET_CTRL_HV_GDET_SPR_IN_SHIFT)) & PMIC_HV_GL_DET_CTRL_HV_GDET_SPR_IN_MASK)

#define PMIC_HV_GL_DET_CTRL_HV_GDET_SPR_OUT_MASK (0xC0U)
#define PMIC_HV_GL_DET_CTRL_HV_GDET_SPR_OUT_SHIFT (6U)
/*! HV_GDET_SPR_OUT - High Voltage Glitch Detect Spare Output */
#define PMIC_HV_GL_DET_CTRL_HV_GDET_SPR_OUT(x)   (((uint32_t)(((uint32_t)(x)) << PMIC_HV_GL_DET_CTRL_HV_GDET_SPR_OUT_SHIFT)) & PMIC_HV_GL_DET_CTRL_HV_GDET_SPR_OUT_MASK)

#define PMIC_HV_GL_DET_CTRL_gd_vdda_test_irefp_1uA_en_MASK (0x100U)
#define PMIC_HV_GL_DET_CTRL_gd_vdda_test_irefp_1uA_en_SHIFT (8U)
/*! gd_vdda_test_irefp_1uA_en - High Voltage Glitch Detect Spare Output */
#define PMIC_HV_GL_DET_CTRL_gd_vdda_test_irefp_1uA_en(x) (((uint32_t)(((uint32_t)(x)) << PMIC_HV_GL_DET_CTRL_gd_vdda_test_irefp_1uA_en_SHIFT)) & PMIC_HV_GL_DET_CTRL_gd_vdda_test_irefp_1uA_en_MASK)

#define PMIC_HV_GL_DET_CTRL_HV_GLITCH_DET_SEL_MASK (0x600U)
#define PMIC_HV_GL_DET_CTRL_HV_GLITCH_DET_SEL_SHIFT (9U)
/*! HV_GLITCH_DET_SEL - HV Glitch Detect Bit Security Reset */
#define PMIC_HV_GL_DET_CTRL_HV_GLITCH_DET_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMIC_HV_GL_DET_CTRL_HV_GLITCH_DET_SEL_SHIFT)) & PMIC_HV_GL_DET_CTRL_HV_GLITCH_DET_SEL_MASK)

#define PMIC_HV_GL_DET_CTRL_LV_GLITCH_DET_SEL_MASK (0x1800U)
#define PMIC_HV_GL_DET_CTRL_LV_GLITCH_DET_SEL_SHIFT (11U)
/*! LV_GLITCH_DET_SEL - LV Glitch Detect Bit Security Reset */
#define PMIC_HV_GL_DET_CTRL_LV_GLITCH_DET_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMIC_HV_GL_DET_CTRL_LV_GLITCH_DET_SEL_SHIFT)) & PMIC_HV_GL_DET_CTRL_LV_GLITCH_DET_SEL_MASK)
/*! @} */

/*! @name LV_GL_DET_CTRL - Low Voltage Glitch Detect Control */
/*! @{ */

#define PMIC_LV_GL_DET_CTRL_LV_GDET_TST_MASK     (0x1U)
#define PMIC_LV_GL_DET_CTRL_LV_GDET_TST_SHIFT    (0U)
/*! LV_GDET_TST - Low Voltage Glitch Detect Test Enable */
#define PMIC_LV_GL_DET_CTRL_LV_GDET_TST(x)       (((uint32_t)(((uint32_t)(x)) << PMIC_LV_GL_DET_CTRL_LV_GDET_TST_SHIFT)) & PMIC_LV_GL_DET_CTRL_LV_GDET_TST_MASK)

#define PMIC_LV_GL_DET_CTRL_LV_GDET_EN_MASK      (0x2U)
#define PMIC_LV_GL_DET_CTRL_LV_GDET_EN_SHIFT     (1U)
/*! LV_GDET_EN - Low Voltage Glitch Detect Signal */
#define PMIC_LV_GL_DET_CTRL_LV_GDET_EN(x)        (((uint32_t)(((uint32_t)(x)) << PMIC_LV_GL_DET_CTRL_LV_GDET_EN_SHIFT)) & PMIC_LV_GL_DET_CTRL_LV_GDET_EN_MASK)

#define PMIC_LV_GL_DET_CTRL_LV_GDET_RES_MASK     (0x4U)
#define PMIC_LV_GL_DET_CTRL_LV_GDET_RES_SHIFT    (2U)
/*! LV_GDET_RES - Low Voltage Glitch Detect Reset */
#define PMIC_LV_GL_DET_CTRL_LV_GDET_RES(x)       (((uint32_t)(((uint32_t)(x)) << PMIC_LV_GL_DET_CTRL_LV_GDET_RES_SHIFT)) & PMIC_LV_GL_DET_CTRL_LV_GDET_RES_MASK)

#define PMIC_LV_GL_DET_CTRL_LV_GDET_TST_SEL_MASK (0x8U)
#define PMIC_LV_GL_DET_CTRL_LV_GDET_TST_SEL_SHIFT (3U)
/*! LV_GDET_TST_SEL - Low Voltage Glitch Detect Test Select */
#define PMIC_LV_GL_DET_CTRL_LV_GDET_TST_SEL(x)   (((uint32_t)(((uint32_t)(x)) << PMIC_LV_GL_DET_CTRL_LV_GDET_TST_SEL_SHIFT)) & PMIC_LV_GL_DET_CTRL_LV_GDET_TST_SEL_MASK)

#define PMIC_LV_GL_DET_CTRL_LV_GDET_GAIN_MASK    (0x10U)
#define PMIC_LV_GL_DET_CTRL_LV_GDET_GAIN_SHIFT   (4U)
/*! LV_GDET_GAIN - Low Voltage Glitch Detect High Gain */
#define PMIC_LV_GL_DET_CTRL_LV_GDET_GAIN(x)      (((uint32_t)(((uint32_t)(x)) << PMIC_LV_GL_DET_CTRL_LV_GDET_GAIN_SHIFT)) & PMIC_LV_GL_DET_CTRL_LV_GDET_GAIN_MASK)

#define PMIC_LV_GL_DET_CTRL_LV_GDET_IREF_MASK    (0x20U)
#define PMIC_LV_GL_DET_CTRL_LV_GDET_IREF_SHIFT   (5U)
/*! LV_GDET_IREF - Low Voltage Glitch Detect Reference Current */
#define PMIC_LV_GL_DET_CTRL_LV_GDET_IREF(x)      (((uint32_t)(((uint32_t)(x)) << PMIC_LV_GL_DET_CTRL_LV_GDET_IREF_SHIFT)) & PMIC_LV_GL_DET_CTRL_LV_GDET_IREF_MASK)

#define PMIC_LV_GL_DET_CTRL_LV_GDET_AMP_EN_MASK  (0x40U)
#define PMIC_LV_GL_DET_CTRL_LV_GDET_AMP_EN_SHIFT (6U)
/*! LV_GDET_AMP_EN - Low Voltage Glitch Detect Amplifier Enable */
#define PMIC_LV_GL_DET_CTRL_LV_GDET_AMP_EN(x)    (((uint32_t)(((uint32_t)(x)) << PMIC_LV_GL_DET_CTRL_LV_GDET_AMP_EN_SHIFT)) & PMIC_LV_GL_DET_CTRL_LV_GDET_AMP_EN_MASK)

#define PMIC_LV_GL_DET_CTRL_LV_GDET_TST_SELF_MASK (0x80U)
#define PMIC_LV_GL_DET_CTRL_LV_GDET_TST_SELF_SHIFT (7U)
/*! LV_GDET_TST_SELF - Low Voltage Glitch Detect Test Self Enable */
#define PMIC_LV_GL_DET_CTRL_LV_GDET_TST_SELF(x)  (((uint32_t)(((uint32_t)(x)) << PMIC_LV_GL_DET_CTRL_LV_GDET_TST_SELF_SHIFT)) & PMIC_LV_GL_DET_CTRL_LV_GDET_TST_SELF_MASK)

#define PMIC_LV_GL_DET_CTRL_LV_GDET_SPR_IN_MASK  (0xF00U)
#define PMIC_LV_GL_DET_CTRL_LV_GDET_SPR_IN_SHIFT (8U)
/*! LV_GDET_SPR_IN - Low Voltage Glitch Detect Spare Input */
#define PMIC_LV_GL_DET_CTRL_LV_GDET_SPR_IN(x)    (((uint32_t)(((uint32_t)(x)) << PMIC_LV_GL_DET_CTRL_LV_GDET_SPR_IN_SHIFT)) & PMIC_LV_GL_DET_CTRL_LV_GDET_SPR_IN_MASK)

#define PMIC_LV_GL_DET_CTRL_LV_GDET_SPR_OUT_MASK (0xF000U)
#define PMIC_LV_GL_DET_CTRL_LV_GDET_SPR_OUT_SHIFT (12U)
/*! LV_GDET_SPR_OUT - Low Voltage Glitch Detect Spare Output */
#define PMIC_LV_GL_DET_CTRL_LV_GDET_SPR_OUT(x)   (((uint32_t)(((uint32_t)(x)) << PMIC_LV_GL_DET_CTRL_LV_GDET_SPR_OUT_SHIFT)) & PMIC_LV_GL_DET_CTRL_LV_GDET_SPR_OUT_MASK)
/*! @} */

/*! @name STATUS - Status */
/*! @{ */

#define PMIC_STATUS_TEST_MODE_MASK               (0x7U)
#define PMIC_STATUS_TEST_MODE_SHIFT              (0U)
/*! TEST_MODE - Test Mode */
#define PMIC_STATUS_TEST_MODE(x)                 (((uint32_t)(((uint32_t)(x)) << PMIC_STATUS_TEST_MODE_SHIFT)) & PMIC_STATUS_TEST_MODE_MASK)

#define PMIC_STATUS_HV_GL_DET_OUT_MASK           (0x8U)
#define PMIC_STATUS_HV_GL_DET_OUT_SHIFT          (3U)
/*! HV_GL_DET_OUT - High Voltage Glitch Detected Output */
#define PMIC_STATUS_HV_GL_DET_OUT(x)             (((uint32_t)(((uint32_t)(x)) << PMIC_STATUS_HV_GL_DET_OUT_SHIFT)) & PMIC_STATUS_HV_GL_DET_OUT_MASK)

#define PMIC_STATUS_HV_GL_CNTR_MASK              (0xF0U)
#define PMIC_STATUS_HV_GL_CNTR_SHIFT             (4U)
/*! HV_GL_CNTR - High Voltage Glitch Counter Value */
#define PMIC_STATUS_HV_GL_CNTR(x)                (((uint32_t)(((uint32_t)(x)) << PMIC_STATUS_HV_GL_CNTR_SHIFT)) & PMIC_STATUS_HV_GL_CNTR_MASK)

#define PMIC_STATUS_LV_GL_DET_OUT_MASK           (0x100U)
#define PMIC_STATUS_LV_GL_DET_OUT_SHIFT          (8U)
/*! LV_GL_DET_OUT - Low Voltage Glitch Detected Output */
#define PMIC_STATUS_LV_GL_DET_OUT(x)             (((uint32_t)(((uint32_t)(x)) << PMIC_STATUS_LV_GL_DET_OUT_SHIFT)) & PMIC_STATUS_LV_GL_DET_OUT_MASK)

#define PMIC_STATUS_LV_GL_CNTR_MASK              (0x1E00U)
#define PMIC_STATUS_LV_GL_CNTR_SHIFT             (9U)
/*! LV_GL_CNTR - Low Voltage Glitch Counter Value */
#define PMIC_STATUS_LV_GL_CNTR(x)                (((uint32_t)(((uint32_t)(x)) << PMIC_STATUS_LV_GL_CNTR_SHIFT)) & PMIC_STATUS_LV_GL_CNTR_MASK)

#define PMIC_STATUS_LVD_LV_TRIP_MASK             (0x2000U)
#define PMIC_STATUS_LVD_LV_TRIP_SHIFT            (13U)
/*! LVD_LV_TRIP - Indication for VDD Fixed supply change down. */
#define PMIC_STATUS_LVD_LV_TRIP(x)               (((uint32_t)(((uint32_t)(x)) << PMIC_STATUS_LVD_LV_TRIP_SHIFT)) & PMIC_STATUS_LVD_LV_TRIP_MASK)

#define PMIC_STATUS_HVD_HV_TRIP_MASK             (0x4000U)
#define PMIC_STATUS_HVD_HV_TRIP_SHIFT            (14U)
/*! HVD_HV_TRIP - Indication for VBAT supply change up. */
#define PMIC_STATUS_HVD_HV_TRIP(x)               (((uint32_t)(((uint32_t)(x)) << PMIC_STATUS_HVD_HV_TRIP_SHIFT)) & PMIC_STATUS_HVD_HV_TRIP_MASK)

#define PMIC_STATUS_HVD_LV_TRIP_MASK             (0x8000U)
#define PMIC_STATUS_HVD_LV_TRIP_SHIFT            (15U)
/*! HVD_LV_TRIP - Indication for VDD Fixed supply change up. */
#define PMIC_STATUS_HVD_LV_TRIP(x)               (((uint32_t)(((uint32_t)(x)) << PMIC_STATUS_HVD_LV_TRIP_SHIFT)) & PMIC_STATUS_HVD_LV_TRIP_MASK)
/*! @} */

/*! @name LVDHVD_CTRL - Flash VDD LVDHVD Control */
/*! @{ */

#define PMIC_LVDHVD_CTRL_LVD_HV_EN_MASK          (0x1U)
#define PMIC_LVDHVD_CTRL_LVD_HV_EN_SHIFT         (0U)
/*! LVD_HV_EN - Low voltage Detect Enable */
#define PMIC_LVDHVD_CTRL_LVD_HV_EN(x)            (((uint32_t)(((uint32_t)(x)) << PMIC_LVDHVD_CTRL_LVD_HV_EN_SHIFT)) & PMIC_LVDHVD_CTRL_LVD_HV_EN_MASK)

#define PMIC_LVDHVD_CTRL_LVD_HV_LEVEL_MASK       (0x2U)
#define PMIC_LVDHVD_CTRL_LVD_HV_LEVEL_SHIFT      (1U)
/*! LVD_HV_LEVEL - LVD Level Select */
#define PMIC_LVDHVD_CTRL_LVD_HV_LEVEL(x)         (((uint32_t)(((uint32_t)(x)) << PMIC_LVDHVD_CTRL_LVD_HV_LEVEL_SHIFT)) & PMIC_LVDHVD_CTRL_LVD_HV_LEVEL_MASK)

#define PMIC_LVDHVD_CTRL_LVD_HV_TRIM_MASK        (0x3CU)
#define PMIC_LVDHVD_CTRL_LVD_HV_TRIM_SHIFT       (2U)
/*! LVD_HV_TRIM - Low Voltage Trim Detect */
#define PMIC_LVDHVD_CTRL_LVD_HV_TRIM(x)          (((uint32_t)(((uint32_t)(x)) << PMIC_LVDHVD_CTRL_LVD_HV_TRIM_SHIFT)) & PMIC_LVDHVD_CTRL_LVD_HV_TRIM_MASK)

#define PMIC_LVDHVD_CTRL_RES_TST_DIV_MASK        (0x40U)
#define PMIC_LVDHVD_CTRL_RES_TST_DIV_SHIFT       (6U)
/*! RES_TST_DIV - Resistor Divider Test */
#define PMIC_LVDHVD_CTRL_RES_TST_DIV(x)          (((uint32_t)(((uint32_t)(x)) << PMIC_LVDHVD_CTRL_RES_TST_DIV_SHIFT)) & PMIC_LVDHVD_CTRL_RES_TST_DIV_MASK)

#define PMIC_LVDHVD_CTRL_VDD_TST_EN_MASK         (0x80U)
#define PMIC_LVDHVD_CTRL_VDD_TST_EN_SHIFT        (7U)
/*! VDD_TST_EN - Flash VDD Test Enable */
#define PMIC_LVDHVD_CTRL_VDD_TST_EN(x)           (((uint32_t)(((uint32_t)(x)) << PMIC_LVDHVD_CTRL_VDD_TST_EN_SHIFT)) & PMIC_LVDHVD_CTRL_VDD_TST_EN_MASK)

#define PMIC_LVDHVD_CTRL_VDD_SPARE1_MASK         (0x100U)
#define PMIC_LVDHVD_CTRL_VDD_SPARE1_SHIFT        (8U)
/*! VDD_SPARE1 - Spare Signal1 */
#define PMIC_LVDHVD_CTRL_VDD_SPARE1(x)           (((uint32_t)(((uint32_t)(x)) << PMIC_LVDHVD_CTRL_VDD_SPARE1_SHIFT)) & PMIC_LVDHVD_CTRL_VDD_SPARE1_MASK)

#define PMIC_LVDHVD_CTRL_VDD_SPARE2_MASK         (0x200U)
#define PMIC_LVDHVD_CTRL_VDD_SPARE2_SHIFT        (9U)
/*! VDD_SPARE2 - Spare Signal2 */
#define PMIC_LVDHVD_CTRL_VDD_SPARE2(x)           (((uint32_t)(((uint32_t)(x)) << PMIC_LVDHVD_CTRL_VDD_SPARE2_SHIFT)) & PMIC_LVDHVD_CTRL_VDD_SPARE2_MASK)

#define PMIC_LVDHVD_CTRL_VDD_LVD_HV_MASK         (0x400U)
#define PMIC_LVDHVD_CTRL_VDD_LVD_HV_SHIFT        (10U)
/*! VDD_LVD_HV - Low Voltage Detect Output */
#define PMIC_LVDHVD_CTRL_VDD_LVD_HV(x)           (((uint32_t)(((uint32_t)(x)) << PMIC_LVDHVD_CTRL_VDD_LVD_HV_SHIFT)) & PMIC_LVDHVD_CTRL_VDD_LVD_HV_MASK)

#define PMIC_LVDHVD_CTRL_VDD_LVD_CMP_MASK        (0x800U)
#define PMIC_LVDHVD_CTRL_VDD_LVD_CMP_SHIFT       (11U)
/*! VDD_LVD_CMP - Flash Low Voltage Detect Output Test Observe */
#define PMIC_LVDHVD_CTRL_VDD_LVD_CMP(x)          (((uint32_t)(((uint32_t)(x)) << PMIC_LVDHVD_CTRL_VDD_LVD_CMP_SHIFT)) & PMIC_LVDHVD_CTRL_VDD_LVD_CMP_MASK)

#define PMIC_LVDHVD_CTRL_VDD_HVD_CMP_MASK        (0x1000U)
#define PMIC_LVDHVD_CTRL_VDD_HVD_CMP_SHIFT       (12U)
/*! VDD_HVD_CMP - Flash High Voltage Detect Output Test Observe */
#define PMIC_LVDHVD_CTRL_VDD_HVD_CMP(x)          (((uint32_t)(((uint32_t)(x)) << PMIC_LVDHVD_CTRL_VDD_HVD_CMP_SHIFT)) & PMIC_LVDHVD_CTRL_VDD_HVD_CMP_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group PMIC_Register_Masks */


/* PMIC - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral AON__PMIC base address */
  #define AON__PMIC_BASE                           (0xB0098000u)
  /** Peripheral AON__PMIC base address */
  #define AON__PMIC_BASE_NS                        (0xA0098000u)
  /** Peripheral AON__PMIC base pointer */
  #define AON__PMIC                                ((PMIC_Type *)AON__PMIC_BASE)
  /** Peripheral AON__PMIC base pointer */
  #define AON__PMIC_NS                             ((PMIC_Type *)AON__PMIC_BASE_NS)
  /** Array initializer of PMIC peripheral base addresses */
  #define PMIC_BASE_ADDRS                          { AON__PMIC_BASE }
  /** Array initializer of PMIC peripheral base pointers */
  #define PMIC_BASE_PTRS                           { AON__PMIC }
  /** Array initializer of PMIC peripheral base addresses */
  #define PMIC_BASE_ADDRS_NS                       { AON__PMIC_BASE_NS }
  /** Array initializer of PMIC peripheral base pointers */
  #define PMIC_BASE_PTRS_NS                        { AON__PMIC_NS }
#else
  /** Peripheral AON__PMIC base address */
  #define AON__PMIC_BASE                           (0xA0098000u)
  /** Peripheral AON__PMIC base pointer */
  #define AON__PMIC                                ((PMIC_Type *)AON__PMIC_BASE)
  /** Array initializer of PMIC peripheral base addresses */
  #define PMIC_BASE_ADDRS                          { AON__PMIC_BASE }
  /** Array initializer of PMIC peripheral base pointers */
  #define PMIC_BASE_PTRS                           { AON__PMIC }
#endif

/*!
 * @}
 */ /* end of group PMIC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- PORT Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PORT_Peripheral_Access_Layer PORT Peripheral Access Layer
 * @{
 */

/** PORT - Register Layout Typedef */
typedef struct {
  __I  uint32_t VERID;                             /**< Version ID, offset: 0x0 */
       uint8_t RESERVED_0[12];
  __IO uint32_t GPCLR;                             /**< Global Pin Control Low, offset: 0x10 */
  __IO uint32_t GPCHR;                             /**< Global Pin Control High, offset: 0x14 */
       uint8_t RESERVED_1[8];
  __IO uint32_t CONFIG;                            /**< Configuration, offset: 0x20 */
       uint8_t RESERVED_2[60];
  __IO uint32_t CALIB0;                            /**< Calibration 0, offset: 0x60, available only on: PORT1, PORT2, PORT3 (missing on AON.PORT0/AON__PORT0) */
  __IO uint32_t CALIB1;                            /**< Calibration 1, offset: 0x64, available only on: PORT1, PORT2, PORT3 (missing on AON.PORT0/AON__PORT0) */
       uint8_t RESERVED_3[24];
  __IO uint32_t PCR[27];                           /**< Pin Control 0..Pin Control 26, array offset: 0x80, array step: 0x4, irregular array, not all indices are valid */
} PORT_Type;

/* ----------------------------------------------------------------------------
   -- PORT Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PORT_Register_Masks PORT Register Masks
 * @{
 */

/*! @name VERID - Version ID */
/*! @{ */

#define PORT_VERID_FEATURE_MASK                  (0xFFFFU)
#define PORT_VERID_FEATURE_SHIFT                 (0U)
/*! FEATURE - Feature Specification Number
 *  0b0000000000000000..Basic implementation
 */
#define PORT_VERID_FEATURE(x)                    (((uint32_t)(((uint32_t)(x)) << PORT_VERID_FEATURE_SHIFT)) & PORT_VERID_FEATURE_MASK)

#define PORT_VERID_MINOR_MASK                    (0xFF0000U)
#define PORT_VERID_MINOR_SHIFT                   (16U)
/*! MINOR - Minor Version Number */
#define PORT_VERID_MINOR(x)                      (((uint32_t)(((uint32_t)(x)) << PORT_VERID_MINOR_SHIFT)) & PORT_VERID_MINOR_MASK)

#define PORT_VERID_MAJOR_MASK                    (0xFF000000U)
#define PORT_VERID_MAJOR_SHIFT                   (24U)
/*! MAJOR - Major Version Number */
#define PORT_VERID_MAJOR(x)                      (((uint32_t)(((uint32_t)(x)) << PORT_VERID_MAJOR_SHIFT)) & PORT_VERID_MAJOR_MASK)
/*! @} */

/*! @name GPCLR - Global Pin Control Low */
/*! @{ */

#define PORT_GPCLR_GPWD_MASK                     (0xFFFFU)
#define PORT_GPCLR_GPWD_SHIFT                    (0U)
/*! GPWD - Global Pin Write Data */
#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWD_SHIFT)) & PORT_GPCLR_GPWD_MASK)

#define PORT_GPCLR_GPWE0_MASK                    (0x10000U)
#define PORT_GPCLR_GPWE0_SHIFT                   (16U)
/*! GPWE0 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCLR_GPWE0(x)                      (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWE0_SHIFT)) & PORT_GPCLR_GPWE0_MASK)

#define PORT_GPCLR_GPWE1_MASK                    (0x20000U)
#define PORT_GPCLR_GPWE1_SHIFT                   (17U)
/*! GPWE1 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCLR_GPWE1(x)                      (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWE1_SHIFT)) & PORT_GPCLR_GPWE1_MASK)

#define PORT_GPCLR_GPWE2_MASK                    (0x40000U)
#define PORT_GPCLR_GPWE2_SHIFT                   (18U)
/*! GPWE2 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCLR_GPWE2(x)                      (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWE2_SHIFT)) & PORT_GPCLR_GPWE2_MASK)

#define PORT_GPCLR_GPWE3_MASK                    (0x80000U)
#define PORT_GPCLR_GPWE3_SHIFT                   (19U)
/*! GPWE3 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCLR_GPWE3(x)                      (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWE3_SHIFT)) & PORT_GPCLR_GPWE3_MASK)

#define PORT_GPCLR_GPWE4_MASK                    (0x100000U)
#define PORT_GPCLR_GPWE4_SHIFT                   (20U)
/*! GPWE4 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCLR_GPWE4(x)                      (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWE4_SHIFT)) & PORT_GPCLR_GPWE4_MASK)

#define PORT_GPCLR_GPWE5_MASK                    (0x200000U)
#define PORT_GPCLR_GPWE5_SHIFT                   (21U)
/*! GPWE5 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCLR_GPWE5(x)                      (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWE5_SHIFT)) & PORT_GPCLR_GPWE5_MASK)

#define PORT_GPCLR_GPWE6_MASK                    (0x400000U)
#define PORT_GPCLR_GPWE6_SHIFT                   (22U)
/*! GPWE6 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCLR_GPWE6(x)                      (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWE6_SHIFT)) & PORT_GPCLR_GPWE6_MASK)

#define PORT_GPCLR_GPWE7_MASK                    (0x800000U)
#define PORT_GPCLR_GPWE7_SHIFT                   (23U)
/*! GPWE7 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCLR_GPWE7(x)                      (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWE7_SHIFT)) & PORT_GPCLR_GPWE7_MASK)

#define PORT_GPCLR_GPWE8_MASK                    (0x1000000U)
#define PORT_GPCLR_GPWE8_SHIFT                   (24U)
/*! GPWE8 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCLR_GPWE8(x)                      (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWE8_SHIFT)) & PORT_GPCLR_GPWE8_MASK)

#define PORT_GPCLR_GPWE9_MASK                    (0x2000000U)
#define PORT_GPCLR_GPWE9_SHIFT                   (25U)
/*! GPWE9 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCLR_GPWE9(x)                      (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWE9_SHIFT)) & PORT_GPCLR_GPWE9_MASK)

#define PORT_GPCLR_GPWE10_MASK                   (0x4000000U)
#define PORT_GPCLR_GPWE10_SHIFT                  (26U)
/*! GPWE10 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCLR_GPWE10(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWE10_SHIFT)) & PORT_GPCLR_GPWE10_MASK)

#define PORT_GPCLR_GPWE11_MASK                   (0x8000000U)
#define PORT_GPCLR_GPWE11_SHIFT                  (27U)
/*! GPWE11 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCLR_GPWE11(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWE11_SHIFT)) & PORT_GPCLR_GPWE11_MASK)

#define PORT_GPCLR_GPWE12_MASK                   (0x10000000U)
#define PORT_GPCLR_GPWE12_SHIFT                  (28U)
/*! GPWE12 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCLR_GPWE12(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWE12_SHIFT)) & PORT_GPCLR_GPWE12_MASK)

#define PORT_GPCLR_GPWE13_MASK                   (0x20000000U)
#define PORT_GPCLR_GPWE13_SHIFT                  (29U)
/*! GPWE13 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCLR_GPWE13(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWE13_SHIFT)) & PORT_GPCLR_GPWE13_MASK)

#define PORT_GPCLR_GPWE14_MASK                   (0x40000000U)
#define PORT_GPCLR_GPWE14_SHIFT                  (30U)
/*! GPWE14 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCLR_GPWE14(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWE14_SHIFT)) & PORT_GPCLR_GPWE14_MASK)

#define PORT_GPCLR_GPWE15_MASK                   (0x80000000U)
#define PORT_GPCLR_GPWE15_SHIFT                  (31U)
/*! GPWE15 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCLR_GPWE15(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWE15_SHIFT)) & PORT_GPCLR_GPWE15_MASK)
/*! @} */

/*! @name GPCHR - Global Pin Control High */
/*! @{ */

#define PORT_GPCHR_GPWD_MASK                     (0xFFFFU)
#define PORT_GPCHR_GPWD_SHIFT                    (0U)
/*! GPWD - Global Pin Write Data */
#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWD_SHIFT)) & PORT_GPCHR_GPWD_MASK)

#define PORT_GPCHR_GPWE16_MASK                   (0x10000U)
#define PORT_GPCHR_GPWE16_SHIFT                  (16U)
/*! GPWE16 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCHR_GPWE16(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWE16_SHIFT)) & PORT_GPCHR_GPWE16_MASK)

#define PORT_GPCHR_GPWE17_MASK                   (0x20000U)
#define PORT_GPCHR_GPWE17_SHIFT                  (17U)
/*! GPWE17 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCHR_GPWE17(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWE17_SHIFT)) & PORT_GPCHR_GPWE17_MASK)

#define PORT_GPCHR_GPWE18_MASK                   (0x40000U)
#define PORT_GPCHR_GPWE18_SHIFT                  (18U)
/*! GPWE18 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCHR_GPWE18(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWE18_SHIFT)) & PORT_GPCHR_GPWE18_MASK)

#define PORT_GPCHR_GPWE19_MASK                   (0x80000U)
#define PORT_GPCHR_GPWE19_SHIFT                  (19U)
/*! GPWE19 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCHR_GPWE19(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWE19_SHIFT)) & PORT_GPCHR_GPWE19_MASK)

#define PORT_GPCHR_GPWE20_MASK                   (0x100000U)
#define PORT_GPCHR_GPWE20_SHIFT                  (20U)
/*! GPWE20 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCHR_GPWE20(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWE20_SHIFT)) & PORT_GPCHR_GPWE20_MASK)

#define PORT_GPCHR_GPWE21_MASK                   (0x200000U)
#define PORT_GPCHR_GPWE21_SHIFT                  (21U)
/*! GPWE21 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCHR_GPWE21(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWE21_SHIFT)) & PORT_GPCHR_GPWE21_MASK)

#define PORT_GPCHR_GPWE22_MASK                   (0x400000U)
#define PORT_GPCHR_GPWE22_SHIFT                  (22U)
/*! GPWE22 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCHR_GPWE22(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWE22_SHIFT)) & PORT_GPCHR_GPWE22_MASK)

#define PORT_GPCHR_GPWE23_MASK                   (0x800000U)
#define PORT_GPCHR_GPWE23_SHIFT                  (23U)
/*! GPWE23 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCHR_GPWE23(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWE23_SHIFT)) & PORT_GPCHR_GPWE23_MASK)

#define PORT_GPCHR_GPWE24_MASK                   (0x1000000U)
#define PORT_GPCHR_GPWE24_SHIFT                  (24U)
/*! GPWE24 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCHR_GPWE24(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWE24_SHIFT)) & PORT_GPCHR_GPWE24_MASK)

#define PORT_GPCHR_GPWE25_MASK                   (0x2000000U)
#define PORT_GPCHR_GPWE25_SHIFT                  (25U)
/*! GPWE25 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCHR_GPWE25(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWE25_SHIFT)) & PORT_GPCHR_GPWE25_MASK)

#define PORT_GPCHR_GPWE26_MASK                   (0x4000000U)
#define PORT_GPCHR_GPWE26_SHIFT                  (26U)
/*! GPWE26 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCHR_GPWE26(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWE26_SHIFT)) & PORT_GPCHR_GPWE26_MASK)

#define PORT_GPCHR_GPWE27_MASK                   (0x8000000U)
#define PORT_GPCHR_GPWE27_SHIFT                  (27U)
/*! GPWE27 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCHR_GPWE27(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWE27_SHIFT)) & PORT_GPCHR_GPWE27_MASK)

#define PORT_GPCHR_GPWE28_MASK                   (0x10000000U)
#define PORT_GPCHR_GPWE28_SHIFT                  (28U)
/*! GPWE28 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCHR_GPWE28(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWE28_SHIFT)) & PORT_GPCHR_GPWE28_MASK)

#define PORT_GPCHR_GPWE29_MASK                   (0x20000000U)
#define PORT_GPCHR_GPWE29_SHIFT                  (29U)
/*! GPWE29 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCHR_GPWE29(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWE29_SHIFT)) & PORT_GPCHR_GPWE29_MASK)

#define PORT_GPCHR_GPWE30_MASK                   (0x40000000U)
#define PORT_GPCHR_GPWE30_SHIFT                  (30U)
/*! GPWE30 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCHR_GPWE30(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWE30_SHIFT)) & PORT_GPCHR_GPWE30_MASK)

#define PORT_GPCHR_GPWE31_MASK                   (0x80000000U)
#define PORT_GPCHR_GPWE31_SHIFT                  (31U)
/*! GPWE31 - Global Pin Write Enable
 *  0b0..Not updated
 *  0b1..Updated
 */
#define PORT_GPCHR_GPWE31(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWE31_SHIFT)) & PORT_GPCHR_GPWE31_MASK)
/*! @} */

/*! @name CONFIG - Configuration */
/*! @{ */

#define PORT_CONFIG_RANGE_MASK                   (0x1U)
#define PORT_CONFIG_RANGE_SHIFT                  (0U)
/*! RANGE - Port Voltage Range
 *  0b0..1.71 V-3.6 V
 *  0b1..2.70 V-3.6 V
 */
#define PORT_CONFIG_RANGE(x)                     (((uint32_t)(((uint32_t)(x)) << PORT_CONFIG_RANGE_SHIFT)) & PORT_CONFIG_RANGE_MASK)
/*! @} */

/*! @name CALIB0 - Calibration 0 */
/*! @{ */

#define PORT_CALIB0_NCAL_MASK                    (0x3FU)
#define PORT_CALIB0_NCAL_SHIFT                   (0U)
/*! NCAL - Calibration of NMOS Output Driver */
#define PORT_CALIB0_NCAL(x)                      (((uint32_t)(((uint32_t)(x)) << PORT_CALIB0_NCAL_SHIFT)) & PORT_CALIB0_NCAL_MASK)

#define PORT_CALIB0_PCAL_MASK                    (0x3F0000U)
#define PORT_CALIB0_PCAL_SHIFT                   (16U)
/*! PCAL - Calibration of PMOS Output Driver */
#define PORT_CALIB0_PCAL(x)                      (((uint32_t)(((uint32_t)(x)) << PORT_CALIB0_PCAL_SHIFT)) & PORT_CALIB0_PCAL_MASK)
/*! @} */

/*! @name CALIB1 - Calibration 1 */
/*! @{ */

#define PORT_CALIB1_NCAL_MASK                    (0x3FU)
#define PORT_CALIB1_NCAL_SHIFT                   (0U)
/*! NCAL - Calibration of NMOS Output Driver */
#define PORT_CALIB1_NCAL(x)                      (((uint32_t)(((uint32_t)(x)) << PORT_CALIB1_NCAL_SHIFT)) & PORT_CALIB1_NCAL_MASK)

#define PORT_CALIB1_PCAL_MASK                    (0x3F0000U)
#define PORT_CALIB1_PCAL_SHIFT                   (16U)
/*! PCAL - Calibration of PMOS Output Driver */
#define PORT_CALIB1_PCAL(x)                      (((uint32_t)(((uint32_t)(x)) << PORT_CALIB1_PCAL_SHIFT)) & PORT_CALIB1_PCAL_MASK)
/*! @} */

/*! @name PCR - Pin Control 0..Pin Control 26 */
/*! @{ */

#define PORT_PCR_PS_MASK                         (0x1U)
#define PORT_PCR_PS_SHIFT                        (0U)
/*! PS - Pull Select
 *  0b0..Enables internal pulldown resistor
 *  0b1..Enables internal pullup resistor
 */
#define PORT_PCR_PS(x)                           (((uint32_t)(((uint32_t)(x)) << PORT_PCR_PS_SHIFT)) & PORT_PCR_PS_MASK)

#define PORT_PCR_PE_MASK                         (0x2U)
#define PORT_PCR_PE_SHIFT                        (1U)
/*! PE - Pull Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define PORT_PCR_PE(x)                           (((uint32_t)(((uint32_t)(x)) << PORT_PCR_PE_SHIFT)) & PORT_PCR_PE_MASK)

#define PORT_PCR_PV_MASK                         (0x4U)
#define PORT_PCR_PV_SHIFT                        (2U)
/*! PV - Pull Value
 *  0b0..Low
 *  0b1..High
 */
#define PORT_PCR_PV(x)                           (((uint32_t)(((uint32_t)(x)) << PORT_PCR_PV_SHIFT)) & PORT_PCR_PV_MASK)

#define PORT_PCR_SRE_MASK                        (0x8U)
#define PORT_PCR_SRE_SHIFT                       (3U)
/*! SRE - Slew Rate Enable
 *  0b0..Fast
 *  0b1..Slow
 */
#define PORT_PCR_SRE(x)                          (((uint32_t)(((uint32_t)(x)) << PORT_PCR_SRE_SHIFT)) & PORT_PCR_SRE_MASK)

#define PORT_PCR_PFE_MASK                        (0x10U)
#define PORT_PCR_PFE_SHIFT                       (4U)
/*! PFE - Passive Filter Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define PORT_PCR_PFE(x)                          (((uint32_t)(((uint32_t)(x)) << PORT_PCR_PFE_SHIFT)) & PORT_PCR_PFE_MASK)

#define PORT_PCR_ODE_MASK                        (0x20U)
#define PORT_PCR_ODE_SHIFT                       (5U)
/*! ODE - Open Drain Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define PORT_PCR_ODE(x)                          (((uint32_t)(((uint32_t)(x)) << PORT_PCR_ODE_SHIFT)) & PORT_PCR_ODE_MASK)

#define PORT_PCR_DSE_MASK                        (0x40U)
#define PORT_PCR_DSE_SHIFT                       (6U)
/*! DSE - Drive Strength Enable
 *  0b0..Low
 *  0b1..High
 */
#define PORT_PCR_DSE(x)                          (((uint32_t)(((uint32_t)(x)) << PORT_PCR_DSE_SHIFT)) & PORT_PCR_DSE_MASK)

#define PORT_PCR_DSE1_MASK                       (0x80U)
#define PORT_PCR_DSE1_SHIFT                      (7U)
/*! DSE1 - Drive Strength Enable
 *  0b0..Normal
 *  0b1..Double
 */
#define PORT_PCR_DSE1(x)                         (((uint32_t)(((uint32_t)(x)) << PORT_PCR_DSE1_SHIFT)) & PORT_PCR_DSE1_MASK)

#define PORT_PCR_MUX_MASK                        (0xF00U)
#define PORT_PCR_MUX_SHIFT                       (8U)
/*! MUX - Pin Multiplex Control
 *  0b0000..Alternative 0 (GPIO)
 *  0b0001..Alternative 1 (chip-specific)
 *  0b0010..Alternative 2 (chip-specific)
 *  0b0011..Alternative 3 (chip-specific)
 *  0b0100..Alternative 4 (chip-specific)
 *  0b0101..Alternative 5 (chip-specific)
 *  0b0110..Alternative 6 (chip-specific)
 *  0b0111..Alternative 7 (chip-specific)
 *  0b1000..Alternative 8 (chip-specific)
 *  0b1001..Alternative 9 (chip-specific)
 *  0b1010..Alternative 10 (chip-specific)
 *  0b1011..Alternative 11 (chip-specific)
 *  0b1100..Alternative 12 (chip-specific)
 *  0b1101..Alternative 13 (chip-specific)
 *  0b1110..Alternative 14 (chip-specific)
 *  0b1111..Alternative 15 (chip-specific)
 */
#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x)) << PORT_PCR_MUX_SHIFT)) & PORT_PCR_MUX_MASK)

#define PORT_PCR_IBE_MASK                        (0x1000U)
#define PORT_PCR_IBE_SHIFT                       (12U)
/*! IBE - Input Buffer Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define PORT_PCR_IBE(x)                          (((uint32_t)(((uint32_t)(x)) << PORT_PCR_IBE_SHIFT)) & PORT_PCR_IBE_MASK)

#define PORT_PCR_INV_MASK                        (0x2000U)
#define PORT_PCR_INV_SHIFT                       (13U)
/*! INV - Invert Input
 *  0b0..Does not invert
 *  0b1..Inverts
 */
#define PORT_PCR_INV(x)                          (((uint32_t)(((uint32_t)(x)) << PORT_PCR_INV_SHIFT)) & PORT_PCR_INV_MASK)

#define PORT_PCR_LK_MASK                         (0x8000U)
#define PORT_PCR_LK_SHIFT                        (15U)
/*! LK - Lock Register
 *  0b0..Does not lock
 *  0b1..Locks
 */
#define PORT_PCR_LK(x)                           (((uint32_t)(((uint32_t)(x)) << PORT_PCR_LK_SHIFT)) & PORT_PCR_LK_MASK)
/*! @} */

/* The count of PORT_PCR */
#define PORT_PCR_COUNT                           (27U)


/*!
 * @}
 */ /* end of group PORT_Register_Masks */


/* PORT - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral AON__PORT0 base address */
  #define AON__PORT0_BASE                          (0xB0085000u)
  /** Peripheral AON__PORT0 base address */
  #define AON__PORT0_BASE_NS                       (0xA0085000u)
  /** Peripheral AON__PORT0 base pointer */
  #define AON__PORT0                               ((PORT_Type *)AON__PORT0_BASE)
  /** Peripheral AON__PORT0 base pointer */
  #define AON__PORT0_NS                            ((PORT_Type *)AON__PORT0_BASE_NS)
  /** Peripheral PORT1 base address */
  #define PORT1_BASE                               (0x500BC000u)
  /** Peripheral PORT1 base address */
  #define PORT1_BASE_NS                            (0x400BC000u)
  /** Peripheral PORT1 base pointer */
  #define PORT1                                    ((PORT_Type *)PORT1_BASE)
  /** Peripheral PORT1 base pointer */
  #define PORT1_NS                                 ((PORT_Type *)PORT1_BASE_NS)
  /** Peripheral PORT2 base address */
  #define PORT2_BASE                               (0x500BD000u)
  /** Peripheral PORT2 base address */
  #define PORT2_BASE_NS                            (0x400BD000u)
  /** Peripheral PORT2 base pointer */
  #define PORT2                                    ((PORT_Type *)PORT2_BASE)
  /** Peripheral PORT2 base pointer */
  #define PORT2_NS                                 ((PORT_Type *)PORT2_BASE_NS)
  /** Peripheral PORT3 base address */
  #define PORT3_BASE                               (0x500BE000u)
  /** Peripheral PORT3 base address */
  #define PORT3_BASE_NS                            (0x400BE000u)
  /** Peripheral PORT3 base pointer */
  #define PORT3                                    ((PORT_Type *)PORT3_BASE)
  /** Peripheral PORT3 base pointer */
  #define PORT3_NS                                 ((PORT_Type *)PORT3_BASE_NS)
  /** Array initializer of PORT peripheral base addresses */
  #define PORT_BASE_ADDRS                          { AON__PORT0_BASE, PORT1_BASE, PORT2_BASE, PORT3_BASE }
  /** Array initializer of PORT peripheral base pointers */
  #define PORT_BASE_PTRS                           { AON__PORT0, PORT1, PORT2, PORT3 }
  /** Array initializer of PORT peripheral base addresses */
  #define PORT_BASE_ADDRS_NS                       { AON__PORT0_BASE_NS, PORT1_BASE_NS, PORT2_BASE_NS, PORT3_BASE_NS }
  /** Array initializer of PORT peripheral base pointers */
  #define PORT_BASE_PTRS_NS                        { AON__PORT0_NS, PORT1_NS, PORT2_NS, PORT3_NS }
#else
  /** Peripheral AON__PORT0 base address */
  #define AON__PORT0_BASE                          (0xA0085000u)
  /** Peripheral AON__PORT0 base pointer */
  #define AON__PORT0                               ((PORT_Type *)AON__PORT0_BASE)
  /** Peripheral PORT1 base address */
  #define PORT1_BASE                               (0x400BC000u)
  /** Peripheral PORT1 base pointer */
  #define PORT1                                    ((PORT_Type *)PORT1_BASE)
  /** Peripheral PORT2 base address */
  #define PORT2_BASE                               (0x400BD000u)
  /** Peripheral PORT2 base pointer */
  #define PORT2                                    ((PORT_Type *)PORT2_BASE)
  /** Peripheral PORT3 base address */
  #define PORT3_BASE                               (0x400BE000u)
  /** Peripheral PORT3 base pointer */
  #define PORT3                                    ((PORT_Type *)PORT3_BASE)
  /** Array initializer of PORT peripheral base addresses */
  #define PORT_BASE_ADDRS                          { AON__PORT0_BASE, PORT1_BASE, PORT2_BASE, PORT3_BASE }
  /** Array initializer of PORT peripheral base pointers */
  #define PORT_BASE_PTRS                           { AON__PORT0, PORT1, PORT2, PORT3 }
#endif

/*!
 * @}
 */ /* end of group PORT_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- QTMR Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup QTMR_Peripheral_Access_Layer QTMR Peripheral Access Layer
 * @{
 */

/** QTMR - Register Layout Typedef */
typedef struct {
  struct {                                         /* offset: 0x0, array step: 0x40 */
    __IO uint32_t COMP1;                             /**< Timer Channel Compare Register 1, array offset: 0x0, array step: 0x40 */
    __IO uint32_t COMP2;                             /**< Timer Channel Compare Register 2, array offset: 0x4, array step: 0x40 */
    __IO uint32_t CAPT;                              /**< Timer Channel Capture Register, array offset: 0x8, array step: 0x40 */
    __IO uint32_t LOAD;                              /**< Timer Channel Load Register, array offset: 0xC, array step: 0x40 */
    __IO uint32_t HOLD;                              /**< Timer Channel Hold Register, array offset: 0x10, array step: 0x40 */
    __IO uint32_t CNTR;                              /**< Timer Channel Counter Register, array offset: 0x14, array step: 0x40 */
    __IO uint32_t CTRL;                              /**< Timer Channel Control Register, array offset: 0x18, array step: 0x40 */
    __IO uint32_t SCTRL;                             /**< Timer Channel Status and Control Register, array offset: 0x1C, array step: 0x40 */
    __IO uint32_t CMPLD1;                            /**< Timer Channel Comparator Load Register 1, array offset: 0x20, array step: 0x40 */
    __IO uint32_t CMPLD2;                            /**< Timer Channel Comparator Load Register 2, array offset: 0x24, array step: 0x40 */
    __IO uint32_t CSCTRL;                            /**< Timer Channel Comparator Status and Control Register, array offset: 0x28, array step: 0x40 */
    __IO uint32_t FILT;                              /**< Timer Channel Input Filter Register, array offset: 0x2C, array step: 0x40 */
    __IO uint32_t DMA;                               /**< Timer Channel DMA Enable Register, array offset: 0x30, array step: 0x40 */
         uint8_t RESERVED_0[8];
    __IO uint32_t ENBL;                              /**< Timer Channel Enable Register, array offset: 0x3C, array step: 0x40, valid indices: [0] */
  } CHANNEL[4];
} QTMR_Type;

/* ----------------------------------------------------------------------------
   -- QTMR Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup QTMR_Register_Masks QTMR Register Masks
 * @{
 */

/*! @name CHANNEL_COMP1 - Timer Channel Compare Register 1 */
/*! @{ */

#define QTMR_CHANNEL_COMP1_COMPARISON_1_MASK     (0xFFFFFFFFU)
#define QTMR_CHANNEL_COMP1_COMPARISON_1_SHIFT    (0U)
/*! COMPARISON_1 - Comparison Value 1 */
#define QTMR_CHANNEL_COMP1_COMPARISON_1(x)       (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_COMP1_COMPARISON_1_SHIFT)) & QTMR_CHANNEL_COMP1_COMPARISON_1_MASK)
/*! @} */

/* The count of QTMR_CHANNEL_COMP1 */
#define QTMR_CHANNEL_COMP1_COUNT                 (4U)

/*! @name CHANNEL_COMP2 - Timer Channel Compare Register 2 */
/*! @{ */

#define QTMR_CHANNEL_COMP2_COMPARISON_2_MASK     (0xFFFFFFFFU)
#define QTMR_CHANNEL_COMP2_COMPARISON_2_SHIFT    (0U)
/*! COMPARISON_2 - Comparison Value 2 */
#define QTMR_CHANNEL_COMP2_COMPARISON_2(x)       (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_COMP2_COMPARISON_2_SHIFT)) & QTMR_CHANNEL_COMP2_COMPARISON_2_MASK)
/*! @} */

/* The count of QTMR_CHANNEL_COMP2 */
#define QTMR_CHANNEL_COMP2_COUNT                 (4U)

/*! @name CHANNEL_CAPT - Timer Channel Capture Register */
/*! @{ */

#define QTMR_CHANNEL_CAPT_CAPTURE_MASK           (0xFFFFFFFFU)
#define QTMR_CHANNEL_CAPT_CAPTURE_SHIFT          (0U)
/*! CAPTURE - Capture Value */
#define QTMR_CHANNEL_CAPT_CAPTURE(x)             (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CAPT_CAPTURE_SHIFT)) & QTMR_CHANNEL_CAPT_CAPTURE_MASK)
/*! @} */

/* The count of QTMR_CHANNEL_CAPT */
#define QTMR_CHANNEL_CAPT_COUNT                  (4U)

/*! @name CHANNEL_LOAD - Timer Channel Load Register */
/*! @{ */

#define QTMR_CHANNEL_LOAD_LOAD_MASK              (0xFFFFFFFFU)
#define QTMR_CHANNEL_LOAD_LOAD_SHIFT             (0U)
/*! LOAD - Timer Load Register */
#define QTMR_CHANNEL_LOAD_LOAD(x)                (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_LOAD_LOAD_SHIFT)) & QTMR_CHANNEL_LOAD_LOAD_MASK)
/*! @} */

/* The count of QTMR_CHANNEL_LOAD */
#define QTMR_CHANNEL_LOAD_COUNT                  (4U)

/*! @name CHANNEL_HOLD - Timer Channel Hold Register */
/*! @{ */

#define QTMR_CHANNEL_HOLD_HOLD_MASK              (0xFFFFFFFFU)
#define QTMR_CHANNEL_HOLD_HOLD_SHIFT             (0U)
/*! HOLD - HOLD */
#define QTMR_CHANNEL_HOLD_HOLD(x)                (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_HOLD_HOLD_SHIFT)) & QTMR_CHANNEL_HOLD_HOLD_MASK)
/*! @} */

/* The count of QTMR_CHANNEL_HOLD */
#define QTMR_CHANNEL_HOLD_COUNT                  (4U)

/*! @name CHANNEL_CNTR - Timer Channel Counter Register */
/*! @{ */

#define QTMR_CHANNEL_CNTR_COUNTER_MASK           (0xFFFFFFFFU)
#define QTMR_CHANNEL_CNTR_COUNTER_SHIFT          (0U)
/*! COUNTER - COUNTER */
#define QTMR_CHANNEL_CNTR_COUNTER(x)             (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CNTR_COUNTER_SHIFT)) & QTMR_CHANNEL_CNTR_COUNTER_MASK)
/*! @} */

/* The count of QTMR_CHANNEL_CNTR */
#define QTMR_CHANNEL_CNTR_COUNT                  (4U)

/*! @name CHANNEL_CTRL - Timer Channel Control Register */
/*! @{ */

#define QTMR_CHANNEL_CTRL_OUTMODE_MASK           (0x7U)
#define QTMR_CHANNEL_CTRL_OUTMODE_SHIFT          (0U)
/*! OUTMODE - Output Mode
 *  0b000..Asserted while counter is active
 *  0b001..Clear OFLAG output on successful compare
 *  0b010..Set OFLAG output on successful compare
 *  0b011..Toggle OFLAG output on successful compare
 *  0b100..Toggle OFLAG output using alternating compare registers
 *  0b101..Set on compare, cleared on secondary source input edge
 *  0b110..Set on compare, cleared on counter rollover
 *  0b111..Enable gated clock output while counter is active
 */
#define QTMR_CHANNEL_CTRL_OUTMODE(x)             (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CTRL_OUTMODE_SHIFT)) & QTMR_CHANNEL_CTRL_OUTMODE_MASK)

#define QTMR_CHANNEL_CTRL_COINIT_MASK            (0x8U)
#define QTMR_CHANNEL_CTRL_COINIT_SHIFT           (3U)
/*! COINIT - Co-Channel Initialization
 *  0b0..Co-channel counter/timers cannot force a re-initialization of this counter/timer
 *  0b1..Co-channel counter/timers may force a re-initialization of this counter/timer
 */
#define QTMR_CHANNEL_CTRL_COINIT(x)              (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CTRL_COINIT_SHIFT)) & QTMR_CHANNEL_CTRL_COINIT_MASK)

#define QTMR_CHANNEL_CTRL_DIR_MASK               (0x10U)
#define QTMR_CHANNEL_CTRL_DIR_SHIFT              (4U)
/*! DIR - Count Direction
 *  0b0..Count up.
 *  0b1..Count down.
 */
#define QTMR_CHANNEL_CTRL_DIR(x)                 (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CTRL_DIR_SHIFT)) & QTMR_CHANNEL_CTRL_DIR_MASK)

#define QTMR_CHANNEL_CTRL_LENGTH_MASK            (0x20U)
#define QTMR_CHANNEL_CTRL_LENGTH_SHIFT           (5U)
/*! LENGTH - Count Length
 *  0b0..Count until roll over at $FFFF and then continue by re-initializing the counter from the LOAD register.
 *  0b1..Count until compare, then re-initialize using the LOAD register. If counting up, a successful compare
 *       occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter
 *       reaches a COMP2 value. When output mode $4 is used, alternating values of COMP1 and COMP2 are used to
 *       generate successful comparisons. For example, the counter counts until a COMP1 value is reached,
 *       re-initializes, counts until COMP2 value is reached, re-initializes, counts until COMP1 value is reached, and so on.
 */
#define QTMR_CHANNEL_CTRL_LENGTH(x)              (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CTRL_LENGTH_SHIFT)) & QTMR_CHANNEL_CTRL_LENGTH_MASK)

#define QTMR_CHANNEL_CTRL_ONCE_MASK              (0x40U)
#define QTMR_CHANNEL_CTRL_ONCE_SHIFT             (6U)
/*! ONCE - Count Once
 *  0b0..Count repeatedly.
 *  0b1..Count until compare and then stop. If counting up, a successful compare occurs when the counter reaches a
 *       COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When
 *       output mode $4 is used, the counter re-initializes after reaching the COMP1 value, continues to count to
 *       the COMP2 value, and then stops.
 */
#define QTMR_CHANNEL_CTRL_ONCE(x)                (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CTRL_ONCE_SHIFT)) & QTMR_CHANNEL_CTRL_ONCE_MASK)

#define QTMR_CHANNEL_CTRL_SCS_MASK               (0x180U)
#define QTMR_CHANNEL_CTRL_SCS_SHIFT              (7U)
/*! SCS - Secondary Count Source
 *  0b00..Counter 0 input pin
 *  0b01..Counter 1 input pin
 *  0b10..Counter 2 input pin
 *  0b11..Counter 3 input pin
 */
#define QTMR_CHANNEL_CTRL_SCS(x)                 (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CTRL_SCS_SHIFT)) & QTMR_CHANNEL_CTRL_SCS_MASK)

#define QTMR_CHANNEL_CTRL_PCS_MASK               (0x1E00U)
#define QTMR_CHANNEL_CTRL_PCS_SHIFT              (9U)
/*! PCS - Primary Count Source
 *  0b0000..Counter 0 input pin
 *  0b0001..Counter 1 input pin
 *  0b0010..Counter 2 input pin
 *  0b0011..Counter 3 input pin
 *  0b0100..Counter 0 output
 *  0b0101..Counter 1 output
 *  0b0110..Counter 2 output
 *  0b0111..Counter 3 output
 *  0b1000..IP bus clock divide by 1 prescaler
 *  0b1001..IP bus clock divide by 2 prescaler
 *  0b1010..IP bus clock divide by 4 prescaler
 *  0b1011..IP bus clock divide by 8 prescaler
 *  0b1100..IP bus clock divide by 16 prescaler
 *  0b1101..IP bus clock divide by 32 prescaler
 *  0b1110..IP bus clock divide by 64 prescaler
 *  0b1111..IP bus clock divide by 128 prescaler
 */
#define QTMR_CHANNEL_CTRL_PCS(x)                 (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CTRL_PCS_SHIFT)) & QTMR_CHANNEL_CTRL_PCS_MASK)

#define QTMR_CHANNEL_CTRL_CM_MASK                (0xE000U)
#define QTMR_CHANNEL_CTRL_CM_SHIFT               (13U)
/*! CM - Count Mode
 *  0b000..No operation
 *  0b001..Count Rising Edges of Primary Source
 *  0b010..Count Rising and Falling Edges of Primary Source
 *  0b011..Count rising edges of primary source while secondary input high active
 *  0b100..Quadrature count mode, uses primary and secondary sources
 *  0b101..Rising Edge for Secondary Direction
 *  0b110..Edge of secondary source triggers primary count until compare
 *  0b111..Cascaded Counter Mode (up/down)
 */
#define QTMR_CHANNEL_CTRL_CM(x)                  (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CTRL_CM_SHIFT)) & QTMR_CHANNEL_CTRL_CM_MASK)
/*! @} */

/* The count of QTMR_CHANNEL_CTRL */
#define QTMR_CHANNEL_CTRL_COUNT                  (4U)

/*! @name CHANNEL_SCTRL - Timer Channel Status and Control Register */
/*! @{ */

#define QTMR_CHANNEL_SCTRL_OEN_MASK              (0x1U)
#define QTMR_CHANNEL_SCTRL_OEN_SHIFT             (0U)
/*! OEN - Output Enable
 *  0b0..The external pin is configured as an input.
 *  0b1..The OFLAG output signal is driven on the external pin. Other timer groups using this external pin as
 *       their input see the driven value. The polarity of the signal is determined by OPS.
 */
#define QTMR_CHANNEL_SCTRL_OEN(x)                (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_SCTRL_OEN_SHIFT)) & QTMR_CHANNEL_SCTRL_OEN_MASK)

#define QTMR_CHANNEL_SCTRL_OPS_MASK              (0x2U)
#define QTMR_CHANNEL_SCTRL_OPS_SHIFT             (1U)
/*! OPS - Output Polarity Select
 *  0b0..True polarity.
 *  0b1..Inverted polarity.
 */
#define QTMR_CHANNEL_SCTRL_OPS(x)                (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_SCTRL_OPS_SHIFT)) & QTMR_CHANNEL_SCTRL_OPS_MASK)

#define QTMR_CHANNEL_SCTRL_FORCE_MASK            (0x4U)
#define QTMR_CHANNEL_SCTRL_FORCE_SHIFT           (2U)
/*! FORCE - Force OFLAG Output */
#define QTMR_CHANNEL_SCTRL_FORCE(x)              (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_SCTRL_FORCE_SHIFT)) & QTMR_CHANNEL_SCTRL_FORCE_MASK)

#define QTMR_CHANNEL_SCTRL_VAL_MASK              (0x8U)
#define QTMR_CHANNEL_SCTRL_VAL_SHIFT             (3U)
/*! VAL - Forced OFLAG Value */
#define QTMR_CHANNEL_SCTRL_VAL(x)                (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_SCTRL_VAL_SHIFT)) & QTMR_CHANNEL_SCTRL_VAL_MASK)

#define QTMR_CHANNEL_SCTRL_EEOF_MASK             (0x10U)
#define QTMR_CHANNEL_SCTRL_EEOF_SHIFT            (4U)
/*! EEOF - Enable External OFLAG Force */
#define QTMR_CHANNEL_SCTRL_EEOF(x)               (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_SCTRL_EEOF_SHIFT)) & QTMR_CHANNEL_SCTRL_EEOF_MASK)

#define QTMR_CHANNEL_SCTRL_MSTR_MASK             (0x20U)
#define QTMR_CHANNEL_SCTRL_MSTR_SHIFT            (5U)
/*! MSTR - Master Mode */
#define QTMR_CHANNEL_SCTRL_MSTR(x)               (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_SCTRL_MSTR_SHIFT)) & QTMR_CHANNEL_SCTRL_MSTR_MASK)

#define QTMR_CHANNEL_SCTRL_CAPTURE_MODE_MASK     (0xC0U)
#define QTMR_CHANNEL_SCTRL_CAPTURE_MODE_SHIFT    (6U)
/*! CAPTURE_MODE - Input Capture Mode
 *  0b00..Capture function is disabled
 *  0b01..Load capture register on rising edge (when IPS=0) or falling edge (when IPS=1) of input
 *  0b10..Load capture register on falling edge (when IPS=0) or rising edge (when IPS=1) of input
 *  0b11..Load capture register on both edges of input
 */
#define QTMR_CHANNEL_SCTRL_CAPTURE_MODE(x)       (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_SCTRL_CAPTURE_MODE_SHIFT)) & QTMR_CHANNEL_SCTRL_CAPTURE_MODE_MASK)

#define QTMR_CHANNEL_SCTRL_INPUT_MASK            (0x100U)
#define QTMR_CHANNEL_SCTRL_INPUT_SHIFT           (8U)
/*! INPUT - External Input Signal */
#define QTMR_CHANNEL_SCTRL_INPUT(x)              (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_SCTRL_INPUT_SHIFT)) & QTMR_CHANNEL_SCTRL_INPUT_MASK)

#define QTMR_CHANNEL_SCTRL_IPS_MASK              (0x200U)
#define QTMR_CHANNEL_SCTRL_IPS_SHIFT             (9U)
/*! IPS - Input Polarity Select */
#define QTMR_CHANNEL_SCTRL_IPS(x)                (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_SCTRL_IPS_SHIFT)) & QTMR_CHANNEL_SCTRL_IPS_MASK)

#define QTMR_CHANNEL_SCTRL_IEFIE_MASK            (0x400U)
#define QTMR_CHANNEL_SCTRL_IEFIE_SHIFT           (10U)
/*! IEFIE - Input Edge Flag Interrupt Enable */
#define QTMR_CHANNEL_SCTRL_IEFIE(x)              (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_SCTRL_IEFIE_SHIFT)) & QTMR_CHANNEL_SCTRL_IEFIE_MASK)

#define QTMR_CHANNEL_SCTRL_IEF_MASK              (0x800U)
#define QTMR_CHANNEL_SCTRL_IEF_SHIFT             (11U)
/*! IEF - Input Edge Flag */
#define QTMR_CHANNEL_SCTRL_IEF(x)                (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_SCTRL_IEF_SHIFT)) & QTMR_CHANNEL_SCTRL_IEF_MASK)

#define QTMR_CHANNEL_SCTRL_TOFIE_MASK            (0x1000U)
#define QTMR_CHANNEL_SCTRL_TOFIE_SHIFT           (12U)
/*! TOFIE - Timer Overflow Flag Interrupt Enable */
#define QTMR_CHANNEL_SCTRL_TOFIE(x)              (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_SCTRL_TOFIE_SHIFT)) & QTMR_CHANNEL_SCTRL_TOFIE_MASK)

#define QTMR_CHANNEL_SCTRL_TOF_MASK              (0x2000U)
#define QTMR_CHANNEL_SCTRL_TOF_SHIFT             (13U)
/*! TOF - Timer Overflow Flag */
#define QTMR_CHANNEL_SCTRL_TOF(x)                (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_SCTRL_TOF_SHIFT)) & QTMR_CHANNEL_SCTRL_TOF_MASK)

#define QTMR_CHANNEL_SCTRL_TCFIE_MASK            (0x4000U)
#define QTMR_CHANNEL_SCTRL_TCFIE_SHIFT           (14U)
/*! TCFIE - Timer Compare Flag Interrupt Enable */
#define QTMR_CHANNEL_SCTRL_TCFIE(x)              (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_SCTRL_TCFIE_SHIFT)) & QTMR_CHANNEL_SCTRL_TCFIE_MASK)

#define QTMR_CHANNEL_SCTRL_TCF_MASK              (0x8000U)
#define QTMR_CHANNEL_SCTRL_TCF_SHIFT             (15U)
/*! TCF - Timer Compare Flag */
#define QTMR_CHANNEL_SCTRL_TCF(x)                (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_SCTRL_TCF_SHIFT)) & QTMR_CHANNEL_SCTRL_TCF_MASK)
/*! @} */

/* The count of QTMR_CHANNEL_SCTRL */
#define QTMR_CHANNEL_SCTRL_COUNT                 (4U)

/*! @name CHANNEL_CMPLD1 - Timer Channel Comparator Load Register 1 */
/*! @{ */

#define QTMR_CHANNEL_CMPLD1_COMPARATOR_LOAD_1_MASK (0xFFFFFFFFU)
#define QTMR_CHANNEL_CMPLD1_COMPARATOR_LOAD_1_SHIFT (0U)
/*! COMPARATOR_LOAD_1 - COMPARATOR_LOAD_1 */
#define QTMR_CHANNEL_CMPLD1_COMPARATOR_LOAD_1(x) (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CMPLD1_COMPARATOR_LOAD_1_SHIFT)) & QTMR_CHANNEL_CMPLD1_COMPARATOR_LOAD_1_MASK)
/*! @} */

/* The count of QTMR_CHANNEL_CMPLD1 */
#define QTMR_CHANNEL_CMPLD1_COUNT                (4U)

/*! @name CHANNEL_CMPLD2 - Timer Channel Comparator Load Register 2 */
/*! @{ */

#define QTMR_CHANNEL_CMPLD2_COMPARATOR_LOAD_2_MASK (0xFFFFFFFFU)
#define QTMR_CHANNEL_CMPLD2_COMPARATOR_LOAD_2_SHIFT (0U)
/*! COMPARATOR_LOAD_2 - COMPARATOR_LOAD_2 */
#define QTMR_CHANNEL_CMPLD2_COMPARATOR_LOAD_2(x) (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CMPLD2_COMPARATOR_LOAD_2_SHIFT)) & QTMR_CHANNEL_CMPLD2_COMPARATOR_LOAD_2_MASK)
/*! @} */

/* The count of QTMR_CHANNEL_CMPLD2 */
#define QTMR_CHANNEL_CMPLD2_COUNT                (4U)

/*! @name CHANNEL_CSCTRL - Timer Channel Comparator Status and Control Register */
/*! @{ */

#define QTMR_CHANNEL_CSCTRL_CL1_MASK             (0x3U)
#define QTMR_CHANNEL_CSCTRL_CL1_SHIFT            (0U)
/*! CL1 - Compare Load Control 1
 *  0b00..Never preload
 *  0b01..Load upon successful compare with the value in COMP1
 *  0b10..Load upon successful compare with the value in COMP2
 *  0b11..Reserved
 */
#define QTMR_CHANNEL_CSCTRL_CL1(x)               (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CSCTRL_CL1_SHIFT)) & QTMR_CHANNEL_CSCTRL_CL1_MASK)

#define QTMR_CHANNEL_CSCTRL_CL2_MASK             (0xCU)
#define QTMR_CHANNEL_CSCTRL_CL2_SHIFT            (2U)
/*! CL2 - Compare Load Control 2
 *  0b00..Never preload
 *  0b01..Load upon successful compare with the value in COMP1
 *  0b10..Load upon successful compare with the value in COMP2
 *  0b11..Reserved
 */
#define QTMR_CHANNEL_CSCTRL_CL2(x)               (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CSCTRL_CL2_SHIFT)) & QTMR_CHANNEL_CSCTRL_CL2_MASK)

#define QTMR_CHANNEL_CSCTRL_TCF1_MASK            (0x10U)
#define QTMR_CHANNEL_CSCTRL_TCF1_SHIFT           (4U)
/*! TCF1 - Timer Compare 1 Interrupt Flag */
#define QTMR_CHANNEL_CSCTRL_TCF1(x)              (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CSCTRL_TCF1_SHIFT)) & QTMR_CHANNEL_CSCTRL_TCF1_MASK)

#define QTMR_CHANNEL_CSCTRL_TCF2_MASK            (0x20U)
#define QTMR_CHANNEL_CSCTRL_TCF2_SHIFT           (5U)
/*! TCF2 - Timer Compare 2 Interrupt Flag */
#define QTMR_CHANNEL_CSCTRL_TCF2(x)              (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CSCTRL_TCF2_SHIFT)) & QTMR_CHANNEL_CSCTRL_TCF2_MASK)

#define QTMR_CHANNEL_CSCTRL_TCF1EN_MASK          (0x40U)
#define QTMR_CHANNEL_CSCTRL_TCF1EN_SHIFT         (6U)
/*! TCF1EN - Timer Compare 1 Interrupt Enable */
#define QTMR_CHANNEL_CSCTRL_TCF1EN(x)            (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CSCTRL_TCF1EN_SHIFT)) & QTMR_CHANNEL_CSCTRL_TCF1EN_MASK)

#define QTMR_CHANNEL_CSCTRL_TCF2EN_MASK          (0x80U)
#define QTMR_CHANNEL_CSCTRL_TCF2EN_SHIFT         (7U)
/*! TCF2EN - Timer Compare 2 Interrupt Enable */
#define QTMR_CHANNEL_CSCTRL_TCF2EN(x)            (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CSCTRL_TCF2EN_SHIFT)) & QTMR_CHANNEL_CSCTRL_TCF2EN_MASK)

#define QTMR_CHANNEL_CSCTRL_OFLAG_MASK           (0x100U)
#define QTMR_CHANNEL_CSCTRL_OFLAG_SHIFT          (8U)
/*! OFLAG - Output flag */
#define QTMR_CHANNEL_CSCTRL_OFLAG(x)             (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CSCTRL_OFLAG_SHIFT)) & QTMR_CHANNEL_CSCTRL_OFLAG_MASK)

#define QTMR_CHANNEL_CSCTRL_UP_MASK              (0x200U)
#define QTMR_CHANNEL_CSCTRL_UP_SHIFT             (9U)
/*! UP - Counting Direction Indicator
 *  0b0..The last count was in the DOWN direction.
 *  0b1..The last count was in the UP direction.
 */
#define QTMR_CHANNEL_CSCTRL_UP(x)                (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CSCTRL_UP_SHIFT)) & QTMR_CHANNEL_CSCTRL_UP_MASK)

#define QTMR_CHANNEL_CSCTRL_TCI_MASK             (0x400U)
#define QTMR_CHANNEL_CSCTRL_TCI_SHIFT            (10U)
/*! TCI - Triggered Count Initialization Control
 *  0b0..Stop counter upon receiving a second trigger event while still counting from the first trigger event.
 *  0b1..Reload the counter upon receiving a second trigger event while still counting from the first trigger event.
 */
#define QTMR_CHANNEL_CSCTRL_TCI(x)               (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CSCTRL_TCI_SHIFT)) & QTMR_CHANNEL_CSCTRL_TCI_MASK)

#define QTMR_CHANNEL_CSCTRL_ROC_MASK             (0x800U)
#define QTMR_CHANNEL_CSCTRL_ROC_SHIFT            (11U)
/*! ROC - Reload on Capture
 *  0b0..Do not reload the counter on a capture event.
 *  0b1..Reload the counter on a capture event.
 */
#define QTMR_CHANNEL_CSCTRL_ROC(x)               (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CSCTRL_ROC_SHIFT)) & QTMR_CHANNEL_CSCTRL_ROC_MASK)

#define QTMR_CHANNEL_CSCTRL_ALT_LOAD_MASK        (0x1000U)
#define QTMR_CHANNEL_CSCTRL_ALT_LOAD_SHIFT       (12U)
/*! ALT_LOAD - Alternative Load Enable
 *  0b0..Counter can be re-initialized only with the LOAD register.
 *  0b1..Counter can be re-initialized with the LOAD or CMPLD2 registers depending on count direction.
 */
#define QTMR_CHANNEL_CSCTRL_ALT_LOAD(x)          (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CSCTRL_ALT_LOAD_SHIFT)) & QTMR_CHANNEL_CSCTRL_ALT_LOAD_MASK)

#define QTMR_CHANNEL_CSCTRL_FAULT_MASK           (0x2000U)
#define QTMR_CHANNEL_CSCTRL_FAULT_SHIFT          (13U)
/*! FAULT - Fault Enable
 *  0b0..Fault function disabled.
 *  0b1..Fault function enabled.
 */
#define QTMR_CHANNEL_CSCTRL_FAULT(x)             (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CSCTRL_FAULT_SHIFT)) & QTMR_CHANNEL_CSCTRL_FAULT_MASK)

#define QTMR_CHANNEL_CSCTRL_DBG_EN_MASK          (0xC000U)
#define QTMR_CHANNEL_CSCTRL_DBG_EN_SHIFT         (14U)
/*! DBG_EN - Debug Actions Enable
 *  0b00..Continue with normal operation during debug mode. (default)
 *  0b01..Halt TMR counter during debug mode.
 *  0b10..Force TMR output to logic 0 (prior to consideration of SCTRL[OPS]).
 *  0b11..Both halt counter and force output to 0 during debug mode.
 */
#define QTMR_CHANNEL_CSCTRL_DBG_EN(x)            (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_CSCTRL_DBG_EN_SHIFT)) & QTMR_CHANNEL_CSCTRL_DBG_EN_MASK)
/*! @} */

/* The count of QTMR_CHANNEL_CSCTRL */
#define QTMR_CHANNEL_CSCTRL_COUNT                (4U)

/*! @name CHANNEL_FILT - Timer Channel Input Filter Register */
/*! @{ */

#define QTMR_CHANNEL_FILT_FILT_PER_MASK          (0xFFU)
#define QTMR_CHANNEL_FILT_FILT_PER_SHIFT         (0U)
/*! FILT_PER - Input Filter Sample Period */
#define QTMR_CHANNEL_FILT_FILT_PER(x)            (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_FILT_FILT_PER_SHIFT)) & QTMR_CHANNEL_FILT_FILT_PER_MASK)

#define QTMR_CHANNEL_FILT_FILT_CNT_MASK          (0x700U)
#define QTMR_CHANNEL_FILT_FILT_CNT_SHIFT         (8U)
/*! FILT_CNT - Input Filter Sample Count */
#define QTMR_CHANNEL_FILT_FILT_CNT(x)            (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_FILT_FILT_CNT_SHIFT)) & QTMR_CHANNEL_FILT_FILT_CNT_MASK)
/*! @} */

/* The count of QTMR_CHANNEL_FILT */
#define QTMR_CHANNEL_FILT_COUNT                  (4U)

/*! @name CHANNEL_DMA - Timer Channel DMA Enable Register */
/*! @{ */

#define QTMR_CHANNEL_DMA_IEFDE_MASK              (0x1U)
#define QTMR_CHANNEL_DMA_IEFDE_SHIFT             (0U)
/*! IEFDE - Input Edge Flag DMA Enable */
#define QTMR_CHANNEL_DMA_IEFDE(x)                (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_DMA_IEFDE_SHIFT)) & QTMR_CHANNEL_DMA_IEFDE_MASK)

#define QTMR_CHANNEL_DMA_CMPLD1DE_MASK           (0x2U)
#define QTMR_CHANNEL_DMA_CMPLD1DE_SHIFT          (1U)
/*! CMPLD1DE - Comparator Preload Register 1 DMA Enable */
#define QTMR_CHANNEL_DMA_CMPLD1DE(x)             (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_DMA_CMPLD1DE_SHIFT)) & QTMR_CHANNEL_DMA_CMPLD1DE_MASK)

#define QTMR_CHANNEL_DMA_CMPLD2DE_MASK           (0x4U)
#define QTMR_CHANNEL_DMA_CMPLD2DE_SHIFT          (2U)
/*! CMPLD2DE - Comparator Preload Register 2 DMA Enable */
#define QTMR_CHANNEL_DMA_CMPLD2DE(x)             (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_DMA_CMPLD2DE_SHIFT)) & QTMR_CHANNEL_DMA_CMPLD2DE_MASK)
/*! @} */

/* The count of QTMR_CHANNEL_DMA */
#define QTMR_CHANNEL_DMA_COUNT                   (4U)

/*! @name CHANNEL_ENBL - Timer Channel Enable Register */
/*! @{ */

#define QTMR_CHANNEL_ENBL_ENBL_MASK              (0xFU)
#define QTMR_CHANNEL_ENBL_ENBL_SHIFT             (0U)
/*! ENBL - Timer Channel Enable
 *  0b0000..Timer channel is disabled.
 *  0b0001..Timer channel is enabled. (default)
 */
#define QTMR_CHANNEL_ENBL_ENBL(x)                (((uint32_t)(((uint32_t)(x)) << QTMR_CHANNEL_ENBL_ENBL_SHIFT)) & QTMR_CHANNEL_ENBL_ENBL_MASK)
/*! @} */

/* The count of QTMR_CHANNEL_ENBL */
#define QTMR_CHANNEL_ENBL_COUNT                  (4U)


/*!
 * @}
 */ /* end of group QTMR_Register_Masks */


/* QTMR - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral AON__QTMR0 base address */
  #define AON__QTMR0_BASE                          (0xB008E000u)
  /** Peripheral AON__QTMR0 base address */
  #define AON__QTMR0_BASE_NS                       (0xA008E000u)
  /** Peripheral AON__QTMR0 base pointer */
  #define AON__QTMR0                               ((QTMR_Type *)AON__QTMR0_BASE)
  /** Peripheral AON__QTMR0 base pointer */
  #define AON__QTMR0_NS                            ((QTMR_Type *)AON__QTMR0_BASE_NS)
  /** Peripheral AON__QTMR1 base address */
  #define AON__QTMR1_BASE                          (0xB008F000u)
  /** Peripheral AON__QTMR1 base address */
  #define AON__QTMR1_BASE_NS                       (0xA008F000u)
  /** Peripheral AON__QTMR1 base pointer */
  #define AON__QTMR1                               ((QTMR_Type *)AON__QTMR1_BASE)
  /** Peripheral AON__QTMR1 base pointer */
  #define AON__QTMR1_NS                            ((QTMR_Type *)AON__QTMR1_BASE_NS)
  /** Array initializer of QTMR peripheral base addresses */
  #define QTMR_BASE_ADDRS                          { AON__QTMR0_BASE, AON__QTMR1_BASE }
  /** Array initializer of QTMR peripheral base pointers */
  #define QTMR_BASE_PTRS                           { AON__QTMR0, AON__QTMR1 }
  /** Array initializer of QTMR peripheral base addresses */
  #define QTMR_BASE_ADDRS_NS                       { AON__QTMR0_BASE_NS, AON__QTMR1_BASE_NS }
  /** Array initializer of QTMR peripheral base pointers */
  #define QTMR_BASE_PTRS_NS                        { AON__QTMR0_NS, AON__QTMR1_NS }
#else
  /** Peripheral AON__QTMR0 base address */
  #define AON__QTMR0_BASE                          (0xA008E000u)
  /** Peripheral AON__QTMR0 base pointer */
  #define AON__QTMR0                               ((QTMR_Type *)AON__QTMR0_BASE)
  /** Peripheral AON__QTMR1 base address */
  #define AON__QTMR1_BASE                          (0xA008F000u)
  /** Peripheral AON__QTMR1 base pointer */
  #define AON__QTMR1                               ((QTMR_Type *)AON__QTMR1_BASE)
  /** Array initializer of QTMR peripheral base addresses */
  #define QTMR_BASE_ADDRS                          { AON__QTMR0_BASE, AON__QTMR1_BASE }
  /** Array initializer of QTMR peripheral base pointers */
  #define QTMR_BASE_PTRS                           { AON__QTMR0, AON__QTMR1 }
#endif

/*!
 * @}
 */ /* end of group QTMR_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- RTC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup RTC_Peripheral_Access_Layer RTC Peripheral Access Layer
 * @{
 */

/** RTC - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[256];
  __IO uint32_t CONFIG;                            /**< Configuration, offset: 0x100 */
  __IO uint32_t CNT_H;                             /**< Counter High, offset: 0x104 */
  __IO uint32_t CNT_M;                             /**< Counter Middle, offset: 0x108 */
  __IO uint32_t CNT_L;                             /**< Counter Low, offset: 0x10C */
  __IO uint32_t YEAR;                              /**< Year, offset: 0x110 */
  __IO uint32_t MONTH;                             /**< Month, offset: 0x114 */
  __IO uint32_t HOUR_M;                            /**< Hour Minute, offset: 0x118 */
  __IO uint32_t SEC_HUND;                          /**< Second Hundredth, offset: 0x11C */
  __IO uint32_t INT;                               /**< Interrupts, offset: 0x120 */
  __O  uint32_t ALARM_H;                           /**< Alarm High, offset: 0x124 */
  __O  uint32_t ALARM_MID;                         /**< Alarm Middle, offset: 0x128 */
  __O  uint32_t ALARM_LOW;                         /**< Alarm Low, offset: 0x12C */
  __O  uint32_t BCD_ALARM_H;                       /**< BCD Alarm Hour, offset: 0x130 */
  __O  uint32_t BCD_ALARM_MIN;                     /**< BCD Alarm, offset: 0x134 */
  __O  uint32_t BCD_ALARM_L;                       /**< BCD Alarm Low, offset: 0x138 */
  __IO uint32_t WDT_SET_VA;                        /**< WDT Set Value, offset: 0x13C */
  __IO uint32_t TAMP_CTRL;                         /**< Tamper Control, offset: 0x140 */
  __IO uint32_t RTC_COUNT[3];                      /**< Latched RTC Counter, array offset: 0x144, array step: 0x4 */
  __IO uint32_t SECURE_KEY[8];                     /**< Secure Key, array offset: 0x150, array step: 0x4 */
  __IO uint32_t RTC_ALV_DTCT;                      /**< RTC Alive Detector, offset: 0x170 */
} RTC_Type;

/* ----------------------------------------------------------------------------
   -- RTC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup RTC_Register_Masks RTC Register Masks
 * @{
 */

/*! @name CONFIG - Configuration */
/*! @{ */

#define RTC_CONFIG_EN_MASK                       (0x1U)
#define RTC_CONFIG_EN_SHIFT                      (0U)
/*! EN - Enable */
#define RTC_CONFIG_EN(x)                         (((uint32_t)(((uint32_t)(x)) << RTC_CONFIG_EN_SHIFT)) & RTC_CONFIG_EN_MASK)

#define RTC_CONFIG_FREE_RUNNING_MASK             (0x2U)
#define RTC_CONFIG_FREE_RUNNING_SHIFT            (1U)
/*! FREE_RUNNING - FREE_RUNNING
 *  0b0..Time date format
 *  0b1..Free running counter
 */
#define RTC_CONFIG_FREE_RUNNING(x)               (((uint32_t)(((uint32_t)(x)) << RTC_CONFIG_FREE_RUNNING_SHIFT)) & RTC_CONFIG_FREE_RUNNING_MASK)

#define RTC_CONFIG_WDOG_EN_MASK                  (0x4U)
#define RTC_CONFIG_WDOG_EN_SHIFT                 (2U)
/*! WDOG_EN - Watchdog Enable */
#define RTC_CONFIG_WDOG_EN(x)                    (((uint32_t)(((uint32_t)(x)) << RTC_CONFIG_WDOG_EN_SHIFT)) & RTC_CONFIG_WDOG_EN_MASK)

#define RTC_CONFIG_SW_RST_MASK                   (0x20U)
#define RTC_CONFIG_SW_RST_SHIFT                  (5U)
/*! SW_RST - Software Reset */
#define RTC_CONFIG_SW_RST(x)                     (((uint32_t)(((uint32_t)(x)) << RTC_CONFIG_SW_RST_SHIFT)) & RTC_CONFIG_SW_RST_MASK)

#define RTC_CONFIG_ALARM0_DIS_MASK               (0x40U)
#define RTC_CONFIG_ALARM0_DIS_SHIFT              (6U)
/*! ALARM0_DIS - Alarm0 Disable */
#define RTC_CONFIG_ALARM0_DIS(x)                 (((uint32_t)(((uint32_t)(x)) << RTC_CONFIG_ALARM0_DIS_SHIFT)) & RTC_CONFIG_ALARM0_DIS_MASK)

#define RTC_CONFIG_ALARM1_DIS_MASK               (0x80U)
#define RTC_CONFIG_ALARM1_DIS_SHIFT              (7U)
/*! ALARM1_DIS - Alarm1 Disable */
#define RTC_CONFIG_ALARM1_DIS(x)                 (((uint32_t)(((uint32_t)(x)) << RTC_CONFIG_ALARM1_DIS_SHIFT)) & RTC_CONFIG_ALARM1_DIS_MASK)

#define RTC_CONFIG_ALARM2_DIS_MASK               (0x100U)
#define RTC_CONFIG_ALARM2_DIS_SHIFT              (8U)
/*! ALARM2_DIS - Alarm2 Disable */
#define RTC_CONFIG_ALARM2_DIS(x)                 (((uint32_t)(((uint32_t)(x)) << RTC_CONFIG_ALARM2_DIS_SHIFT)) & RTC_CONFIG_ALARM2_DIS_MASK)

#define RTC_CONFIG_IF_READY_MASK                 (0x200U)
#define RTC_CONFIG_IF_READY_SHIFT                (9U)
/*! IF_READY - Interface Ready
 *  0b0..RTC interface is busy, CPU should wait before start the next transaction
 *  0b1..RTC interface is idle, the CPU can start the next transaction
 */
#define RTC_CONFIG_IF_READY(x)                   (((uint32_t)(((uint32_t)(x)) << RTC_CONFIG_IF_READY_SHIFT)) & RTC_CONFIG_IF_READY_MASK)

#define RTC_CONFIG_READ_COLL_MASK                (0x400U)
#define RTC_CONFIG_READ_COLL_SHIFT               (10U)
/*! READ_COLL - Read Collision */
#define RTC_CONFIG_READ_COLL(x)                  (((uint32_t)(((uint32_t)(x)) << RTC_CONFIG_READ_COLL_SHIFT)) & RTC_CONFIG_READ_COLL_MASK)

#define RTC_CONFIG_K_EN_MASK                     (0x800U)
#define RTC_CONFIG_K_EN_SHIFT                    (11U)
/*! K_EN - 2K Enable */
#define RTC_CONFIG_K_EN(x)                       (((uint32_t)(((uint32_t)(x)) << RTC_CONFIG_K_EN_SHIFT)) & RTC_CONFIG_K_EN_MASK)

#define RTC_CONFIG_XTAL32_EN_MASK                (0x1000U)
#define RTC_CONFIG_XTAL32_EN_SHIFT               (12U)
/*! XTAL32_EN - XTAL32 Enable */
#define RTC_CONFIG_XTAL32_EN(x)                  (((uint32_t)(((uint32_t)(x)) << RTC_CONFIG_XTAL32_EN_SHIFT)) & RTC_CONFIG_XTAL32_EN_MASK)
/*! @} */

/*! @name CNT_H - Counter High */
/*! @{ */

#define RTC_CNT_H_CTRL_HIGH_MASK                 (0xFFU)
#define RTC_CNT_H_CTRL_HIGH_SHIFT                (0U)
/*! CTRL_HIGH - Control High */
#define RTC_CNT_H_CTRL_HIGH(x)                   (((uint32_t)(((uint32_t)(x)) << RTC_CNT_H_CTRL_HIGH_SHIFT)) & RTC_CNT_H_CTRL_HIGH_MASK)
/*! @} */

/*! @name CNT_M - Counter Middle */
/*! @{ */

#define RTC_CNT_M_CTRL_MIDDLE_MASK               (0xFFFFU)
#define RTC_CNT_M_CTRL_MIDDLE_SHIFT              (0U)
/*! CTRL_MIDDLE - Control Middle */
#define RTC_CNT_M_CTRL_MIDDLE(x)                 (((uint32_t)(((uint32_t)(x)) << RTC_CNT_M_CTRL_MIDDLE_SHIFT)) & RTC_CNT_M_CTRL_MIDDLE_MASK)
/*! @} */

/*! @name CNT_L - Counter Low */
/*! @{ */

#define RTC_CNT_L_CTRL_LOW_MASK                  (0xFFFFU)
#define RTC_CNT_L_CTRL_LOW_SHIFT                 (0U)
/*! CTRL_LOW - Control Low */
#define RTC_CNT_L_CTRL_LOW(x)                    (((uint32_t)(((uint32_t)(x)) << RTC_CNT_L_CTRL_LOW_SHIFT)) & RTC_CNT_L_CTRL_LOW_MASK)
/*! @} */

/*! @name YEAR - Year */
/*! @{ */

#define RTC_YEAR_YEAR_MASK                       (0x7FU)
#define RTC_YEAR_YEAR_SHIFT                      (0U)
#define RTC_YEAR_YEAR(x)                         (((uint32_t)(((uint32_t)(x)) << RTC_YEAR_YEAR_SHIFT)) & RTC_YEAR_YEAR_MASK)
/*! @} */

/*! @name MONTH - Month */
/*! @{ */

#define RTC_MONTH_DAY_MASK                       (0x1FU)
#define RTC_MONTH_DAY_SHIFT                      (0U)
/*! DAY - DAY */
#define RTC_MONTH_DAY(x)                         (((uint32_t)(((uint32_t)(x)) << RTC_MONTH_DAY_SHIFT)) & RTC_MONTH_DAY_MASK)

#define RTC_MONTH_MONTH_MASK                     (0xF00U)
#define RTC_MONTH_MONTH_SHIFT                    (8U)
/*! MONTH - Month
 *  0b0000..January
 *  0b0001..February
 *  0b0010..March
 *  0b0100..April
 *  0b0101..May
 *  0b0110..June
 *  0b0111..July
 *  0b1000..August
 *  0b1001..September
 */
#define RTC_MONTH_MONTH(x)                       (((uint32_t)(((uint32_t)(x)) << RTC_MONTH_MONTH_SHIFT)) & RTC_MONTH_MONTH_MASK)

#define RTC_MONTH_WEEK_MASK                      (0xE000U)
#define RTC_MONTH_WEEK_SHIFT                     (13U)
/*! WEEK - Day of the week
 *  0b000..Sunday
 *  0b001..Monday
 *  0b010..Tuesday
 *  0b011..Wednesday
 *  0b100..Thursday
 *  0b101..Friday
 *  0b110..Saturday
 */
#define RTC_MONTH_WEEK(x)                        (((uint32_t)(((uint32_t)(x)) << RTC_MONTH_WEEK_SHIFT)) & RTC_MONTH_WEEK_MASK)
/*! @} */

/*! @name HOUR_M - Hour Minute */
/*! @{ */

#define RTC_HOUR_M_MIN_MASK                      (0x3FU)
#define RTC_HOUR_M_MIN_SHIFT                     (0U)
/*! MIN - Minute */
#define RTC_HOUR_M_MIN(x)                        (((uint32_t)(((uint32_t)(x)) << RTC_HOUR_M_MIN_SHIFT)) & RTC_HOUR_M_MIN_MASK)

#define RTC_HOUR_M_HOUR_MASK                     (0x1F00U)
#define RTC_HOUR_M_HOUR_SHIFT                    (8U)
/*! HOUR - Hour */
#define RTC_HOUR_M_HOUR(x)                       (((uint32_t)(((uint32_t)(x)) << RTC_HOUR_M_HOUR_SHIFT)) & RTC_HOUR_M_HOUR_MASK)
/*! @} */

/*! @name SEC_HUND - Second Hundredth */
/*! @{ */

#define RTC_SEC_HUND_HUND_MASK                   (0x7FU)
#define RTC_SEC_HUND_HUND_SHIFT                  (0U)
/*! HUND - Hundredth */
#define RTC_SEC_HUND_HUND(x)                     (((uint32_t)(((uint32_t)(x)) << RTC_SEC_HUND_HUND_SHIFT)) & RTC_SEC_HUND_HUND_MASK)

#define RTC_SEC_HUND_SEC_MASK                    (0x3F00U)
#define RTC_SEC_HUND_SEC_SHIFT                   (8U)
/*! SEC - Second */
#define RTC_SEC_HUND_SEC(x)                      (((uint32_t)(((uint32_t)(x)) << RTC_SEC_HUND_SEC_SHIFT)) & RTC_SEC_HUND_SEC_MASK)
/*! @} */

/*! @name INT - Interrupts */
/*! @{ */

#define RTC_INT_ALARM0_IF_MASK                   (0x1U)
#define RTC_INT_ALARM0_IF_SHIFT                  (0U)
/*! ALARM0_IF - Alarm 0 interrupt flag, write 1 to this bit will reset the flag */
#define RTC_INT_ALARM0_IF(x)                     (((uint32_t)(((uint32_t)(x)) << RTC_INT_ALARM0_IF_SHIFT)) & RTC_INT_ALARM0_IF_MASK)

#define RTC_INT_ALARM1_IF_MASK                   (0x2U)
#define RTC_INT_ALARM1_IF_SHIFT                  (1U)
/*! ALARM1_IF - Alarm 1 interrupt flag, write 1 to this bit will reset the flag */
#define RTC_INT_ALARM1_IF(x)                     (((uint32_t)(((uint32_t)(x)) << RTC_INT_ALARM1_IF_SHIFT)) & RTC_INT_ALARM1_IF_MASK)

#define RTC_INT_ALARM2_IF_MASK                   (0x4U)
#define RTC_INT_ALARM2_IF_SHIFT                  (2U)
/*! ALARM2_IF - Alarm 2 interrupt flag, write 1 to this bit will reset the flag */
#define RTC_INT_ALARM2_IF(x)                     (((uint32_t)(((uint32_t)(x)) << RTC_INT_ALARM2_IF_SHIFT)) & RTC_INT_ALARM2_IF_MASK)

#define RTC_INT_XTAL_FAIL_IF_MASK                (0x8U)
#define RTC_INT_XTAL_FAIL_IF_SHIFT               (3U)
/*! XTAL_FAIL_IF - XTAL failed interrupt flag, write 1 to this bit will reset the flag */
#define RTC_INT_XTAL_FAIL_IF(x)                  (((uint32_t)(((uint32_t)(x)) << RTC_INT_XTAL_FAIL_IF_SHIFT)) & RTC_INT_XTAL_FAIL_IF_MASK)

#define RTC_INT_WDT_IF_MASK                      (0x10U)
#define RTC_INT_WDT_IF_SHIFT                     (4U)
/*! WDT_IF - Watch Dog Interrupt Flag */
#define RTC_INT_WDT_IF(x)                        (((uint32_t)(((uint32_t)(x)) << RTC_INT_WDT_IF_SHIFT)) & RTC_INT_WDT_IF_MASK)

#define RTC_INT_TEMP_DET_PIN0_MASK               (0x20U)
#define RTC_INT_TEMP_DET_PIN0_SHIFT              (5U)
/*! TEMP_DET_PIN0 - Tamper Detect Pin 0 */
#define RTC_INT_TEMP_DET_PIN0(x)                 (((uint32_t)(((uint32_t)(x)) << RTC_INT_TEMP_DET_PIN0_SHIFT)) & RTC_INT_TEMP_DET_PIN0_MASK)

#define RTC_INT_TEMP_DET_PIN1_MASK               (0x40U)
#define RTC_INT_TEMP_DET_PIN1_SHIFT              (6U)
/*! TEMP_DET_PIN1 - Tamper Detect Pin 1 */
#define RTC_INT_TEMP_DET_PIN1(x)                 (((uint32_t)(((uint32_t)(x)) << RTC_INT_TEMP_DET_PIN1_SHIFT)) & RTC_INT_TEMP_DET_PIN1_MASK)

#define RTC_INT_ALARM0_IE_MASK                   (0x100U)
#define RTC_INT_ALARM0_IE_SHIFT                  (8U)
/*! ALARM0_IE - Alarm0 Interrupt Enable */
#define RTC_INT_ALARM0_IE(x)                     (((uint32_t)(((uint32_t)(x)) << RTC_INT_ALARM0_IE_SHIFT)) & RTC_INT_ALARM0_IE_MASK)

#define RTC_INT_ALARM1_IE_MASK                   (0x200U)
#define RTC_INT_ALARM1_IE_SHIFT                  (9U)
/*! ALARM1_IE - Alarm1 Interrupt Enable */
#define RTC_INT_ALARM1_IE(x)                     (((uint32_t)(((uint32_t)(x)) << RTC_INT_ALARM1_IE_SHIFT)) & RTC_INT_ALARM1_IE_MASK)

#define RTC_INT_ALARM2_IE_MASK                   (0x400U)
#define RTC_INT_ALARM2_IE_SHIFT                  (10U)
/*! ALARM2_IE - Alarm 2 Interrupt Enable */
#define RTC_INT_ALARM2_IE(x)                     (((uint32_t)(((uint32_t)(x)) << RTC_INT_ALARM2_IE_SHIFT)) & RTC_INT_ALARM2_IE_MASK)

#define RTC_INT_XTAL_FAIL_IE_MASK                (0x800U)
#define RTC_INT_XTAL_FAIL_IE_SHIFT               (11U)
/*! XTAL_FAIL_IE - XTAL Fail Interrupt Enable */
#define RTC_INT_XTAL_FAIL_IE(x)                  (((uint32_t)(((uint32_t)(x)) << RTC_INT_XTAL_FAIL_IE_SHIFT)) & RTC_INT_XTAL_FAIL_IE_MASK)

#define RTC_INT_WDT_IE_MASK                      (0x1000U)
#define RTC_INT_WDT_IE_SHIFT                     (12U)
/*! WDT_IE - Watch dog interrupt enable */
#define RTC_INT_WDT_IE(x)                        (((uint32_t)(((uint32_t)(x)) << RTC_INT_WDT_IE_SHIFT)) & RTC_INT_WDT_IE_MASK)

#define RTC_INT_TMP_DET_PIN0_IE_MASK             (0x2000U)
#define RTC_INT_TMP_DET_PIN0_IE_SHIFT            (13U)
/*! TMP_DET_PIN0_IE - Temperature Detect Pin0 Interrupt Enable */
#define RTC_INT_TMP_DET_PIN0_IE(x)               (((uint32_t)(((uint32_t)(x)) << RTC_INT_TMP_DET_PIN0_IE_SHIFT)) & RTC_INT_TMP_DET_PIN0_IE_MASK)

#define RTC_INT_TMP_DET_PIN1_IE_MASK             (0x4000U)
#define RTC_INT_TMP_DET_PIN1_IE_SHIFT            (14U)
/*! TMP_DET_PIN1_IE - Temperature Detect Pin1 Interrupt Enable */
#define RTC_INT_TMP_DET_PIN1_IE(x)               (((uint32_t)(((uint32_t)(x)) << RTC_INT_TMP_DET_PIN1_IE_SHIFT)) & RTC_INT_TMP_DET_PIN1_IE_MASK)
/*! @} */

/*! @name ALARM_H - Alarm High */
/*! @{ */

#define RTC_ALARM_H_ALARM_MASK                   (0xFFU)
#define RTC_ALARM_H_ALARM_SHIFT                  (0U)
/*! ALARM - ALARMN */
#define RTC_ALARM_H_ALARM(x)                     (((uint32_t)(((uint32_t)(x)) << RTC_ALARM_H_ALARM_SHIFT)) & RTC_ALARM_H_ALARM_MASK)

#define RTC_ALARM_H_ALARM_NUM_MASK               (0x6000U)
#define RTC_ALARM_H_ALARM_NUM_SHIFT              (13U)
/*! ALARM_NUM - Alarm Number */
#define RTC_ALARM_H_ALARM_NUM(x)                 (((uint32_t)(((uint32_t)(x)) << RTC_ALARM_H_ALARM_NUM_SHIFT)) & RTC_ALARM_H_ALARM_NUM_MASK)

#define RTC_ALARM_H_ALARM_REP_MASK               (0x8000U)
#define RTC_ALARM_H_ALARM_REP_SHIFT              (15U)
/*! ALARM_REP - Alarm Repeat */
#define RTC_ALARM_H_ALARM_REP(x)                 (((uint32_t)(((uint32_t)(x)) << RTC_ALARM_H_ALARM_REP_SHIFT)) & RTC_ALARM_H_ALARM_REP_MASK)
/*! @} */

/*! @name ALARM_MID - Alarm Middle */
/*! @{ */

#define RTC_ALARM_MID_ALARM_M_MASK               (0xFFFFU)
#define RTC_ALARM_MID_ALARM_M_SHIFT              (0U)
/*! ALARM_M - Alarmn Middle */
#define RTC_ALARM_MID_ALARM_M(x)                 (((uint32_t)(((uint32_t)(x)) << RTC_ALARM_MID_ALARM_M_SHIFT)) & RTC_ALARM_MID_ALARM_M_MASK)
/*! @} */

/*! @name ALARM_LOW - Alarm Low */
/*! @{ */

#define RTC_ALARM_LOW_ALARMN_L_MASK              (0xFFFFU)
#define RTC_ALARM_LOW_ALARMN_L_SHIFT             (0U)
/*! ALARMN_L - Alarmn Low */
#define RTC_ALARM_LOW_ALARMN_L(x)                (((uint32_t)(((uint32_t)(x)) << RTC_ALARM_LOW_ALARMN_L_SHIFT)) & RTC_ALARM_LOW_ALARMN_L_MASK)
/*! @} */

/*! @name BCD_ALARM_H - BCD Alarm Hour */
/*! @{ */

#define RTC_BCD_ALARM_H_DAY_WEEK_MASK            (0x7FU)
#define RTC_BCD_ALARM_H_DAY_WEEK_SHIFT           (0U)
/*! DAY_WEEK - Alarm Day of Week */
#define RTC_BCD_ALARM_H_DAY_WEEK(x)              (((uint32_t)(((uint32_t)(x)) << RTC_BCD_ALARM_H_DAY_WEEK_SHIFT)) & RTC_BCD_ALARM_H_DAY_WEEK_MASK)

#define RTC_BCD_ALARM_H_USE_DAY_MO_MASK          (0x80U)
#define RTC_BCD_ALARM_H_USE_DAY_MO_SHIFT         (7U)
/*! USE_DAY_MO - Alarm Use Day of Month */
#define RTC_BCD_ALARM_H_USE_DAY_MO(x)            (((uint32_t)(((uint32_t)(x)) << RTC_BCD_ALARM_H_USE_DAY_MO_SHIFT)) & RTC_BCD_ALARM_H_USE_DAY_MO_MASK)

#define RTC_BCD_ALARM_H_MONTH_MASK               (0xF00U)
#define RTC_BCD_ALARM_H_MONTH_SHIFT              (8U)
/*! MONTH - Alarm Month
 *  0b0000..January
 *  0b0001..February
 *  0b0010..March
 *  0b0011..April
 *  0b0100..May
 *  0b0101..June
 *  0b0110..July
 *  0b0111..August
 *  0b1000..September
 *  0b1001..October
 *  0b1010..November
 *  0b1011..December
 */
#define RTC_BCD_ALARM_H_MONTH(x)                 (((uint32_t)(((uint32_t)(x)) << RTC_BCD_ALARM_H_MONTH_SHIFT)) & RTC_BCD_ALARM_H_MONTH_MASK)

#define RTC_BCD_ALARM_H_USE_MO_MASK              (0x1000U)
#define RTC_BCD_ALARM_H_USE_MO_SHIFT             (12U)
/*! USE_MO - Alarm Use Month */
#define RTC_BCD_ALARM_H_USE_MO(x)                (((uint32_t)(((uint32_t)(x)) << RTC_BCD_ALARM_H_USE_MO_SHIFT)) & RTC_BCD_ALARM_H_USE_MO_MASK)

#define RTC_BCD_ALARM_H_NUM_MASK                 (0x6000U)
#define RTC_BCD_ALARM_H_NUM_SHIFT                (13U)
/*! NUM - Alarm Number */
#define RTC_BCD_ALARM_H_NUM(x)                   (((uint32_t)(((uint32_t)(x)) << RTC_BCD_ALARM_H_NUM_SHIFT)) & RTC_BCD_ALARM_H_NUM_MASK)

#define RTC_BCD_ALARM_H_REP_MASK                 (0x8000U)
#define RTC_BCD_ALARM_H_REP_SHIFT                (15U)
/*! REP - Alarm Repeat */
#define RTC_BCD_ALARM_H_REP(x)                   (((uint32_t)(((uint32_t)(x)) << RTC_BCD_ALARM_H_REP_SHIFT)) & RTC_BCD_ALARM_H_REP_MASK)
/*! @} */

/*! @name BCD_ALARM_MIN - BCD Alarm */
/*! @{ */

#define RTC_BCD_ALARM_MIN_MIN_MASK               (0x3FU)
#define RTC_BCD_ALARM_MIN_MIN_SHIFT              (0U)
/*! MIN - Alarm Minute */
#define RTC_BCD_ALARM_MIN_MIN(x)                 (((uint32_t)(((uint32_t)(x)) << RTC_BCD_ALARM_MIN_MIN_SHIFT)) & RTC_BCD_ALARM_MIN_MIN_MASK)

#define RTC_BCD_ALARM_MIN_HOUR_MASK              (0x7C0U)
#define RTC_BCD_ALARM_MIN_HOUR_SHIFT             (6U)
/*! HOUR - Alarm Hour */
#define RTC_BCD_ALARM_MIN_HOUR(x)                (((uint32_t)(((uint32_t)(x)) << RTC_BCD_ALARM_MIN_HOUR_SHIFT)) & RTC_BCD_ALARM_MIN_HOUR_MASK)

#define RTC_BCD_ALARM_MIN_DAY_MO_MASK            (0xF800U)
#define RTC_BCD_ALARM_MIN_DAY_MO_SHIFT           (11U)
/*! DAY_MO - Alarm Day of Month */
#define RTC_BCD_ALARM_MIN_DAY_MO(x)              (((uint32_t)(((uint32_t)(x)) << RTC_BCD_ALARM_MIN_DAY_MO_SHIFT)) & RTC_BCD_ALARM_MIN_DAY_MO_MASK)
/*! @} */

/*! @name BCD_ALARM_L - BCD Alarm Low */
/*! @{ */

#define RTC_BCD_ALARM_L_HUND_MASK                (0x7FU)
#define RTC_BCD_ALARM_L_HUND_SHIFT               (0U)
/*! HUND - Alarm Hundredth */
#define RTC_BCD_ALARM_L_HUND(x)                  (((uint32_t)(((uint32_t)(x)) << RTC_BCD_ALARM_L_HUND_SHIFT)) & RTC_BCD_ALARM_L_HUND_MASK)

#define RTC_BCD_ALARM_L_USE_SEC_MASK             (0x80U)
#define RTC_BCD_ALARM_L_USE_SEC_SHIFT            (7U)
/*! USE_SEC - Alarm Use Second */
#define RTC_BCD_ALARM_L_USE_SEC(x)               (((uint32_t)(((uint32_t)(x)) << RTC_BCD_ALARM_L_USE_SEC_SHIFT)) & RTC_BCD_ALARM_L_USE_SEC_MASK)

#define RTC_BCD_ALARM_L_SEC_MASK                 (0x3F00U)
#define RTC_BCD_ALARM_L_SEC_SHIFT                (8U)
/*! SEC - Alarm Second */
#define RTC_BCD_ALARM_L_SEC(x)                   (((uint32_t)(((uint32_t)(x)) << RTC_BCD_ALARM_L_SEC_SHIFT)) & RTC_BCD_ALARM_L_SEC_MASK)

#define RTC_BCD_ALARM_L_USE_MIN_MASK             (0x4000U)
#define RTC_BCD_ALARM_L_USE_MIN_SHIFT            (14U)
/*! USE_MIN - Alarm Use Minute */
#define RTC_BCD_ALARM_L_USE_MIN(x)               (((uint32_t)(((uint32_t)(x)) << RTC_BCD_ALARM_L_USE_MIN_SHIFT)) & RTC_BCD_ALARM_L_USE_MIN_MASK)

#define RTC_BCD_ALARM_L_USE_HOUR_MASK            (0x8000U)
#define RTC_BCD_ALARM_L_USE_HOUR_SHIFT           (15U)
/*! USE_HOUR - Alarm Use Hour */
#define RTC_BCD_ALARM_L_USE_HOUR(x)              (((uint32_t)(((uint32_t)(x)) << RTC_BCD_ALARM_L_USE_HOUR_SHIFT)) & RTC_BCD_ALARM_L_USE_HOUR_MASK)
/*! @} */

/*! @name WDT_SET_VA - WDT Set Value */
/*! @{ */

#define RTC_WDT_SET_VA_WDT_CNTR_MASK             (0xFFFFU)
#define RTC_WDT_SET_VA_WDT_CNTR_SHIFT            (0U)
/*! WDT_CNTR - WDT_CNTR */
#define RTC_WDT_SET_VA_WDT_CNTR(x)               (((uint32_t)(((uint32_t)(x)) << RTC_WDT_SET_VA_WDT_CNTR_SHIFT)) & RTC_WDT_SET_VA_WDT_CNTR_MASK)
/*! @} */

/*! @name TAMP_CTRL - Tamper Control */
/*! @{ */

#define RTC_TAMP_CTRL_TAMP_LOG_EN_MASK           (0x1U)
#define RTC_TAMP_CTRL_TAMP_LOG_EN_SHIFT          (0U)
/*! TAMP_LOG_EN - Tamper Logic Enable */
#define RTC_TAMP_CTRL_TAMP_LOG_EN(x)             (((uint32_t)(((uint32_t)(x)) << RTC_TAMP_CTRL_TAMP_LOG_EN_SHIFT)) & RTC_TAMP_CTRL_TAMP_LOG_EN_MASK)

#define RTC_TAMP_CTRL_TAMP_EN_MASK               (0x6U)
#define RTC_TAMP_CTRL_TAMP_EN_SHIFT              (1U)
/*! TAMP_EN - Tamper Enable */
#define RTC_TAMP_CTRL_TAMP_EN(x)                 (((uint32_t)(((uint32_t)(x)) << RTC_TAMP_CTRL_TAMP_EN_SHIFT)) & RTC_TAMP_CTRL_TAMP_EN_MASK)

#define RTC_TAMP_CTRL_TAMP_POL_MASK              (0x18U)
#define RTC_TAMP_CTRL_TAMP_POL_SHIFT             (3U)
/*! TAMP_POL - Tamper Polarity
 *  0b00..Active Low Tamper
 *  0b01..Active High Tamper
 */
#define RTC_TAMP_CTRL_TAMP_POL(x)                (((uint32_t)(((uint32_t)(x)) << RTC_TAMP_CTRL_TAMP_POL_SHIFT)) & RTC_TAMP_CTRL_TAMP_POL_MASK)

#define RTC_TAMP_CTRL_TAMP_CTRL_MASK             (0x60U)
#define RTC_TAMP_CTRL_TAMP_CTRL_SHIFT            (5U)
/*! TAMP_CTRL - Tamper Pull Control
 *  0b00..Pull up is enabled
 *  0b01..Pull up is disabled
 */
#define RTC_TAMP_CTRL_TAMP_CTRL(x)               (((uint32_t)(((uint32_t)(x)) << RTC_TAMP_CTRL_TAMP_CTRL_SHIFT)) & RTC_TAMP_CTRL_TAMP_CTRL_MASK)

#define RTC_TAMP_CTRL_READ_CNTR_STRT_MASK        (0x80U)
#define RTC_TAMP_CTRL_READ_CNTR_STRT_SHIFT       (7U)
/*! READ_CNTR_STRT - Read RTC Counter Latched Start */
#define RTC_TAMP_CTRL_READ_CNTR_STRT(x)          (((uint32_t)(((uint32_t)(x)) << RTC_TAMP_CTRL_READ_CNTR_STRT_SHIFT)) & RTC_TAMP_CTRL_READ_CNTR_STRT_MASK)

#define RTC_TAMP_CTRL_READ_SEC_KEY_MASK          (0x100U)
#define RTC_TAMP_CTRL_READ_SEC_KEY_SHIFT         (8U)
/*! READ_SEC_KEY - Read Secure Key Start */
#define RTC_TAMP_CTRL_READ_SEC_KEY(x)            (((uint32_t)(((uint32_t)(x)) << RTC_TAMP_CTRL_READ_SEC_KEY_SHIFT)) & RTC_TAMP_CTRL_READ_SEC_KEY_MASK)

#define RTC_TAMP_CTRL_READ_CNTR_READY_MASK       (0x200U)
#define RTC_TAMP_CTRL_READ_CNTR_READY_SHIFT      (9U)
/*! READ_CNTR_READY - Read RTC Counter Latched Ready */
#define RTC_TAMP_CTRL_READ_CNTR_READY(x)         (((uint32_t)(((uint32_t)(x)) << RTC_TAMP_CTRL_READ_CNTR_READY_SHIFT)) & RTC_TAMP_CTRL_READ_CNTR_READY_MASK)

#define RTC_TAMP_CTRL_SEC_KEY_READY_MASK         (0x400U)
#define RTC_TAMP_CTRL_SEC_KEY_READY_SHIFT        (10U)
/*! SEC_KEY_READY - Secure Key Ready */
#define RTC_TAMP_CTRL_SEC_KEY_READY(x)           (((uint32_t)(((uint32_t)(x)) << RTC_TAMP_CTRL_SEC_KEY_READY_SHIFT)) & RTC_TAMP_CTRL_SEC_KEY_READY_MASK)

#define RTC_TAMP_CTRL_WRITE_LCK_MASK             (0x800U)
#define RTC_TAMP_CTRL_WRITE_LCK_SHIFT            (11U)
/*! WRITE_LCK - Write Lock */
#define RTC_TAMP_CTRL_WRITE_LCK(x)               (((uint32_t)(((uint32_t)(x)) << RTC_TAMP_CTRL_WRITE_LCK_SHIFT)) & RTC_TAMP_CTRL_WRITE_LCK_MASK)

#define RTC_TAMP_CTRL_TEMP_DET_MASK              (0x3000U)
#define RTC_TAMP_CTRL_TEMP_DET_SHIFT             (12U)
/*! TEMP_DET - Tamper Detected */
#define RTC_TAMP_CTRL_TEMP_DET(x)                (((uint32_t)(((uint32_t)(x)) << RTC_TAMP_CTRL_TEMP_DET_SHIFT)) & RTC_TAMP_CTRL_TEMP_DET_MASK)

#define RTC_TAMP_CTRL_TEM_CTRL_MASK              (0xC000U)
#define RTC_TAMP_CTRL_TEM_CTRL_SHIFT             (14U)
/*! TEM_CTRL - Tamper Control
 *  0b00..Filter is disabled
 *  0b01..Filter is disabled
 */
#define RTC_TAMP_CTRL_TEM_CTRL(x)                (((uint32_t)(((uint32_t)(x)) << RTC_TAMP_CTRL_TEM_CTRL_SHIFT)) & RTC_TAMP_CTRL_TEM_CTRL_MASK)
/*! @} */

/*! @name RTC_COUNT - Latched RTC Counter */
/*! @{ */

#define RTC_RTC_COUNT_RTC_COUNT_MASK             (0xFFFFU)
#define RTC_RTC_COUNT_RTC_COUNT_SHIFT            (0U)
/*! RTC_COUNT - Latched RTC Count[x+15:x] */
#define RTC_RTC_COUNT_RTC_COUNT(x)               (((uint32_t)(((uint32_t)(x)) << RTC_RTC_COUNT_RTC_COUNT_SHIFT)) & RTC_RTC_COUNT_RTC_COUNT_MASK)
/*! @} */

/* The count of RTC_RTC_COUNT */
#define RTC_RTC_COUNT_COUNT                      (3U)

/*! @name SECURE_KEY - Secure Key */
/*! @{ */

#define RTC_SECURE_KEY_SEC_KEY_MASK              (0xFFFFU)
#define RTC_SECURE_KEY_SEC_KEY_SHIFT             (0U)
/*! SEC_KEY - Secure Key[x+15:x] */
#define RTC_SECURE_KEY_SEC_KEY(x)                (((uint32_t)(((uint32_t)(x)) << RTC_SECURE_KEY_SEC_KEY_SHIFT)) & RTC_SECURE_KEY_SEC_KEY_MASK)
/*! @} */

/* The count of RTC_SECURE_KEY */
#define RTC_SECURE_KEY_COUNT                     (8U)

/*! @name RTC_ALV_DTCT - RTC Alive Detector */
/*! @{ */

#define RTC_RTC_ALV_DTCT_DTCT_EN_MASK            (0x1U)
#define RTC_RTC_ALV_DTCT_DTCT_EN_SHIFT           (0U)
/*! DTCT_EN - RTC alive detector enable */
#define RTC_RTC_ALV_DTCT_DTCT_EN(x)              (((uint32_t)(((uint32_t)(x)) << RTC_RTC_ALV_DTCT_DTCT_EN_SHIFT)) & RTC_RTC_ALV_DTCT_DTCT_EN_MASK)

#define RTC_RTC_ALV_DTCT_BYPASS_MASK             (0x2U)
#define RTC_RTC_ALV_DTCT_BYPASS_SHIFT            (1U)
/*! BYPASS - RTC alive bypass */
#define RTC_RTC_ALV_DTCT_BYPASS(x)               (((uint32_t)(((uint32_t)(x)) << RTC_RTC_ALV_DTCT_BYPASS_SHIFT)) & RTC_RTC_ALV_DTCT_BYPASS_MASK)

#define RTC_RTC_ALV_DTCT_ACTV_PRD_MASK           (0xFCU)
#define RTC_RTC_ALV_DTCT_ACTV_PRD_SHIFT          (2U)
/*! ACTV_PRD - Period of the Alive Detector Mechanism */
#define RTC_RTC_ALV_DTCT_ACTV_PRD(x)             (((uint32_t)(((uint32_t)(x)) << RTC_RTC_ALV_DTCT_ACTV_PRD_SHIFT)) & RTC_RTC_ALV_DTCT_ACTV_PRD_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group RTC_Register_Masks */


/* RTC - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral AON__RTC_AON base address */
  #define AON__RTC_AON_BASE                        (0xB009A000u)
  /** Peripheral AON__RTC_AON base address */
  #define AON__RTC_AON_BASE_NS                     (0xA009A000u)
  /** Peripheral AON__RTC_AON base pointer */
  #define AON__RTC_AON                             ((RTC_Type *)AON__RTC_AON_BASE)
  /** Peripheral AON__RTC_AON base pointer */
  #define AON__RTC_AON_NS                          ((RTC_Type *)AON__RTC_AON_BASE_NS)
  /** Array initializer of RTC peripheral base addresses */
  #define RTC_BASE_ADDRS                           { AON__RTC_AON_BASE }
  /** Array initializer of RTC peripheral base pointers */
  #define RTC_BASE_PTRS                            { AON__RTC_AON }
  /** Array initializer of RTC peripheral base addresses */
  #define RTC_BASE_ADDRS_NS                        { AON__RTC_AON_BASE_NS }
  /** Array initializer of RTC peripheral base pointers */
  #define RTC_BASE_PTRS_NS                         { AON__RTC_AON_NS }
#else
  /** Peripheral AON__RTC_AON base address */
  #define AON__RTC_AON_BASE                        (0xA009A000u)
  /** Peripheral AON__RTC_AON base pointer */
  #define AON__RTC_AON                             ((RTC_Type *)AON__RTC_AON_BASE)
  /** Array initializer of RTC peripheral base addresses */
  #define RTC_BASE_ADDRS                           { AON__RTC_AON_BASE }
  /** Array initializer of RTC peripheral base pointers */
  #define RTC_BASE_PTRS                            { AON__RTC_AON }
#endif

/*!
 * @}
 */ /* end of group RTC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- SCG Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SCG_Peripheral_Access_Layer SCG Peripheral Access Layer
 * @{
 */

/** SCG - Register Layout Typedef */
typedef struct {
  __I  uint32_t VERID;                             /**< Version ID Register, offset: 0x0 */
  __I  uint32_t PARAM;                             /**< Parameter Register, offset: 0x4 */
  __IO uint32_t TRIM_LOCK;                         /**< Trim Lock register, offset: 0x8 */
       uint8_t RESERVED_0[4];
  __I  uint32_t CSR;                               /**< Clock Status Register, offset: 0x10 */
  __IO uint32_t RCCR;                              /**< Run Clock Control Register, offset: 0x14 */
       uint8_t RESERVED_1[232];
  __IO uint32_t SOSCCSR;                           /**< SOSC Control Status Register, offset: 0x100 */
       uint8_t RESERVED_2[4];
  __IO uint32_t SOSCCFG;                           /**< SOSC Configuration Register, offset: 0x108 */
       uint8_t RESERVED_3[240];
  __IO uint32_t SOSCTEST;                          /**< SOSC Test Register, offset: 0x1FC */
  __IO uint32_t SIRCCSR;                           /**< SIRC Control Status Register, offset: 0x200 */
       uint8_t RESERVED_4[8];
  __IO uint32_t SIRCTCFG;                          /**< SIRC Trim Configuration Register, offset: 0x20C */
  __IO uint32_t SIRCTRIM;                          /**< SIRC Trim Register, offset: 0x210 */
       uint8_t RESERVED_5[4];
  __IO uint32_t SIRCSTAT;                          /**< SIRC Auto-trimming Status Register, offset: 0x218 */
       uint8_t RESERVED_6[224];
  __IO uint32_t SIRCTEST;                          /**< SIRC Test Register, offset: 0x2FC */
  __IO uint32_t FIRCCSR;                           /**< FIRC Control Status Register, offset: 0x300 */
       uint8_t RESERVED_7[4];
  __IO uint32_t FIRCCFG;                           /**< FIRC Configuration Register, offset: 0x308 */
  __IO uint32_t FIRCTCFG;                          /**< FIRC Trim Configuration Register, offset: 0x30C */
  __IO uint32_t FIRCTRIM;                          /**< FIRC Trim Register, offset: 0x310 */
       uint8_t RESERVED_8[4];
  __IO uint32_t FIRCSTAT;                          /**< FIRC Auto-trimming Status Register, offset: 0x318 */
       uint8_t RESERVED_9[224];
  __IO uint32_t FIRCTEST;                          /**< FIRC Test Register, offset: 0x3FC */
  __IO uint32_t ROSCCSR;                           /**< ROSC Control Status Register, offset: 0x400 */
       uint8_t RESERVED_10[60];
  __IO uint32_t PMUIRCCSR;                         /**< PMUIRCCSR Control Status Register, offset: 0x440 */
       uint8_t RESERVED_11[60];
  __IO uint32_t LPIRCCSR;                          /**< LPIRCCSR Control Status Register, offset: 0x480 */
} SCG_Type;

/* ----------------------------------------------------------------------------
   -- SCG Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SCG_Register_Masks SCG Register Masks
 * @{
 */

/*! @name VERID - Version ID Register */
/*! @{ */

#define SCG_VERID_VERSION_MASK                   (0xFFFFFFFFU)
#define SCG_VERID_VERSION_SHIFT                  (0U)
/*! VERSION - SCG Version Number */
#define SCG_VERID_VERSION(x)                     (((uint32_t)(((uint32_t)(x)) << SCG_VERID_VERSION_SHIFT)) & SCG_VERID_VERSION_MASK)
/*! @} */

/*! @name PARAM - Parameter Register */
/*! @{ */

#define SCG_PARAM_SOSCCLKPRES_MASK               (0x2U)
#define SCG_PARAM_SOSCCLKPRES_SHIFT              (1U)
/*! SOSCCLKPRES - SOSC Clock Present
 *  0b0..SOSC clock source is not present
 *  0b1..SOSC clock source is present
 */
#define SCG_PARAM_SOSCCLKPRES(x)                 (((uint32_t)(((uint32_t)(x)) << SCG_PARAM_SOSCCLKPRES_SHIFT)) & SCG_PARAM_SOSCCLKPRES_MASK)

#define SCG_PARAM_SIRCCLKPRES_MASK               (0x4U)
#define SCG_PARAM_SIRCCLKPRES_SHIFT              (2U)
/*! SIRCCLKPRES - SIRC Clock Present
 *  0b0..SIRC clock source is not present
 *  0b1..SIRC clock source is present
 */
#define SCG_PARAM_SIRCCLKPRES(x)                 (((uint32_t)(((uint32_t)(x)) << SCG_PARAM_SIRCCLKPRES_SHIFT)) & SCG_PARAM_SIRCCLKPRES_MASK)

#define SCG_PARAM_FIRCCLKPRES_MASK               (0x8U)
#define SCG_PARAM_FIRCCLKPRES_SHIFT              (3U)
/*! FIRCCLKPRES - FIRC Clock Present
 *  0b0..FIRC clock source is not present
 *  0b1..FIRC clock source is present
 */
#define SCG_PARAM_FIRCCLKPRES(x)                 (((uint32_t)(((uint32_t)(x)) << SCG_PARAM_FIRCCLKPRES_SHIFT)) & SCG_PARAM_FIRCCLKPRES_MASK)

#define SCG_PARAM_ROSCCLKPRES_MASK               (0x10U)
#define SCG_PARAM_ROSCCLKPRES_SHIFT              (4U)
/*! ROSCCLKPRES - ROSC Clock Present
 *  0b0..ROSC clock source is not present
 *  0b1..ROSC clock source is present
 */
#define SCG_PARAM_ROSCCLKPRES(x)                 (((uint32_t)(((uint32_t)(x)) << SCG_PARAM_ROSCCLKPRES_SHIFT)) & SCG_PARAM_ROSCCLKPRES_MASK)

#define SCG_PARAM_PMUIRCCLKPRES_MASK             (0x200U)
#define SCG_PARAM_PMUIRCCLKPRES_SHIFT            (9U)
/*! PMUIRCCLKPRES - PMUIRC Clock Present
 *  0b0..PMUIRC clock source is not present
 *  0b1..PMUIRC clock source is present
 */
#define SCG_PARAM_PMUIRCCLKPRES(x)               (((uint32_t)(((uint32_t)(x)) << SCG_PARAM_PMUIRCCLKPRES_SHIFT)) & SCG_PARAM_PMUIRCCLKPRES_MASK)

#define SCG_PARAM_LPIRCCLKPRES_MASK              (0x400U)
#define SCG_PARAM_LPIRCCLKPRES_SHIFT             (10U)
/*! LPIRCCLKPRES - LPIRC Clock Present
 *  0b0..LPIRC clock source is not present
 *  0b1..LPIRC clock source is present
 */
#define SCG_PARAM_LPIRCCLKPRES(x)                (((uint32_t)(((uint32_t)(x)) << SCG_PARAM_LPIRCCLKPRES_SHIFT)) & SCG_PARAM_LPIRCCLKPRES_MASK)
/*! @} */

/*! @name TRIM_LOCK - Trim Lock register */
/*! @{ */

#define SCG_TRIM_LOCK_TRIM_UNLOCK_MASK           (0x1U)
#define SCG_TRIM_LOCK_TRIM_UNLOCK_SHIFT          (0U)
/*! TRIM_UNLOCK - TRIM_UNLOCK
 *  0b0..SCG Trim /Test Registers locked and not writable.
 *  0b1..SCG Trim /Test registers unlocked and writable.
 */
#define SCG_TRIM_LOCK_TRIM_UNLOCK(x)             (((uint32_t)(((uint32_t)(x)) << SCG_TRIM_LOCK_TRIM_UNLOCK_SHIFT)) & SCG_TRIM_LOCK_TRIM_UNLOCK_MASK)

#define SCG_TRIM_LOCK_IFR_DISABLE_MASK           (0x2U)
#define SCG_TRIM_LOCK_IFR_DISABLE_SHIFT          (1U)
/*! IFR_DISABLE - IFR_DISABLE
 *  0b0..IFR write access to SCG trim registers not disabled. The SCG Trim registers are reprogrammed with the IFR values after any system reset.
 *  0b1..IFR write access to SCG trim registers during system reset is blocked.
 */
#define SCG_TRIM_LOCK_IFR_DISABLE(x)             (((uint32_t)(((uint32_t)(x)) << SCG_TRIM_LOCK_IFR_DISABLE_SHIFT)) & SCG_TRIM_LOCK_IFR_DISABLE_MASK)

#define SCG_TRIM_LOCK_TRIM_LOCK_KEY_MASK         (0xFFFF0000U)
#define SCG_TRIM_LOCK_TRIM_LOCK_KEY_SHIFT        (16U)
/*! TRIM_LOCK_KEY - TRIM_LOCK_KEY */
#define SCG_TRIM_LOCK_TRIM_LOCK_KEY(x)           (((uint32_t)(((uint32_t)(x)) << SCG_TRIM_LOCK_TRIM_LOCK_KEY_SHIFT)) & SCG_TRIM_LOCK_TRIM_LOCK_KEY_MASK)
/*! @} */

/*! @name CSR - Clock Status Register */
/*! @{ */

#define SCG_CSR_SCS_MASK                         (0xF000000U)
#define SCG_CSR_SCS_SHIFT                        (24U)
/*! SCS - System Clock Source
 *  0b0001..SOSC
 *  0b0010..SIRC
 *  0b0011..FIRC
 *  0b0100..ROSC
 *  0b1001..PMUIRC
 *  0b1010..LPIRC
 */
#define SCG_CSR_SCS(x)                           (((uint32_t)(((uint32_t)(x)) << SCG_CSR_SCS_SHIFT)) & SCG_CSR_SCS_MASK)
/*! @} */

/*! @name RCCR - Run Clock Control Register */
/*! @{ */

#define SCG_RCCR_SCS_MASK                        (0xF000000U)
#define SCG_RCCR_SCS_SHIFT                       (24U)
/*! SCS - System Clock Source
 *  0b0001..SOSC
 *  0b0010..SIRC
 *  0b0011..FIRC
 *  0b0100..ROSC
 *  0b1001..PMUIRC
 *  0b1010..LPIRC
 */
#define SCG_RCCR_SCS(x)                          (((uint32_t)(((uint32_t)(x)) << SCG_RCCR_SCS_SHIFT)) & SCG_RCCR_SCS_MASK)
/*! @} */

/*! @name SOSCCSR - SOSC Control Status Register */
/*! @{ */

#define SCG_SOSCCSR_SOSCEN_MASK                  (0x1U)
#define SCG_SOSCCSR_SOSCEN_SHIFT                 (0U)
/*! SOSCEN - SOSC Enable
 *  0b0..SOSC is disabled
 *  0b1..SOSC is enabled
 */
#define SCG_SOSCCSR_SOSCEN(x)                    (((uint32_t)(((uint32_t)(x)) << SCG_SOSCCSR_SOSCEN_SHIFT)) & SCG_SOSCCSR_SOSCEN_MASK)

#define SCG_SOSCCSR_SOSCSTEN_MASK                (0x2U)
#define SCG_SOSCCSR_SOSCSTEN_SHIFT               (1U)
/*! SOSCSTEN - SOSC Stop Enable
 *  0b0..SOSC is disabled in Deep Sleep mode
 *  0b1..SOSC is enabled in Deep Sleep mode only if SOSCEN is set
 */
#define SCG_SOSCCSR_SOSCSTEN(x)                  (((uint32_t)(((uint32_t)(x)) << SCG_SOSCCSR_SOSCSTEN_SHIFT)) & SCG_SOSCCSR_SOSCSTEN_MASK)

#define SCG_SOSCCSR_SOSCCM_MASK                  (0x10000U)
#define SCG_SOSCCSR_SOSCCM_SHIFT                 (16U)
/*! SOSCCM - SOSC Clock Monitor Enable
 *  0b0..SOSC Clock Monitor is disabled
 *  0b1..SOSC Clock Monitor is enabled
 */
#define SCG_SOSCCSR_SOSCCM(x)                    (((uint32_t)(((uint32_t)(x)) << SCG_SOSCCSR_SOSCCM_SHIFT)) & SCG_SOSCCSR_SOSCCM_MASK)

#define SCG_SOSCCSR_SOSCCMRE_MASK                (0x20000U)
#define SCG_SOSCCSR_SOSCCMRE_SHIFT               (17U)
/*! SOSCCMRE - SOSC Clock Monitor Reset Enable
 *  0b0..Clock monitor generates an interrupt when an error is detected
 *  0b1..Clock monitor generates a reset when an error is detected
 */
#define SCG_SOSCCSR_SOSCCMRE(x)                  (((uint32_t)(((uint32_t)(x)) << SCG_SOSCCSR_SOSCCMRE_SHIFT)) & SCG_SOSCCSR_SOSCCMRE_MASK)

#define SCG_SOSCCSR_LK_MASK                      (0x800000U)
#define SCG_SOSCCSR_LK_SHIFT                     (23U)
/*! LK - Lock Register
 *  0b0..This Control Status Register can be written
 *  0b1..This Control Status Register cannot be written
 */
#define SCG_SOSCCSR_LK(x)                        (((uint32_t)(((uint32_t)(x)) << SCG_SOSCCSR_LK_SHIFT)) & SCG_SOSCCSR_LK_MASK)

#define SCG_SOSCCSR_SOSCVLD_MASK                 (0x1000000U)
#define SCG_SOSCCSR_SOSCVLD_SHIFT                (24U)
/*! SOSCVLD - SOSC Valid
 *  0b0..SOSC is not enabled or clock is not valid
 *  0b1..SOSC is enabled and output clock is valid
 */
#define SCG_SOSCCSR_SOSCVLD(x)                   (((uint32_t)(((uint32_t)(x)) << SCG_SOSCCSR_SOSCVLD_SHIFT)) & SCG_SOSCCSR_SOSCVLD_MASK)

#define SCG_SOSCCSR_SOSCSEL_MASK                 (0x2000000U)
#define SCG_SOSCCSR_SOSCSEL_SHIFT                (25U)
/*! SOSCSEL - SOSC Selected
 *  0b0..SOSC is not the system clock source
 *  0b1..SOSC is the system clock source
 */
#define SCG_SOSCCSR_SOSCSEL(x)                   (((uint32_t)(((uint32_t)(x)) << SCG_SOSCCSR_SOSCSEL_SHIFT)) & SCG_SOSCCSR_SOSCSEL_MASK)

#define SCG_SOSCCSR_SOSCERR_MASK                 (0x4000000U)
#define SCG_SOSCCSR_SOSCERR_SHIFT                (26U)
/*! SOSCERR - SOSC Clock Error
 *  0b0..SOSC Clock Monitor is disabled or has not detected an error
 *  0b1..SOSC Clock Monitor is enabled and detected an error
 */
#define SCG_SOSCCSR_SOSCERR(x)                   (((uint32_t)(((uint32_t)(x)) << SCG_SOSCCSR_SOSCERR_SHIFT)) & SCG_SOSCCSR_SOSCERR_MASK)

#define SCG_SOSCCSR_SOSCVLD_IE_MASK              (0x40000000U)
#define SCG_SOSCCSR_SOSCVLD_IE_SHIFT             (30U)
/*! SOSCVLD_IE - SOSC Valid Interrupt Enable
 *  0b0..SOSCVLD interrupt is not enabled
 *  0b1..SOSCVLD interrupt is enabled
 */
#define SCG_SOSCCSR_SOSCVLD_IE(x)                (((uint32_t)(((uint32_t)(x)) << SCG_SOSCCSR_SOSCVLD_IE_SHIFT)) & SCG_SOSCCSR_SOSCVLD_IE_MASK)
/*! @} */

/*! @name SOSCCFG - SOSC Configuration Register */
/*! @{ */

#define SCG_SOSCCFG_EREFS_MASK                   (0x4U)
#define SCG_SOSCCFG_EREFS_SHIFT                  (2U)
/*! EREFS - External Reference Select(connect to analog pin ~en_byp_lv)
 *  0b0..External reference clock from PAD pin selected.
 *  0b1..Internal crystal oscillator of OSC selected.
 */
#define SCG_SOSCCFG_EREFS(x)                     (((uint32_t)(((uint32_t)(x)) << SCG_SOSCCFG_EREFS_SHIFT)) & SCG_SOSCCFG_EREFS_MASK)

#define SCG_SOSCCFG_RANGE_MASK                   (0x30U)
#define SCG_SOSCCFG_RANGE_SHIFT                  (4U)
/*! RANGE - SOSC Range Select (connect to analog pin gm_lv[1:0])
 *  0b00..Frequency range select of 8-16 MHz.
 *  0b01..Frequency range select of 16-25 MHz.
 *  0b10..Frequency range select of 25-40 MHz.
 *  0b11..Frequency range select of 40-50 MHz.
 */
#define SCG_SOSCCFG_RANGE(x)                     (((uint32_t)(((uint32_t)(x)) << SCG_SOSCCFG_RANGE_SHIFT)) & SCG_SOSCCFG_RANGE_MASK)
/*! @} */

/*! @name SOSCTEST - SOSC Test Register */
/*! @{ */

#define SCG_SOSCTEST_SOSC_XTM_TEST_MODE_EN_MASK  (0x10U)
#define SCG_SOSCTEST_SOSC_XTM_TEST_MODE_EN_SHIFT (4U)
/*! SOSC_XTM_TEST_MODE_EN - SOSC XTM Test Mode Enable(connect to analog pin xtm_lv)
 *  0b0..Disable the SOSC XTM test mode
 *  0b1..Enable the SOSC XTM test mode
 */
#define SCG_SOSCTEST_SOSC_XTM_TEST_MODE_EN(x)    (((uint32_t)(((uint32_t)(x)) << SCG_SOSCTEST_SOSC_XTM_TEST_MODE_EN_SHIFT)) & SCG_SOSCTEST_SOSC_XTM_TEST_MODE_EN_MASK)

#define SCG_SOSCTEST_TSTMD_MASK                  (0x300U)
#define SCG_SOSCTEST_TSTMD_SHIFT                 (8U)
/*! TSTMD - OSC Test Select(connect to analog pin tst_md_lv[1:0])
 *  0b00..ipt_test_ana_atx3v_a=High-Z; ipt_test_ana_atx3v_b=High-Z
 *  0b01..ipt_test_ana_atx3v_a=osc_in(EXTAL); ipt_test_ana_atx3v_b=High-Z
 *  0b10..ipt_test_ana_atx3v_a=High-Z; ipt_test_ana_atx3v_b=osc_out(XTAL)
 *  0b11..ipt_test_ana_atx3v_a=osc_in(EXTAL); ipt_test_ana_atx3v_b=osc_out(XTAL)
 */
#define SCG_SOSCTEST_TSTMD(x)                    (((uint32_t)(((uint32_t)(x)) << SCG_SOSCTEST_TSTMD_SHIFT)) & SCG_SOSCTEST_TSTMD_MASK)

#define SCG_SOSCTEST_XO_OK_LV_MASK               (0x10000U)
#define SCG_SOSCTEST_XO_OK_LV_SHIFT              (16U)
/*! XO_OK_LV - The analog output xo_ok_lv */
#define SCG_SOSCTEST_XO_OK_LV(x)                 (((uint32_t)(((uint32_t)(x)) << SCG_SOSCTEST_XO_OK_LV_SHIFT)) & SCG_SOSCTEST_XO_OK_LV_MASK)
/*! @} */

/*! @name SIRCCSR - SIRC Control Status Register */
/*! @{ */

#define SCG_SIRCCSR_SIRCSTEN_MASK                (0x2U)
#define SCG_SIRCCSR_SIRCSTEN_SHIFT               (1U)
/*! SIRCSTEN - SIRC Stop Enable
 *  0b0..SIRC is disabled in Deep Sleep mode
 *  0b1..SIRC is enabled in Deep Sleep mode
 */
#define SCG_SIRCCSR_SIRCSTEN(x)                  (((uint32_t)(((uint32_t)(x)) << SCG_SIRCCSR_SIRCSTEN_SHIFT)) & SCG_SIRCCSR_SIRCSTEN_MASK)

#define SCG_SIRCCSR_SIRC_CLK_FLASH_EN_MASK       (0x10U)
#define SCG_SIRCCSR_SIRC_CLK_FLASH_EN_SHIFT      (4U)
/*! SIRC_CLK_FLASH_EN - SIRC Clock to Flashe Enable
 *  0b0..SIRC clock to flash is disabled
 *  0b1..SIRC clock to flash is enabled
 */
#define SCG_SIRCCSR_SIRC_CLK_FLASH_EN(x)         (((uint32_t)(((uint32_t)(x)) << SCG_SIRCCSR_SIRC_CLK_FLASH_EN_SHIFT)) & SCG_SIRCCSR_SIRC_CLK_FLASH_EN_MASK)

#define SCG_SIRCCSR_SIRC_CLK_PERIPH_EN_MASK      (0x20U)
#define SCG_SIRCCSR_SIRC_CLK_PERIPH_EN_SHIFT     (5U)
/*! SIRC_CLK_PERIPH_EN - SIRC Clock to Peripherals Enable
 *  0b0..SIRC clock to peripherals is disabled
 *  0b1..SIRC clock to peripherals is enabled
 */
#define SCG_SIRCCSR_SIRC_CLK_PERIPH_EN(x)        (((uint32_t)(((uint32_t)(x)) << SCG_SIRCCSR_SIRC_CLK_PERIPH_EN_SHIFT)) & SCG_SIRCCSR_SIRC_CLK_PERIPH_EN_MASK)

#define SCG_SIRCCSR_SIRCTREN_MASK                (0x100U)
#define SCG_SIRCCSR_SIRCTREN_SHIFT               (8U)
/*! SIRCTREN - SIRC 12 MHz Trim Enable (SIRCCFG[RANGE]=1)
 *  0b0..Disables trimming SIRC to an external clock source
 *  0b1..Enables trimming SIRC to an external clock source
 */
#define SCG_SIRCCSR_SIRCTREN(x)                  (((uint32_t)(((uint32_t)(x)) << SCG_SIRCCSR_SIRCTREN_SHIFT)) & SCG_SIRCCSR_SIRCTREN_MASK)

#define SCG_SIRCCSR_SIRCTRUP_MASK                (0x200U)
#define SCG_SIRCCSR_SIRCTRUP_SHIFT               (9U)
/*! SIRCTRUP - SIRC Trim Update
 *  0b0..Disables SIRC trimming updates
 *  0b1..Enables SIRC trimming updates
 */
#define SCG_SIRCCSR_SIRCTRUP(x)                  (((uint32_t)(((uint32_t)(x)) << SCG_SIRCCSR_SIRCTRUP_SHIFT)) & SCG_SIRCCSR_SIRCTRUP_MASK)

#define SCG_SIRCCSR_TRIM_LOCK_MASK               (0x400U)
#define SCG_SIRCCSR_TRIM_LOCK_SHIFT              (10U)
/*! TRIM_LOCK - SIRC TRIM LOCK
 *  0b0..SIRC auto trim not locked to target frequency range
 *  0b1..SIRC auto trim locked to target frequency range
 */
#define SCG_SIRCCSR_TRIM_LOCK(x)                 (((uint32_t)(((uint32_t)(x)) << SCG_SIRCCSR_TRIM_LOCK_SHIFT)) & SCG_SIRCCSR_TRIM_LOCK_MASK)

#define SCG_SIRCCSR_COARSE_TRIM_BYPASS_MASK      (0x800U)
#define SCG_SIRCCSR_COARSE_TRIM_BYPASS_SHIFT     (11U)
/*! COARSE_TRIM_BYPASS - Coarse Auto Trim Bypass
 *  0b0..SIRC Coarse Auto Trim NOT Bypassed
 *  0b1..SIRC Coarse Auto Trim Bypassed
 */
#define SCG_SIRCCSR_COARSE_TRIM_BYPASS(x)        (((uint32_t)(((uint32_t)(x)) << SCG_SIRCCSR_COARSE_TRIM_BYPASS_SHIFT)) & SCG_SIRCCSR_COARSE_TRIM_BYPASS_MASK)

#define SCG_SIRCCSR_LK_MASK                      (0x800000U)
#define SCG_SIRCCSR_LK_SHIFT                     (23U)
/*! LK - Lock Register
 *  0b0..Control Status Register can be written
 *  0b1..Control Status Register cannot be written
 */
#define SCG_SIRCCSR_LK(x)                        (((uint32_t)(((uint32_t)(x)) << SCG_SIRCCSR_LK_SHIFT)) & SCG_SIRCCSR_LK_MASK)

#define SCG_SIRCCSR_SIRCVLD_MASK                 (0x1000000U)
#define SCG_SIRCCSR_SIRCVLD_SHIFT                (24U)
/*! SIRCVLD - SIRC Valid
 *  0b0..SIRC is not enabled or clock is not valid
 *  0b1..SIRC is enabled and output clock is valid
 */
#define SCG_SIRCCSR_SIRCVLD(x)                   (((uint32_t)(((uint32_t)(x)) << SCG_SIRCCSR_SIRCVLD_SHIFT)) & SCG_SIRCCSR_SIRCVLD_MASK)

#define SCG_SIRCCSR_SIRCSEL_MASK                 (0x2000000U)
#define SCG_SIRCCSR_SIRCSEL_SHIFT                (25U)
/*! SIRCSEL - SIRC Selected
 *  0b0..SIRC is not the system clock source
 *  0b1..SIRC is the system clock source
 */
#define SCG_SIRCCSR_SIRCSEL(x)                   (((uint32_t)(((uint32_t)(x)) << SCG_SIRCCSR_SIRCSEL_SHIFT)) & SCG_SIRCCSR_SIRCSEL_MASK)

#define SCG_SIRCCSR_SIRCERR_MASK                 (0x4000000U)
#define SCG_SIRCCSR_SIRCERR_SHIFT                (26U)
/*! SIRCERR - SIRC Clock Error
 *  0b0..Error not detected with the SIRC trimming
 *  0b1..Error detected with the SIRC trimming
 */
#define SCG_SIRCCSR_SIRCERR(x)                   (((uint32_t)(((uint32_t)(x)) << SCG_SIRCCSR_SIRCERR_SHIFT)) & SCG_SIRCCSR_SIRCERR_MASK)

#define SCG_SIRCCSR_SIRCERR_IE_MASK              (0x8000000U)
#define SCG_SIRCCSR_SIRCERR_IE_SHIFT             (27U)
/*! SIRCERR_IE - SIRC Clock Error Interrupt Enable
 *  0b0..SIRCERR interrupt is not enabled
 *  0b1..SIRCERR interrupt is enabled
 */
#define SCG_SIRCCSR_SIRCERR_IE(x)                (((uint32_t)(((uint32_t)(x)) << SCG_SIRCCSR_SIRCERR_IE_SHIFT)) & SCG_SIRCCSR_SIRCERR_IE_MASK)
/*! @} */

/*! @name SIRCTCFG - SIRC Trim Configuration Register */
/*! @{ */

#define SCG_SIRCTCFG_TRIMSRC_MASK                (0x3U)
#define SCG_SIRCTCFG_TRIMSRC_SHIFT               (0U)
/*! TRIMSRC - Trim Source
 *  0b00..Reserved
 *  0b01..Reserved
 *  0b10..Reserved
 *  0b11..ROSC (32.768 KHz)
 */
#define SCG_SIRCTCFG_TRIMSRC(x)                  (((uint32_t)(((uint32_t)(x)) << SCG_SIRCTCFG_TRIMSRC_SHIFT)) & SCG_SIRCTCFG_TRIMSRC_MASK)

#define SCG_SIRCTCFG_TRIMDIV_MASK                (0x7F0000U)
#define SCG_SIRCTCFG_TRIMDIV_SHIFT               (16U)
/*! TRIMDIV - SIRC Trim Pre-divider */
#define SCG_SIRCTCFG_TRIMDIV(x)                  (((uint32_t)(((uint32_t)(x)) << SCG_SIRCTCFG_TRIMDIV_SHIFT)) & SCG_SIRCTCFG_TRIMDIV_MASK)
/*! @} */

/*! @name SIRCTRIM - SIRC Trim Register */
/*! @{ */

#define SCG_SIRCTRIM_CCOTRIM_MASK                (0x3FU)
#define SCG_SIRCTRIM_CCOTRIM_SHIFT               (0U)
/*! CCOTRIM - CCO Trim */
#define SCG_SIRCTRIM_CCOTRIM(x)                  (((uint32_t)(((uint32_t)(x)) << SCG_SIRCTRIM_CCOTRIM_SHIFT)) & SCG_SIRCTRIM_CCOTRIM_MASK)

#define SCG_SIRCTRIM_CLTRIM_MASK                 (0x3F00U)
#define SCG_SIRCTRIM_CLTRIM_SHIFT                (8U)
/*! CLTRIM - CL Trim */
#define SCG_SIRCTRIM_CLTRIM(x)                   (((uint32_t)(((uint32_t)(x)) << SCG_SIRCTRIM_CLTRIM_SHIFT)) & SCG_SIRCTRIM_CLTRIM_MASK)

#define SCG_SIRCTRIM_TCTRIM_MASK                 (0x1F0000U)
#define SCG_SIRCTRIM_TCTRIM_SHIFT                (16U)
/*! TCTRIM - Trim Temp */
#define SCG_SIRCTRIM_TCTRIM(x)                   (((uint32_t)(((uint32_t)(x)) << SCG_SIRCTRIM_TCTRIM_SHIFT)) & SCG_SIRCTRIM_TCTRIM_MASK)

#define SCG_SIRCTRIM_FVCHTRIM_MASK               (0x1F000000U)
#define SCG_SIRCTRIM_FVCHTRIM_SHIFT              (24U)
#define SCG_SIRCTRIM_FVCHTRIM(x)                 (((uint32_t)(((uint32_t)(x)) << SCG_SIRCTRIM_FVCHTRIM_SHIFT)) & SCG_SIRCTRIM_FVCHTRIM_MASK)
/*! @} */

/*! @name SIRCSTAT - SIRC Auto-trimming Status Register */
/*! @{ */

#define SCG_SIRCSTAT_CCOTRIM_MASK                (0x3FU)
#define SCG_SIRCSTAT_CCOTRIM_SHIFT               (0U)
/*! CCOTRIM - CCO Trim */
#define SCG_SIRCSTAT_CCOTRIM(x)                  (((uint32_t)(((uint32_t)(x)) << SCG_SIRCSTAT_CCOTRIM_SHIFT)) & SCG_SIRCSTAT_CCOTRIM_MASK)

#define SCG_SIRCSTAT_CLTRIM_MASK                 (0x3F00U)
#define SCG_SIRCSTAT_CLTRIM_SHIFT                (8U)
/*! CLTRIM - CL Trim */
#define SCG_SIRCSTAT_CLTRIM(x)                   (((uint32_t)(((uint32_t)(x)) << SCG_SIRCSTAT_CLTRIM_SHIFT)) & SCG_SIRCSTAT_CLTRIM_MASK)
/*! @} */

/*! @name SIRCTEST - SIRC Test Register */
/*! @{ */

#define SCG_SIRCTEST_TEST_MASK                   (0x1U)
#define SCG_SIRCTEST_TEST_SHIFT                  (0U)
/*! TEST - SIRC ATX Test Enable
 *  0b0..SIRC ATX test is disabled
 *  0b1..SIRC ATX test is enabled
 */
#define SCG_SIRCTEST_TEST(x)                     (((uint32_t)(((uint32_t)(x)) << SCG_SIRCTEST_TEST_SHIFT)) & SCG_SIRCTEST_TEST_MASK)

#define SCG_SIRCTEST_DIV16EN_MASK                (0x10U)
#define SCG_SIRCTEST_DIV16EN_SHIFT               (4U)
/*! DIV16EN - SIRC Div-by-16 Output Enable
 *  0b0..Divide-by-16 disabled, 12 MHz clock output
 *  0b1..Divide-by-16 enabled, 750 KHz clock output
 */
#define SCG_SIRCTEST_DIV16EN(x)                  (((uint32_t)(((uint32_t)(x)) << SCG_SIRCTEST_DIV16EN_SHIFT)) & SCG_SIRCTEST_DIV16EN_MASK)

#define SCG_SIRCTEST_FLIP_BUF_IN_MASK            (0x20U)
#define SCG_SIRCTEST_FLIP_BUF_IN_SHIFT           (5U)
/*! FLIP_BUF_IN - SIRC Flip Buffer Inputs Enable
 *  0b0..Flip Buffer Inputs disabled
 *  0b1..Flip Buffer Inputs enabled
 */
#define SCG_SIRCTEST_FLIP_BUF_IN(x)              (((uint32_t)(((uint32_t)(x)) << SCG_SIRCTEST_FLIP_BUF_IN_SHIFT)) & SCG_SIRCTEST_FLIP_BUF_IN_MASK)

#define SCG_SIRCTEST_TEST_BUF_BYPASS_MASK        (0x40U)
#define SCG_SIRCTEST_TEST_BUF_BYPASS_SHIFT       (6U)
/*! TEST_BUF_BYPASS - SIRC Buffer Bypass
 *  0b0..Not bypass buffer
 *  0b1..Bypass buffer
 */
#define SCG_SIRCTEST_TEST_BUF_BYPASS(x)          (((uint32_t)(((uint32_t)(x)) << SCG_SIRCTEST_TEST_BUF_BYPASS_SHIFT)) & SCG_SIRCTEST_TEST_BUF_BYPASS_MASK)

#define SCG_SIRCTEST_TEST_SEL_MASK               (0x300U)
#define SCG_SIRCTEST_TEST_SEL_SHIFT              (8U)
/*! TEST_SEL - SIRC Test Select
 *  0b00..VREF
 *  0b01..VFB
 *  0b10..BP
 *  0b11..VCCO
 */
#define SCG_SIRCTEST_TEST_SEL(x)                 (((uint32_t)(((uint32_t)(x)) << SCG_SIRCTEST_TEST_SEL_SHIFT)) & SCG_SIRCTEST_TEST_SEL_MASK)
/*! @} */

/*! @name FIRCCSR - FIRC Control Status Register */
/*! @{ */

#define SCG_FIRCCSR_FIRCEN_MASK                  (0x1U)
#define SCG_FIRCCSR_FIRCEN_SHIFT                 (0U)
/*! FIRCEN - FIRC Enable
 *  0b0..FIRC is disabled
 *  0b1..FIRC is enabled
 */
#define SCG_FIRCCSR_FIRCEN(x)                    (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCSR_FIRCEN_SHIFT)) & SCG_FIRCCSR_FIRCEN_MASK)

#define SCG_FIRCCSR_FIRCSTEN_MASK                (0x2U)
#define SCG_FIRCCSR_FIRCSTEN_SHIFT               (1U)
/*! FIRCSTEN - FIRC Stop Enable
 *  0b0..FIRC is disabled in Deep Sleep mode
 *  0b1..FIRC is enabled in Deep Sleep mode
 */
#define SCG_FIRCCSR_FIRCSTEN(x)                  (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCSR_FIRCSTEN_SHIFT)) & SCG_FIRCCSR_FIRCSTEN_MASK)

#define SCG_FIRCCSR_FIRC_SCLK_PERIPH_EN_MASK     (0x10U)
#define SCG_FIRCCSR_FIRC_SCLK_PERIPH_EN_SHIFT    (4U)
/*! FIRC_SCLK_PERIPH_EN - FIRC 48 MHz Clock to peripherals Enable
 *  0b0..FIRC 48 MHz to peripherals is disabled
 *  0b1..FIRC 48 MHz to peripherals is enabled
 */
#define SCG_FIRCCSR_FIRC_SCLK_PERIPH_EN(x)       (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCSR_FIRC_SCLK_PERIPH_EN_SHIFT)) & SCG_FIRCCSR_FIRC_SCLK_PERIPH_EN_MASK)

#define SCG_FIRCCSR_FIRC_FCLK_PERIPH_EN_MASK     (0x20U)
#define SCG_FIRCCSR_FIRC_FCLK_PERIPH_EN_SHIFT    (5U)
/*! FIRC_FCLK_PERIPH_EN - FRO_HF Clock to peripherals Enable
 *  0b0..FRO_HF to peripherals is disabled
 *  0b1..FRO_HF to peripherals is enabled
 */
#define SCG_FIRCCSR_FIRC_FCLK_PERIPH_EN(x)       (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCSR_FIRC_FCLK_PERIPH_EN_SHIFT)) & SCG_FIRCCSR_FIRC_FCLK_PERIPH_EN_MASK)

#define SCG_FIRCCSR_FIRCTREN_MASK                (0x100U)
#define SCG_FIRCCSR_FIRCTREN_SHIFT               (8U)
/*! FIRCTREN - FRO_HF Trim Enable
 *  0b0..Disables trimming FRO_HF by an external clock source
 *  0b1..Enables trimming FRO_HF by an external clock source
 */
#define SCG_FIRCCSR_FIRCTREN(x)                  (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCSR_FIRCTREN_SHIFT)) & SCG_FIRCCSR_FIRCTREN_MASK)

#define SCG_FIRCCSR_FIRCTRUP_MASK                (0x200U)
#define SCG_FIRCCSR_FIRCTRUP_SHIFT               (9U)
/*! FIRCTRUP - FIRC Trim Update
 *  0b0..Disables FIRC trimming updates
 *  0b1..Enables FIRC trimming updates
 */
#define SCG_FIRCCSR_FIRCTRUP(x)                  (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCSR_FIRCTRUP_SHIFT)) & SCG_FIRCCSR_FIRCTRUP_MASK)

#define SCG_FIRCCSR_TRIM_LOCK_MASK               (0x400U)
#define SCG_FIRCCSR_TRIM_LOCK_SHIFT              (10U)
/*! TRIM_LOCK - FIRC TRIM LOCK
 *  0b0..FIRC auto trim not locked to target frequency range
 *  0b1..FIRC auto trim locked to target frequency range
 */
#define SCG_FIRCCSR_TRIM_LOCK(x)                 (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCSR_TRIM_LOCK_SHIFT)) & SCG_FIRCCSR_TRIM_LOCK_MASK)

#define SCG_FIRCCSR_COARSE_TRIM_BYPASS_MASK      (0x800U)
#define SCG_FIRCCSR_COARSE_TRIM_BYPASS_SHIFT     (11U)
/*! COARSE_TRIM_BYPASS - Coarse Auto Trim Bypass
 *  0b0..FIRC Coarse Auto Trim NOT Bypassed
 *  0b1..FIRC Coarse Auto Trim Bypassed
 */
#define SCG_FIRCCSR_COARSE_TRIM_BYPASS(x)        (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCSR_COARSE_TRIM_BYPASS_SHIFT)) & SCG_FIRCCSR_COARSE_TRIM_BYPASS_MASK)

#define SCG_FIRCCSR_LK_MASK                      (0x800000U)
#define SCG_FIRCCSR_LK_SHIFT                     (23U)
/*! LK - Lock Register
 *  0b0..Control Status Register can be written
 *  0b1..Control Status Register cannot be written
 */
#define SCG_FIRCCSR_LK(x)                        (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCSR_LK_SHIFT)) & SCG_FIRCCSR_LK_MASK)

#define SCG_FIRCCSR_FIRCVLD_MASK                 (0x1000000U)
#define SCG_FIRCCSR_FIRCVLD_SHIFT                (24U)
/*! FIRCVLD - FIRC Valid status
 *  0b0..FIRC is not enabled or clock is not valid.
 *  0b1..FIRC is enabled and output clock is valid. The clock is valid after there is an output clock from the FIRC analog.
 */
#define SCG_FIRCCSR_FIRCVLD(x)                   (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCSR_FIRCVLD_SHIFT)) & SCG_FIRCCSR_FIRCVLD_MASK)

#define SCG_FIRCCSR_FIRCSEL_MASK                 (0x2000000U)
#define SCG_FIRCCSR_FIRCSEL_SHIFT                (25U)
/*! FIRCSEL - FIRC Selected
 *  0b0..FIRC is not the system clock source
 *  0b1..FIRC is the system clock source
 */
#define SCG_FIRCCSR_FIRCSEL(x)                   (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCSR_FIRCSEL_SHIFT)) & SCG_FIRCCSR_FIRCSEL_MASK)

#define SCG_FIRCCSR_FIRCERR_MASK                 (0x4000000U)
#define SCG_FIRCCSR_FIRCERR_SHIFT                (26U)
/*! FIRCERR - FIRC Clock Error
 *  0b0..Error not detected with the FIRC trimming
 *  0b1..Error detected with the FIRC trimming
 */
#define SCG_FIRCCSR_FIRCERR(x)                   (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCSR_FIRCERR_SHIFT)) & SCG_FIRCCSR_FIRCERR_MASK)

#define SCG_FIRCCSR_FIRCERR_IE_MASK              (0x8000000U)
#define SCG_FIRCCSR_FIRCERR_IE_SHIFT             (27U)
/*! FIRCERR_IE - FIRC Clock Error Interrupt Enable
 *  0b0..FIRCERR interrupt is not enabled
 *  0b1..FIRCERR interrupt is enabled
 */
#define SCG_FIRCCSR_FIRCERR_IE(x)                (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCSR_FIRCERR_IE_SHIFT)) & SCG_FIRCCSR_FIRCERR_IE_MASK)

#define SCG_FIRCCSR_FIRCACC_IE_MASK              (0x40000000U)
#define SCG_FIRCCSR_FIRCACC_IE_SHIFT             (30U)
/*! FIRCACC_IE - FIRC Accurate Interrupt Enable
 *  0b0..FIRCACC interrupt is not enabled
 *  0b1..FIRCACC interrupt is enabled
 */
#define SCG_FIRCCSR_FIRCACC_IE(x)                (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCSR_FIRCACC_IE_SHIFT)) & SCG_FIRCCSR_FIRCACC_IE_MASK)

#define SCG_FIRCCSR_FIRCACC_MASK                 (0x80000000U)
#define SCG_FIRCCSR_FIRCACC_SHIFT                (31U)
/*! FIRCACC - FIRC Frequency Accurate
 *  0b0..FIRC is not enabled or clock is not accurate.
 *  0b1..FIRC is enabled and output clock is accurate after some preparation time which is obtained by counting FRO_HF clock.
 */
#define SCG_FIRCCSR_FIRCACC(x)                   (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCSR_FIRCACC_SHIFT)) & SCG_FIRCCSR_FIRCACC_MASK)
/*! @} */

/*! @name FIRCCFG - FIRC Configuration Register */
/*! @{ */

#define SCG_FIRCCFG_FREQ_SEL_MASK                (0xEU)
#define SCG_FIRCCFG_FREQ_SEL_SHIFT               (1U)
/*! FREQ_SEL - Frequency select
 *  0b000..36 MHz FIRC clock selected
 *  0b001..Reserved
 *  0b010..40 MHz FIRC clock selected
 *  0b011..48 MHz FIRC clock selected
 *  0b100..72 MHz FIRC clock selected
 *  0b101..Reserved
 *  0b110..80 MHz FIRC clock selected
 *  0b111..96 MHz FIRC clock selected
 */
#define SCG_FIRCCFG_FREQ_SEL(x)                  (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCFG_FREQ_SEL_SHIFT)) & SCG_FIRCCFG_FREQ_SEL_MASK)

#define SCG_FIRCCFG_DIV2_SEL_MASK                (0x10U)
#define SCG_FIRCCFG_DIV2_SEL_SHIFT               (4U)
/*! DIV2_SEL - FIRC Divider-2 Select
 *  0b0..Not selected
 *  0b1..By-2-divider selected
 */
#define SCG_FIRCCFG_DIV2_SEL(x)                  (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCFG_DIV2_SEL_SHIFT)) & SCG_FIRCCFG_DIV2_SEL_MASK)
/*! @} */

/*! @name FIRCTCFG - FIRC Trim Configuration Register */
/*! @{ */

#define SCG_FIRCTCFG_TRIMSRC_MASK                (0x3U)
#define SCG_FIRCTCFG_TRIMSRC_SHIFT               (0U)
/*! TRIMSRC - Trim Source
 *  0b00..Reserved
 *  0b01..Reserved
 *  0b10..Reserved
 *  0b11..ROSC (32.768 KHz)
 */
#define SCG_FIRCTCFG_TRIMSRC(x)                  (((uint32_t)(((uint32_t)(x)) << SCG_FIRCTCFG_TRIMSRC_SHIFT)) & SCG_FIRCTCFG_TRIMSRC_MASK)

#define SCG_FIRCTCFG_TRIMDIV_MASK                (0x7F0000U)
#define SCG_FIRCTCFG_TRIMDIV_SHIFT               (16U)
/*! TRIMDIV - FIRC Trim Pre-divider */
#define SCG_FIRCTCFG_TRIMDIV(x)                  (((uint32_t)(((uint32_t)(x)) << SCG_FIRCTCFG_TRIMDIV_SHIFT)) & SCG_FIRCTCFG_TRIMDIV_MASK)
/*! @} */

/*! @name FIRCTRIM - FIRC Trim Register */
/*! @{ */

#define SCG_FIRCTRIM_TRIMFINE_MASK               (0x3FU)
#define SCG_FIRCTRIM_TRIMFINE_SHIFT              (0U)
/*! TRIMFINE - Trim Fine */
#define SCG_FIRCTRIM_TRIMFINE(x)                 (((uint32_t)(((uint32_t)(x)) << SCG_FIRCTRIM_TRIMFINE_SHIFT)) & SCG_FIRCTRIM_TRIMFINE_MASK)

#define SCG_FIRCTRIM_TRIMCOAR_MASK               (0x3F00U)
#define SCG_FIRCTRIM_TRIMCOAR_SHIFT              (8U)
/*! TRIMCOAR - Trim Coarse */
#define SCG_FIRCTRIM_TRIMCOAR(x)                 (((uint32_t)(((uint32_t)(x)) << SCG_FIRCTRIM_TRIMCOAR_SHIFT)) & SCG_FIRCTRIM_TRIMCOAR_MASK)

#define SCG_FIRCTRIM_TRIMTEMP_MASK               (0x1F0000U)
#define SCG_FIRCTRIM_TRIMTEMP_SHIFT              (16U)
/*! TRIMTEMP - Trim Temperature */
#define SCG_FIRCTRIM_TRIMTEMP(x)                 (((uint32_t)(((uint32_t)(x)) << SCG_FIRCTRIM_TRIMTEMP_SHIFT)) & SCG_FIRCTRIM_TRIMTEMP_MASK)

#define SCG_FIRCTRIM_TRIMSTART_MASK              (0x1F000000U)
#define SCG_FIRCTRIM_TRIMSTART_SHIFT             (24U)
/*! TRIMSTART - Trim Start */
#define SCG_FIRCTRIM_TRIMSTART(x)                (((uint32_t)(((uint32_t)(x)) << SCG_FIRCTRIM_TRIMSTART_SHIFT)) & SCG_FIRCTRIM_TRIMSTART_MASK)
/*! @} */

/*! @name FIRCSTAT - FIRC Auto-trimming Status Register */
/*! @{ */

#define SCG_FIRCSTAT_TRIMFINE_MASK               (0x3FU)
#define SCG_FIRCSTAT_TRIMFINE_SHIFT              (0U)
/*! TRIMFINE - Trim Fine */
#define SCG_FIRCSTAT_TRIMFINE(x)                 (((uint32_t)(((uint32_t)(x)) << SCG_FIRCSTAT_TRIMFINE_SHIFT)) & SCG_FIRCSTAT_TRIMFINE_MASK)

#define SCG_FIRCSTAT_TRIMCOAR_MASK               (0x3F00U)
#define SCG_FIRCSTAT_TRIMCOAR_SHIFT              (8U)
/*! TRIMCOAR - Trim Coarse */
#define SCG_FIRCSTAT_TRIMCOAR(x)                 (((uint32_t)(((uint32_t)(x)) << SCG_FIRCSTAT_TRIMCOAR_SHIFT)) & SCG_FIRCSTAT_TRIMCOAR_MASK)
/*! @} */

/*! @name FIRCTEST - FIRC Test Register */
/*! @{ */

#define SCG_FIRCTEST_TESTEN_MASK                 (0x1U)
#define SCG_FIRCTEST_TESTEN_SHIFT                (0U)
/*! TESTEN - Test Enable
 *  0b0..FIRC test is disabled
 *  0b1..FIRC test is enabled
 */
#define SCG_FIRCTEST_TESTEN(x)                   (((uint32_t)(((uint32_t)(x)) << SCG_FIRCTEST_TESTEN_SHIFT)) & SCG_FIRCTEST_TESTEN_MASK)

#define SCG_FIRCTEST_TESTSEL_MASK                (0x18U)
#define SCG_FIRCTEST_TESTSEL_SHIFT               (3U)
/*! TESTSEL - Test Select
 *  0b00..VREF
 *  0b01..VFB
 *  0b10..VBP
 *  0b11..VCCO
 */
#define SCG_FIRCTEST_TESTSEL(x)                  (((uint32_t)(((uint32_t)(x)) << SCG_FIRCTEST_TESTSEL_SHIFT)) & SCG_FIRCTEST_TESTSEL_MASK)

#define SCG_FIRCTEST_TEST_BUF_EN_MASK            (0x40U)
#define SCG_FIRCTEST_TEST_BUF_EN_SHIFT           (6U)
/*! TEST_BUF_EN - Test Buffer Enable
 *  0b0..Test buffer is disabled
 *  0b1..Test buffer is enabled
 */
#define SCG_FIRCTEST_TEST_BUF_EN(x)              (((uint32_t)(((uint32_t)(x)) << SCG_FIRCTEST_TEST_BUF_EN_SHIFT)) & SCG_FIRCTEST_TEST_BUF_EN_MASK)

#define SCG_FIRCTEST_TEST_BUF_FLIP_MASK          (0x80U)
#define SCG_FIRCTEST_TEST_BUF_FLIP_SHIFT         (7U)
/*! TEST_BUF_FLIP - Test Buffer Flip
 *  0b0..Input of the buffer is not flipped
 *  0b1..Input of the buffer is flipped
 */
#define SCG_FIRCTEST_TEST_BUF_FLIP(x)            (((uint32_t)(((uint32_t)(x)) << SCG_FIRCTEST_TEST_BUF_FLIP_SHIFT)) & SCG_FIRCTEST_TEST_BUF_FLIP_MASK)

#define SCG_FIRCTEST_CLK_VALID_MASK              (0x10000U)
#define SCG_FIRCTEST_CLK_VALID_SHIFT             (16U)
/*! CLK_VALID - Analog output clk_valid_lv
 *  0b0..clk_valid_lv is not set
 *  0b1..clk_valid_lv is set
 */
#define SCG_FIRCTEST_CLK_VALID(x)                (((uint32_t)(((uint32_t)(x)) << SCG_FIRCTEST_CLK_VALID_SHIFT)) & SCG_FIRCTEST_CLK_VALID_MASK)
/*! @} */

/*! @name ROSCCSR - ROSC Control Status Register */
/*! @{ */

#define SCG_ROSCCSR_ROSCCM_MASK                  (0x10000U)
#define SCG_ROSCCSR_ROSCCM_SHIFT                 (16U)
/*! ROSCCM - ROSC Clock Monitor
 *  0b0..ROSC clock monitor is disabled
 *  0b1..ROSC clock monitor is enabled
 */
#define SCG_ROSCCSR_ROSCCM(x)                    (((uint32_t)(((uint32_t)(x)) << SCG_ROSCCSR_ROSCCM_SHIFT)) & SCG_ROSCCSR_ROSCCM_MASK)

#define SCG_ROSCCSR_ROSCCMRE_MASK                (0x20000U)
#define SCG_ROSCCSR_ROSCCMRE_SHIFT               (17U)
/*! ROSCCMRE - ROSC Clock Monitor Reset Enable
 *  0b0..Clock monitor generates an interrupt when an error is detected
 *  0b1..Clock monitor generates a reset when an error is detected
 */
#define SCG_ROSCCSR_ROSCCMRE(x)                  (((uint32_t)(((uint32_t)(x)) << SCG_ROSCCSR_ROSCCMRE_SHIFT)) & SCG_ROSCCSR_ROSCCMRE_MASK)

#define SCG_ROSCCSR_LK_MASK                      (0x800000U)
#define SCG_ROSCCSR_LK_SHIFT                     (23U)
/*! LK - Lock Register
 *  0b0..Control Status Register can be written
 *  0b1..Control Status Register cannot be written
 */
#define SCG_ROSCCSR_LK(x)                        (((uint32_t)(((uint32_t)(x)) << SCG_ROSCCSR_LK_SHIFT)) & SCG_ROSCCSR_LK_MASK)

#define SCG_ROSCCSR_ROSCVLD_MASK                 (0x1000000U)
#define SCG_ROSCCSR_ROSCVLD_SHIFT                (24U)
/*! ROSCVLD - ROSC Valid
 *  0b0..ROSC is not enabled or clock is not valid
 *  0b1..ROSC is enabled and output clock is valid
 */
#define SCG_ROSCCSR_ROSCVLD(x)                   (((uint32_t)(((uint32_t)(x)) << SCG_ROSCCSR_ROSCVLD_SHIFT)) & SCG_ROSCCSR_ROSCVLD_MASK)

#define SCG_ROSCCSR_ROSCSEL_MASK                 (0x2000000U)
#define SCG_ROSCCSR_ROSCSEL_SHIFT                (25U)
/*! ROSCSEL - ROSC Selected
 *  0b0..ROSC is not the system clock source
 *  0b1..ROSC is the system clock source
 */
#define SCG_ROSCCSR_ROSCSEL(x)                   (((uint32_t)(((uint32_t)(x)) << SCG_ROSCCSR_ROSCSEL_SHIFT)) & SCG_ROSCCSR_ROSCSEL_MASK)

#define SCG_ROSCCSR_ROSCERR_MASK                 (0x4000000U)
#define SCG_ROSCCSR_ROSCERR_SHIFT                (26U)
/*! ROSCERR - ROSC Clock Error
 *  0b0..ROSC Clock Monitor is disabled or has not detected an error
 *  0b1..ROSC Clock Monitor is enabled and detected an RTC loss of clock error has detected an error
 */
#define SCG_ROSCCSR_ROSCERR(x)                   (((uint32_t)(((uint32_t)(x)) << SCG_ROSCCSR_ROSCERR_SHIFT)) & SCG_ROSCCSR_ROSCERR_MASK)
/*! @} */

/*! @name PMUIRCCSR - PMUIRCCSR Control Status Register */
/*! @{ */

#define SCG_PMUIRCCSR_PMUIRCVLD_MASK             (0x1000000U)
#define SCG_PMUIRCCSR_PMUIRCVLD_SHIFT            (24U)
/*! PMUIRCVLD - PMUIRC Valid
 *  0b0..PMUIRC is not enabled or clock is not valid
 *  0b1..PMUIRC is enabled and output clock is valid
 */
#define SCG_PMUIRCCSR_PMUIRCVLD(x)               (((uint32_t)(((uint32_t)(x)) << SCG_PMUIRCCSR_PMUIRCVLD_SHIFT)) & SCG_PMUIRCCSR_PMUIRCVLD_MASK)

#define SCG_PMUIRCCSR_PMUIRCSEL_MASK             (0x2000000U)
#define SCG_PMUIRCCSR_PMUIRCSEL_SHIFT            (25U)
/*! PMUIRCSEL - PMUIRC Selected
 *  0b0..PMUIRC is not the system clock source
 *  0b1..PMUIRC is the system clock source
 */
#define SCG_PMUIRCCSR_PMUIRCSEL(x)               (((uint32_t)(((uint32_t)(x)) << SCG_PMUIRCCSR_PMUIRCSEL_SHIFT)) & SCG_PMUIRCCSR_PMUIRCSEL_MASK)

#define SCG_PMUIRCCSR_PMUIRCERR_MASK             (0x4000000U)
#define SCG_PMUIRCCSR_PMUIRCERR_SHIFT            (26U)
/*! PMUIRCERR - PMUIRC Clock Error
 *  0b0..PMUIRC Clock has not detected an error
 *  0b1..PMUIRC Clock has detected an error
 */
#define SCG_PMUIRCCSR_PMUIRCERR(x)               (((uint32_t)(((uint32_t)(x)) << SCG_PMUIRCCSR_PMUIRCERR_SHIFT)) & SCG_PMUIRCCSR_PMUIRCERR_MASK)

#define SCG_PMUIRCCSR_PMUIRCERR_IE_MASK          (0x8000000U)
#define SCG_PMUIRCCSR_PMUIRCERR_IE_SHIFT         (27U)
/*! PMUIRCERR_IE - PMUIRC Clock Error Interrupt Enable
 *  0b0..PMUIRCERR interrupt is not enabled
 *  0b1..PMUIRCERR interrupt is enabled
 */
#define SCG_PMUIRCCSR_PMUIRCERR_IE(x)            (((uint32_t)(((uint32_t)(x)) << SCG_PMUIRCCSR_PMUIRCERR_IE_SHIFT)) & SCG_PMUIRCCSR_PMUIRCERR_IE_MASK)
/*! @} */

/*! @name LPIRCCSR - LPIRCCSR Control Status Register */
/*! @{ */

#define SCG_LPIRCCSR_LPIRCVLD_MASK               (0x1000000U)
#define SCG_LPIRCCSR_LPIRCVLD_SHIFT              (24U)
/*! LPIRCVLD - LPIRC Valid
 *  0b0..LPIRC is not enabled or clock is not valid
 *  0b1..LPIRC is enabled and output clock is valid
 */
#define SCG_LPIRCCSR_LPIRCVLD(x)                 (((uint32_t)(((uint32_t)(x)) << SCG_LPIRCCSR_LPIRCVLD_SHIFT)) & SCG_LPIRCCSR_LPIRCVLD_MASK)

#define SCG_LPIRCCSR_LPIRCSEL_MASK               (0x2000000U)
#define SCG_LPIRCCSR_LPIRCSEL_SHIFT              (25U)
/*! LPIRCSEL - LPIRC Selected
 *  0b0..LPIRC is not the system clock source
 *  0b1..LPIRC is the system clock source
 */
#define SCG_LPIRCCSR_LPIRCSEL(x)                 (((uint32_t)(((uint32_t)(x)) << SCG_LPIRCCSR_LPIRCSEL_SHIFT)) & SCG_LPIRCCSR_LPIRCSEL_MASK)

#define SCG_LPIRCCSR_LPIRCERR_MASK               (0x4000000U)
#define SCG_LPIRCCSR_LPIRCERR_SHIFT              (26U)
/*! LPIRCERR - LPIRC Clock Error
 *  0b0..LPIRC Clock has not detected an error
 *  0b1..LPIRC Clock has detected an error
 */
#define SCG_LPIRCCSR_LPIRCERR(x)                 (((uint32_t)(((uint32_t)(x)) << SCG_LPIRCCSR_LPIRCERR_SHIFT)) & SCG_LPIRCCSR_LPIRCERR_MASK)

#define SCG_LPIRCCSR_LPIRCERR_IE_MASK            (0x8000000U)
#define SCG_LPIRCCSR_LPIRCERR_IE_SHIFT           (27U)
/*! LPIRCERR_IE - LPIRC Clock Error Interrupt Enable
 *  0b0..LPIRCERR interrupt is not enabled
 *  0b1..LPIRCERR interrupt is enabled
 */
#define SCG_LPIRCCSR_LPIRCERR_IE(x)              (((uint32_t)(((uint32_t)(x)) << SCG_LPIRCCSR_LPIRCERR_IE_SHIFT)) & SCG_LPIRCCSR_LPIRCERR_IE_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group SCG_Register_Masks */


/* SCG - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral SCG0 base address */
  #define SCG0_BASE                                (0x5008F000u)
  /** Peripheral SCG0 base address */
  #define SCG0_BASE_NS                             (0x4008F000u)
  /** Peripheral SCG0 base pointer */
  #define SCG0                                     ((SCG_Type *)SCG0_BASE)
  /** Peripheral SCG0 base pointer */
  #define SCG0_NS                                  ((SCG_Type *)SCG0_BASE_NS)
  /** Array initializer of SCG peripheral base addresses */
  #define SCG_BASE_ADDRS                           { SCG0_BASE }
  /** Array initializer of SCG peripheral base pointers */
  #define SCG_BASE_PTRS                            { SCG0 }
  /** Array initializer of SCG peripheral base addresses */
  #define SCG_BASE_ADDRS_NS                        { SCG0_BASE_NS }
  /** Array initializer of SCG peripheral base pointers */
  #define SCG_BASE_PTRS_NS                         { SCG0_NS }
#else
  /** Peripheral SCG0 base address */
  #define SCG0_BASE                                (0x4008F000u)
  /** Peripheral SCG0 base pointer */
  #define SCG0                                     ((SCG_Type *)SCG0_BASE)
  /** Array initializer of SCG peripheral base addresses */
  #define SCG_BASE_ADDRS                           { SCG0_BASE }
  /** Array initializer of SCG peripheral base pointers */
  #define SCG_BASE_PTRS                            { SCG0 }
#endif

/*!
 * @}
 */ /* end of group SCG_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- SGI Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SGI_Peripheral_Access_Layer SGI Peripheral Access Layer
 * @{
 */

/** SGI - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[512];
  __IO uint32_t SGI_DATIN0A;                       /**< Input Data register 0 - Word-3, offset: 0x200 */
  __IO uint32_t SGI_DATIN0B;                       /**< Input Data register 0 - Word-2, offset: 0x204 */
  __IO uint32_t SGI_DATIN0C;                       /**< Input Data register 0 - Word-1, offset: 0x208 */
  __IO uint32_t SGI_DATIN0D;                       /**< Input Data register 0 - Word-0, offset: 0x20C */
  __IO uint32_t SGI_DATIN1A;                       /**< Input Data register 1 - Word-3, offset: 0x210 */
  __IO uint32_t SGI_DATIN1B;                       /**< Input Data register 1 - Word-2, offset: 0x214 */
  __IO uint32_t SGI_DATIN1C;                       /**< Input Data register 1 - Word-1, offset: 0x218 */
  __IO uint32_t SGI_DATIN1D;                       /**< Input Data register 1 - Word-0, offset: 0x21C */
  __IO uint32_t SGI_DATIN2A;                       /**< Input Data register 2 - Word-3, offset: 0x220 */
  __IO uint32_t SGI_DATIN2B;                       /**< Input Data register 2 - Word-2, offset: 0x224 */
  __IO uint32_t SGI_DATIN2C;                       /**< Input Data register 2 - Word-1, offset: 0x228 */
  __IO uint32_t SGI_DATIN2D;                       /**< Input Data register 2 - Word-0, offset: 0x22C */
  __IO uint32_t SGI_DATIN3A;                       /**< Input Data register 3 - Word-3, offset: 0x230 */
  __IO uint32_t SGI_DATIN3B;                       /**< Input Data register 3 - Word-2, offset: 0x234 */
  __IO uint32_t SGI_DATIN3C;                       /**< Input Data register 3 - Word-1, offset: 0x238 */
  __IO uint32_t SGI_DATIN3D;                       /**< Input Data register 3 - Word-0, offset: 0x23C */
  __IO uint32_t SGI_KEY0A;                         /**< Input Key register 0 - Word-3, offset: 0x240 */
  __IO uint32_t SGI_KEY0B;                         /**< Input Key register 0 - Word-2, offset: 0x244 */
  __IO uint32_t SGI_KEY0C;                         /**< Input Key register 0 - Word-1, offset: 0x248 */
  __IO uint32_t SGI_KEY0D;                         /**< Input Key register 0 - Word-0, offset: 0x24C */
  __IO uint32_t SGI_KEY1A;                         /**< Input Key register 1 - Word-3, offset: 0x250 */
  __IO uint32_t SGI_KEY1B;                         /**< Input Key register 1 - Word-2, offset: 0x254 */
  __IO uint32_t SGI_KEY1C;                         /**< Input Key register 1 - Word-1, offset: 0x258 */
  __IO uint32_t SGI_KEY1D;                         /**< Input Key register 1 - Word-0, offset: 0x25C */
  __IO uint32_t SGI_KEY2A;                         /**< Input Key register 2 - Word-3, offset: 0x260 */
  __IO uint32_t SGI_KEY2B;                         /**< Input Key register 2 - Word-2, offset: 0x264 */
  __IO uint32_t SGI_KEY2C;                         /**< Input Key register 2 - Word-1, offset: 0x268 */
  __IO uint32_t SGI_KEY2D;                         /**< Input Key register 2 - Word-0, offset: 0x26C */
  __IO uint32_t SGI_KEY3A;                         /**< Input Key register 3 - Word-3, offset: 0x270 */
  __IO uint32_t SGI_KEY3B;                         /**< Input Key register 3 - Word-2, offset: 0x274 */
  __IO uint32_t SGI_KEY3C;                         /**< Input Key register 3 - Word-1, offset: 0x278 */
  __IO uint32_t SGI_KEY3D;                         /**< Input Key register 3 - Word-0, offset: 0x27C */
  __IO uint32_t SGI_KEY4A;                         /**< Input Key register 4 - Word-3, offset: 0x280 */
  __IO uint32_t SGI_KEY4B;                         /**< Input Key register 4 - Word-2, offset: 0x284 */
  __IO uint32_t SGI_KEY4C;                         /**< Input Key register 4 - Word-1, offset: 0x288 */
  __IO uint32_t SGI_KEY4D;                         /**< Input Key register 4 - Word-0, offset: 0x28C */
  __IO uint32_t SGI_KEY5A;                         /**< Input Key register 5 - Word-3, offset: 0x290 */
  __IO uint32_t SGI_KEY5B;                         /**< Input Key register 5 - Word-2, offset: 0x294 */
  __IO uint32_t SGI_KEY5C;                         /**< Input Key register 5 - Word-1, offset: 0x298 */
  __IO uint32_t SGI_KEY5D;                         /**< Input Key register 5 - Word-0, offset: 0x29C */
  __IO uint32_t SGI_KEY6A;                         /**< Input Key register 6 - Word-3, offset: 0x2A0 */
  __IO uint32_t SGI_KEY6B;                         /**< Input Key register 6 - Word-2, offset: 0x2A4 */
  __IO uint32_t SGI_KEY6C;                         /**< Input Key register 6 - Word-1, offset: 0x2A8 */
  __IO uint32_t SGI_KEY6D;                         /**< Input Key register 6 - Word-0, offset: 0x2AC */
  __IO uint32_t SGI_KEY7A;                         /**< Input Key register 7 - Word-3, offset: 0x2B0 */
  __IO uint32_t SGI_KEY7B;                         /**< Input Key register 7 - Word-2, offset: 0x2B4 */
  __IO uint32_t SGI_KEY7C;                         /**< Input Key register 7 - Word-1, offset: 0x2B8 */
  __IO uint32_t SGI_KEY7D;                         /**< Input Key register 7 - Word-0, offset: 0x2BC */
  __IO uint32_t SGI_DATOUTA;                       /**< Output Data register - Word-3, offset: 0x2C0 */
  __IO uint32_t SGI_DATOUTB;                       /**< Output Data register - Word-2, offset: 0x2C4 */
  __IO uint32_t SGI_DATOUTC;                       /**< Output Data register - Word-1, offset: 0x2C8 */
  __IO uint32_t SGI_DATOUTD;                       /**< Output Data register - Word-0, offset: 0x2CC */
       uint8_t RESERVED_1[2352];
  __IO uint32_t SGI_STATUS;                        /**< Status register, offset: 0xC00 */
  __IO uint32_t SGI_COUNT;                         /**< Calculation counter, offset: 0xC04 */
  __IO uint32_t SGI_KEYCHK;                        /**< Key checksum register, offset: 0xC08 */
       uint8_t RESERVED_2[244];
  __IO uint32_t SGI_CTRL;                          /**< SGI Control register, offset: 0xD00 */
  __IO uint32_t SGI_CTRL2;                         /**< SGI Control register 2, offset: 0xD04 */
  __IO uint32_t SGI_DUMMY_CTRL;                    /**< Configuration of dummy controls, offset: 0xD08 */
  __IO uint32_t SGI_SFR_SW_MASK;                   /**< Sofware Assisted Masking register ., offset: 0xD0C */
  __IO uint32_t SGI_SFRSEED;                       /**< SFRSEED register for SFRMASK feature., offset: 0xD10 */
  __IO uint32_t SGI_SHA2_CTRL;                     /**< SHA Control Register, offset: 0xD14 */
  __IO uint32_t SGI_SHA_FIFO;                      /**< SHA FIFO lower-bank low, offset: 0xD18 */
  __I  uint32_t SGI_CONFIG;                        /**< SHA Configuration Reg, offset: 0xD1C */
  __I  uint32_t SGI_CONFIG2;                       /**< SHA Configuration 2 Reg, offset: 0xD20 */
  __IO uint32_t SGI_AUTO_MODE;                     /**< SGI Auto Mode Control register, offset: 0xD24 */
  __IO uint32_t SGI_AUTO_DMA_CTRL;                 /**< SGI Auto Mode Control register, offset: 0xD28 */
       uint8_t RESERVED_3[4];
  __IO uint32_t SGI_PRNG_SW_SEED;                  /**< SGI internal PRNG SW seeding register, offset: 0xD30 */
       uint8_t RESERVED_4[12];
  __IO uint32_t SGI_KEY_CTRL;                      /**< SGI Key Control SFR, offset: 0xD40 */
       uint8_t RESERVED_5[12];
  __I  uint32_t SGI_KEY_WRAP;                      /**< Wrapped key read SFR, offset: 0xD50 */
       uint8_t RESERVED_6[436];
  __I  uint32_t SGI_VERSION;                       /**< SGI Version, offset: 0xF08 */
       uint8_t RESERVED_7[180];
  __IO uint32_t SGI_ACCESS_ERR;                    /**< Access Error, offset: 0xFC0 */
  __IO uint32_t SGI_ACCESS_ERR_CLR;                /**< Clear Access Error, offset: 0xFC4 */
       uint8_t RESERVED_8[24];
  __I  uint32_t SGI_INT_STATUS;                    /**< Interrupt status, offset: 0xFE0 */
  __IO uint32_t SGI_INT_ENABLE;                    /**< Interrupt enable, offset: 0xFE4 */
  __IO uint32_t SGI_INT_STATUS_CLR;                /**< Interrupt status clear, offset: 0xFE8 */
  __IO uint32_t SGI_INT_STATUS_SET;                /**< Interrupt status set, offset: 0xFEC */
       uint8_t RESERVED_9[12];
  __I  uint32_t SGI_MODULE_ID;                     /**< Module ID, offset: 0xFFC */
} SGI_Type;

/* ----------------------------------------------------------------------------
   -- SGI Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SGI_Register_Masks SGI Register Masks
 * @{
 */

/*! @name SGI_DATIN0A - Input Data register 0 - Word-3 */
/*! @{ */

#define SGI_SGI_DATIN0A_DATIN0A_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN0A_DATIN0A_SHIFT            (0U)
/*! datin0a - Input Data register */
#define SGI_SGI_DATIN0A_DATIN0A(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN0A_DATIN0A_SHIFT)) & SGI_SGI_DATIN0A_DATIN0A_MASK)
/*! @} */

/*! @name SGI_DATIN0B - Input Data register 0 - Word-2 */
/*! @{ */

#define SGI_SGI_DATIN0B_DATIN0B_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN0B_DATIN0B_SHIFT            (0U)
/*! datin0b - Input Data register */
#define SGI_SGI_DATIN0B_DATIN0B(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN0B_DATIN0B_SHIFT)) & SGI_SGI_DATIN0B_DATIN0B_MASK)
/*! @} */

/*! @name SGI_DATIN0C - Input Data register 0 - Word-1 */
/*! @{ */

#define SGI_SGI_DATIN0C_DATIN0C_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN0C_DATIN0C_SHIFT            (0U)
/*! datin0c - Input Data register */
#define SGI_SGI_DATIN0C_DATIN0C(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN0C_DATIN0C_SHIFT)) & SGI_SGI_DATIN0C_DATIN0C_MASK)
/*! @} */

/*! @name SGI_DATIN0D - Input Data register 0 - Word-0 */
/*! @{ */

#define SGI_SGI_DATIN0D_DATIN0D_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN0D_DATIN0D_SHIFT            (0U)
/*! datin0d - Input Data register */
#define SGI_SGI_DATIN0D_DATIN0D(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN0D_DATIN0D_SHIFT)) & SGI_SGI_DATIN0D_DATIN0D_MASK)
/*! @} */

/*! @name SGI_DATIN1A - Input Data register 1 - Word-3 */
/*! @{ */

#define SGI_SGI_DATIN1A_DATIN1A_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN1A_DATIN1A_SHIFT            (0U)
/*! datin1a - Input Data register */
#define SGI_SGI_DATIN1A_DATIN1A(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN1A_DATIN1A_SHIFT)) & SGI_SGI_DATIN1A_DATIN1A_MASK)
/*! @} */

/*! @name SGI_DATIN1B - Input Data register 1 - Word-2 */
/*! @{ */

#define SGI_SGI_DATIN1B_DATIN1B_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN1B_DATIN1B_SHIFT            (0U)
/*! datin1b - Input Data register */
#define SGI_SGI_DATIN1B_DATIN1B(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN1B_DATIN1B_SHIFT)) & SGI_SGI_DATIN1B_DATIN1B_MASK)
/*! @} */

/*! @name SGI_DATIN1C - Input Data register 1 - Word-1 */
/*! @{ */

#define SGI_SGI_DATIN1C_DATIN1C_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN1C_DATIN1C_SHIFT            (0U)
/*! datin1c - Input Data register */
#define SGI_SGI_DATIN1C_DATIN1C(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN1C_DATIN1C_SHIFT)) & SGI_SGI_DATIN1C_DATIN1C_MASK)
/*! @} */

/*! @name SGI_DATIN1D - Input Data register 1 - Word-0 */
/*! @{ */

#define SGI_SGI_DATIN1D_DATIN1D_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN1D_DATIN1D_SHIFT            (0U)
/*! datin1d - Input Data register */
#define SGI_SGI_DATIN1D_DATIN1D(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN1D_DATIN1D_SHIFT)) & SGI_SGI_DATIN1D_DATIN1D_MASK)
/*! @} */

/*! @name SGI_DATIN2A - Input Data register 2 - Word-3 */
/*! @{ */

#define SGI_SGI_DATIN2A_DATIN2A_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN2A_DATIN2A_SHIFT            (0U)
/*! datin2a - Input Data register */
#define SGI_SGI_DATIN2A_DATIN2A(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN2A_DATIN2A_SHIFT)) & SGI_SGI_DATIN2A_DATIN2A_MASK)
/*! @} */

/*! @name SGI_DATIN2B - Input Data register 2 - Word-2 */
/*! @{ */

#define SGI_SGI_DATIN2B_DATIN2B_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN2B_DATIN2B_SHIFT            (0U)
/*! datin2b - Input Data register */
#define SGI_SGI_DATIN2B_DATIN2B(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN2B_DATIN2B_SHIFT)) & SGI_SGI_DATIN2B_DATIN2B_MASK)
/*! @} */

/*! @name SGI_DATIN2C - Input Data register 2 - Word-1 */
/*! @{ */

#define SGI_SGI_DATIN2C_DATIN2C_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN2C_DATIN2C_SHIFT            (0U)
/*! datin2c - Input Data register */
#define SGI_SGI_DATIN2C_DATIN2C(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN2C_DATIN2C_SHIFT)) & SGI_SGI_DATIN2C_DATIN2C_MASK)
/*! @} */

/*! @name SGI_DATIN2D - Input Data register 2 - Word-0 */
/*! @{ */

#define SGI_SGI_DATIN2D_DATIN2D_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN2D_DATIN2D_SHIFT            (0U)
/*! datin2d - Input Data register */
#define SGI_SGI_DATIN2D_DATIN2D(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN2D_DATIN2D_SHIFT)) & SGI_SGI_DATIN2D_DATIN2D_MASK)
/*! @} */

/*! @name SGI_DATIN3A - Input Data register 3 - Word-3 */
/*! @{ */

#define SGI_SGI_DATIN3A_DATIN3A_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN3A_DATIN3A_SHIFT            (0U)
/*! datin3a - Input Data register */
#define SGI_SGI_DATIN3A_DATIN3A(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN3A_DATIN3A_SHIFT)) & SGI_SGI_DATIN3A_DATIN3A_MASK)
/*! @} */

/*! @name SGI_DATIN3B - Input Data register 3 - Word-2 */
/*! @{ */

#define SGI_SGI_DATIN3B_DATIN3B_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN3B_DATIN3B_SHIFT            (0U)
/*! datin3b - Input Data register */
#define SGI_SGI_DATIN3B_DATIN3B(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN3B_DATIN3B_SHIFT)) & SGI_SGI_DATIN3B_DATIN3B_MASK)
/*! @} */

/*! @name SGI_DATIN3C - Input Data register 3 - Word-1 */
/*! @{ */

#define SGI_SGI_DATIN3C_DATIN3C_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN3C_DATIN3C_SHIFT            (0U)
/*! datin3c - Input Data register */
#define SGI_SGI_DATIN3C_DATIN3C(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN3C_DATIN3C_SHIFT)) & SGI_SGI_DATIN3C_DATIN3C_MASK)
/*! @} */

/*! @name SGI_DATIN3D - Input Data register 3 - Word-0 */
/*! @{ */

#define SGI_SGI_DATIN3D_DATIN3D_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN3D_DATIN3D_SHIFT            (0U)
/*! datin3d - Input Data register */
#define SGI_SGI_DATIN3D_DATIN3D(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN3D_DATIN3D_SHIFT)) & SGI_SGI_DATIN3D_DATIN3D_MASK)
/*! @} */

/*! @name SGI_KEY0A - Input Key register 0 - Word-3 */
/*! @{ */

#define SGI_SGI_KEY0A_KEY0A_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY0A_KEY0A_SHIFT                (0U)
/*! key0a - Input Key register */
#define SGI_SGI_KEY0A_KEY0A(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY0A_KEY0A_SHIFT)) & SGI_SGI_KEY0A_KEY0A_MASK)
/*! @} */

/*! @name SGI_KEY0B - Input Key register 0 - Word-2 */
/*! @{ */

#define SGI_SGI_KEY0B_KEY0B_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY0B_KEY0B_SHIFT                (0U)
/*! key0b - Input Key register */
#define SGI_SGI_KEY0B_KEY0B(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY0B_KEY0B_SHIFT)) & SGI_SGI_KEY0B_KEY0B_MASK)
/*! @} */

/*! @name SGI_KEY0C - Input Key register 0 - Word-1 */
/*! @{ */

#define SGI_SGI_KEY0C_KEY0C_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY0C_KEY0C_SHIFT                (0U)
/*! key0c - Input Key register */
#define SGI_SGI_KEY0C_KEY0C(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY0C_KEY0C_SHIFT)) & SGI_SGI_KEY0C_KEY0C_MASK)
/*! @} */

/*! @name SGI_KEY0D - Input Key register 0 - Word-0 */
/*! @{ */

#define SGI_SGI_KEY0D_KEY0D_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY0D_KEY0D_SHIFT                (0U)
/*! key0d - Input Key register */
#define SGI_SGI_KEY0D_KEY0D(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY0D_KEY0D_SHIFT)) & SGI_SGI_KEY0D_KEY0D_MASK)
/*! @} */

/*! @name SGI_KEY1A - Input Key register 1 - Word-3 */
/*! @{ */

#define SGI_SGI_KEY1A_KEY1A_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY1A_KEY1A_SHIFT                (0U)
/*! key1a - Input Key register */
#define SGI_SGI_KEY1A_KEY1A(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY1A_KEY1A_SHIFT)) & SGI_SGI_KEY1A_KEY1A_MASK)
/*! @} */

/*! @name SGI_KEY1B - Input Key register 1 - Word-2 */
/*! @{ */

#define SGI_SGI_KEY1B_KEY1B_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY1B_KEY1B_SHIFT                (0U)
/*! key1b - Input Key register */
#define SGI_SGI_KEY1B_KEY1B(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY1B_KEY1B_SHIFT)) & SGI_SGI_KEY1B_KEY1B_MASK)
/*! @} */

/*! @name SGI_KEY1C - Input Key register 1 - Word-1 */
/*! @{ */

#define SGI_SGI_KEY1C_KEY1C_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY1C_KEY1C_SHIFT                (0U)
/*! key1c - Input Key register */
#define SGI_SGI_KEY1C_KEY1C(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY1C_KEY1C_SHIFT)) & SGI_SGI_KEY1C_KEY1C_MASK)
/*! @} */

/*! @name SGI_KEY1D - Input Key register 1 - Word-0 */
/*! @{ */

#define SGI_SGI_KEY1D_KEY1D_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY1D_KEY1D_SHIFT                (0U)
/*! key1d - Input Key register */
#define SGI_SGI_KEY1D_KEY1D(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY1D_KEY1D_SHIFT)) & SGI_SGI_KEY1D_KEY1D_MASK)
/*! @} */

/*! @name SGI_KEY2A - Input Key register 2 - Word-3 */
/*! @{ */

#define SGI_SGI_KEY2A_KEY2A_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY2A_KEY2A_SHIFT                (0U)
/*! key2a - Input Key register */
#define SGI_SGI_KEY2A_KEY2A(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY2A_KEY2A_SHIFT)) & SGI_SGI_KEY2A_KEY2A_MASK)
/*! @} */

/*! @name SGI_KEY2B - Input Key register 2 - Word-2 */
/*! @{ */

#define SGI_SGI_KEY2B_KEY2B_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY2B_KEY2B_SHIFT                (0U)
/*! key2b - Input Key register */
#define SGI_SGI_KEY2B_KEY2B(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY2B_KEY2B_SHIFT)) & SGI_SGI_KEY2B_KEY2B_MASK)
/*! @} */

/*! @name SGI_KEY2C - Input Key register 2 - Word-1 */
/*! @{ */

#define SGI_SGI_KEY2C_KEY2C_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY2C_KEY2C_SHIFT                (0U)
/*! key2c - Input Key register */
#define SGI_SGI_KEY2C_KEY2C(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY2C_KEY2C_SHIFT)) & SGI_SGI_KEY2C_KEY2C_MASK)
/*! @} */

/*! @name SGI_KEY2D - Input Key register 2 - Word-0 */
/*! @{ */

#define SGI_SGI_KEY2D_KEY2D_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY2D_KEY2D_SHIFT                (0U)
/*! key2d - Input Key register */
#define SGI_SGI_KEY2D_KEY2D(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY2D_KEY2D_SHIFT)) & SGI_SGI_KEY2D_KEY2D_MASK)
/*! @} */

/*! @name SGI_KEY3A - Input Key register 3 - Word-3 */
/*! @{ */

#define SGI_SGI_KEY3A_KEY3A_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY3A_KEY3A_SHIFT                (0U)
/*! key3a - Input Key register */
#define SGI_SGI_KEY3A_KEY3A(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY3A_KEY3A_SHIFT)) & SGI_SGI_KEY3A_KEY3A_MASK)
/*! @} */

/*! @name SGI_KEY3B - Input Key register 3 - Word-2 */
/*! @{ */

#define SGI_SGI_KEY3B_KEY3B_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY3B_KEY3B_SHIFT                (0U)
/*! key3b - Input Key register */
#define SGI_SGI_KEY3B_KEY3B(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY3B_KEY3B_SHIFT)) & SGI_SGI_KEY3B_KEY3B_MASK)
/*! @} */

/*! @name SGI_KEY3C - Input Key register 3 - Word-1 */
/*! @{ */

#define SGI_SGI_KEY3C_KEY3C_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY3C_KEY3C_SHIFT                (0U)
/*! key3c - Input Key register */
#define SGI_SGI_KEY3C_KEY3C(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY3C_KEY3C_SHIFT)) & SGI_SGI_KEY3C_KEY3C_MASK)
/*! @} */

/*! @name SGI_KEY3D - Input Key register 3 - Word-0 */
/*! @{ */

#define SGI_SGI_KEY3D_KEY3D_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY3D_KEY3D_SHIFT                (0U)
/*! key3d - Input Key register */
#define SGI_SGI_KEY3D_KEY3D(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY3D_KEY3D_SHIFT)) & SGI_SGI_KEY3D_KEY3D_MASK)
/*! @} */

/*! @name SGI_KEY4A - Input Key register 4 - Word-3 */
/*! @{ */

#define SGI_SGI_KEY4A_KEY4A_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY4A_KEY4A_SHIFT                (0U)
/*! key4a - Input Key register */
#define SGI_SGI_KEY4A_KEY4A(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY4A_KEY4A_SHIFT)) & SGI_SGI_KEY4A_KEY4A_MASK)
/*! @} */

/*! @name SGI_KEY4B - Input Key register 4 - Word-2 */
/*! @{ */

#define SGI_SGI_KEY4B_KEY4B_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY4B_KEY4B_SHIFT                (0U)
/*! key4b - Input Key register */
#define SGI_SGI_KEY4B_KEY4B(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY4B_KEY4B_SHIFT)) & SGI_SGI_KEY4B_KEY4B_MASK)
/*! @} */

/*! @name SGI_KEY4C - Input Key register 4 - Word-1 */
/*! @{ */

#define SGI_SGI_KEY4C_KEY4C_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY4C_KEY4C_SHIFT                (0U)
/*! key4c - Input Key register */
#define SGI_SGI_KEY4C_KEY4C(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY4C_KEY4C_SHIFT)) & SGI_SGI_KEY4C_KEY4C_MASK)
/*! @} */

/*! @name SGI_KEY4D - Input Key register 4 - Word-0 */
/*! @{ */

#define SGI_SGI_KEY4D_KEY4D_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY4D_KEY4D_SHIFT                (0U)
/*! key4d - Input Key register */
#define SGI_SGI_KEY4D_KEY4D(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY4D_KEY4D_SHIFT)) & SGI_SGI_KEY4D_KEY4D_MASK)
/*! @} */

/*! @name SGI_KEY5A - Input Key register 5 - Word-3 */
/*! @{ */

#define SGI_SGI_KEY5A_KEY5A_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY5A_KEY5A_SHIFT                (0U)
/*! key5a - Input Key register */
#define SGI_SGI_KEY5A_KEY5A(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY5A_KEY5A_SHIFT)) & SGI_SGI_KEY5A_KEY5A_MASK)
/*! @} */

/*! @name SGI_KEY5B - Input Key register 5 - Word-2 */
/*! @{ */

#define SGI_SGI_KEY5B_KEY5B_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY5B_KEY5B_SHIFT                (0U)
/*! key5b - Input Key register */
#define SGI_SGI_KEY5B_KEY5B(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY5B_KEY5B_SHIFT)) & SGI_SGI_KEY5B_KEY5B_MASK)
/*! @} */

/*! @name SGI_KEY5C - Input Key register 5 - Word-1 */
/*! @{ */

#define SGI_SGI_KEY5C_KEY5C_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY5C_KEY5C_SHIFT                (0U)
/*! key5c - Input Key register */
#define SGI_SGI_KEY5C_KEY5C(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY5C_KEY5C_SHIFT)) & SGI_SGI_KEY5C_KEY5C_MASK)
/*! @} */

/*! @name SGI_KEY5D - Input Key register 5 - Word-0 */
/*! @{ */

#define SGI_SGI_KEY5D_KEY5D_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY5D_KEY5D_SHIFT                (0U)
/*! key5d - Input Key register */
#define SGI_SGI_KEY5D_KEY5D(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY5D_KEY5D_SHIFT)) & SGI_SGI_KEY5D_KEY5D_MASK)
/*! @} */

/*! @name SGI_KEY6A - Input Key register 6 - Word-3 */
/*! @{ */

#define SGI_SGI_KEY6A_KEY6A_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY6A_KEY6A_SHIFT                (0U)
/*! key6a - Input Key register */
#define SGI_SGI_KEY6A_KEY6A(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY6A_KEY6A_SHIFT)) & SGI_SGI_KEY6A_KEY6A_MASK)
/*! @} */

/*! @name SGI_KEY6B - Input Key register 6 - Word-2 */
/*! @{ */

#define SGI_SGI_KEY6B_KEY6B_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY6B_KEY6B_SHIFT                (0U)
/*! key6b - Input Key register */
#define SGI_SGI_KEY6B_KEY6B(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY6B_KEY6B_SHIFT)) & SGI_SGI_KEY6B_KEY6B_MASK)
/*! @} */

/*! @name SGI_KEY6C - Input Key register 6 - Word-1 */
/*! @{ */

#define SGI_SGI_KEY6C_KEY6C_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY6C_KEY6C_SHIFT                (0U)
/*! key6c - Input Key register */
#define SGI_SGI_KEY6C_KEY6C(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY6C_KEY6C_SHIFT)) & SGI_SGI_KEY6C_KEY6C_MASK)
/*! @} */

/*! @name SGI_KEY6D - Input Key register 6 - Word-0 */
/*! @{ */

#define SGI_SGI_KEY6D_KEY6D_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY6D_KEY6D_SHIFT                (0U)
/*! key6d - Input Key register */
#define SGI_SGI_KEY6D_KEY6D(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY6D_KEY6D_SHIFT)) & SGI_SGI_KEY6D_KEY6D_MASK)
/*! @} */

/*! @name SGI_KEY7A - Input Key register 7 - Word-3 */
/*! @{ */

#define SGI_SGI_KEY7A_KEY7A_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY7A_KEY7A_SHIFT                (0U)
/*! key7a - Input Key register */
#define SGI_SGI_KEY7A_KEY7A(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY7A_KEY7A_SHIFT)) & SGI_SGI_KEY7A_KEY7A_MASK)
/*! @} */

/*! @name SGI_KEY7B - Input Key register 7 - Word-2 */
/*! @{ */

#define SGI_SGI_KEY7B_KEY7B_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY7B_KEY7B_SHIFT                (0U)
/*! key7b - Input Key register */
#define SGI_SGI_KEY7B_KEY7B(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY7B_KEY7B_SHIFT)) & SGI_SGI_KEY7B_KEY7B_MASK)
/*! @} */

/*! @name SGI_KEY7C - Input Key register 7 - Word-1 */
/*! @{ */

#define SGI_SGI_KEY7C_KEY7C_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY7C_KEY7C_SHIFT                (0U)
/*! key7c - Input Key register */
#define SGI_SGI_KEY7C_KEY7C(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY7C_KEY7C_SHIFT)) & SGI_SGI_KEY7C_KEY7C_MASK)
/*! @} */

/*! @name SGI_KEY7D - Input Key register 7 - Word-0 */
/*! @{ */

#define SGI_SGI_KEY7D_KEY7D_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY7D_KEY7D_SHIFT                (0U)
/*! key7d - Input Key register */
#define SGI_SGI_KEY7D_KEY7D(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY7D_KEY7D_SHIFT)) & SGI_SGI_KEY7D_KEY7D_MASK)
/*! @} */

/*! @name SGI_DATOUTA - Output Data register - Word-3 */
/*! @{ */

#define SGI_SGI_DATOUTA_DATOUTA_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATOUTA_DATOUTA_SHIFT            (0U)
/*! datouta - Output Data register */
#define SGI_SGI_DATOUTA_DATOUTA(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATOUTA_DATOUTA_SHIFT)) & SGI_SGI_DATOUTA_DATOUTA_MASK)
/*! @} */

/*! @name SGI_DATOUTB - Output Data register - Word-2 */
/*! @{ */

#define SGI_SGI_DATOUTB_DATOUTB_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATOUTB_DATOUTB_SHIFT            (0U)
/*! datoutb - Output Data register */
#define SGI_SGI_DATOUTB_DATOUTB(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATOUTB_DATOUTB_SHIFT)) & SGI_SGI_DATOUTB_DATOUTB_MASK)
/*! @} */

/*! @name SGI_DATOUTC - Output Data register - Word-1 */
/*! @{ */

#define SGI_SGI_DATOUTC_DATOUTC_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATOUTC_DATOUTC_SHIFT            (0U)
/*! datoutc - Output Data register */
#define SGI_SGI_DATOUTC_DATOUTC(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATOUTC_DATOUTC_SHIFT)) & SGI_SGI_DATOUTC_DATOUTC_MASK)
/*! @} */

/*! @name SGI_DATOUTD - Output Data register - Word-0 */
/*! @{ */

#define SGI_SGI_DATOUTD_DATOUTD_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATOUTD_DATOUTD_SHIFT            (0U)
/*! datoutd - Output Data register */
#define SGI_SGI_DATOUTD_DATOUTD(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATOUTD_DATOUTD_SHIFT)) & SGI_SGI_DATOUTD_DATOUTD_MASK)
/*! @} */

/*! @name SGI_STATUS - Status register */
/*! @{ */

#define SGI_SGI_STATUS_BUSY_MASK                 (0x1U)
#define SGI_SGI_STATUS_BUSY_SHIFT                (0U)
#define SGI_SGI_STATUS_BUSY(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_BUSY_SHIFT)) & SGI_SGI_STATUS_BUSY_MASK)

#define SGI_SGI_STATUS_OFLOW_MASK                (0x2U)
#define SGI_SGI_STATUS_OFLOW_SHIFT               (1U)
/*! oflow - Overflow in INCR operation flag */
#define SGI_SGI_STATUS_OFLOW(x)                  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_OFLOW_SHIFT)) & SGI_SGI_STATUS_OFLOW_MASK)

#define SGI_SGI_STATUS_PRNG_RDY_MASK             (0x4U)
#define SGI_SGI_STATUS_PRNG_RDY_SHIFT            (2U)
/*! prng_rdy - prng is ready after boot-up-phase */
#define SGI_SGI_STATUS_PRNG_RDY(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_PRNG_RDY_SHIFT)) & SGI_SGI_STATUS_PRNG_RDY_MASK)

#define SGI_SGI_STATUS_ERROR_MASK                (0x38U)
#define SGI_SGI_STATUS_ERROR_SHIFT               (3U)
/*! error - Error detected
 *  0b000..ERROR (all values other than 0x05 indicate ERROR)
 *  0b101..NO_ERROR
 */
#define SGI_SGI_STATUS_ERROR(x)                  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_ERROR_SHIFT)) & SGI_SGI_STATUS_ERROR_MASK)

#define SGI_SGI_STATUS_SHA2_BUSY_MASK            (0x40U)
#define SGI_SGI_STATUS_SHA2_BUSY_SHIFT           (6U)
/*! sha2_busy - SHA2 is busy */
#define SGI_SGI_STATUS_SHA2_BUSY(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_SHA2_BUSY_SHIFT)) & SGI_SGI_STATUS_SHA2_BUSY_MASK)

#define SGI_SGI_STATUS_IRQ_MASK                  (0x80U)
#define SGI_SGI_STATUS_IRQ_SHIFT                 (7U)
/*! irq - interrupt detected */
#define SGI_SGI_STATUS_IRQ(x)                    (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_IRQ_SHIFT)) & SGI_SGI_STATUS_IRQ_MASK)

#define SGI_SGI_STATUS_SHA_FIFO_FULL_MASK        (0x100U)
#define SGI_SGI_STATUS_SHA_FIFO_FULL_SHIFT       (8U)
/*! sha_fifo_full - SHA FIFO is full(operates in SHA AUTO mode) */
#define SGI_SGI_STATUS_SHA_FIFO_FULL(x)          (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_SHA_FIFO_FULL_SHIFT)) & SGI_SGI_STATUS_SHA_FIFO_FULL_MASK)

#define SGI_SGI_STATUS_SHA_FIFO_LEVEL_MASK       (0x7E00U)
#define SGI_SGI_STATUS_SHA_FIFO_LEVEL_SHIFT      (9U)
/*! sha_fifo_level - SHA FIFO level */
#define SGI_SGI_STATUS_SHA_FIFO_LEVEL(x)         (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_SHA_FIFO_LEVEL_SHIFT)) & SGI_SGI_STATUS_SHA_FIFO_LEVEL_MASK)

#define SGI_SGI_STATUS_SHA_ERROR_MASK            (0x8000U)
#define SGI_SGI_STATUS_SHA_ERROR_SHIFT           (15U)
/*! sha_error - SHA ERROR */
#define SGI_SGI_STATUS_SHA_ERROR(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_SHA_ERROR_SHIFT)) & SGI_SGI_STATUS_SHA_ERROR_MASK)

#define SGI_SGI_STATUS_KEY_READ_ERR_MASK         (0x10000U)
#define SGI_SGI_STATUS_KEY_READ_ERR_SHIFT        (16U)
/*! key_read_err - KEY SFR READ ERROR, sticky, cleared only with reset or flush */
#define SGI_SGI_STATUS_KEY_READ_ERR(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_KEY_READ_ERR_SHIFT)) & SGI_SGI_STATUS_KEY_READ_ERR_MASK)

#define SGI_SGI_STATUS_KEY_UNWRAP_ERR_MASK       (0x20000U)
#define SGI_SGI_STATUS_KEY_UNWRAP_ERR_SHIFT      (17U)
/*! key_unwrap_err - KEY UNWRAP ERROR , sticky, cleared only with reset or flush */
#define SGI_SGI_STATUS_KEY_UNWRAP_ERR(x)         (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_KEY_UNWRAP_ERR_SHIFT)) & SGI_SGI_STATUS_KEY_UNWRAP_ERR_MASK)

#define SGI_SGI_STATUS_STATUS_RSVD3_MASK         (0x40000U)
#define SGI_SGI_STATUS_STATUS_RSVD3_SHIFT        (18U)
/*! status_rsvd3 - reserved */
#define SGI_SGI_STATUS_STATUS_RSVD3(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_STATUS_RSVD3_SHIFT)) & SGI_SGI_STATUS_STATUS_RSVD3_MASK)

#define SGI_SGI_STATUS_STATUS_RSVD_MASK          (0xFFF80000U)
#define SGI_SGI_STATUS_STATUS_RSVD_SHIFT         (19U)
/*! status_rsvd - reserved */
#define SGI_SGI_STATUS_STATUS_RSVD(x)            (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_STATUS_RSVD_SHIFT)) & SGI_SGI_STATUS_STATUS_RSVD_MASK)
/*! @} */

/*! @name SGI_COUNT - Calculation counter */
/*! @{ */

#define SGI_SGI_COUNT_COUNT_MASK                 (0xFFFFU)
#define SGI_SGI_COUNT_COUNT_SHIFT                (0U)
#define SGI_SGI_COUNT_COUNT(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_COUNT_COUNT_SHIFT)) & SGI_SGI_COUNT_COUNT_MASK)

#define SGI_SGI_COUNT_COUNT_RSVD_MASK            (0xFFFF0000U)
#define SGI_SGI_COUNT_COUNT_RSVD_SHIFT           (16U)
/*! count_rsvd - reserved */
#define SGI_SGI_COUNT_COUNT_RSVD(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_COUNT_COUNT_RSVD_SHIFT)) & SGI_SGI_COUNT_COUNT_RSVD_MASK)
/*! @} */

/*! @name SGI_KEYCHK - Key checksum register */
/*! @{ */

#define SGI_SGI_KEYCHK_KEYCHKSUM_MASK            (0xFFFFFFFFU)
#define SGI_SGI_KEYCHK_KEYCHKSUM_SHIFT           (0U)
/*! keychksum - Key checksum (32-bit). */
#define SGI_SGI_KEYCHK_KEYCHKSUM(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEYCHK_KEYCHKSUM_SHIFT)) & SGI_SGI_KEYCHK_KEYCHKSUM_MASK)
/*! @} */

/*! @name SGI_CTRL - SGI Control register */
/*! @{ */

#define SGI_SGI_CTRL_START_MASK                  (0x1U)
#define SGI_SGI_CTRL_START_SHIFT                 (0U)
/*! start - Start crypto operation
 *  0b0..Clr has no effect
 *  0b1..Set to start operation
 */
#define SGI_SGI_CTRL_START(x)                    (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_START_SHIFT)) & SGI_SGI_CTRL_START_MASK)

#define SGI_SGI_CTRL_DECRYPT_MASK                (0x2U)
#define SGI_SGI_CTRL_DECRYPT_SHIFT               (1U)
/*! decrypt - Sets Cipher direction(AES and DES)
 *  0b0..Encryption
 *  0b1..Decryption
 */
#define SGI_SGI_CTRL_DECRYPT(x)                  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_DECRYPT_SHIFT)) & SGI_SGI_CTRL_DECRYPT_MASK)

#define SGI_SGI_CTRL_AESKEYSZ_MASK               (0xCU)
#define SGI_SGI_CTRL_AESKEYSZ_SHIFT              (2U)
/*! aeskeysz
 *  0b00..AES-128
 *  0b10..AES-256
 *  0b11..RFU (defaults to AES-128)
 */
#define SGI_SGI_CTRL_AESKEYSZ(x)                 (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_AESKEYSZ_SHIFT)) & SGI_SGI_CTRL_AESKEYSZ_MASK)

#define SGI_SGI_CTRL_CRYPTO_OP_MASK              (0x70U)
#define SGI_SGI_CTRL_CRYPTO_OP_SHIFT             (4U)
/*! crypto_op - Sets 'Crypto Operation' type
 *  0b000..AES
 *  0b001..DES (If Included)
 *  0b010..TDES (If Included)
 *  0b011..GFMUL(If Included)
 *  0b100..SHA2 (If Included)
 *  0b101..CMAC (If Included)
 *  0b110-0b111..others - RFU (Defaults to 1st available OP)
 */
#define SGI_SGI_CTRL_CRYPTO_OP(x)                (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_CRYPTO_OP_SHIFT)) & SGI_SGI_CTRL_CRYPTO_OP_MASK)

#define SGI_SGI_CTRL_INSEL_MASK                  (0x780U)
#define SGI_SGI_CTRL_INSEL_SHIFT                 (7U)
/*! insel
 *  0b0000..DATIN[0]
 *  0b0001..DATIN[1]*
 *  0b0010..DATIN[2]*
 *  0b0011..DATIN[3]*
 *  0b0100..DATIN[0] ^ DATOUT
 *  0b0101..DATIN[1] ^ DATOUT*
 *  0b0110..DATIN[2] ^ DATOUT*
 *  0b0111..DATIN[3] ^ DATOUT*
 *  0b1000..DATOUT
 *  0b1001-0b1111..others - DATIN[0] * - only if DATIN[num] exists, else [0]
 */
#define SGI_SGI_CTRL_INSEL(x)                    (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_INSEL_SHIFT)) & SGI_SGI_CTRL_INSEL_MASK)

#define SGI_SGI_CTRL_OUTSEL_MASK                 (0x3800U)
#define SGI_SGI_CTRL_OUTSEL_SHIFT                (11U)
/*! outsel
 *  0b000..DATOUT = 'Kernel Res'
 *  0b001..DATOUT = 'Kernel Res' ^ DATIN[0]
 *  0b010..DATOUT = 'Kernel Res' ^ DATIN[1]*
 *  0b011..DATOUT = 'Kernel Res' ^ DATIN[2]*
 *  0b100..DATOUT = 'Kernel Res' ^DATIN[3]*
 *  0b101-0b111..others - DATOUT = 'Kernel Res' * - only if DATIN[num] exists, else [0]
 */
#define SGI_SGI_CTRL_OUTSEL(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_OUTSEL_SHIFT)) & SGI_SGI_CTRL_OUTSEL_MASK)

#define SGI_SGI_CTRL_DATOUT_RES_MASK             (0xC000U)
#define SGI_SGI_CTRL_DATOUT_RES_SHIFT            (14U)
/*! datout_res
 *  0b00..END_UP
 *  0b01..START_UP
 *  0b10..TRIGGER_UP
 *  0b11..NO_UP
 */
#define SGI_SGI_CTRL_DATOUT_RES(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_DATOUT_RES_SHIFT)) & SGI_SGI_CTRL_DATOUT_RES_MASK)

#define SGI_SGI_CTRL_AES_EN_MASK                 (0x10000U)
#define SGI_SGI_CTRL_AES_EN_SHIFT                (16U)
/*! aes_en
 *  0b0..AES disabled
 *  0b1..AES enabled
 */
#define SGI_SGI_CTRL_AES_EN(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_AES_EN_SHIFT)) & SGI_SGI_CTRL_AES_EN_MASK)

#define SGI_SGI_CTRL_DES_EN_MASK                 (0x20000U)
#define SGI_SGI_CTRL_DES_EN_SHIFT                (17U)
/*! des_en
 *  0b0..DES disabled
 *  0b1..DES enabled
 */
#define SGI_SGI_CTRL_DES_EN(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_DES_EN_SHIFT)) & SGI_SGI_CTRL_DES_EN_MASK)

#define SGI_SGI_CTRL_GCM_EN_MASK                 (0x40000U)
#define SGI_SGI_CTRL_GCM_EN_SHIFT                (18U)
/*! gcm_en
 *  0b0..GFMUL disabled
 *  0b1..GFMUL enabled
 */
#define SGI_SGI_CTRL_GCM_EN(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_GCM_EN_SHIFT)) & SGI_SGI_CTRL_GCM_EN_MASK)

#define SGI_SGI_CTRL_PRNG_EN_MASK                (0x80000U)
#define SGI_SGI_CTRL_PRNG_EN_SHIFT               (19U)
/*! prng_en - PRNG Enable (only if SGI has internal PRNG)
 *  0b0..PRNG Disabled
 *  0b1..PRNG Enabled
 */
#define SGI_SGI_CTRL_PRNG_EN(x)                  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_PRNG_EN_SHIFT)) & SGI_SGI_CTRL_PRNG_EN_MASK)

#define SGI_SGI_CTRL_INKEYSEL_MASK               (0x1F00000U)
#define SGI_SGI_CTRL_INKEYSEL_SHIFT              (20U)
/*! inkeysel - Input key selection */
#define SGI_SGI_CTRL_INKEYSEL(x)                 (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_INKEYSEL_SHIFT)) & SGI_SGI_CTRL_INKEYSEL_MASK)

#define SGI_SGI_CTRL_TDESKEY_MASK                (0x2000000U)
#define SGI_SGI_CTRL_TDESKEY_SHIFT               (25U)
/*! tdeskey
 *  0b0..2-key TDES
 *  0b1..3-key TDES
 */
#define SGI_SGI_CTRL_TDESKEY(x)                  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_TDESKEY_SHIFT)) & SGI_SGI_CTRL_TDESKEY_MASK)

#define SGI_SGI_CTRL_AES_NO_KL_MASK              (0x4000000U)
#define SGI_SGI_CTRL_AES_NO_KL_SHIFT             (26U)
/*! aes_no_kl
 *  0b0..new AES key will be loaded
 *  0b1..No AES key will be loaded, and previously loaded key will be used.
 */
#define SGI_SGI_CTRL_AES_NO_KL(x)                (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_AES_NO_KL_SHIFT)) & SGI_SGI_CTRL_AES_NO_KL_MASK)

#define SGI_SGI_CTRL_AES_SEL_MASK                (0x8000000U)
#define SGI_SGI_CTRL_AES_SEL_SHIFT               (27U)
/*! aes_sel
 *  0b0..First AES selected
 *  0b1..Second AES selected (when enabled)
 */
#define SGI_SGI_CTRL_AES_SEL(x)                  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_AES_SEL_SHIFT)) & SGI_SGI_CTRL_AES_SEL_MASK)

#define SGI_SGI_CTRL_CTRL_RSVD_MASK              (0xF0000000U)
#define SGI_SGI_CTRL_CTRL_RSVD_SHIFT             (28U)
/*! ctrl_rsvd - reserved */
#define SGI_SGI_CTRL_CTRL_RSVD(x)                (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_CTRL_RSVD_SHIFT)) & SGI_SGI_CTRL_CTRL_RSVD_MASK)
/*! @} */

/*! @name SGI_CTRL2 - SGI Control register 2 */
/*! @{ */

#define SGI_SGI_CTRL2_FLUSH_MASK                 (0x1U)
#define SGI_SGI_CTRL2_FLUSH_SHIFT                (0U)
/*! flush - Start Full SGI Flush
 *  0b0..Clr has no effect
 *  0b1..Set to start flush
 */
#define SGI_SGI_CTRL2_FLUSH(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_FLUSH_SHIFT)) & SGI_SGI_CTRL2_FLUSH_MASK)

#define SGI_SGI_CTRL2_KEY_FLUSH_MASK             (0x2U)
#define SGI_SGI_CTRL2_KEY_FLUSH_SHIFT            (1U)
/*! key_flush - Start KEY register-bank Flush
 *  0b0..Clr has no effect
 *  0b1..Set to start flush
 */
#define SGI_SGI_CTRL2_KEY_FLUSH(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_KEY_FLUSH_SHIFT)) & SGI_SGI_CTRL2_KEY_FLUSH_MASK)

#define SGI_SGI_CTRL2_DATIN_FLUSH_MASK           (0x4U)
#define SGI_SGI_CTRL2_DATIN_FLUSH_SHIFT          (2U)
/*! datin_flush - Start DATIN register-bank Flush
 *  0b0..Clr has no effect
 *  0b1..Set to start flush
 */
#define SGI_SGI_CTRL2_DATIN_FLUSH(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_DATIN_FLUSH_SHIFT)) & SGI_SGI_CTRL2_DATIN_FLUSH_MASK)

#define SGI_SGI_CTRL2_INCR_MASK                  (0x8U)
#define SGI_SGI_CTRL2_INCR_SHIFT                 (3U)
/*! incr - Increment(Triggered by SFR write)
 *  0b0..INCR-On-Write disabled
 *  0b1..INCR-On-Write enabled
 */
#define SGI_SGI_CTRL2_INCR(x)                    (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_INCR_SHIFT)) & SGI_SGI_CTRL2_INCR_MASK)

#define SGI_SGI_CTRL2_XORWR_MASK                 (0x10U)
#define SGI_SGI_CTRL2_XORWR_SHIFT                (4U)
/*! xorwr - Write-XOR control
 *  0b0..XOR-On-Write disabled
 *  0b1..XOR-On-Write enabled
 */
#define SGI_SGI_CTRL2_XORWR(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_XORWR_SHIFT)) & SGI_SGI_CTRL2_XORWR_MASK)

#define SGI_SGI_CTRL2_FLUSHWR_MASK               (0x20U)
#define SGI_SGI_CTRL2_FLUSHWR_SHIFT              (5U)
/*! flushwr - Flush Write control
 *  0b0..Flush-Write disabled
 *  0b1..Flush-Write enabled
 */
#define SGI_SGI_CTRL2_FLUSHWR(x)                 (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_FLUSHWR_SHIFT)) & SGI_SGI_CTRL2_FLUSHWR_MASK)

#define SGI_SGI_CTRL2_INCR_CIN_MASK              (0x40U)
#define SGI_SGI_CTRL2_INCR_CIN_SHIFT             (6U)
/*! incr_cin - Increment Carry-In control
 *  0b0..Carry-In for INCR is 1
 *  0b1..Carry-In for INCR is overflow from previous INCR operation
 */
#define SGI_SGI_CTRL2_INCR_CIN(x)                (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_INCR_CIN_SHIFT)) & SGI_SGI_CTRL2_INCR_CIN_MASK)

#define SGI_SGI_CTRL2_CTRL2_RSVD3_MASK           (0x80U)
#define SGI_SGI_CTRL2_CTRL2_RSVD3_SHIFT          (7U)
/*! ctrl2_rsvd3 - reserved */
#define SGI_SGI_CTRL2_CTRL2_RSVD3(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_CTRL2_RSVD3_SHIFT)) & SGI_SGI_CTRL2_CTRL2_RSVD3_MASK)

#define SGI_SGI_CTRL2_SMASKEN_MASK               (0x100U)
#define SGI_SGI_CTRL2_SMASKEN_SHIFT              (8U)
/*! smasken - SFRMASK Enable
 *  0b0..SFRMASK feature Disabled
 *  0b1..SFRMASK feature Enabled
 */
#define SGI_SGI_CTRL2_SMASKEN(x)                 (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_SMASKEN_SHIFT)) & SGI_SGI_CTRL2_SMASKEN_MASK)

#define SGI_SGI_CTRL2_SMASKSTEP_MASK             (0x200U)
#define SGI_SGI_CTRL2_SMASKSTEP_SHIFT            (9U)
/*! smaskstep - SFRSEED increment control
 *  0b0..SFRSEED increments every regbank access
 *  0b1..SFRSEED increments every regbank access PLUS when SFRSEED in read
 */
#define SGI_SGI_CTRL2_SMASKSTEP(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_SMASKSTEP_SHIFT)) & SGI_SGI_CTRL2_SMASKSTEP_MASK)

#define SGI_SGI_CTRL2_SMASKSW_MASK               (0x400U)
#define SGI_SGI_CTRL2_SMASKSW_SHIFT              (10U)
/*! smasksw - SFRMASK MASK control
 *  0b0..SFR MASK output directly controlled by HW mask generator
 *  0b1..SFR MASK output directly controlled by SW
 */
#define SGI_SGI_CTRL2_SMASKSW(x)                 (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_SMASKSW_SHIFT)) & SGI_SGI_CTRL2_SMASKSW_MASK)

#define SGI_SGI_CTRL2_CTRL2_RSVD2_MASK           (0x800U)
#define SGI_SGI_CTRL2_CTRL2_RSVD2_SHIFT          (11U)
/*! ctrl2_rsvd2 - reserved */
#define SGI_SGI_CTRL2_CTRL2_RSVD2(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_CTRL2_RSVD2_SHIFT)) & SGI_SGI_CTRL2_CTRL2_RSVD2_MASK)

#define SGI_SGI_CTRL2_MOVEM_MASK                 (0xF000U)
#define SGI_SGI_CTRL2_MOVEM_SHIFT                (12U)
/*! movem - 4-bit optional input for MOVEM feature */
#define SGI_SGI_CTRL2_MOVEM(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_MOVEM_SHIFT)) & SGI_SGI_CTRL2_MOVEM_MASK)

#define SGI_SGI_CTRL2_KEYRES_MASK                (0x1F0000U)
#define SGI_SGI_CTRL2_KEYRES_SHIFT               (16U)
/*! keyres - Selects key registers to be updated when rkey=1 */
#define SGI_SGI_CTRL2_KEYRES(x)                  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_KEYRES_SHIFT)) & SGI_SGI_CTRL2_KEYRES_MASK)

#define SGI_SGI_CTRL2_RKEY_MASK                  (0x200000U)
#define SGI_SGI_CTRL2_RKEY_SHIFT                 (21U)
/*! rkey - Crypto result location
 *  0b0..DATOUT register bank
 *  0b1..KEY register bank
 */
#define SGI_SGI_CTRL2_RKEY(x)                    (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_RKEY_SHIFT)) & SGI_SGI_CTRL2_RKEY_MASK)

#define SGI_SGI_CTRL2_BYTES_ORDER_MASK           (0x400000U)
#define SGI_SGI_CTRL2_BYTES_ORDER_SHIFT          (22U)
/*! bytes_order - Byte order of regbank read/write data
 *  0b0..Normal
 *  0b1..Swapped
 */
#define SGI_SGI_CTRL2_BYTES_ORDER(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_BYTES_ORDER_SHIFT)) & SGI_SGI_CTRL2_BYTES_ORDER_MASK)

#define SGI_SGI_CTRL2_GCM_INXOR_MASK             (0x800000U)
#define SGI_SGI_CTRL2_GCM_INXOR_SHIFT            (23U)
/*! gcm_inxor - GCM INXOR
 *  0b0..GCM INXOR disabled
 *  0b1..GCM INXOR enabled
 */
#define SGI_SGI_CTRL2_GCM_INXOR(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_GCM_INXOR_SHIFT)) & SGI_SGI_CTRL2_GCM_INXOR_MASK)

#define SGI_SGI_CTRL2_CTRL2_RSVD1_MASK           (0xFF000000U)
#define SGI_SGI_CTRL2_CTRL2_RSVD1_SHIFT          (24U)
/*! ctrl2_rsvd1 - reserved */
#define SGI_SGI_CTRL2_CTRL2_RSVD1(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_CTRL2_RSVD1_SHIFT)) & SGI_SGI_CTRL2_CTRL2_RSVD1_MASK)
/*! @} */

/*! @name SGI_DUMMY_CTRL - Configuration of dummy controls */
/*! @{ */

#define SGI_SGI_DUMMY_CTRL_DDCTRL_MASK           (0x3FFU)
#define SGI_SGI_DUMMY_CTRL_DDCTRL_SHIFT          (0U)
#define SGI_SGI_DUMMY_CTRL_DDCTRL(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DUMMY_CTRL_DDCTRL_SHIFT)) & SGI_SGI_DUMMY_CTRL_DDCTRL_MASK)

#define SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD2_MASK     (0xFC00U)
#define SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD2_SHIFT    (10U)
/*! dmyctl_rsvd2 - reserved */
#define SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD2(x)       (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD2_SHIFT)) & SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD2_MASK)

#define SGI_SGI_DUMMY_CTRL_ADCTRL_MASK           (0x3FF0000U)
#define SGI_SGI_DUMMY_CTRL_ADCTRL_SHIFT          (16U)
#define SGI_SGI_DUMMY_CTRL_ADCTRL(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DUMMY_CTRL_ADCTRL_SHIFT)) & SGI_SGI_DUMMY_CTRL_ADCTRL_MASK)

#define SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD1_MASK     (0xFC000000U)
#define SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD1_SHIFT    (26U)
/*! dmyctl_rsvd1 - reserved */
#define SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD1(x)       (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD1_SHIFT)) & SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD1_MASK)
/*! @} */

/*! @name SGI_SFR_SW_MASK - Sofware Assisted Masking register . */
/*! @{ */

#define SGI_SGI_SFR_SW_MASK_SFR_MASK_VAL_MASK    (0xFFFFFFFFU)
#define SGI_SGI_SFR_SW_MASK_SFR_MASK_VAL_SHIFT   (0U)
/*! sfr_mask_val - Seed/mask used for sw level masking */
#define SGI_SGI_SFR_SW_MASK_SFR_MASK_VAL(x)      (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SFR_SW_MASK_SFR_MASK_VAL_SHIFT)) & SGI_SGI_SFR_SW_MASK_SFR_MASK_VAL_MASK)
/*! @} */

/*! @name SGI_SFRSEED - SFRSEED register for SFRMASK feature. */
/*! @{ */

#define SGI_SGI_SFRSEED_SFRSEED_MASK             (0xFFFFFFFFU)
#define SGI_SGI_SFRSEED_SFRSEED_SHIFT            (0U)
/*! sfrseed - Seed/mask used for sw level masking */
#define SGI_SGI_SFRSEED_SFRSEED(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SFRSEED_SFRSEED_SHIFT)) & SGI_SGI_SFRSEED_SFRSEED_MASK)
/*! @} */

/*! @name SGI_SHA2_CTRL - SHA Control Register */
/*! @{ */

#define SGI_SGI_SHA2_CTRL_SHA2_EN_MASK           (0x1U)
#define SGI_SGI_SHA2_CTRL_SHA2_EN_SHIFT          (0U)
/*! sha2_en - SHA enable
 *  0b0..SHA disabled
 *  0b1..SHA enabled
 */
#define SGI_SGI_SHA2_CTRL_SHA2_EN(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_SHA2_EN_SHIFT)) & SGI_SGI_SHA2_CTRL_SHA2_EN_MASK)

#define SGI_SGI_SHA2_CTRL_SHA2_MODE_MASK         (0x2U)
#define SGI_SGI_SHA2_CTRL_SHA2_MODE_SHIFT        (1U)
/*! sha2_mode - SHA mode normal or automatic
 *  0b0..SHA NORM Mode
 *  0b1..SHA AUTO Mode
 */
#define SGI_SGI_SHA2_CTRL_SHA2_MODE(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_SHA2_MODE_SHIFT)) & SGI_SGI_SHA2_CTRL_SHA2_MODE_MASK)

#define SGI_SGI_SHA2_CTRL_SHA2_SIZE_MASK         (0xCU)
#define SGI_SGI_SHA2_CTRL_SHA2_SIZE_SHIFT        (2U)
/*! sha2_size
 *  0b00..SHA-224
 *  0b01..SHA-256
 *  0b10..SHA-384(or SHA-224 if SHA-256 only)
 *  0b11..SHA-512 (or SHA-256 if SHA-256 only)
 */
#define SGI_SGI_SHA2_CTRL_SHA2_SIZE(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_SHA2_SIZE_SHIFT)) & SGI_SGI_SHA2_CTRL_SHA2_SIZE_MASK)

#define SGI_SGI_SHA2_CTRL_SHA2_LOW_LIM_MASK      (0xF0U)
#define SGI_SGI_SHA2_CTRL_SHA2_LOW_LIM_SHIFT     (4U)
/*! sha2_low_lim - SHA FIFO low limit */
#define SGI_SGI_SHA2_CTRL_SHA2_LOW_LIM(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_SHA2_LOW_LIM_SHIFT)) & SGI_SGI_SHA2_CTRL_SHA2_LOW_LIM_MASK)

#define SGI_SGI_SHA2_CTRL_SHA2_HIGH_LIM_MASK     (0xF00U)
#define SGI_SGI_SHA2_CTRL_SHA2_HIGH_LIM_SHIFT    (8U)
/*! sha2_high_lim - SHA FIFO high limit */
#define SGI_SGI_SHA2_CTRL_SHA2_HIGH_LIM(x)       (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_SHA2_HIGH_LIM_SHIFT)) & SGI_SGI_SHA2_CTRL_SHA2_HIGH_LIM_MASK)

#define SGI_SGI_SHA2_CTRL_SHA2_COUNT_EN_MASK     (0x1000U)
#define SGI_SGI_SHA2_CTRL_SHA2_COUNT_EN_SHIFT    (12U)
/*! sha2_count_en - SHA Calculation counter enable
 *  0b0..SHA operation DOES NOT increment COUNT
 *  0b1..SHA operation DOES increment count
 */
#define SGI_SGI_SHA2_CTRL_SHA2_COUNT_EN(x)       (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_SHA2_COUNT_EN_SHIFT)) & SGI_SGI_SHA2_CTRL_SHA2_COUNT_EN_MASK)

#define SGI_SGI_SHA2_CTRL_HASH_RELOAD_MASK       (0x2000U)
#define SGI_SGI_SHA2_CTRL_HASH_RELOAD_SHIFT      (13U)
/*! hash_reload - SHA HASH reload
 *  0b0..No HASH reload
 *  0b1..HASH reload enabled
 */
#define SGI_SGI_SHA2_CTRL_HASH_RELOAD(x)         (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_HASH_RELOAD_SHIFT)) & SGI_SGI_SHA2_CTRL_HASH_RELOAD_MASK)

#define SGI_SGI_SHA2_CTRL_SHA2_STOP_MASK         (0x4000U)
#define SGI_SGI_SHA2_CTRL_SHA2_STOP_SHIFT        (14U)
/*! sha2_stop - STOP SHA AUTO mode
 *  0b0..Keep running
 *  0b1..Stop auto mode
 */
#define SGI_SGI_SHA2_CTRL_SHA2_STOP(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_SHA2_STOP_SHIFT)) & SGI_SGI_SHA2_CTRL_SHA2_STOP_MASK)

#define SGI_SGI_SHA2_CTRL_NO_AUTO_INIT_MASK      (0x8000U)
#define SGI_SGI_SHA2_CTRL_NO_AUTO_INIT_SHIFT     (15U)
/*! no_auto_init - SHA no automatic HASH initialisation
 *  0b0..SHA automatic HASH initialisation
 *  0b1..No SHA automatic HASH initialisation
 */
#define SGI_SGI_SHA2_CTRL_NO_AUTO_INIT(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_NO_AUTO_INIT_SHIFT)) & SGI_SGI_SHA2_CTRL_NO_AUTO_INIT_MASK)

#define SGI_SGI_SHA2_CTRL_SHA2CTL_RSVD_MASK      (0xFFFF0000U)
#define SGI_SGI_SHA2_CTRL_SHA2CTL_RSVD_SHIFT     (16U)
/*! sha2ctl_rsvd - reserved */
#define SGI_SGI_SHA2_CTRL_SHA2CTL_RSVD(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_SHA2CTL_RSVD_SHIFT)) & SGI_SGI_SHA2_CTRL_SHA2CTL_RSVD_MASK)
/*! @} */

/*! @name SGI_SHA_FIFO - SHA FIFO lower-bank low */
/*! @{ */

#define SGI_SGI_SHA_FIFO_FIFO_MASK               (0xFFFFFFFFU)
#define SGI_SGI_SHA_FIFO_FIFO_SHIFT              (0U)
/*! fifo - SHA FIFO register */
#define SGI_SGI_SHA_FIFO_FIFO(x)                 (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA_FIFO_FIFO_SHIFT)) & SGI_SGI_SHA_FIFO_FIFO_MASK)
/*! @} */

/*! @name SGI_CONFIG - SHA Configuration Reg */
/*! @{ */

#define SGI_SGI_CONFIG_ROW_MASK                  (0x1U)
#define SGI_SGI_CONFIG_ROW_SHIFT                 (0U)
/*! row - SGI Diversified for 'ROW' */
#define SGI_SGI_CONFIG_ROW(x)                    (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_ROW_SHIFT)) & SGI_SGI_CONFIG_ROW_MASK)

#define SGI_SGI_CONFIG_CHINA_MASK                (0x2U)
#define SGI_SGI_CONFIG_CHINA_SHIFT               (1U)
/*! china - SGI Diversified for 'CHINA' */
#define SGI_SGI_CONFIG_CHINA(x)                  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_CHINA_SHIFT)) & SGI_SGI_CONFIG_CHINA_MASK)

#define SGI_SGI_CONFIG_CC_MASK                   (0x4U)
#define SGI_SGI_CONFIG_CC_SHIFT                  (2U)
/*! cc - SGI Diversified for 'CC' */
#define SGI_SGI_CONFIG_CC(x)                     (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_CC_SHIFT)) & SGI_SGI_CONFIG_CC_MASK)

#define SGI_SGI_CONFIG_HAS_AES_MASK              (0x8U)
#define SGI_SGI_CONFIG_HAS_AES_SHIFT             (3U)
/*! has_aes - HAS AES */
#define SGI_SGI_CONFIG_HAS_AES(x)                (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_HAS_AES_SHIFT)) & SGI_SGI_CONFIG_HAS_AES_MASK)

#define SGI_SGI_CONFIG_HAS_DES_MASK              (0x10U)
#define SGI_SGI_CONFIG_HAS_DES_SHIFT             (4U)
/*! has_des - HAS DES */
#define SGI_SGI_CONFIG_HAS_DES(x)                (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_HAS_DES_SHIFT)) & SGI_SGI_CONFIG_HAS_DES_MASK)

#define SGI_SGI_CONFIG_HAS_SHA_MASK              (0x20U)
#define SGI_SGI_CONFIG_HAS_SHA_SHIFT             (5U)
/*! has_sha - HAS SHA */
#define SGI_SGI_CONFIG_HAS_SHA(x)                (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_HAS_SHA_SHIFT)) & SGI_SGI_CONFIG_HAS_SHA_MASK)

#define SGI_SGI_CONFIG_HAS_MOVEM_MASK            (0x40U)
#define SGI_SGI_CONFIG_HAS_MOVEM_SHIFT           (6U)
/*! has_movem - HAS MOVEM */
#define SGI_SGI_CONFIG_HAS_MOVEM(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_HAS_MOVEM_SHIFT)) & SGI_SGI_CONFIG_HAS_MOVEM_MASK)

#define SGI_SGI_CONFIG_HAS_CMAC_MASK             (0x80U)
#define SGI_SGI_CONFIG_HAS_CMAC_SHIFT            (7U)
/*! has_cmac - HAS CMAC */
#define SGI_SGI_CONFIG_HAS_CMAC(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_HAS_CMAC_SHIFT)) & SGI_SGI_CONFIG_HAS_CMAC_MASK)

#define SGI_SGI_CONFIG_HAS_GFMUL_MASK            (0x100U)
#define SGI_SGI_CONFIG_HAS_GFMUL_SHIFT           (8U)
/*! has_gfmul - HAS GFMUL */
#define SGI_SGI_CONFIG_HAS_GFMUL(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_HAS_GFMUL_SHIFT)) & SGI_SGI_CONFIG_HAS_GFMUL_MASK)

#define SGI_SGI_CONFIG_INTERNAL_PRNG_MASK        (0x200U)
#define SGI_SGI_CONFIG_INTERNAL_PRNG_SHIFT       (9U)
/*! internal_prng - HAS INTERNAL PRNG */
#define SGI_SGI_CONFIG_INTERNAL_PRNG(x)          (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_INTERNAL_PRNG_SHIFT)) & SGI_SGI_CONFIG_INTERNAL_PRNG_MASK)

#define SGI_SGI_CONFIG_KEY_DIGEST_MASK           (0x400U)
#define SGI_SGI_CONFIG_KEY_DIGEST_SHIFT          (10U)
/*! key_digest - HAS KEY DIGEST */
#define SGI_SGI_CONFIG_KEY_DIGEST(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_KEY_DIGEST_SHIFT)) & SGI_SGI_CONFIG_KEY_DIGEST_MASK)

#define SGI_SGI_CONFIG_COUNT_SIZE_MASK           (0x800U)
#define SGI_SGI_CONFIG_COUNT_SIZE_SHIFT          (11U)
/*! count_size - 0 - COUNT=16, 1 - COUNT=32 */
#define SGI_SGI_CONFIG_COUNT_SIZE(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_COUNT_SIZE_SHIFT)) & SGI_SGI_CONFIG_COUNT_SIZE_MASK)

#define SGI_SGI_CONFIG_CONFIGC_RSVD_MASK         (0x1000U)
#define SGI_SGI_CONFIG_CONFIGC_RSVD_SHIFT        (12U)
/*! configc_rsvd - reserved */
#define SGI_SGI_CONFIG_CONFIGC_RSVD(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_CONFIGC_RSVD_SHIFT)) & SGI_SGI_CONFIG_CONFIGC_RSVD_MASK)

#define SGI_SGI_CONFIG_FA_MASK                   (0x2000U)
#define SGI_SGI_CONFIG_FA_SHIFT                  (13U)
/*! fa - HAS FA protection */
#define SGI_SGI_CONFIG_FA(x)                     (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_FA_SHIFT)) & SGI_SGI_CONFIG_FA_MASK)

#define SGI_SGI_CONFIG_CONFIGB2_RSVD_MASK        (0x4000U)
#define SGI_SGI_CONFIG_CONFIGB2_RSVD_SHIFT       (14U)
/*! configb2_rsvd - reserved */
#define SGI_SGI_CONFIG_CONFIGB2_RSVD(x)          (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_CONFIGB2_RSVD_SHIFT)) & SGI_SGI_CONFIG_CONFIGB2_RSVD_MASK)

#define SGI_SGI_CONFIG_BUS_WIDTH_MASK            (0x8000U)
#define SGI_SGI_CONFIG_BUS_WIDTH_SHIFT           (15U)
/*! bus_width - 0 - BUS_WIDTH=16, 1 - BUS_WIDTH=32 */
#define SGI_SGI_CONFIG_BUS_WIDTH(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_BUS_WIDTH_SHIFT)) & SGI_SGI_CONFIG_BUS_WIDTH_MASK)

#define SGI_SGI_CONFIG_NUM_DATIN_MASK            (0x30000U)
#define SGI_SGI_CONFIG_NUM_DATIN_SHIFT           (16U)
/*! num_datin - NUMBER OF DATIN REGBANKS */
#define SGI_SGI_CONFIG_NUM_DATIN(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_NUM_DATIN_SHIFT)) & SGI_SGI_CONFIG_NUM_DATIN_MASK)

#define SGI_SGI_CONFIG_NUM_KEY_MASK              (0x1C0000U)
#define SGI_SGI_CONFIG_NUM_KEY_SHIFT             (18U)
/*! num_key - NUMBER OR KEY REGBANKS */
#define SGI_SGI_CONFIG_NUM_KEY(x)                (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_NUM_KEY_SHIFT)) & SGI_SGI_CONFIG_NUM_KEY_MASK)

#define SGI_SGI_CONFIG_EDC_MASK                  (0x200000U)
#define SGI_SGI_CONFIG_EDC_SHIFT                 (21U)
/*! edc - DATIN to KERNEL End-to-end EDC is enabled */
#define SGI_SGI_CONFIG_EDC(x)                    (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_EDC_SHIFT)) & SGI_SGI_CONFIG_EDC_MASK)

#define SGI_SGI_CONFIG_CONFIGB_RSVD_MASK         (0xC00000U)
#define SGI_SGI_CONFIG_CONFIGB_RSVD_SHIFT        (22U)
/*! configb_rsvd - reserved */
#define SGI_SGI_CONFIG_CONFIGB_RSVD(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_CONFIGB_RSVD_SHIFT)) & SGI_SGI_CONFIG_CONFIGB_RSVD_MASK)

#define SGI_SGI_CONFIG_SHA_256_ONLY_MASK         (0x1000000U)
#define SGI_SGI_CONFIG_SHA_256_ONLY_SHIFT        (24U)
/*! sha_256_only - HAS SHA-256 ONLY */
#define SGI_SGI_CONFIG_SHA_256_ONLY(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_SHA_256_ONLY_SHIFT)) & SGI_SGI_CONFIG_SHA_256_ONLY_MASK)

#define SGI_SGI_CONFIG_SPB_SUPPORT_MASK          (0x2000000U)
#define SGI_SGI_CONFIG_SPB_SUPPORT_SHIFT         (25U)
/*! spb_support - ID_CFG_SGI_SPB_SUPPORT is set */
#define SGI_SGI_CONFIG_SPB_SUPPORT(x)            (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_SPB_SUPPORT_SHIFT)) & SGI_SGI_CONFIG_SPB_SUPPORT_MASK)

#define SGI_SGI_CONFIG_SPB_MASKING_MASK          (0x4000000U)
#define SGI_SGI_CONFIG_SPB_MASKING_SHIFT         (26U)
/*! spb_masking - ID_CFG_SGI_SPB_MASKING is set */
#define SGI_SGI_CONFIG_SPB_MASKING(x)            (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_SPB_MASKING_SHIFT)) & SGI_SGI_CONFIG_SPB_MASKING_MASK)

#define SGI_SGI_CONFIG_SFR_SW_MASK_MASK          (0x8000000U)
#define SGI_SGI_CONFIG_SFR_SW_MASK_SHIFT         (27U)
/*! sfr_sw_mask - ID_CFG_SGI_USE_SFR_SW_MASK is set */
#define SGI_SGI_CONFIG_SFR_SW_MASK(x)            (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_SFR_SW_MASK_SHIFT)) & SGI_SGI_CONFIG_SFR_SW_MASK_MASK)

#define SGI_SGI_CONFIG_CONFIGA_RSVD_MASK         (0xF0000000U)
#define SGI_SGI_CONFIG_CONFIGA_RSVD_SHIFT        (28U)
/*! configa_rsvd - reserved */
#define SGI_SGI_CONFIG_CONFIGA_RSVD(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_CONFIGA_RSVD_SHIFT)) & SGI_SGI_CONFIG_CONFIGA_RSVD_MASK)
/*! @} */

/*! @name SGI_CONFIG2 - SHA Configuration 2 Reg */
/*! @{ */

#define SGI_SGI_CONFIG2_AES_USED_MASK            (0xFU)
#define SGI_SGI_CONFIG2_AES_USED_SHIFT           (0U)
/*! aes_used
 *  0b0000..Apollo
 *  0b0001..Aegis
 *  0b0010..Ayna
 *  0b0011..Athenium
 *  0b0100..Ajax
 *  0b0101..Aegis_hs
 *  0b0110..Athenium_hs
 *  0b0111..ATE
 *  0b1000..ATOM
 *  0b1001..Asterix
 *  0b1010-0b1111..RFU
 */
#define SGI_SGI_CONFIG2_AES_USED(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG2_AES_USED_SHIFT)) & SGI_SGI_CONFIG2_AES_USED_MASK)

#define SGI_SGI_CONFIG2_AES_NUM_SBOXES_MASK      (0x1F0U)
#define SGI_SGI_CONFIG2_AES_NUM_SBOXES_SHIFT     (4U)
/*! aes_num_sboxes - Number of AES sboxes */
#define SGI_SGI_CONFIG2_AES_NUM_SBOXES(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG2_AES_NUM_SBOXES_SHIFT)) & SGI_SGI_CONFIG2_AES_NUM_SBOXES_MASK)

#define SGI_SGI_CONFIG2_AES_KEYSIZE_MASK         (0x600U)
#define SGI_SGI_CONFIG2_AES_KEYSIZE_SHIFT        (9U)
/*! aes_keysize
 *  0b00..128 0nly
 *  0b10..256 only
 *  0b11..All key sizes
 */
#define SGI_SGI_CONFIG2_AES_KEYSIZE(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG2_AES_KEYSIZE_SHIFT)) & SGI_SGI_CONFIG2_AES_KEYSIZE_MASK)

#define SGI_SGI_CONFIG2_CONFIG2B_RSVD_MASK       (0xF800U)
#define SGI_SGI_CONFIG2_CONFIG2B_RSVD_SHIFT      (11U)
/*! config2b_rsvd - reserved */
#define SGI_SGI_CONFIG2_CONFIG2B_RSVD(x)         (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG2_CONFIG2B_RSVD_SHIFT)) & SGI_SGI_CONFIG2_CONFIG2B_RSVD_MASK)

#define SGI_SGI_CONFIG2_DES_USED_MASK            (0xF0000U)
#define SGI_SGI_CONFIG2_DES_USED_SHIFT           (16U)
/*! des_used
 *  0b0000..Dakar
 *  0b0001..Danube
 *  0b0010..Depicta
 *  0b0011..Digi
 *  0b0100..Date
 *  0b0101..Desert
 *  0b0110-0b1111..RFU
 */
#define SGI_SGI_CONFIG2_DES_USED(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG2_DES_USED_SHIFT)) & SGI_SGI_CONFIG2_DES_USED_MASK)

#define SGI_SGI_CONFIG2_DES_NUM_SBOXES_MASK      (0x1F00000U)
#define SGI_SGI_CONFIG2_DES_NUM_SBOXES_SHIFT     (20U)
/*! des_num_sboxes - Number of DES sboxes */
#define SGI_SGI_CONFIG2_DES_NUM_SBOXES(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG2_DES_NUM_SBOXES_SHIFT)) & SGI_SGI_CONFIG2_DES_NUM_SBOXES_MASK)

#define SGI_SGI_CONFIG2_CONFIG2A_RSVD_MASK       (0xFE000000U)
#define SGI_SGI_CONFIG2_CONFIG2A_RSVD_SHIFT      (25U)
/*! config2a_rsvd - reserved */
#define SGI_SGI_CONFIG2_CONFIG2A_RSVD(x)         (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG2_CONFIG2A_RSVD_SHIFT)) & SGI_SGI_CONFIG2_CONFIG2A_RSVD_MASK)
/*! @} */

/*! @name SGI_AUTO_MODE - SGI Auto Mode Control register */
/*! @{ */

#define SGI_SGI_AUTO_MODE_AUTO_MODE_EN_MASK      (0x1U)
#define SGI_SGI_AUTO_MODE_AUTO_MODE_EN_SHIFT     (0U)
/*! auto_mode_en - auto_start_en
 *  0b1..auto mode has been selected
 */
#define SGI_SGI_AUTO_MODE_AUTO_MODE_EN(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_MODE_AUTO_MODE_EN_SHIFT)) & SGI_SGI_AUTO_MODE_AUTO_MODE_EN_MASK)

#define SGI_SGI_AUTO_MODE_AUTO_MODE_STOP_MASK    (0x2U)
#define SGI_SGI_AUTO_MODE_AUTO_MODE_STOP_SHIFT   (1U)
/*! auto_mode_stop - auto_mode_stop
 *  0b1..exit auto mode as soon as the data has been emptied
 */
#define SGI_SGI_AUTO_MODE_AUTO_MODE_STOP(x)      (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_MODE_AUTO_MODE_STOP_SHIFT)) & SGI_SGI_AUTO_MODE_AUTO_MODE_STOP_MASK)

#define SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD1_MASK   (0xCU)
#define SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD1_SHIFT  (2U)
/*! auto_mode_rsvd1 - reserved */
#define SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD1(x)     (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD1_SHIFT)) & SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD1_MASK)

#define SGI_SGI_AUTO_MODE_INCR_MODE_MASK         (0x30U)
#define SGI_SGI_AUTO_MODE_INCR_MODE_SHIFT        (4U)
/*! incr_mode - CTR increment mode
 *  0b00..2**32 increment mode
 *  0b01..2**64 increment mode
 *  0b10..2**96 increment mode
 *  0b11..2**128 increment mode
 */
#define SGI_SGI_AUTO_MODE_INCR_MODE(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_MODE_INCR_MODE_SHIFT)) & SGI_SGI_AUTO_MODE_INCR_MODE_MASK)

#define SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD2_MASK   (0xC0U)
#define SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD2_SHIFT  (6U)
/*! auto_mode_rsvd2 - reserved */
#define SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD2(x)     (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD2_SHIFT)) & SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD2_MASK)

#define SGI_SGI_AUTO_MODE_CMD_MASK               (0xFF00U)
#define SGI_SGI_AUTO_MODE_CMD_SHIFT              (8U)
/*! cmd - Auto mode of operation
 *  0b00000000..ECB mode
 *  0b00000001..CTR mode
 *  0b00000010..CBC mode
 *  0b00000011..CBCMAC mode
 *  0b00010000..Key Wrap/Unwrap (128 bit key data)
 *  0b00010001..Key Wrap/Unwrap (256 bit key data)
 */
#define SGI_SGI_AUTO_MODE_CMD(x)                 (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_MODE_CMD_SHIFT)) & SGI_SGI_AUTO_MODE_CMD_MASK)

#define SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD3_MASK   (0xFFFF0000U)
#define SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD3_SHIFT  (16U)
/*! auto_mode_rsvd3 - reserved */
#define SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD3(x)     (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD3_SHIFT)) & SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD3_MASK)
/*! @} */

/*! @name SGI_AUTO_DMA_CTRL - SGI Auto Mode Control register */
/*! @{ */

#define SGI_SGI_AUTO_DMA_CTRL_IFE_MASK           (0x1U)
#define SGI_SGI_AUTO_DMA_CTRL_IFE_SHIFT          (0U)
/*! ife - Input FIFO DMA Enable
 *  0b0..DMA handshake disabled
 *  0b1..DMA handshake enabled
 */
#define SGI_SGI_AUTO_DMA_CTRL_IFE(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_DMA_CTRL_IFE_SHIFT)) & SGI_SGI_AUTO_DMA_CTRL_IFE_MASK)

#define SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD1_MASK (0xFEU)
#define SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD1_SHIFT (1U)
/*! auto_dma_rsvd1 - reserved */
#define SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD1(x)  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD1_SHIFT)) & SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD1_MASK)

#define SGI_SGI_AUTO_DMA_CTRL_OFE_MASK           (0x100U)
#define SGI_SGI_AUTO_DMA_CTRL_OFE_SHIFT          (8U)
/*! ofe - Ouput FIFO DMA Enable
 *  0b0..DMA handshake disabled
 *  0b1..DMA handshake enabled
 */
#define SGI_SGI_AUTO_DMA_CTRL_OFE(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_DMA_CTRL_OFE_SHIFT)) & SGI_SGI_AUTO_DMA_CTRL_OFE_MASK)

#define SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD2_MASK (0xFFFFFE00U)
#define SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD2_SHIFT (9U)
/*! auto_dma_rsvd2 - reserved */
#define SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD2(x)  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD2_SHIFT)) & SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD2_MASK)
/*! @} */

/*! @name SGI_PRNG_SW_SEED - SGI internal PRNG SW seeding register */
/*! @{ */

#define SGI_SGI_PRNG_SW_SEED_SEED_MASK           (0xFFFFFFFFU)
#define SGI_SGI_PRNG_SW_SEED_SEED_SHIFT          (0U)
#define SGI_SGI_PRNG_SW_SEED_SEED(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_PRNG_SW_SEED_SEED_SHIFT)) & SGI_SGI_PRNG_SW_SEED_SEED_MASK)
/*! @} */

/*! @name SGI_KEY_CTRL - SGI Key Control SFR */
/*! @{ */

#define SGI_SGI_KEY_CTRL_KEY_WO_MASK             (0xFFFFFFFFU)
#define SGI_SGI_KEY_CTRL_KEY_WO_SHIFT            (0U)
#define SGI_SGI_KEY_CTRL_KEY_WO(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY_CTRL_KEY_WO_SHIFT)) & SGI_SGI_KEY_CTRL_KEY_WO_MASK)
/*! @} */

/*! @name SGI_KEY_WRAP - Wrapped key read SFR */
/*! @{ */

#define SGI_SGI_KEY_WRAP_KW_DATA_MASK            (0xFFFFFFFFU)
#define SGI_SGI_KEY_WRAP_KW_DATA_SHIFT           (0U)
/*! kw_data - Field contains wrapped key, auto-updated by HW for each word */
#define SGI_SGI_KEY_WRAP_KW_DATA(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY_WRAP_KW_DATA_SHIFT)) & SGI_SGI_KEY_WRAP_KW_DATA_MASK)
/*! @} */

/*! @name SGI_VERSION - SGI Version */
/*! @{ */

#define SGI_SGI_VERSION_Z_MASK                   (0xFU)
#define SGI_SGI_VERSION_Z_SHIFT                  (0U)
/*! z - Extended revision number in X.Y1Y2.Z, e.g. 1.20.3. */
#define SGI_SGI_VERSION_Z(x)                     (((uint32_t)(((uint32_t)(x)) << SGI_SGI_VERSION_Z_SHIFT)) & SGI_SGI_VERSION_Z_MASK)

#define SGI_SGI_VERSION_Y2_MASK                  (0xF0U)
#define SGI_SGI_VERSION_Y2_SHIFT                 (4U)
/*! y2 - Minor revision number 2 in X.Y1Y2.Z, e.g. 1.20.3. */
#define SGI_SGI_VERSION_Y2(x)                    (((uint32_t)(((uint32_t)(x)) << SGI_SGI_VERSION_Y2_SHIFT)) & SGI_SGI_VERSION_Y2_MASK)

#define SGI_SGI_VERSION_Y1_MASK                  (0xF00U)
#define SGI_SGI_VERSION_Y1_SHIFT                 (8U)
/*! y1 - Minor revision number 1 in X.Y1Y2.Z, e.g. 1.20.3. */
#define SGI_SGI_VERSION_Y1(x)                    (((uint32_t)(((uint32_t)(x)) << SGI_SGI_VERSION_Y1_SHIFT)) & SGI_SGI_VERSION_Y1_MASK)

#define SGI_SGI_VERSION_X_MASK                   (0xF000U)
#define SGI_SGI_VERSION_X_SHIFT                  (12U)
/*! x - Major revision number in X.Y1Y2.Z, e.g. 1.20.3. */
#define SGI_SGI_VERSION_X(x)                     (((uint32_t)(((uint32_t)(x)) << SGI_SGI_VERSION_X_SHIFT)) & SGI_SGI_VERSION_X_MASK)

#define SGI_SGI_VERSION_MILESTONE_MASK           (0x30000U)
#define SGI_SGI_VERSION_MILESTONE_SHIFT          (16U)
/*! milestone - Release milestone. 00-PREL, 01-BR, 10-SI, 11-GO. */
#define SGI_SGI_VERSION_MILESTONE(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_VERSION_MILESTONE_SHIFT)) & SGI_SGI_VERSION_MILESTONE_MASK)

#define SGI_SGI_VERSION_VERSION_RSVD_1_MASK      (0xFFFC0000U)
#define SGI_SGI_VERSION_VERSION_RSVD_1_SHIFT     (18U)
/*! version_rsvd_1 - Reserved for Future Use */
#define SGI_SGI_VERSION_VERSION_RSVD_1(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_VERSION_VERSION_RSVD_1_SHIFT)) & SGI_SGI_VERSION_VERSION_RSVD_1_MASK)
/*! @} */

/*! @name SGI_ACCESS_ERR - Access Error */
/*! @{ */

#define SGI_SGI_ACCESS_ERR_APB_NOTAV_MASK        (0x1U)
#define SGI_SGI_ACCESS_ERR_APB_NOTAV_SHIFT       (0U)
/*! apb_notav - APB Error: address not available */
#define SGI_SGI_ACCESS_ERR_APB_NOTAV(x)          (((uint32_t)(((uint32_t)(x)) << SGI_SGI_ACCESS_ERR_APB_NOTAV_SHIFT)) & SGI_SGI_ACCESS_ERR_APB_NOTAV_MASK)

#define SGI_SGI_ACCESS_ERR_APB_WRGMD_MASK        (0x2U)
#define SGI_SGI_ACCESS_ERR_APB_WRGMD_SHIFT       (1U)
/*! apb_wrgmd - APB Error: Wrong access mode */
#define SGI_SGI_ACCESS_ERR_APB_WRGMD(x)          (((uint32_t)(((uint32_t)(x)) << SGI_SGI_ACCESS_ERR_APB_WRGMD_SHIFT)) & SGI_SGI_ACCESS_ERR_APB_WRGMD_MASK)

#define SGI_SGI_ACCESS_ERR_ACCERR_RSVD1_MASK     (0xCU)
#define SGI_SGI_ACCESS_ERR_ACCERR_RSVD1_SHIFT    (2U)
/*! accerr_rsvd1 - reserved for future erors on SPB I/F */
#define SGI_SGI_ACCESS_ERR_ACCERR_RSVD1(x)       (((uint32_t)(((uint32_t)(x)) << SGI_SGI_ACCESS_ERR_ACCERR_RSVD1_SHIFT)) & SGI_SGI_ACCESS_ERR_ACCERR_RSVD1_MASK)

#define SGI_SGI_ACCESS_ERR_APB_MASTER_MASK       (0xF0U)
#define SGI_SGI_ACCESS_ERR_APB_MASTER_SHIFT      (4U)
#define SGI_SGI_ACCESS_ERR_APB_MASTER(x)         (((uint32_t)(((uint32_t)(x)) << SGI_SGI_ACCESS_ERR_APB_MASTER_SHIFT)) & SGI_SGI_ACCESS_ERR_APB_MASTER_MASK)

#define SGI_SGI_ACCESS_ERR_ACCERR_RSVD2_MASK     (0xFFFFFF00U)
#define SGI_SGI_ACCESS_ERR_ACCERR_RSVD2_SHIFT    (8U)
/*! accerr_rsvd2 - reserved for more block errors */
#define SGI_SGI_ACCESS_ERR_ACCERR_RSVD2(x)       (((uint32_t)(((uint32_t)(x)) << SGI_SGI_ACCESS_ERR_ACCERR_RSVD2_SHIFT)) & SGI_SGI_ACCESS_ERR_ACCERR_RSVD2_MASK)
/*! @} */

/*! @name SGI_ACCESS_ERR_CLR - Clear Access Error */
/*! @{ */

#define SGI_SGI_ACCESS_ERR_CLR_ERR_CLR_MASK      (0x1U)
#define SGI_SGI_ACCESS_ERR_CLR_ERR_CLR_SHIFT     (0U)
/*! err_clr - Write to reset SGI_ACCESS_ERR SFR. */
#define SGI_SGI_ACCESS_ERR_CLR_ERR_CLR(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_ACCESS_ERR_CLR_ERR_CLR_SHIFT)) & SGI_SGI_ACCESS_ERR_CLR_ERR_CLR_MASK)

#define SGI_SGI_ACCESS_ERR_CLR_ACCERRC_RSVD_MASK (0xFFFFFFFEU)
#define SGI_SGI_ACCESS_ERR_CLR_ACCERRC_RSVD_SHIFT (1U)
/*! accerrc_rsvd - reserved */
#define SGI_SGI_ACCESS_ERR_CLR_ACCERRC_RSVD(x)   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_ACCESS_ERR_CLR_ACCERRC_RSVD_SHIFT)) & SGI_SGI_ACCESS_ERR_CLR_ACCERRC_RSVD_MASK)
/*! @} */

/*! @name SGI_INT_STATUS - Interrupt status */
/*! @{ */

#define SGI_SGI_INT_STATUS_INT_PDONE_MASK        (0x1U)
#define SGI_SGI_INT_STATUS_INT_PDONE_SHIFT       (0U)
#define SGI_SGI_INT_STATUS_INT_PDONE(x)          (((uint32_t)(((uint32_t)(x)) << SGI_SGI_INT_STATUS_INT_PDONE_SHIFT)) & SGI_SGI_INT_STATUS_INT_PDONE_MASK)

#define SGI_SGI_INT_STATUS_INTST_RSVD_MASK       (0xFFFFFFFEU)
#define SGI_SGI_INT_STATUS_INTST_RSVD_SHIFT      (1U)
/*! intst_rsvd - reserved */
#define SGI_SGI_INT_STATUS_INTST_RSVD(x)         (((uint32_t)(((uint32_t)(x)) << SGI_SGI_INT_STATUS_INTST_RSVD_SHIFT)) & SGI_SGI_INT_STATUS_INTST_RSVD_MASK)
/*! @} */

/*! @name SGI_INT_ENABLE - Interrupt enable */
/*! @{ */

#define SGI_SGI_INT_ENABLE_INT_EN_MASK           (0x1U)
#define SGI_SGI_INT_ENABLE_INT_EN_SHIFT          (0U)
/*! int_en - Interrupt enable bit */
#define SGI_SGI_INT_ENABLE_INT_EN(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_INT_ENABLE_INT_EN_SHIFT)) & SGI_SGI_INT_ENABLE_INT_EN_MASK)

#define SGI_SGI_INT_ENABLE_INT_ENA_RSVD_MASK     (0xFFFFFFFEU)
#define SGI_SGI_INT_ENABLE_INT_ENA_RSVD_SHIFT    (1U)
/*! int_ena_rsvd - reserved */
#define SGI_SGI_INT_ENABLE_INT_ENA_RSVD(x)       (((uint32_t)(((uint32_t)(x)) << SGI_SGI_INT_ENABLE_INT_ENA_RSVD_SHIFT)) & SGI_SGI_INT_ENABLE_INT_ENA_RSVD_MASK)
/*! @} */

/*! @name SGI_INT_STATUS_CLR - Interrupt status clear */
/*! @{ */

#define SGI_SGI_INT_STATUS_CLR_INT_CLR_MASK      (0x1U)
#define SGI_SGI_INT_STATUS_CLR_INT_CLR_SHIFT     (0U)
/*! int_clr - Write to clear interrupt status flag (SGI_INT_STATUS.INT_PDONE=0). */
#define SGI_SGI_INT_STATUS_CLR_INT_CLR(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_INT_STATUS_CLR_INT_CLR_SHIFT)) & SGI_SGI_INT_STATUS_CLR_INT_CLR_MASK)

#define SGI_SGI_INT_STATUS_CLR_INT_STSC_RSVD_MASK (0xFFFFFFFEU)
#define SGI_SGI_INT_STATUS_CLR_INT_STSC_RSVD_SHIFT (1U)
/*! int_stsc_rsvd - reserved */
#define SGI_SGI_INT_STATUS_CLR_INT_STSC_RSVD(x)  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_INT_STATUS_CLR_INT_STSC_RSVD_SHIFT)) & SGI_SGI_INT_STATUS_CLR_INT_STSC_RSVD_MASK)
/*! @} */

/*! @name SGI_INT_STATUS_SET - Interrupt status set */
/*! @{ */

#define SGI_SGI_INT_STATUS_SET_INT_SET_MASK      (0x1U)
#define SGI_SGI_INT_STATUS_SET_INT_SET_SHIFT     (0U)
/*! int_set - Write to set interrupt status flag (SGI_INT_STATUS.INT_PDONE=1) to trigger a SGI
 *    interrupt via software, e.g. for debug purposes.
 */
#define SGI_SGI_INT_STATUS_SET_INT_SET(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_INT_STATUS_SET_INT_SET_SHIFT)) & SGI_SGI_INT_STATUS_SET_INT_SET_MASK)

#define SGI_SGI_INT_STATUS_SET_INT_STSS_RSVD_MASK (0xFFFFFFFEU)
#define SGI_SGI_INT_STATUS_SET_INT_STSS_RSVD_SHIFT (1U)
/*! int_stss_rsvd - reserved */
#define SGI_SGI_INT_STATUS_SET_INT_STSS_RSVD(x)  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_INT_STATUS_SET_INT_STSS_RSVD_SHIFT)) & SGI_SGI_INT_STATUS_SET_INT_STSS_RSVD_MASK)
/*! @} */

/*! @name SGI_MODULE_ID - Module ID */
/*! @{ */

#define SGI_SGI_MODULE_ID_PLACEHOLDER_MASK       (0xFFFFFFFFU)
#define SGI_SGI_MODULE_ID_PLACEHOLDER_SHIFT      (0U)
/*! placeholder - Module ID */
#define SGI_SGI_MODULE_ID_PLACEHOLDER(x)         (((uint32_t)(((uint32_t)(x)) << SGI_SGI_MODULE_ID_PLACEHOLDER_SHIFT)) & SGI_SGI_MODULE_ID_PLACEHOLDER_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group SGI_Register_Masks */


/* SGI - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral SGI0 base address */
  #define SGI0_BASE                                (0x500D1000u)
  /** Peripheral SGI0 base address */
  #define SGI0_BASE_NS                             (0x400D1000u)
  /** Peripheral SGI0 base pointer */
  #define SGI0                                     ((SGI_Type *)SGI0_BASE)
  /** Peripheral SGI0 base pointer */
  #define SGI0_NS                                  ((SGI_Type *)SGI0_BASE_NS)
  /** Array initializer of SGI peripheral base addresses */
  #define SGI_BASE_ADDRS                           { SGI0_BASE }
  /** Array initializer of SGI peripheral base pointers */
  #define SGI_BASE_PTRS                            { SGI0 }
  /** Array initializer of SGI peripheral base addresses */
  #define SGI_BASE_ADDRS_NS                        { SGI0_BASE_NS }
  /** Array initializer of SGI peripheral base pointers */
  #define SGI_BASE_PTRS_NS                         { SGI0_NS }
#else
  /** Peripheral SGI0 base address */
  #define SGI0_BASE                                (0x400D1000u)
  /** Peripheral SGI0 base pointer */
  #define SGI0                                     ((SGI_Type *)SGI0_BASE)
  /** Array initializer of SGI peripheral base addresses */
  #define SGI_BASE_ADDRS                           { SGI0_BASE }
  /** Array initializer of SGI peripheral base pointers */
  #define SGI_BASE_PTRS                            { SGI0 }
#endif

/*!
 * @}
 */ /* end of group SGI_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- SGLCD_AON Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SGLCD_AON_Peripheral_Access_Layer SGLCD_AON Peripheral Access Layer
 * @{
 */

/** SGLCD_AON - Register Layout Typedef */
typedef struct {
  __IO uint32_t LCD_GCR;                           /**< LCD General Control Register, offset: 0x0 */
  __IO uint32_t LCD_AR;                            /**< LCD Auxiliary Register, offset: 0x4 */
       uint8_t RESERVED_0[8];
  __IO uint32_t LCD_PEN0;                          /**< LCD Pin Enable Register 0, offset: 0x10 */
  __IO uint32_t LCD_PEN1;                          /**< LCD Pin Enable Register 1, offset: 0x14 */
  __IO uint32_t LCD_BPEN0;                         /**< LCD Back Plane Enable Register 0, offset: 0x18 */
  __IO uint32_t LCD_BPEN1;                         /**< LCD Back Plane Enable Register 1, offset: 0x1C */
  __IO uint32_t LCD_WFTO[14];                      /**< LCD Waveform 3 to 0 Register..LCD Waveform 55 to 52 Register, array offset: 0x20, array step: 0x4 */
  __IO uint32_t LCD_TEST;                          /**< LCD Test Register, offset: 0x58 */
} SGLCD_AON_Type;

/* ----------------------------------------------------------------------------
   -- SGLCD_AON Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SGLCD_AON_Register_Masks SGLCD_AON Register Masks
 * @{
 */

/*! @name LCD_GCR - LCD General Control Register */
/*! @{ */

#define SGLCD_AON_LCD_GCR_DUTY_MASK              (0x3U)
#define SGLCD_AON_LCD_GCR_DUTY_SHIFT             (0U)
/*! DUTY - LCD duty select
 *  0b00..Use 1 BP (1/1 duty cycle).
 *  0b01..Use 2 BP (1/2 duty cycle).
 *  0b10..Use 3 BP (1/3 duty cycle).
 *  0b11..Use 4 BP (1/4 duty cycle).(Default)
 */
#define SGLCD_AON_LCD_GCR_DUTY(x)                (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_GCR_DUTY_SHIFT)) & SGLCD_AON_LCD_GCR_DUTY_MASK)

#define SGLCD_AON_LCD_GCR_FCLK_FREQ_MASK         (0x4U)
#define SGLCD_AON_LCD_GCR_FCLK_FREQ_SHIFT        (2U)
/*! FCLK_FREQ - LCD Functional Clock Frequency Select
 *  0b0..LCD functional clock is 16kHz.
 *  0b1..LCD functional clock is 8kHz.
 */
#define SGLCD_AON_LCD_GCR_FCLK_FREQ(x)           (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_GCR_FCLK_FREQ_SHIFT)) & SGLCD_AON_LCD_GCR_FCLK_FREQ_MASK)

#define SGLCD_AON_LCD_GCR_LCLK_MASK              (0x38U)
#define SGLCD_AON_LCD_GCR_LCLK_SHIFT             (3U)
/*! LCLK - LCD Clock Prescaler */
#define SGLCD_AON_LCD_GCR_LCLK(x)                (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_GCR_LCLK_SHIFT)) & SGLCD_AON_LCD_GCR_LCLK_MASK)

#define SGLCD_AON_LCD_GCR_LCDLP_MASK             (0x40U)
#define SGLCD_AON_LCD_GCR_LCDLP_SHIFT            (6U)
/*! LCDLP - LCD Low Power Waveform
 *  0b0..LCD driver drives standard waveforms.
 *  0b1..LCD driver drives low-power waveforms.
 */
#define SGLCD_AON_LCD_GCR_LCDLP(x)               (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_GCR_LCDLP_SHIFT)) & SGLCD_AON_LCD_GCR_LCDLP_MASK)

#define SGLCD_AON_LCD_GCR_LCDEN_MASK             (0x80U)
#define SGLCD_AON_LCD_GCR_LCDEN_SHIFT            (7U)
/*! LCDEN - LCD Driver Enable */
#define SGLCD_AON_LCD_GCR_LCDEN(x)               (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_GCR_LCDEN_SHIFT)) & SGLCD_AON_LCD_GCR_LCDEN_MASK)

#define SGLCD_AON_LCD_GCR_LCDSTP_MASK            (0x100U)
#define SGLCD_AON_LCD_GCR_LCDSTP_SHIFT           (8U)
/*! LCDSTP - LCD Stop
 *  0b0..Allows the LCD driver to continue running during Stop mode.
 *  0b1..Disables the LCD driver when MCU enters Stop mode.
 */
#define SGLCD_AON_LCD_GCR_LCDSTP(x)              (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_GCR_LCDSTP_SHIFT)) & SGLCD_AON_LCD_GCR_LCDSTP_MASK)

#define SGLCD_AON_LCD_GCR_LCDDOZE_MASK           (0x200U)
#define SGLCD_AON_LCD_GCR_LCDDOZE_SHIFT          (9U)
/*! LCDDOZE - LCD Doze enable
 *  0b0..Allows the LCD driver to continue running during Doze mode.
 *  0b1..Disables the LCD driver when MCU enters Doze mode.
 */
#define SGLCD_AON_LCD_GCR_LCDDOZE(x)             (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_GCR_LCDDOZE_SHIFT)) & SGLCD_AON_LCD_GCR_LCDDOZE_MASK)

#define SGLCD_AON_LCD_GCR_LCDIEN_MASK            (0x8000U)
#define SGLCD_AON_LCD_GCR_LCDIEN_SHIFT           (15U)
/*! LCDIEN - LCD Frame Frequency Interrupt Enable
 *  0b0..No interrupt request is generated by this event.
 *  0b1..When LCDIF bit is set, this event causes an interrupt request.
 */
#define SGLCD_AON_LCD_GCR_LCDIEN(x)              (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_GCR_LCDIEN_SHIFT)) & SGLCD_AON_LCD_GCR_LCDIEN_MASK)

#define SGLCD_AON_LCD_GCR_SHCYCLE_MASK           (0x10000U)
#define SGLCD_AON_LCD_GCR_SHCYCLE_SHIFT          (16U)
/*! SHCYCLE - Sample & Hold Cycle Select
 *  0b0..Sample & hold phase clock period is 64 LCD clock (16kHz) period / 32 LCD clock (8kHz) period.
 *  0b1..Sample & hold phase clock period is 128 LCD clk (16kHz) period / 64 LCD clock (8kHz) period.
 */
#define SGLCD_AON_LCD_GCR_SHCYCLE(x)             (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_GCR_SHCYCLE_SHIFT)) & SGLCD_AON_LCD_GCR_SHCYCLE_MASK)

#define SGLCD_AON_LCD_GCR_SHEN_MASK              (0x800000U)
#define SGLCD_AON_LCD_GCR_SHEN_SHIFT             (23U)
/*! SHEN - Sample & Hold Mode Enable
 *  0b0..Sample & hold is disabled.
 *  0b1..Sample & hold is enabled.
 */
#define SGLCD_AON_LCD_GCR_SHEN(x)                (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_GCR_SHEN_SHIFT)) & SGLCD_AON_LCD_GCR_SHEN_MASK)

#define SGLCD_AON_LCD_GCR_VLL1TRIM_MASK          (0xF000000U)
#define SGLCD_AON_LCD_GCR_VLL1TRIM_SHIFT         (24U)
/*! VLL1TRIM - Level 1 Voltage Trim */
#define SGLCD_AON_LCD_GCR_VLL1TRIM(x)            (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_GCR_VLL1TRIM_SHIFT)) & SGLCD_AON_LCD_GCR_VLL1TRIM_MASK)

#define SGLCD_AON_LCD_GCR_VLL2TRIM_MASK          (0xF0000000U)
#define SGLCD_AON_LCD_GCR_VLL2TRIM_SHIFT         (28U)
/*! VLL2TRIM - Level 2 Voltage Trim */
#define SGLCD_AON_LCD_GCR_VLL2TRIM(x)            (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_GCR_VLL2TRIM_SHIFT)) & SGLCD_AON_LCD_GCR_VLL2TRIM_MASK)
/*! @} */

/*! @name LCD_AR - LCD Auxiliary Register */
/*! @{ */

#define SGLCD_AON_LCD_AR_BRATE_MASK              (0x7U)
#define SGLCD_AON_LCD_AR_BRATE_SHIFT             (0U)
/*! BRATE - Blink-rate configuration */
#define SGLCD_AON_LCD_AR_BRATE(x)                (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_AR_BRATE_SHIFT)) & SGLCD_AON_LCD_AR_BRATE_MASK)

#define SGLCD_AON_LCD_AR_BMODE_MASK              (0x8U)
#define SGLCD_AON_LCD_AR_BMODE_SHIFT             (3U)
/*! BMODE - Blink mode
 *  0b0..Display blank during the blink period.
 *  0b1..Display alternate display during blink period.
 */
#define SGLCD_AON_LCD_AR_BMODE(x)                (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_AR_BMODE_SHIFT)) & SGLCD_AON_LCD_AR_BMODE_MASK)

#define SGLCD_AON_LCD_AR_BLANK_MASK              (0x20U)
#define SGLCD_AON_LCD_AR_BLANK_SHIFT             (5U)
/*! BLANK - Blank display mode
 *  0b0..Normal or alternate display mode.
 *  0b1..Blank display mode.
 */
#define SGLCD_AON_LCD_AR_BLANK(x)                (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_AR_BLANK_SHIFT)) & SGLCD_AON_LCD_AR_BLANK_MASK)

#define SGLCD_AON_LCD_AR_ALT_MASK                (0x40U)
#define SGLCD_AON_LCD_AR_ALT_SHIFT               (6U)
/*! ALT - Alternate display mode
 *  0b0..Normal display mode.
 *  0b1..Alternate display mode.
 */
#define SGLCD_AON_LCD_AR_ALT(x)                  (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_AR_ALT_SHIFT)) & SGLCD_AON_LCD_AR_ALT_MASK)

#define SGLCD_AON_LCD_AR_BLINK_MASK              (0x80U)
#define SGLCD_AON_LCD_AR_BLINK_SHIFT             (7U)
/*! BLINK - Blink command
 *  0b0..Disables blinking.
 *  0b1..Starts blinking at blinking frequency specified by LCD blink rate calculation.
 */
#define SGLCD_AON_LCD_AR_BLINK(x)                (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_AR_BLINK_SHIFT)) & SGLCD_AON_LCD_AR_BLINK_MASK)

#define SGLCD_AON_LCD_AR_LCDIF_MASK              (0x8000U)
#define SGLCD_AON_LCD_AR_LCDIF_SHIFT             (15U)
/*! LCDIF - LCD Frame Frequency Interrupt flag
 *  0b0..Frame frequency interrupt condition has not occurred.
 *  0b1..Start of SLCD frame has occurred.
 */
#define SGLCD_AON_LCD_AR_LCDIF(x)                (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_AR_LCDIF_SHIFT)) & SGLCD_AON_LCD_AR_LCDIF_MASK)
/*! @} */

/*! @name LCD_PEN0 - LCD Pin Enable Register 0 */
/*! @{ */

#define SGLCD_AON_LCD_PEN0_PIN_0_EN_MASK         (0x1U)
#define SGLCD_AON_LCD_PEN0_PIN_0_EN_SHIFT        (0U)
/*! PIN_0_EN - LCD Pin 0 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_0_EN(x)           (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_0_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_0_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_1_EN_MASK         (0x2U)
#define SGLCD_AON_LCD_PEN0_PIN_1_EN_SHIFT        (1U)
/*! PIN_1_EN - LCD Pin 1 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_1_EN(x)           (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_1_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_1_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_2_EN_MASK         (0x4U)
#define SGLCD_AON_LCD_PEN0_PIN_2_EN_SHIFT        (2U)
/*! PIN_2_EN - LCD Pin 2 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_2_EN(x)           (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_2_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_2_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_3_EN_MASK         (0x8U)
#define SGLCD_AON_LCD_PEN0_PIN_3_EN_SHIFT        (3U)
/*! PIN_3_EN - LCD Pin 3 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_3_EN(x)           (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_3_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_3_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_4_EN_MASK         (0x10U)
#define SGLCD_AON_LCD_PEN0_PIN_4_EN_SHIFT        (4U)
/*! PIN_4_EN - LCD Pin 4 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_4_EN(x)           (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_4_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_4_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_5_EN_MASK         (0x20U)
#define SGLCD_AON_LCD_PEN0_PIN_5_EN_SHIFT        (5U)
/*! PIN_5_EN - LCD Pin 5 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_5_EN(x)           (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_5_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_5_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_6_EN_MASK         (0x40U)
#define SGLCD_AON_LCD_PEN0_PIN_6_EN_SHIFT        (6U)
/*! PIN_6_EN - LCD Pin 6 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_6_EN(x)           (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_6_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_6_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_7_EN_MASK         (0x80U)
#define SGLCD_AON_LCD_PEN0_PIN_7_EN_SHIFT        (7U)
/*! PIN_7_EN - LCD Pin 7 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_7_EN(x)           (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_7_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_7_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_8_EN_MASK         (0x100U)
#define SGLCD_AON_LCD_PEN0_PIN_8_EN_SHIFT        (8U)
/*! PIN_8_EN - LCD Pin 8 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_8_EN(x)           (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_8_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_8_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_9_EN_MASK         (0x200U)
#define SGLCD_AON_LCD_PEN0_PIN_9_EN_SHIFT        (9U)
/*! PIN_9_EN - LCD Pin 9 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_9_EN(x)           (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_9_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_9_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_10_EN_MASK        (0x400U)
#define SGLCD_AON_LCD_PEN0_PIN_10_EN_SHIFT       (10U)
/*! PIN_10_EN - LCD Pin 10 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_10_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_10_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_10_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_11_EN_MASK        (0x800U)
#define SGLCD_AON_LCD_PEN0_PIN_11_EN_SHIFT       (11U)
/*! PIN_11_EN - LCD Pin 11 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_11_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_11_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_11_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_12_EN_MASK        (0x1000U)
#define SGLCD_AON_LCD_PEN0_PIN_12_EN_SHIFT       (12U)
/*! PIN_12_EN - LCD Pin 12 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_12_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_12_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_12_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_13_EN_MASK        (0x2000U)
#define SGLCD_AON_LCD_PEN0_PIN_13_EN_SHIFT       (13U)
/*! PIN_13_EN - LCD Pin 13 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_13_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_13_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_13_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_14_EN_MASK        (0x4000U)
#define SGLCD_AON_LCD_PEN0_PIN_14_EN_SHIFT       (14U)
/*! PIN_14_EN - LCD Pin 14 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_14_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_14_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_14_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_15_EN_MASK        (0x8000U)
#define SGLCD_AON_LCD_PEN0_PIN_15_EN_SHIFT       (15U)
/*! PIN_15_EN - LCD Pin 15 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_15_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_15_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_15_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_16_EN_MASK        (0x10000U)
#define SGLCD_AON_LCD_PEN0_PIN_16_EN_SHIFT       (16U)
/*! PIN_16_EN - LCD Pin 16 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_16_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_16_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_16_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_17_EN_MASK        (0x20000U)
#define SGLCD_AON_LCD_PEN0_PIN_17_EN_SHIFT       (17U)
/*! PIN_17_EN - LCD Pin 17 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_17_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_17_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_17_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_18_EN_MASK        (0x40000U)
#define SGLCD_AON_LCD_PEN0_PIN_18_EN_SHIFT       (18U)
/*! PIN_18_EN - LCD Pin 18 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_18_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_18_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_18_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_19_EN_MASK        (0x80000U)
#define SGLCD_AON_LCD_PEN0_PIN_19_EN_SHIFT       (19U)
/*! PIN_19_EN - LCD Pin 19 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_19_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_19_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_19_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_20_EN_MASK        (0x100000U)
#define SGLCD_AON_LCD_PEN0_PIN_20_EN_SHIFT       (20U)
/*! PIN_20_EN - LCD Pin 20 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_20_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_20_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_20_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_21_EN_MASK        (0x200000U)
#define SGLCD_AON_LCD_PEN0_PIN_21_EN_SHIFT       (21U)
/*! PIN_21_EN - LCD Pin 21 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_21_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_21_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_21_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_22_EN_MASK        (0x400000U)
#define SGLCD_AON_LCD_PEN0_PIN_22_EN_SHIFT       (22U)
/*! PIN_22_EN - LCD Pin 22 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_22_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_22_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_22_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_23_EN_MASK        (0x800000U)
#define SGLCD_AON_LCD_PEN0_PIN_23_EN_SHIFT       (23U)
/*! PIN_23_EN - LCD Pin 23 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_23_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_23_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_23_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_24_EN_MASK        (0x1000000U)
#define SGLCD_AON_LCD_PEN0_PIN_24_EN_SHIFT       (24U)
/*! PIN_24_EN - LCD Pin 24 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_24_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_24_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_24_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_25_EN_MASK        (0x2000000U)
#define SGLCD_AON_LCD_PEN0_PIN_25_EN_SHIFT       (25U)
/*! PIN_25_EN - LCD Pin 25 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_25_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_25_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_25_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_26_EN_MASK        (0x4000000U)
#define SGLCD_AON_LCD_PEN0_PIN_26_EN_SHIFT       (26U)
/*! PIN_26_EN - LCD Pin 26 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_26_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_26_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_26_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_27_EN_MASK        (0x8000000U)
#define SGLCD_AON_LCD_PEN0_PIN_27_EN_SHIFT       (27U)
/*! PIN_27_EN - LCD Pin 27 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_27_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_27_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_27_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_28_EN_MASK        (0x10000000U)
#define SGLCD_AON_LCD_PEN0_PIN_28_EN_SHIFT       (28U)
/*! PIN_28_EN - LCD Pin 28 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_28_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_28_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_28_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_29_EN_MASK        (0x20000000U)
#define SGLCD_AON_LCD_PEN0_PIN_29_EN_SHIFT       (29U)
/*! PIN_29_EN - LCD Pin 29 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_29_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_29_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_29_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_30_EN_MASK        (0x40000000U)
#define SGLCD_AON_LCD_PEN0_PIN_30_EN_SHIFT       (30U)
/*! PIN_30_EN - LCD Pin 30 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_30_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_30_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_30_EN_MASK)

#define SGLCD_AON_LCD_PEN0_PIN_31_EN_MASK        (0x80000000U)
#define SGLCD_AON_LCD_PEN0_PIN_31_EN_SHIFT       (31U)
/*! PIN_31_EN - LCD Pin 31 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN0_PIN_31_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN0_PIN_31_EN_SHIFT)) & SGLCD_AON_LCD_PEN0_PIN_31_EN_MASK)
/*! @} */

/*! @name LCD_PEN1 - LCD Pin Enable Register 1 */
/*! @{ */

#define SGLCD_AON_LCD_PEN1_PIN_32_EN_MASK        (0x1U)
#define SGLCD_AON_LCD_PEN1_PIN_32_EN_SHIFT       (0U)
/*! PIN_32_EN - LCD Pin 32 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_32_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_32_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_32_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_33_EN_MASK        (0x2U)
#define SGLCD_AON_LCD_PEN1_PIN_33_EN_SHIFT       (1U)
/*! PIN_33_EN - LCD Pin 33 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_33_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_33_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_33_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_34_EN_MASK        (0x4U)
#define SGLCD_AON_LCD_PEN1_PIN_34_EN_SHIFT       (2U)
/*! PIN_34_EN - LCD Pin 34 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_34_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_34_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_34_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_35_EN_MASK        (0x8U)
#define SGLCD_AON_LCD_PEN1_PIN_35_EN_SHIFT       (3U)
/*! PIN_35_EN - LCD Pin 35 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_35_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_35_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_35_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_36_EN_MASK        (0x10U)
#define SGLCD_AON_LCD_PEN1_PIN_36_EN_SHIFT       (4U)
/*! PIN_36_EN - LCD Pin 36 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_36_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_36_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_36_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_37_EN_MASK        (0x20U)
#define SGLCD_AON_LCD_PEN1_PIN_37_EN_SHIFT       (5U)
/*! PIN_37_EN - LCD Pin 37 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_37_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_37_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_37_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_38_EN_MASK        (0x40U)
#define SGLCD_AON_LCD_PEN1_PIN_38_EN_SHIFT       (6U)
/*! PIN_38_EN - LCD Pin 38 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_38_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_38_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_38_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_39_EN_MASK        (0x80U)
#define SGLCD_AON_LCD_PEN1_PIN_39_EN_SHIFT       (7U)
/*! PIN_39_EN - LCD Pin 39 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_39_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_39_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_39_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_40_EN_MASK        (0x100U)
#define SGLCD_AON_LCD_PEN1_PIN_40_EN_SHIFT       (8U)
/*! PIN_40_EN - LCD Pin 40 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_40_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_40_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_40_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_41_EN_MASK        (0x200U)
#define SGLCD_AON_LCD_PEN1_PIN_41_EN_SHIFT       (9U)
/*! PIN_41_EN - LCD Pin 41 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_41_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_41_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_41_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_42_EN_MASK        (0x400U)
#define SGLCD_AON_LCD_PEN1_PIN_42_EN_SHIFT       (10U)
/*! PIN_42_EN - LCD Pin 42 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_42_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_42_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_42_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_43_EN_MASK        (0x800U)
#define SGLCD_AON_LCD_PEN1_PIN_43_EN_SHIFT       (11U)
/*! PIN_43_EN - LCD Pin 43 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_43_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_43_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_43_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_44_EN_MASK        (0x1000U)
#define SGLCD_AON_LCD_PEN1_PIN_44_EN_SHIFT       (12U)
/*! PIN_44_EN - LCD Pin 44 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_44_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_44_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_44_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_45_EN_MASK        (0x2000U)
#define SGLCD_AON_LCD_PEN1_PIN_45_EN_SHIFT       (13U)
/*! PIN_45_EN - LCD Pin 45 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_45_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_45_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_45_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_46_EN_MASK        (0x4000U)
#define SGLCD_AON_LCD_PEN1_PIN_46_EN_SHIFT       (14U)
/*! PIN_46_EN - LCD Pin 46 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_46_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_46_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_46_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_47_EN_MASK        (0x8000U)
#define SGLCD_AON_LCD_PEN1_PIN_47_EN_SHIFT       (15U)
/*! PIN_47_EN - LCD Pin 47 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_47_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_47_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_47_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_48_EN_MASK        (0x10000U)
#define SGLCD_AON_LCD_PEN1_PIN_48_EN_SHIFT       (16U)
/*! PIN_48_EN - LCD Pin 48 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_48_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_48_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_48_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_49_EN_MASK        (0x20000U)
#define SGLCD_AON_LCD_PEN1_PIN_49_EN_SHIFT       (17U)
/*! PIN_49_EN - LCD Pin 49 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_49_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_49_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_49_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_50_EN_MASK        (0x40000U)
#define SGLCD_AON_LCD_PEN1_PIN_50_EN_SHIFT       (18U)
/*! PIN_50_EN - LCD Pin 50 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_50_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_50_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_50_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_51_EN_MASK        (0x80000U)
#define SGLCD_AON_LCD_PEN1_PIN_51_EN_SHIFT       (19U)
/*! PIN_51_EN - LCD Pin 51 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_51_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_51_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_51_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_52_EN_MASK        (0x100000U)
#define SGLCD_AON_LCD_PEN1_PIN_52_EN_SHIFT       (20U)
/*! PIN_52_EN - LCD Pin 52 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_52_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_52_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_52_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_53_EN_MASK        (0x200000U)
#define SGLCD_AON_LCD_PEN1_PIN_53_EN_SHIFT       (21U)
/*! PIN_53_EN - LCD Pin 53 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_53_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_53_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_53_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_54_EN_MASK        (0x400000U)
#define SGLCD_AON_LCD_PEN1_PIN_54_EN_SHIFT       (22U)
/*! PIN_54_EN - LCD Pin 54 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_54_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_54_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_54_EN_MASK)

#define SGLCD_AON_LCD_PEN1_PIN_55_EN_MASK        (0x800000U)
#define SGLCD_AON_LCD_PEN1_PIN_55_EN_SHIFT       (23U)
/*! PIN_55_EN - LCD Pin 55 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_AON_LCD_PEN1_PIN_55_EN(x)          (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_PEN1_PIN_55_EN_SHIFT)) & SGLCD_AON_LCD_PEN1_PIN_55_EN_MASK)
/*! @} */

/*! @name LCD_BPEN0 - LCD Back Plane Enable Register 0 */
/*! @{ */

#define SGLCD_AON_LCD_BPEN0_PIN_0_BPEN_MASK      (0x1U)
#define SGLCD_AON_LCD_BPEN0_PIN_0_BPEN_SHIFT     (0U)
/*! PIN_0_BPEN - LCD Pin 0 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_0_BPEN(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_0_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_0_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_1_BPEN_MASK      (0x2U)
#define SGLCD_AON_LCD_BPEN0_PIN_1_BPEN_SHIFT     (1U)
/*! PIN_1_BPEN - LCD Pin 1 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_1_BPEN(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_1_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_1_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_2_BPEN_MASK      (0x4U)
#define SGLCD_AON_LCD_BPEN0_PIN_2_BPEN_SHIFT     (2U)
/*! PIN_2_BPEN - LCD Pin 2 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_2_BPEN(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_2_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_2_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_3_BPEN_MASK      (0x8U)
#define SGLCD_AON_LCD_BPEN0_PIN_3_BPEN_SHIFT     (3U)
/*! PIN_3_BPEN - LCD Pin 3 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_3_BPEN(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_3_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_3_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_4_BPEN_MASK      (0x10U)
#define SGLCD_AON_LCD_BPEN0_PIN_4_BPEN_SHIFT     (4U)
/*! PIN_4_BPEN - LCD Pin 4 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_4_BPEN(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_4_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_4_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_5_BPEN_MASK      (0x20U)
#define SGLCD_AON_LCD_BPEN0_PIN_5_BPEN_SHIFT     (5U)
/*! PIN_5_BPEN - LCD Pin 5 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_5_BPEN(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_5_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_5_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_6_BPEN_MASK      (0x40U)
#define SGLCD_AON_LCD_BPEN0_PIN_6_BPEN_SHIFT     (6U)
/*! PIN_6_BPEN - LCD Pin 6 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_6_BPEN(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_6_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_6_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_7_BPEN_MASK      (0x80U)
#define SGLCD_AON_LCD_BPEN0_PIN_7_BPEN_SHIFT     (7U)
/*! PIN_7_BPEN - LCD Pin 7 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_7_BPEN(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_7_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_7_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_8_BPEN_MASK      (0x100U)
#define SGLCD_AON_LCD_BPEN0_PIN_8_BPEN_SHIFT     (8U)
/*! PIN_8_BPEN - LCD Pin 8 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_8_BPEN(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_8_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_8_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_9_BPEN_MASK      (0x200U)
#define SGLCD_AON_LCD_BPEN0_PIN_9_BPEN_SHIFT     (9U)
/*! PIN_9_BPEN - LCD Pin 9 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_9_BPEN(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_9_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_9_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_10_BPEN_MASK     (0x400U)
#define SGLCD_AON_LCD_BPEN0_PIN_10_BPEN_SHIFT    (10U)
/*! PIN_10_BPEN - LCD Pin 10 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_10_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_10_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_10_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_11_BPEN_MASK     (0x800U)
#define SGLCD_AON_LCD_BPEN0_PIN_11_BPEN_SHIFT    (11U)
/*! PIN_11_BPEN - LCD Pin 11 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_11_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_11_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_11_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_12_BPEN_MASK     (0x1000U)
#define SGLCD_AON_LCD_BPEN0_PIN_12_BPEN_SHIFT    (12U)
/*! PIN_12_BPEN - LCD Pin 12 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_12_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_12_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_12_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_13_BPEN_MASK     (0x2000U)
#define SGLCD_AON_LCD_BPEN0_PIN_13_BPEN_SHIFT    (13U)
/*! PIN_13_BPEN - LCD Pin 13 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_13_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_13_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_13_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_14_BPEN_MASK     (0x4000U)
#define SGLCD_AON_LCD_BPEN0_PIN_14_BPEN_SHIFT    (14U)
/*! PIN_14_BPEN - LCD Pin 14 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_14_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_14_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_14_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_15_BPEN_MASK     (0x8000U)
#define SGLCD_AON_LCD_BPEN0_PIN_15_BPEN_SHIFT    (15U)
/*! PIN_15_BPEN - LCD Pin 15 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_15_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_15_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_15_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_16_BPEN_MASK     (0x10000U)
#define SGLCD_AON_LCD_BPEN0_PIN_16_BPEN_SHIFT    (16U)
/*! PIN_16_BPEN - LCD Pin 16 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_16_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_16_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_16_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_17_BPEN_MASK     (0x20000U)
#define SGLCD_AON_LCD_BPEN0_PIN_17_BPEN_SHIFT    (17U)
/*! PIN_17_BPEN - LCD Pin 17 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_17_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_17_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_17_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_18_BPEN_MASK     (0x40000U)
#define SGLCD_AON_LCD_BPEN0_PIN_18_BPEN_SHIFT    (18U)
/*! PIN_18_BPEN - LCD Pin 18 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_18_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_18_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_18_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_19_BPEN_MASK     (0x80000U)
#define SGLCD_AON_LCD_BPEN0_PIN_19_BPEN_SHIFT    (19U)
/*! PIN_19_BPEN - LCD Pin 19 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_19_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_19_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_19_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_20_BPEN_MASK     (0x100000U)
#define SGLCD_AON_LCD_BPEN0_PIN_20_BPEN_SHIFT    (20U)
/*! PIN_20_BPEN - LCD Pin 20 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_20_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_20_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_20_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_21_BPEN_MASK     (0x200000U)
#define SGLCD_AON_LCD_BPEN0_PIN_21_BPEN_SHIFT    (21U)
/*! PIN_21_BPEN - LCD Pin 21 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_21_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_21_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_21_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_22_BPEN_MASK     (0x400000U)
#define SGLCD_AON_LCD_BPEN0_PIN_22_BPEN_SHIFT    (22U)
/*! PIN_22_BPEN - LCD Pin 22 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_22_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_22_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_22_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_23_BPEN_MASK     (0x800000U)
#define SGLCD_AON_LCD_BPEN0_PIN_23_BPEN_SHIFT    (23U)
/*! PIN_23_BPEN - LCD Pin 23 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_23_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_23_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_23_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_24_BPEN_MASK     (0x1000000U)
#define SGLCD_AON_LCD_BPEN0_PIN_24_BPEN_SHIFT    (24U)
/*! PIN_24_BPEN - LCD Pin 24 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_24_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_24_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_24_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_25_BPEN_MASK     (0x2000000U)
#define SGLCD_AON_LCD_BPEN0_PIN_25_BPEN_SHIFT    (25U)
/*! PIN_25_BPEN - LCD Pin 25 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_25_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_25_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_25_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_26_BPEN_MASK     (0x4000000U)
#define SGLCD_AON_LCD_BPEN0_PIN_26_BPEN_SHIFT    (26U)
/*! PIN_26_BPEN - LCD Pin 26 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_26_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_26_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_26_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_27_BPEN_MASK     (0x8000000U)
#define SGLCD_AON_LCD_BPEN0_PIN_27_BPEN_SHIFT    (27U)
/*! PIN_27_BPEN - LCD Pin 27 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_27_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_27_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_27_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_28_BPEN_MASK     (0x10000000U)
#define SGLCD_AON_LCD_BPEN0_PIN_28_BPEN_SHIFT    (28U)
/*! PIN_28_BPEN - LCD Pin 28 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_28_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_28_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_28_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_29_BPEN_MASK     (0x20000000U)
#define SGLCD_AON_LCD_BPEN0_PIN_29_BPEN_SHIFT    (29U)
/*! PIN_29_BPEN - LCD Pin 29 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_29_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_29_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_29_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_30_BPEN_MASK     (0x40000000U)
#define SGLCD_AON_LCD_BPEN0_PIN_30_BPEN_SHIFT    (30U)
/*! PIN_30_BPEN - LCD Pin 30 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_30_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_30_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_30_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN0_PIN_31_BPEN_MASK     (0x80000000U)
#define SGLCD_AON_LCD_BPEN0_PIN_31_BPEN_SHIFT    (31U)
/*! PIN_31_BPEN - LCD Pin 31 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN0_PIN_31_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN0_PIN_31_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN0_PIN_31_BPEN_MASK)
/*! @} */

/*! @name LCD_BPEN1 - LCD Back Plane Enable Register 1 */
/*! @{ */

#define SGLCD_AON_LCD_BPEN1_PIN_32_BPEN_MASK     (0x1U)
#define SGLCD_AON_LCD_BPEN1_PIN_32_BPEN_SHIFT    (0U)
/*! PIN_32_BPEN - LCD Pin 32 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_32_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_32_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_32_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_33_BPEN_MASK     (0x2U)
#define SGLCD_AON_LCD_BPEN1_PIN_33_BPEN_SHIFT    (1U)
/*! PIN_33_BPEN - LCD Pin 33 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_33_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_33_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_33_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_34_BPEN_MASK     (0x4U)
#define SGLCD_AON_LCD_BPEN1_PIN_34_BPEN_SHIFT    (2U)
/*! PIN_34_BPEN - LCD Pin 34 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_34_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_34_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_34_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_35_BPEN_MASK     (0x8U)
#define SGLCD_AON_LCD_BPEN1_PIN_35_BPEN_SHIFT    (3U)
/*! PIN_35_BPEN - LCD Pin 35 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_35_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_35_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_35_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_36_BPEN_MASK     (0x10U)
#define SGLCD_AON_LCD_BPEN1_PIN_36_BPEN_SHIFT    (4U)
/*! PIN_36_BPEN - LCD Pin 36 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_36_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_36_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_36_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_37_BPEN_MASK     (0x20U)
#define SGLCD_AON_LCD_BPEN1_PIN_37_BPEN_SHIFT    (5U)
/*! PIN_37_BPEN - LCD Pin 37 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_37_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_37_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_37_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_38_BPEN_MASK     (0x40U)
#define SGLCD_AON_LCD_BPEN1_PIN_38_BPEN_SHIFT    (6U)
/*! PIN_38_BPEN - LCD Pin 38 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_38_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_38_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_38_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_39_BPEN_MASK     (0x80U)
#define SGLCD_AON_LCD_BPEN1_PIN_39_BPEN_SHIFT    (7U)
/*! PIN_39_BPEN - LCD Pin 39 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_39_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_39_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_39_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_40_BPEN_MASK     (0x100U)
#define SGLCD_AON_LCD_BPEN1_PIN_40_BPEN_SHIFT    (8U)
/*! PIN_40_BPEN - LCD Pin 40 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_40_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_40_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_40_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_41_BPEN_MASK     (0x200U)
#define SGLCD_AON_LCD_BPEN1_PIN_41_BPEN_SHIFT    (9U)
/*! PIN_41_BPEN - LCD Pin 41 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_41_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_41_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_41_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_42_BPEN_MASK     (0x400U)
#define SGLCD_AON_LCD_BPEN1_PIN_42_BPEN_SHIFT    (10U)
/*! PIN_42_BPEN - LCD Pin 42 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_42_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_42_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_42_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_43_BPEN_MASK     (0x800U)
#define SGLCD_AON_LCD_BPEN1_PIN_43_BPEN_SHIFT    (11U)
/*! PIN_43_BPEN - LCD Pin 43 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_43_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_43_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_43_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_44_BPEN_MASK     (0x1000U)
#define SGLCD_AON_LCD_BPEN1_PIN_44_BPEN_SHIFT    (12U)
/*! PIN_44_BPEN - LCD Pin 44 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_44_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_44_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_44_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_45_BPEN_MASK     (0x2000U)
#define SGLCD_AON_LCD_BPEN1_PIN_45_BPEN_SHIFT    (13U)
/*! PIN_45_BPEN - LCD Pin 45 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_45_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_45_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_45_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_46_BPEN_MASK     (0x4000U)
#define SGLCD_AON_LCD_BPEN1_PIN_46_BPEN_SHIFT    (14U)
/*! PIN_46_BPEN - LCD Pin 46 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_46_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_46_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_46_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_47_BPEN_MASK     (0x8000U)
#define SGLCD_AON_LCD_BPEN1_PIN_47_BPEN_SHIFT    (15U)
/*! PIN_47_BPEN - LCD Pin 47 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_47_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_47_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_47_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_48_BPEN_MASK     (0x10000U)
#define SGLCD_AON_LCD_BPEN1_PIN_48_BPEN_SHIFT    (16U)
/*! PIN_48_BPEN - LCD Pin 48 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_48_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_48_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_48_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_49_BPEN_MASK     (0x20000U)
#define SGLCD_AON_LCD_BPEN1_PIN_49_BPEN_SHIFT    (17U)
/*! PIN_49_BPEN - LCD Pin 49 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_49_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_49_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_49_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_50_BPEN_MASK     (0x40000U)
#define SGLCD_AON_LCD_BPEN1_PIN_50_BPEN_SHIFT    (18U)
/*! PIN_50_BPEN - LCD Pin 50 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_50_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_50_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_50_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_51_BPEN_MASK     (0x80000U)
#define SGLCD_AON_LCD_BPEN1_PIN_51_BPEN_SHIFT    (19U)
/*! PIN_51_BPEN - LCD Pin 51 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_51_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_51_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_51_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_52_BPEN_MASK     (0x100000U)
#define SGLCD_AON_LCD_BPEN1_PIN_52_BPEN_SHIFT    (20U)
/*! PIN_52_BPEN - LCD Pin 52 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_52_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_52_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_52_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_53_BPEN_MASK     (0x200000U)
#define SGLCD_AON_LCD_BPEN1_PIN_53_BPEN_SHIFT    (21U)
/*! PIN_53_BPEN - LCD Pin 53 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_53_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_53_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_53_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_54_BPEN_MASK     (0x400000U)
#define SGLCD_AON_LCD_BPEN1_PIN_54_BPEN_SHIFT    (22U)
/*! PIN_54_BPEN - LCD Pin 54 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_54_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_54_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_54_BPEN_MASK)

#define SGLCD_AON_LCD_BPEN1_PIN_55_BPEN_MASK     (0x800000U)
#define SGLCD_AON_LCD_BPEN1_PIN_55_BPEN_SHIFT    (23U)
/*! PIN_55_BPEN - LCD Pin 55 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_AON_LCD_BPEN1_PIN_55_BPEN(x)       (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_BPEN1_PIN_55_BPEN_SHIFT)) & SGLCD_AON_LCD_BPEN1_PIN_55_BPEN_MASK)
/*! @} */

/*! @name LCDWFN_LCD_WFTO - LCD Waveform 3 to 0 Register..LCD Waveform 55 to 52 Register */
/*! @{ */

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF0_MASK       (0xFFU)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF0_SHIFT      (0U)
/*! WF0 - Waveform Pin 0 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF0(x)         (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF0_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF0_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF4_MASK       (0xFFU)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF4_SHIFT      (0U)
/*! WF4 - Waveform Pin 4 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF4(x)         (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF4_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF4_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF8_MASK       (0xFFU)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF8_SHIFT      (0U)
/*! WF8 - Waveform Pin 8 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF8(x)         (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF8_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF8_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF12_MASK      (0xFFU)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF12_SHIFT     (0U)
/*! WF12 - Waveform Pin 12 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF12(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF12_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF12_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF16_MASK      (0xFFU)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF16_SHIFT     (0U)
/*! WF16 - Waveform Pin 16 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF16(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF16_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF16_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF20_MASK      (0xFFU)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF20_SHIFT     (0U)
/*! WF20 - Waveform Pin 20 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF20(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF20_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF20_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF24_MASK      (0xFFU)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF24_SHIFT     (0U)
/*! WF24 - Waveform Pin 24 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF24(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF24_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF24_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF28_MASK      (0xFFU)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF28_SHIFT     (0U)
/*! WF28 - Waveform Pin 28 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF28(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF28_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF28_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF32_MASK      (0xFFU)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF32_SHIFT     (0U)
/*! WF32 - Waveform Pin 32 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF32(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF32_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF32_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF36_MASK      (0xFFU)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF36_SHIFT     (0U)
/*! WF36 - Waveform Pin 36 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF36(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF36_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF36_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF40_MASK      (0xFFU)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF40_SHIFT     (0U)
/*! WF40 - Waveform Pin 40 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF40(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF40_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF40_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF44_MASK      (0xFFU)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF44_SHIFT     (0U)
/*! WF44 - Waveform Pin 44 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF44(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF44_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF44_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF48_MASK      (0xFFU)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF48_SHIFT     (0U)
/*! WF48 - Waveform Pin 48 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF48(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF48_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF48_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF52_MASK      (0xFFU)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF52_SHIFT     (0U)
/*! WF52 - Waveform Pin 52 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF52(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF52_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF52_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF1_MASK       (0xFF00U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF1_SHIFT      (8U)
/*! WF1 - Waveform Pin 1 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF1(x)         (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF1_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF1_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF5_MASK       (0xFF00U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF5_SHIFT      (8U)
/*! WF5 - Waveform Pin 5 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF5(x)         (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF5_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF5_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF9_MASK       (0xFF00U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF9_SHIFT      (8U)
/*! WF9 - Waveform Pin 9 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF9(x)         (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF9_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF9_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF13_MASK      (0xFF00U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF13_SHIFT     (8U)
/*! WF13 - Waveform Pin 13 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF13(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF13_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF13_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF17_MASK      (0xFF00U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF17_SHIFT     (8U)
/*! WF17 - Waveform Pin 17 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF17(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF17_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF17_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF21_MASK      (0xFF00U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF21_SHIFT     (8U)
/*! WF21 - Waveform Pin 21 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF21(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF21_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF21_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF25_MASK      (0xFF00U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF25_SHIFT     (8U)
/*! WF25 - Waveform Pin 25 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF25(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF25_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF25_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF29_MASK      (0xFF00U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF29_SHIFT     (8U)
/*! WF29 - Waveform Pin 29 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF29(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF29_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF29_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF33_MASK      (0xFF00U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF33_SHIFT     (8U)
/*! WF33 - Waveform Pin 33 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF33(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF33_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF33_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF37_MASK      (0xFF00U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF37_SHIFT     (8U)
/*! WF37 - Waveform Pin 37 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF37(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF37_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF37_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF41_MASK      (0xFF00U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF41_SHIFT     (8U)
/*! WF41 - Waveform Pin 41 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF41(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF41_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF41_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF45_MASK      (0xFF00U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF45_SHIFT     (8U)
/*! WF45 - Waveform Pin 45 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF45(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF45_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF45_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF49_MASK      (0xFF00U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF49_SHIFT     (8U)
/*! WF49 - Waveform Pin 49 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF49(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF49_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF49_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF53_MASK      (0xFF00U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF53_SHIFT     (8U)
/*! WF53 - Waveform Pin 53 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF53(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF53_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF53_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF2_MASK       (0xFF0000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF2_SHIFT      (16U)
/*! WF2 - Waveform Pin 2 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF2(x)         (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF2_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF2_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF6_MASK       (0xFF0000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF6_SHIFT      (16U)
/*! WF6 - Waveform Pin 6 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF6(x)         (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF6_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF6_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF10_MASK      (0xFF0000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF10_SHIFT     (16U)
/*! WF10 - Waveform Pin 10 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF10(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF10_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF10_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF14_MASK      (0xFF0000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF14_SHIFT     (16U)
/*! WF14 - Waveform Pin 14 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF14(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF14_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF14_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF18_MASK      (0xFF0000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF18_SHIFT     (16U)
/*! WF18 - Waveform Pin 18 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF18(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF18_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF18_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF22_MASK      (0xFF0000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF22_SHIFT     (16U)
/*! WF22 - Waveform Pin 22 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF22(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF22_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF22_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF26_MASK      (0xFF0000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF26_SHIFT     (16U)
/*! WF26 - Waveform Pin 26 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF26(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF26_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF26_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF30_MASK      (0xFF0000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF30_SHIFT     (16U)
/*! WF30 - Waveform Pin 30 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF30(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF30_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF30_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF34_MASK      (0xFF0000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF34_SHIFT     (16U)
/*! WF34 - Waveform Pin 34 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF34(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF34_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF34_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF38_MASK      (0xFF0000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF38_SHIFT     (16U)
/*! WF38 - Waveform Pin 38 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF38(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF38_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF38_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF42_MASK      (0xFF0000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF42_SHIFT     (16U)
/*! WF42 - Waveform Pin 42 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF42(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF42_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF42_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF46_MASK      (0xFF0000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF46_SHIFT     (16U)
/*! WF46 - Waveform Pin 46 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF46(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF46_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF46_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF50_MASK      (0xFF0000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF50_SHIFT     (16U)
/*! WF50 - Waveform Pin 50 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF50(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF50_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF50_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF54_MASK      (0xFF0000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF54_SHIFT     (16U)
/*! WF54 - Waveform Pin 54 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF54(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF54_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF54_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF3_MASK       (0xFF000000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF3_SHIFT      (24U)
/*! WF3 - Waveform Pin 3 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF3(x)         (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF3_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF3_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF7_MASK       (0xFF000000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF7_SHIFT      (24U)
/*! WF7 - Waveform Pin 7 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF7(x)         (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF7_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF7_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF11_MASK      (0xFF000000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF11_SHIFT     (24U)
/*! WF11 - Waveform Pin 11 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF11(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF11_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF11_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF15_MASK      (0xFF000000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF15_SHIFT     (24U)
/*! WF15 - Waveform Pin 15 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF15(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF15_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF15_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF19_MASK      (0xFF000000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF19_SHIFT     (24U)
/*! WF19 - Waveform Pin 19 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF19(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF19_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF19_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF23_MASK      (0xFF000000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF23_SHIFT     (24U)
/*! WF23 - Waveform Pin 23 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF23(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF23_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF23_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF27_MASK      (0xFF000000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF27_SHIFT     (24U)
/*! WF27 - Waveform Pin 27 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF27(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF27_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF27_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF31_MASK      (0xFF000000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF31_SHIFT     (24U)
/*! WF31 - Waveform Pin 31 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF31(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF31_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF31_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF35_MASK      (0xFF000000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF35_SHIFT     (24U)
/*! WF35 - Waveform Pin 35 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF35(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF35_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF35_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF39_MASK      (0xFF000000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF39_SHIFT     (24U)
/*! WF39 - Waveform Pin 39 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF39(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF39_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF39_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF43_MASK      (0xFF000000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF43_SHIFT     (24U)
/*! WF43 - Waveform Pin 43 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF43(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF43_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF43_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF47_MASK      (0xFF000000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF47_SHIFT     (24U)
/*! WF47 - Waveform Pin 47 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF47(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF47_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF47_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF51_MASK      (0xFF000000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF51_SHIFT     (24U)
/*! WF51 - Waveform Pin 51 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF51(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF51_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF51_MASK)

#define SGLCD_AON_LCDWFN_LCD_WFTO_WF55_MASK      (0xFF000000U)
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF55_SHIFT     (24U)
/*! WF55 - Waveform Pin 55 */
#define SGLCD_AON_LCDWFN_LCD_WFTO_WF55(x)        (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCDWFN_LCD_WFTO_WF55_SHIFT)) & SGLCD_AON_LCDWFN_LCD_WFTO_WF55_MASK)
/*! @} */

/* The count of SGLCD_AON_LCDWFN_LCD_WFTO */
#define SGLCD_AON_LCDWFN_LCD_WFTO_COUNT          (14U)

/*! @name LCD_TEST - LCD Test Register */
/*! @{ */

#define SGLCD_AON_LCD_TEST_TESTANA_MASK          (0xFU)
#define SGLCD_AON_LCD_TEST_TESTANA_SHIFT         (0U)
/*! TESTANA - Analog Test Configuration
 *  0b0000..Normal Function
 *  0b0001..Not used
 *  0b0010..Option signal for buffer circuit, more stablity and more power consumption, plan 1
 *  0b0100..Option signal for buffer circuit, more stablity and more power consumption, plan 2
 *  0b1000..Mode A to directly measure V ll1and Vll2
 */
#define SGLCD_AON_LCD_TEST_TESTANA(x)            (((uint32_t)(((uint32_t)(x)) << SGLCD_AON_LCD_TEST_TESTANA_SHIFT)) & SGLCD_AON_LCD_TEST_TESTANA_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group SGLCD_AON_Register_Masks */


/* SGLCD_AON - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral AON__SGLCD0_AON base address */
  #define AON__SGLCD0_AON_BASE                     (0xB0094000u)
  /** Peripheral AON__SGLCD0_AON base address */
  #define AON__SGLCD0_AON_BASE_NS                  (0xA0094000u)
  /** Peripheral AON__SGLCD0_AON base pointer */
  #define AON__SGLCD0_AON                          ((SGLCD_AON_Type *)AON__SGLCD0_AON_BASE)
  /** Peripheral AON__SGLCD0_AON base pointer */
  #define AON__SGLCD0_AON_NS                       ((SGLCD_AON_Type *)AON__SGLCD0_AON_BASE_NS)
  /** Array initializer of SGLCD_AON peripheral base addresses */
  #define SGLCD_AON_BASE_ADDRS                     { AON__SGLCD0_AON_BASE }
  /** Array initializer of SGLCD_AON peripheral base pointers */
  #define SGLCD_AON_BASE_PTRS                      { AON__SGLCD0_AON }
  /** Array initializer of SGLCD_AON peripheral base addresses */
  #define SGLCD_AON_BASE_ADDRS_NS                  { AON__SGLCD0_AON_BASE_NS }
  /** Array initializer of SGLCD_AON peripheral base pointers */
  #define SGLCD_AON_BASE_PTRS_NS                   { AON__SGLCD0_AON_NS }
#else
  /** Peripheral AON__SGLCD0_AON base address */
  #define AON__SGLCD0_AON_BASE                     (0xA0094000u)
  /** Peripheral AON__SGLCD0_AON base pointer */
  #define AON__SGLCD0_AON                          ((SGLCD_AON_Type *)AON__SGLCD0_AON_BASE)
  /** Array initializer of SGLCD_AON peripheral base addresses */
  #define SGLCD_AON_BASE_ADDRS                     { AON__SGLCD0_AON_BASE }
  /** Array initializer of SGLCD_AON peripheral base pointers */
  #define SGLCD_AON_BASE_PTRS                      { AON__SGLCD0_AON }
#endif

/*!
 * @}
 */ /* end of group SGLCD_AON_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- SGLCD_MAIN Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SGLCD_MAIN_Peripheral_Access_Layer SGLCD_MAIN Peripheral Access Layer
 * @{
 */

/** SGLCD_MAIN - Register Layout Typedef */
typedef struct {
  __IO uint32_t LCD_FDCR;                          /**< LCD Fault Detect Control Register, offset: 0x0 */
  __IO uint32_t LCD_FDSR;                          /**< LCD Fault Detect Status Register, offset: 0x4 */
       uint8_t RESERVED_0[8];
  __IO uint32_t LCD_PEN0_DUP;                      /**< LCD Pin Enable Register 0, offset: 0x10 */
  __IO uint32_t LCD_PEN1_DUP;                      /**< LCD Pin Enable Register 1, offset: 0x14 */
  __IO uint32_t LCD_BPEN0_DUP;                     /**< LCD Back Plane Enable Register 0, offset: 0x18 */
  __IO uint32_t LCD_BPEN1_DUP;                     /**< LCD Back Plane Enable Register 1, offset: 0x1C */
} SGLCD_MAIN_Type;

/* ----------------------------------------------------------------------------
   -- SGLCD_MAIN Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SGLCD_MAIN_Register_Masks SGLCD_MAIN Register Masks
 * @{
 */

/*! @name LCD_FDCR - LCD Fault Detect Control Register */
/*! @{ */

#define SGLCD_MAIN_LCD_FDCR_FDPINID_MASK         (0x3FU)
#define SGLCD_MAIN_LCD_FDCR_FDPINID_SHIFT        (0U)
/*! FDPINID - Fault Detect Pin ID */
#define SGLCD_MAIN_LCD_FDCR_FDPINID(x)           (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_FDCR_FDPINID_SHIFT)) & SGLCD_MAIN_LCD_FDCR_FDPINID_MASK)

#define SGLCD_MAIN_LCD_FDCR_FDBPEN_MASK          (0x40U)
#define SGLCD_MAIN_LCD_FDCR_FDBPEN_SHIFT         (6U)
/*! FDBPEN - Fault Detect Back Plane Enable
 *  0b0..Type of the selected pin under fault detect test is front plane.
 *  0b1..Type of the selected pin under fault detect test is back plane.
 */
#define SGLCD_MAIN_LCD_FDCR_FDBPEN(x)            (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_FDCR_FDBPEN_SHIFT)) & SGLCD_MAIN_LCD_FDCR_FDBPEN_MASK)

#define SGLCD_MAIN_LCD_FDCR_FDEN_MASK            (0x80U)
#define SGLCD_MAIN_LCD_FDCR_FDEN_SHIFT           (7U)
/*! FDEN - Fault Detect Enable
 *  0b0..Disable fault detection.
 *  0b1..Enable fault detection.
 */
#define SGLCD_MAIN_LCD_FDCR_FDEN(x)              (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_FDCR_FDEN_SHIFT)) & SGLCD_MAIN_LCD_FDCR_FDEN_MASK)

#define SGLCD_MAIN_LCD_FDCR_FDSWW_MASK           (0xE00U)
#define SGLCD_MAIN_LCD_FDCR_FDSWW_SHIFT          (9U)
/*! FDSWW - Fault Detect Sample Window Width
 *  0b000..Sample window width is 4 sample clock cycles.
 *  0b001..Sample window width is 8 sample clock cycles.
 *  0b010..Sample window width is 16 sample clock cycles.
 *  0b011..Sample window width is 32 sample clock cycles.
 *  0b100..Sample window width is 64 sample clock cycles.
 *  0b101..Sample window width is 128 sample clock cycles.
 *  0b110..Sample window width is 256 sample clock cycles.
 *  0b111..Sample window width is 512 sample clock cycles.
 */
#define SGLCD_MAIN_LCD_FDCR_FDSWW(x)             (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_FDCR_FDSWW_SHIFT)) & SGLCD_MAIN_LCD_FDCR_FDSWW_MASK)

#define SGLCD_MAIN_LCD_FDCR_FDPRS_MASK           (0x7000U)
#define SGLCD_MAIN_LCD_FDCR_FDPRS_SHIFT          (12U)
/*! FDPRS - Fault Detect Clock Prescaler
 *  0b000..1/1 bus clock.
 *  0b001..1/2 bus clock.
 *  0b010..1/4 bus clock.
 *  0b011..1/8 bus clock.
 *  0b100..1/16 bus clock.
 *  0b101..1/32 bus clock.
 *  0b110..1/64 bus clock.
 *  0b111..1/128 bus clock.
 */
#define SGLCD_MAIN_LCD_FDCR_FDPRS(x)             (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_FDCR_FDPRS_SHIFT)) & SGLCD_MAIN_LCD_FDCR_FDPRS_MASK)

#define SGLCD_MAIN_LCD_FDCR_FDCIEN_MASK          (0x8000U)
#define SGLCD_MAIN_LCD_FDCR_FDCIEN_SHIFT         (15U)
/*! FDCIEN - LCD Fault Detection Complete Interrupt Enable
 *  0b0..No interrupt request is generated by this event.
 *  0b1..When a fault is detected and FDCF bit is set, this event causes an interrupt request.
 */
#define SGLCD_MAIN_LCD_FDCR_FDCIEN(x)            (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_FDCR_FDCIEN_SHIFT)) & SGLCD_MAIN_LCD_FDCR_FDCIEN_MASK)
/*! @} */

/*! @name LCD_FDSR - LCD Fault Detect Status Register */
/*! @{ */

#define SGLCD_MAIN_LCD_FDSR_FDCNT_MASK           (0xFFU)
#define SGLCD_MAIN_LCD_FDSR_FDCNT_SHIFT          (0U)
/*! FDCNT - Fault Detect Counter */
#define SGLCD_MAIN_LCD_FDSR_FDCNT(x)             (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_FDSR_FDCNT_SHIFT)) & SGLCD_MAIN_LCD_FDSR_FDCNT_MASK)

#define SGLCD_MAIN_LCD_FDSR_FDCF_MASK            (0x8000U)
#define SGLCD_MAIN_LCD_FDSR_FDCF_SHIFT           (15U)
/*! FDCF - Fault Detection Complete Flag
 *  0b0..Fault detection is not completed.
 *  0b1..Fault detection is completed.
 */
#define SGLCD_MAIN_LCD_FDSR_FDCF(x)              (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_FDSR_FDCF_SHIFT)) & SGLCD_MAIN_LCD_FDSR_FDCF_MASK)
/*! @} */

/*! @name LCD_PEN0_DUP - LCD Pin Enable Register 0 */
/*! @{ */

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_0_EN_MASK    (0x1U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_0_EN_SHIFT   (0U)
/*! PIN_0_EN - LCD Pin 0 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_0_EN(x)      (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_0_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_0_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_1_EN_MASK    (0x2U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_1_EN_SHIFT   (1U)
/*! PIN_1_EN - LCD Pin 1 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_1_EN(x)      (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_1_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_1_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_2_EN_MASK    (0x4U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_2_EN_SHIFT   (2U)
/*! PIN_2_EN - LCD Pin 2 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_2_EN(x)      (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_2_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_2_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_3_EN_MASK    (0x8U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_3_EN_SHIFT   (3U)
/*! PIN_3_EN - LCD Pin 3 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_3_EN(x)      (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_3_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_3_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_4_EN_MASK    (0x10U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_4_EN_SHIFT   (4U)
/*! PIN_4_EN - LCD Pin 4 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_4_EN(x)      (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_4_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_4_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_5_EN_MASK    (0x20U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_5_EN_SHIFT   (5U)
/*! PIN_5_EN - LCD Pin 5 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_5_EN(x)      (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_5_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_5_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_6_EN_MASK    (0x40U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_6_EN_SHIFT   (6U)
/*! PIN_6_EN - LCD Pin 6 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_6_EN(x)      (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_6_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_6_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_7_EN_MASK    (0x80U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_7_EN_SHIFT   (7U)
/*! PIN_7_EN - LCD Pin 7 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_7_EN(x)      (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_7_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_7_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_8_EN_MASK    (0x100U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_8_EN_SHIFT   (8U)
/*! PIN_8_EN - LCD Pin 8 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_8_EN(x)      (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_8_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_8_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_9_EN_MASK    (0x200U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_9_EN_SHIFT   (9U)
/*! PIN_9_EN - LCD Pin 9 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_9_EN(x)      (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_9_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_9_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_10_EN_MASK   (0x400U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_10_EN_SHIFT  (10U)
/*! PIN_10_EN - LCD Pin 10 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_10_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_10_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_10_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_11_EN_MASK   (0x800U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_11_EN_SHIFT  (11U)
/*! PIN_11_EN - LCD Pin 11 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_11_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_11_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_11_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_12_EN_MASK   (0x1000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_12_EN_SHIFT  (12U)
/*! PIN_12_EN - LCD Pin 12 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_12_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_12_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_12_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_13_EN_MASK   (0x2000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_13_EN_SHIFT  (13U)
/*! PIN_13_EN - LCD Pin 13 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_13_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_13_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_13_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_14_EN_MASK   (0x4000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_14_EN_SHIFT  (14U)
/*! PIN_14_EN - LCD Pin 14 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_14_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_14_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_14_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_15_EN_MASK   (0x8000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_15_EN_SHIFT  (15U)
/*! PIN_15_EN - LCD Pin 15 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_15_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_15_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_15_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_16_EN_MASK   (0x10000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_16_EN_SHIFT  (16U)
/*! PIN_16_EN - LCD Pin 16 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_16_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_16_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_16_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_17_EN_MASK   (0x20000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_17_EN_SHIFT  (17U)
/*! PIN_17_EN - LCD Pin 17 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_17_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_17_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_17_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_18_EN_MASK   (0x40000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_18_EN_SHIFT  (18U)
/*! PIN_18_EN - LCD Pin 18 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_18_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_18_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_18_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_19_EN_MASK   (0x80000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_19_EN_SHIFT  (19U)
/*! PIN_19_EN - LCD Pin 19 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_19_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_19_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_19_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_20_EN_MASK   (0x100000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_20_EN_SHIFT  (20U)
/*! PIN_20_EN - LCD Pin 20 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_20_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_20_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_20_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_21_EN_MASK   (0x200000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_21_EN_SHIFT  (21U)
/*! PIN_21_EN - LCD Pin 21 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_21_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_21_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_21_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_22_EN_MASK   (0x400000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_22_EN_SHIFT  (22U)
/*! PIN_22_EN - LCD Pin 22 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_22_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_22_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_22_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_23_EN_MASK   (0x800000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_23_EN_SHIFT  (23U)
/*! PIN_23_EN - LCD Pin 23 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_23_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_23_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_23_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_24_EN_MASK   (0x1000000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_24_EN_SHIFT  (24U)
/*! PIN_24_EN - LCD Pin 24 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_24_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_24_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_24_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_25_EN_MASK   (0x2000000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_25_EN_SHIFT  (25U)
/*! PIN_25_EN - LCD Pin 25 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_25_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_25_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_25_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_26_EN_MASK   (0x4000000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_26_EN_SHIFT  (26U)
/*! PIN_26_EN - LCD Pin 26 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_26_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_26_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_26_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_27_EN_MASK   (0x8000000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_27_EN_SHIFT  (27U)
/*! PIN_27_EN - LCD Pin 27 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_27_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_27_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_27_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_28_EN_MASK   (0x10000000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_28_EN_SHIFT  (28U)
/*! PIN_28_EN - LCD Pin 28 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_28_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_28_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_28_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_29_EN_MASK   (0x20000000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_29_EN_SHIFT  (29U)
/*! PIN_29_EN - LCD Pin 29 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_29_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_29_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_29_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_30_EN_MASK   (0x40000000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_30_EN_SHIFT  (30U)
/*! PIN_30_EN - LCD Pin 30 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_30_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_30_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_30_EN_MASK)

#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_31_EN_MASK   (0x80000000U)
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_31_EN_SHIFT  (31U)
/*! PIN_31_EN - LCD Pin 31 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN0_DUP_PIN_31_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN0_DUP_PIN_31_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN0_DUP_PIN_31_EN_MASK)
/*! @} */

/*! @name LCD_PEN1_DUP - LCD Pin Enable Register 1 */
/*! @{ */

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_32_EN_MASK   (0x1U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_32_EN_SHIFT  (0U)
/*! PIN_32_EN - LCD Pin 32 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_32_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_32_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_32_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_33_EN_MASK   (0x2U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_33_EN_SHIFT  (1U)
/*! PIN_33_EN - LCD Pin 33 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_33_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_33_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_33_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_34_EN_MASK   (0x4U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_34_EN_SHIFT  (2U)
/*! PIN_34_EN - LCD Pin 34 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_34_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_34_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_34_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_35_EN_MASK   (0x8U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_35_EN_SHIFT  (3U)
/*! PIN_35_EN - LCD Pin 35 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_35_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_35_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_35_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_36_EN_MASK   (0x10U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_36_EN_SHIFT  (4U)
/*! PIN_36_EN - LCD Pin 36 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_36_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_36_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_36_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_37_EN_MASK   (0x20U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_37_EN_SHIFT  (5U)
/*! PIN_37_EN - LCD Pin 37 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_37_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_37_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_37_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_38_EN_MASK   (0x40U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_38_EN_SHIFT  (6U)
/*! PIN_38_EN - LCD Pin 38 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_38_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_38_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_38_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_39_EN_MASK   (0x80U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_39_EN_SHIFT  (7U)
/*! PIN_39_EN - LCD Pin 39 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_39_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_39_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_39_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_40_EN_MASK   (0x100U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_40_EN_SHIFT  (8U)
/*! PIN_40_EN - LCD Pin 40 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_40_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_40_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_40_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_41_EN_MASK   (0x200U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_41_EN_SHIFT  (9U)
/*! PIN_41_EN - LCD Pin 41 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_41_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_41_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_41_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_42_EN_MASK   (0x400U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_42_EN_SHIFT  (10U)
/*! PIN_42_EN - LCD Pin 42 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_42_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_42_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_42_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_43_EN_MASK   (0x800U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_43_EN_SHIFT  (11U)
/*! PIN_43_EN - LCD Pin 43 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_43_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_43_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_43_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_44_EN_MASK   (0x1000U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_44_EN_SHIFT  (12U)
/*! PIN_44_EN - LCD Pin 44 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_44_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_44_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_44_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_45_EN_MASK   (0x2000U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_45_EN_SHIFT  (13U)
/*! PIN_45_EN - LCD Pin 45 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_45_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_45_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_45_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_46_EN_MASK   (0x4000U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_46_EN_SHIFT  (14U)
/*! PIN_46_EN - LCD Pin 46 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_46_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_46_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_46_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_47_EN_MASK   (0x8000U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_47_EN_SHIFT  (15U)
/*! PIN_47_EN - LCD Pin 47 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_47_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_47_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_47_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_48_EN_MASK   (0x10000U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_48_EN_SHIFT  (16U)
/*! PIN_48_EN - LCD Pin 48 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_48_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_48_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_48_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_49_EN_MASK   (0x20000U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_49_EN_SHIFT  (17U)
/*! PIN_49_EN - LCD Pin 49 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_49_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_49_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_49_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_50_EN_MASK   (0x40000U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_50_EN_SHIFT  (18U)
/*! PIN_50_EN - LCD Pin 50 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_50_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_50_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_50_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_51_EN_MASK   (0x80000U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_51_EN_SHIFT  (19U)
/*! PIN_51_EN - LCD Pin 51 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_51_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_51_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_51_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_52_EN_MASK   (0x100000U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_52_EN_SHIFT  (20U)
/*! PIN_52_EN - LCD Pin 52 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_52_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_52_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_52_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_53_EN_MASK   (0x200000U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_53_EN_SHIFT  (21U)
/*! PIN_53_EN - LCD Pin 53 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_53_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_53_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_53_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_54_EN_MASK   (0x400000U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_54_EN_SHIFT  (22U)
/*! PIN_54_EN - LCD Pin 54 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_54_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_54_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_54_EN_MASK)

#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_55_EN_MASK   (0x800000U)
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_55_EN_SHIFT  (23U)
/*! PIN_55_EN - LCD Pin 55 Enable
 *  0b0..Pin Disable
 *  0b1..Pin Enable
 */
#define SGLCD_MAIN_LCD_PEN1_DUP_PIN_55_EN(x)     (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_PEN1_DUP_PIN_55_EN_SHIFT)) & SGLCD_MAIN_LCD_PEN1_DUP_PIN_55_EN_MASK)
/*! @} */

/*! @name LCD_BPEN0_DUP - LCD Back Plane Enable Register 0 */
/*! @{ */

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_0_BPEN_MASK (0x1U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_0_BPEN_SHIFT (0U)
/*! PIN_0_BPEN - LCD Pin 0 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_0_BPEN(x)   (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_0_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_0_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_1_BPEN_MASK (0x2U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_1_BPEN_SHIFT (1U)
/*! PIN_1_BPEN - LCD Pin 1 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_1_BPEN(x)   (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_1_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_1_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_2_BPEN_MASK (0x4U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_2_BPEN_SHIFT (2U)
/*! PIN_2_BPEN - LCD Pin 2 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_2_BPEN(x)   (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_2_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_2_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_3_BPEN_MASK (0x8U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_3_BPEN_SHIFT (3U)
/*! PIN_3_BPEN - LCD Pin 3 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_3_BPEN(x)   (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_3_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_3_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_4_BPEN_MASK (0x10U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_4_BPEN_SHIFT (4U)
/*! PIN_4_BPEN - LCD Pin 4 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_4_BPEN(x)   (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_4_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_4_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_5_BPEN_MASK (0x20U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_5_BPEN_SHIFT (5U)
/*! PIN_5_BPEN - LCD Pin 5 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_5_BPEN(x)   (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_5_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_5_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_6_BPEN_MASK (0x40U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_6_BPEN_SHIFT (6U)
/*! PIN_6_BPEN - LCD Pin 6 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_6_BPEN(x)   (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_6_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_6_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_7_BPEN_MASK (0x80U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_7_BPEN_SHIFT (7U)
/*! PIN_7_BPEN - LCD Pin 7 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_7_BPEN(x)   (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_7_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_7_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_8_BPEN_MASK (0x100U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_8_BPEN_SHIFT (8U)
/*! PIN_8_BPEN - LCD Pin 8 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_8_BPEN(x)   (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_8_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_8_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_9_BPEN_MASK (0x200U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_9_BPEN_SHIFT (9U)
/*! PIN_9_BPEN - LCD Pin 9 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_9_BPEN(x)   (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_9_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_9_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_10_BPEN_MASK (0x400U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_10_BPEN_SHIFT (10U)
/*! PIN_10_BPEN - LCD Pin 10 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_10_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_10_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_10_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_11_BPEN_MASK (0x800U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_11_BPEN_SHIFT (11U)
/*! PIN_11_BPEN - LCD Pin 11 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_11_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_11_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_11_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_12_BPEN_MASK (0x1000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_12_BPEN_SHIFT (12U)
/*! PIN_12_BPEN - LCD Pin 12 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_12_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_12_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_12_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_13_BPEN_MASK (0x2000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_13_BPEN_SHIFT (13U)
/*! PIN_13_BPEN - LCD Pin 13 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_13_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_13_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_13_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_14_BPEN_MASK (0x4000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_14_BPEN_SHIFT (14U)
/*! PIN_14_BPEN - LCD Pin 14 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_14_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_14_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_14_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_15_BPEN_MASK (0x8000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_15_BPEN_SHIFT (15U)
/*! PIN_15_BPEN - LCD Pin 15 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_15_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_15_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_15_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_16_BPEN_MASK (0x10000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_16_BPEN_SHIFT (16U)
/*! PIN_16_BPEN - LCD Pin 16 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_16_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_16_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_16_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_17_BPEN_MASK (0x20000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_17_BPEN_SHIFT (17U)
/*! PIN_17_BPEN - LCD Pin 17 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_17_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_17_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_17_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_18_BPEN_MASK (0x40000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_18_BPEN_SHIFT (18U)
/*! PIN_18_BPEN - LCD Pin 18 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_18_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_18_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_18_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_19_BPEN_MASK (0x80000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_19_BPEN_SHIFT (19U)
/*! PIN_19_BPEN - LCD Pin 19 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_19_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_19_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_19_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_20_BPEN_MASK (0x100000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_20_BPEN_SHIFT (20U)
/*! PIN_20_BPEN - LCD Pin 20 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_20_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_20_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_20_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_21_BPEN_MASK (0x200000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_21_BPEN_SHIFT (21U)
/*! PIN_21_BPEN - LCD Pin 21 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_21_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_21_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_21_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_22_BPEN_MASK (0x400000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_22_BPEN_SHIFT (22U)
/*! PIN_22_BPEN - LCD Pin 22 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_22_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_22_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_22_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_23_BPEN_MASK (0x800000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_23_BPEN_SHIFT (23U)
/*! PIN_23_BPEN - LCD Pin 23 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_23_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_23_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_23_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_24_BPEN_MASK (0x1000000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_24_BPEN_SHIFT (24U)
/*! PIN_24_BPEN - LCD Pin 24 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_24_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_24_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_24_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_25_BPEN_MASK (0x2000000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_25_BPEN_SHIFT (25U)
/*! PIN_25_BPEN - LCD Pin 25 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_25_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_25_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_25_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_26_BPEN_MASK (0x4000000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_26_BPEN_SHIFT (26U)
/*! PIN_26_BPEN - LCD Pin 26 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_26_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_26_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_26_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_27_BPEN_MASK (0x8000000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_27_BPEN_SHIFT (27U)
/*! PIN_27_BPEN - LCD Pin 27 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_27_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_27_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_27_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_28_BPEN_MASK (0x10000000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_28_BPEN_SHIFT (28U)
/*! PIN_28_BPEN - LCD Pin 28 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_28_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_28_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_28_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_29_BPEN_MASK (0x20000000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_29_BPEN_SHIFT (29U)
/*! PIN_29_BPEN - LCD Pin 29 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_29_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_29_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_29_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_30_BPEN_MASK (0x40000000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_30_BPEN_SHIFT (30U)
/*! PIN_30_BPEN - LCD Pin 30 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_30_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_30_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_30_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_31_BPEN_MASK (0x80000000U)
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_31_BPEN_SHIFT (31U)
/*! PIN_31_BPEN - LCD Pin 31 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN0_DUP_PIN_31_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN0_DUP_PIN_31_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN0_DUP_PIN_31_BPEN_MASK)
/*! @} */

/*! @name LCD_BPEN1_DUP - LCD Back Plane Enable Register 1 */
/*! @{ */

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_32_BPEN_MASK (0x1U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_32_BPEN_SHIFT (0U)
/*! PIN_32_BPEN - LCD Pin 32 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_32_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_32_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_32_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_33_BPEN_MASK (0x2U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_33_BPEN_SHIFT (1U)
/*! PIN_33_BPEN - LCD Pin 33 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_33_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_33_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_33_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_34_BPEN_MASK (0x4U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_34_BPEN_SHIFT (2U)
/*! PIN_34_BPEN - LCD Pin 34 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_34_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_34_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_34_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_35_BPEN_MASK (0x8U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_35_BPEN_SHIFT (3U)
/*! PIN_35_BPEN - LCD Pin 35 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_35_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_35_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_35_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_36_BPEN_MASK (0x10U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_36_BPEN_SHIFT (4U)
/*! PIN_36_BPEN - LCD Pin 36 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_36_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_36_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_36_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_37_BPEN_MASK (0x20U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_37_BPEN_SHIFT (5U)
/*! PIN_37_BPEN - LCD Pin 37 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_37_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_37_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_37_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_38_BPEN_MASK (0x40U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_38_BPEN_SHIFT (6U)
/*! PIN_38_BPEN - LCD Pin 38 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_38_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_38_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_38_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_39_BPEN_MASK (0x80U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_39_BPEN_SHIFT (7U)
/*! PIN_39_BPEN - LCD Pin 39 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_39_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_39_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_39_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_40_BPEN_MASK (0x100U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_40_BPEN_SHIFT (8U)
/*! PIN_40_BPEN - LCD Pin 40 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_40_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_40_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_40_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_41_BPEN_MASK (0x200U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_41_BPEN_SHIFT (9U)
/*! PIN_41_BPEN - LCD Pin 41 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_41_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_41_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_41_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_42_BPEN_MASK (0x400U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_42_BPEN_SHIFT (10U)
/*! PIN_42_BPEN - LCD Pin 42 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_42_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_42_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_42_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_43_BPEN_MASK (0x800U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_43_BPEN_SHIFT (11U)
/*! PIN_43_BPEN - LCD Pin 43 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_43_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_43_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_43_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_44_BPEN_MASK (0x1000U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_44_BPEN_SHIFT (12U)
/*! PIN_44_BPEN - LCD Pin 44 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_44_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_44_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_44_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_45_BPEN_MASK (0x2000U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_45_BPEN_SHIFT (13U)
/*! PIN_45_BPEN - LCD Pin 45 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_45_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_45_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_45_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_46_BPEN_MASK (0x4000U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_46_BPEN_SHIFT (14U)
/*! PIN_46_BPEN - LCD Pin 46 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_46_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_46_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_46_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_47_BPEN_MASK (0x8000U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_47_BPEN_SHIFT (15U)
/*! PIN_47_BPEN - LCD Pin 47 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_47_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_47_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_47_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_48_BPEN_MASK (0x10000U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_48_BPEN_SHIFT (16U)
/*! PIN_48_BPEN - LCD Pin 48 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_48_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_48_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_48_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_49_BPEN_MASK (0x20000U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_49_BPEN_SHIFT (17U)
/*! PIN_49_BPEN - LCD Pin 49 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_49_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_49_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_49_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_50_BPEN_MASK (0x40000U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_50_BPEN_SHIFT (18U)
/*! PIN_50_BPEN - LCD Pin 50 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_50_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_50_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_50_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_51_BPEN_MASK (0x80000U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_51_BPEN_SHIFT (19U)
/*! PIN_51_BPEN - LCD Pin 51 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_51_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_51_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_51_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_52_BPEN_MASK (0x100000U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_52_BPEN_SHIFT (20U)
/*! PIN_52_BPEN - LCD Pin 52 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_52_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_52_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_52_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_53_BPEN_MASK (0x200000U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_53_BPEN_SHIFT (21U)
/*! PIN_53_BPEN - LCD Pin 53 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_53_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_53_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_53_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_54_BPEN_MASK (0x400000U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_54_BPEN_SHIFT (22U)
/*! PIN_54_BPEN - LCD Pin 54 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_54_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_54_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_54_BPEN_MASK)

#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_55_BPEN_MASK (0x800000U)
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_55_BPEN_SHIFT (23U)
/*! PIN_55_BPEN - LCD Pin 55 Back Plane Enable
 *  0b0..Pin as front plane.
 *  0b1..Pin as back plane.
 */
#define SGLCD_MAIN_LCD_BPEN1_DUP_PIN_55_BPEN(x)  (((uint32_t)(((uint32_t)(x)) << SGLCD_MAIN_LCD_BPEN1_DUP_PIN_55_BPEN_SHIFT)) & SGLCD_MAIN_LCD_BPEN1_DUP_PIN_55_BPEN_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group SGLCD_MAIN_Register_Masks */


/* SGLCD_MAIN - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral SGLCD0_MAIN base address */
  #define SGLCD0_MAIN_BASE                         (0x500C7000u)
  /** Peripheral SGLCD0_MAIN base address */
  #define SGLCD0_MAIN_BASE_NS                      (0x400C7000u)
  /** Peripheral SGLCD0_MAIN base pointer */
  #define SGLCD0_MAIN                              ((SGLCD_MAIN_Type *)SGLCD0_MAIN_BASE)
  /** Peripheral SGLCD0_MAIN base pointer */
  #define SGLCD0_MAIN_NS                           ((SGLCD_MAIN_Type *)SGLCD0_MAIN_BASE_NS)
  /** Array initializer of SGLCD_MAIN peripheral base addresses */
  #define SGLCD_MAIN_BASE_ADDRS                    { SGLCD0_MAIN_BASE }
  /** Array initializer of SGLCD_MAIN peripheral base pointers */
  #define SGLCD_MAIN_BASE_PTRS                     { SGLCD0_MAIN }
  /** Array initializer of SGLCD_MAIN peripheral base addresses */
  #define SGLCD_MAIN_BASE_ADDRS_NS                 { SGLCD0_MAIN_BASE_NS }
  /** Array initializer of SGLCD_MAIN peripheral base pointers */
  #define SGLCD_MAIN_BASE_PTRS_NS                  { SGLCD0_MAIN_NS }
#else
  /** Peripheral SGLCD0_MAIN base address */
  #define SGLCD0_MAIN_BASE                         (0x400C7000u)
  /** Peripheral SGLCD0_MAIN base pointer */
  #define SGLCD0_MAIN                              ((SGLCD_MAIN_Type *)SGLCD0_MAIN_BASE)
  /** Array initializer of SGLCD_MAIN peripheral base addresses */
  #define SGLCD_MAIN_BASE_ADDRS                    { SGLCD0_MAIN_BASE }
  /** Array initializer of SGLCD_MAIN peripheral base pointers */
  #define SGLCD_MAIN_BASE_PTRS                     { SGLCD0_MAIN }
#endif

/*!
 * @}
 */ /* end of group SGLCD_MAIN_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- SMM Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SMM_Peripheral_Access_Layer SMM Peripheral Access Layer
 * @{
 */

/** SMM - Register Layout Typedef */
typedef struct {
  __IO uint32_t CNFG;                              /**< Configuration, offset: 0x0 */
  __IO uint32_t WKUP_MAIN;                         /**< Main CPU wakeup source, offset: 0x4 */
  __IO uint32_t AON_CPU;                           /**< AON CPU wakeup source, offset: 0x8 */
  __I  uint32_t WKUP_STAT;                         /**< Wakeup sources status, offset: 0xC */
  __IO uint32_t STAT;                              /**< Status, offset: 0x10 */
  __IO uint32_t PWDN_CONFIG;                       /**< Power Down configuration, offset: 0x14 */
  __IO uint32_t DPSLP_COUNT;                       /**< Deep Sleep count, offset: 0x18 */
  __IO uint32_t RTC_DCDC_CNTRL;                    /**< RTC DCDC Control, offset: 0x1C */
  __IO uint32_t RTC_XTAL_CONFG1;                   /**< RTC analog XTAL configuration, offset: 0x20 */
  __IO uint32_t RTC_XTAL_CONFG2;                   /**< RTC analog XTAL configuration, offset: 0x24 */
       uint8_t RESERVED_0[4];
  __IO uint32_t LSB_BCKP1;                         /**< Backup LSB1, offset: 0x2C */
  __IO uint32_t MSB_BCKP1;                         /**< Backup MSB1, offset: 0x30 */
  __IO uint32_t LSB_BCKP2;                         /**< Backup LSB2, offset: 0x34 */
  __IO uint32_t MSB_BCKP2;                         /**< Backup MSB2, offset: 0x38 */
  __IO uint32_t STALL1;                            /**< Stall1, offset: 0x3C */
  __IO uint32_t STALL2;                            /**< Stall2, offset: 0x40 */
  __IO uint32_t RTC_ANLG_XTAL_TST;                 /**< RTC analog XTAL test, offset: 0x44 */
  __IO uint32_t MEMORY_RTN;                        /**< Memory retain, offset: 0x48 */
  __IO uint32_t BIAS_CTRL;                         /**< RTC analog XTAL bias control, offset: 0x4C */
       uint8_t RESERVED_1[12];
  __IO uint32_t XTAL_TRIM;                         /**< XTAL Trim, offset: 0x5C */
       uint8_t RESERVED_2[224];
  __IO uint32_t TAMP_CTRL;                         /**< Tamper Control, offset: 0x140 */
  __I  uint32_t LATCHED_RTC_COUNTER[3];            /**< Latched RTC Counter, array offset: 0x144, array step: 0x4 */
  __IO uint32_t SECURE_KEY[8];                     /**< Secure Key, array offset: 0x150, array step: 0x4 */
} SMM_Type;

/* ----------------------------------------------------------------------------
   -- SMM Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SMM_Register_Masks SMM Register Masks
 * @{
 */

/*! @name CNFG - Configuration */
/*! @{ */

#define SMM_CNFG_EXT_INTP_POL_MASK               (0x1U)
#define SMM_CNFG_EXT_INTP_POL_SHIFT              (0U)
/*! EXT_INTP_POL - External interrupt polarity
 *  0b0..Rising
 *  0b1..Falling
 */
#define SMM_CNFG_EXT_INTP_POL(x)                 (((uint32_t)(((uint32_t)(x)) << SMM_CNFG_EXT_INTP_POL_SHIFT)) & SMM_CNFG_EXT_INTP_POL_MASK)

#define SMM_CNFG_EXT_INTP_MASK_MASK              (0x2U)
#define SMM_CNFG_EXT_INTP_MASK_SHIFT             (1U)
/*! EXT_INTP_MASK - External interrupt mask */
#define SMM_CNFG_EXT_INTP_MASK(x)                (((uint32_t)(((uint32_t)(x)) << SMM_CNFG_EXT_INTP_MASK_SHIFT)) & SMM_CNFG_EXT_INTP_MASK_MASK)

#define SMM_CNFG_DSLP_COUNT_USE_MASK             (0x4U)
#define SMM_CNFG_DSLP_COUNT_USE_SHIFT            (2U)
/*! DSLP_COUNT_USE - Deep Sleep counter for use */
#define SMM_CNFG_DSLP_COUNT_USE(x)               (((uint32_t)(((uint32_t)(x)) << SMM_CNFG_DSLP_COUNT_USE_SHIFT)) & SMM_CNFG_DSLP_COUNT_USE_MASK)

#define SMM_CNFG_DSLP_COUNT_STRT_MASK            (0x8U)
#define SMM_CNFG_DSLP_COUNT_STRT_SHIFT           (3U)
/*! DSLP_COUNT_STRT - Deep Sleep counter start */
#define SMM_CNFG_DSLP_COUNT_STRT(x)              (((uint32_t)(((uint32_t)(x)) << SMM_CNFG_DSLP_COUNT_STRT_SHIFT)) & SMM_CNFG_DSLP_COUNT_STRT_MASK)

#define SMM_CNFG_DSLP_COUNT_RST_MASK             (0x10U)
#define SMM_CNFG_DSLP_COUNT_RST_SHIFT            (4U)
/*! DSLP_COUNT_RST - Deep Sleep counter reset */
#define SMM_CNFG_DSLP_COUNT_RST(x)               (((uint32_t)(((uint32_t)(x)) << SMM_CNFG_DSLP_COUNT_RST_SHIFT)) & SMM_CNFG_DSLP_COUNT_RST_MASK)

#define SMM_CNFG_WTCHDG_USE_INT_MASK             (0x20U)
#define SMM_CNFG_WTCHDG_USE_INT_SHIFT            (5U)
/*! WTCHDG_USE_INT - Watchdog alarm use
 *  0b0..Reset to AON CPU CMo+
 *  0b1..Interrupt to AON CPU CMo+
 */
#define SMM_CNFG_WTCHDG_USE_INT(x)               (((uint32_t)(((uint32_t)(x)) << SMM_CNFG_WTCHDG_USE_INT_SHIFT)) & SMM_CNFG_WTCHDG_USE_INT_MASK)

#define SMM_CNFG_MAIN_ISO_DSBL_MASK              (0x40U)
#define SMM_CNFG_MAIN_ISO_DSBL_SHIFT             (6U)
/*! MAIN_ISO_DSBL - Main CPU I/O ISO */
#define SMM_CNFG_MAIN_ISO_DSBL(x)                (((uint32_t)(((uint32_t)(x)) << SMM_CNFG_MAIN_ISO_DSBL_SHIFT)) & SMM_CNFG_MAIN_ISO_DSBL_MASK)

#define SMM_CNFG_AON_ISO_DSBL_MASK               (0x80U)
#define SMM_CNFG_AON_ISO_DSBL_SHIFT              (7U)
/*! AON_ISO_DSBL - AON CPU I/O ISO signals */
#define SMM_CNFG_AON_ISO_DSBL(x)                 (((uint32_t)(((uint32_t)(x)) << SMM_CNFG_AON_ISO_DSBL_SHIFT)) & SMM_CNFG_AON_ISO_DSBL_MASK)
/*! @} */

/*! @name WKUP_MAIN - Main CPU wakeup source */
/*! @{ */

#define SMM_WKUP_MAIN_WKUP_SRC_MAIN_CPU_MASK     (0xFFFFU)
#define SMM_WKUP_MAIN_WKUP_SRC_MAIN_CPU_SHIFT    (0U)
/*! WKUP_SRC_MAIN_CPU - Bit selection of the wakeup sources to the main CPU */
#define SMM_WKUP_MAIN_WKUP_SRC_MAIN_CPU(x)       (((uint32_t)(((uint32_t)(x)) << SMM_WKUP_MAIN_WKUP_SRC_MAIN_CPU_SHIFT)) & SMM_WKUP_MAIN_WKUP_SRC_MAIN_CPU_MASK)
/*! @} */

/*! @name AON_CPU - AON CPU wakeup source */
/*! @{ */

#define SMM_AON_CPU_WKUP_SRC_AON_CPU_MASK        (0xFFFFU)
#define SMM_AON_CPU_WKUP_SRC_AON_CPU_SHIFT       (0U)
/*! WKUP_SRC_AON_CPU - Selections of the wakeup sources to the AON CPU VFE sub cluster */
#define SMM_AON_CPU_WKUP_SRC_AON_CPU(x)          (((uint32_t)(((uint32_t)(x)) << SMM_AON_CPU_WKUP_SRC_AON_CPU_SHIFT)) & SMM_AON_CPU_WKUP_SRC_AON_CPU_MASK)
/*! @} */

/*! @name WKUP_STAT - Wakeup sources status */
/*! @{ */

#define SMM_WKUP_STAT_WKUP_SRCS_MASK             (0xFFFFU)
#define SMM_WKUP_STAT_WKUP_SRCS_SHIFT            (0U)
/*! WKUP_SRCS - Wakeup sources status */
#define SMM_WKUP_STAT_WKUP_SRCS(x)               (((uint32_t)(((uint32_t)(x)) << SMM_WKUP_STAT_WKUP_SRCS_SHIFT)) & SMM_WKUP_STAT_WKUP_SRCS_MASK)
/*! @} */

/*! @name STAT - Status */
/*! @{ */

#define SMM_STAT_DPD_END_MASK                    (0x1U)
#define SMM_STAT_DPD_END_SHIFT                   (0U)
/*! DPD_END - Deep Sleep and Deep Power Down end */
#define SMM_STAT_DPD_END(x)                      (((uint32_t)(((uint32_t)(x)) << SMM_STAT_DPD_END_SHIFT)) & SMM_STAT_DPD_END_MASK)

#define SMM_STAT_DPD_STATE_MASK                  (0xEU)
#define SMM_STAT_DPD_STATE_SHIFT                 (1U)
/*! DPD_STATE - Deep Sleep and Deep Power Down state
 *  0b000..All on
 *  0b001..Deep Sleep
 *  0b010..DPD1
 *  0b011..PD1
 *  0b100..DPD2
 *  0b101..DPD3
 *  0b110..Shutdown
 *  0b111..Qcodes
 */
#define SMM_STAT_DPD_STATE(x)                    (((uint32_t)(((uint32_t)(x)) << SMM_STAT_DPD_STATE_SHIFT)) & SMM_STAT_DPD_STATE_MASK)

#define SMM_STAT_EXT_INT_A_MASK                  (0x10U)
#define SMM_STAT_EXT_INT_A_SHIFT                 (4U)
/*! EXT_INT_A - External interrupt active */
#define SMM_STAT_EXT_INT_A(x)                    (((uint32_t)(((uint32_t)(x)) << SMM_STAT_EXT_INT_A_SHIFT)) & SMM_STAT_EXT_INT_A_MASK)

#define SMM_STAT_COMP_MATCH_MASK                 (0x20U)
#define SMM_STAT_COMP_MATCH_SHIFT                (5U)
/*! COMP_MATCH - Comparator match */
#define SMM_STAT_COMP_MATCH(x)                   (((uint32_t)(((uint32_t)(x)) << SMM_STAT_COMP_MATCH_SHIFT)) & SMM_STAT_COMP_MATCH_MASK)

#define SMM_STAT_DPSLP_CNTR_M_MASK               (0x40U)
#define SMM_STAT_DPSLP_CNTR_M_SHIFT              (6U)
/*! DPSLP_CNTR_M - Deep Sleep counter match */
#define SMM_STAT_DPSLP_CNTR_M(x)                 (((uint32_t)(((uint32_t)(x)) << SMM_STAT_DPSLP_CNTR_M_SHIFT)) & SMM_STAT_DPSLP_CNTR_M_MASK)

#define SMM_STAT_DPD_SEQ_END_MASK                (0x80U)
#define SMM_STAT_DPD_SEQ_END_SHIFT               (7U)
/*! DPD_SEQ_END - Deep Sleep and Deep Power Down sequence end */
#define SMM_STAT_DPD_SEQ_END(x)                  (((uint32_t)(((uint32_t)(x)) << SMM_STAT_DPD_SEQ_END_SHIFT)) & SMM_STAT_DPD_SEQ_END_MASK)

#define SMM_STAT_COMP_MATCH_IE_EN_MASK           (0x100U)
#define SMM_STAT_COMP_MATCH_IE_EN_SHIFT          (8U)
/*! COMP_MATCH_IE_EN - Comparator match interrupt enable */
#define SMM_STAT_COMP_MATCH_IE_EN(x)             (((uint32_t)(((uint32_t)(x)) << SMM_STAT_COMP_MATCH_IE_EN_SHIFT)) & SMM_STAT_COMP_MATCH_IE_EN_MASK)

#define SMM_STAT_DPSLP_CNTR_IE_EN_MASK           (0x200U)
#define SMM_STAT_DPSLP_CNTR_IE_EN_SHIFT          (9U)
/*! DPSLP_CNTR_IE_EN - Deep Sleep counter interrupt enable */
#define SMM_STAT_DPSLP_CNTR_IE_EN(x)             (((uint32_t)(((uint32_t)(x)) << SMM_STAT_DPSLP_CNTR_IE_EN_SHIFT)) & SMM_STAT_DPSLP_CNTR_IE_EN_MASK)

#define SMM_STAT_RST_B_WKP_MASK                  (0x400U)
#define SMM_STAT_RST_B_WKP_SHIFT                 (10U)
/*! RST_B_WKP - RESET_B Wakeup */
#define SMM_STAT_RST_B_WKP(x)                    (((uint32_t)(((uint32_t)(x)) << SMM_STAT_RST_B_WKP_SHIFT)) & SMM_STAT_RST_B_WKP_MASK)

#define SMM_STAT_STATE_DEV_MASK                  (0x800U)
#define SMM_STAT_STATE_DEV_SHIFT                 (11U)
/*! STATE_DEV - Development state
 *  0b0..The chip is at any other state
 *  0b1..The chip is in development state
 */
#define SMM_STAT_STATE_DEV(x)                    (((uint32_t)(((uint32_t)(x)) << SMM_STAT_STATE_DEV_SHIFT)) & SMM_STAT_STATE_DEV_MASK)

#define SMM_STAT_QCH_EN_MASK                     (0x1000U)
#define SMM_STAT_QCH_EN_SHIFT                    (12U)
/*! QCH_EN - Q channel timeout enable */
#define SMM_STAT_QCH_EN(x)                       (((uint32_t)(((uint32_t)(x)) << SMM_STAT_QCH_EN_SHIFT)) & SMM_STAT_QCH_EN_MASK)

#define SMM_STAT_QCH_INT_MASK                    (0x2000U)
#define SMM_STAT_QCH_INT_SHIFT                   (13U)
/*! QCH_INT - Q channel timeout interrupt */
#define SMM_STAT_QCH_INT(x)                      (((uint32_t)(((uint32_t)(x)) << SMM_STAT_QCH_INT_SHIFT)) & SMM_STAT_QCH_INT_MASK)

#define SMM_STAT_QCH_DNY_IE_MASK                 (0x4000U)
#define SMM_STAT_QCH_DNY_IE_SHIFT                (14U)
/*! QCH_DNY_IE - Q channel deny interrupt enable */
#define SMM_STAT_QCH_DNY_IE(x)                   (((uint32_t)(((uint32_t)(x)) << SMM_STAT_QCH_DNY_IE_SHIFT)) & SMM_STAT_QCH_DNY_IE_MASK)

#define SMM_STAT_QCH_DNY_INT_MASK                (0x8000U)
#define SMM_STAT_QCH_DNY_INT_SHIFT               (15U)
/*! QCH_DNY_INT - Q channel deny interrupt */
#define SMM_STAT_QCH_DNY_INT(x)                  (((uint32_t)(((uint32_t)(x)) << SMM_STAT_QCH_DNY_INT_SHIFT)) & SMM_STAT_QCH_DNY_INT_MASK)
/*! @} */

/*! @name PWDN_CONFIG - Power Down configuration */
/*! @{ */

#define SMM_PWDN_CONFIG_DPD_STRT_MASK            (0x1U)
#define SMM_PWDN_CONFIG_DPD_STRT_SHIFT           (0U)
/*! DPD_STRT - Start */
#define SMM_PWDN_CONFIG_DPD_STRT(x)              (((uint32_t)(((uint32_t)(x)) << SMM_PWDN_CONFIG_DPD_STRT_SHIFT)) & SMM_PWDN_CONFIG_DPD_STRT_MASK)

#define SMM_PWDN_CONFIG_DPD1_VDD1P1_SRC_MASK     (0x2U)
#define SMM_PWDN_CONFIG_DPD1_VDD1P1_SRC_SHIFT    (1U)
/*! DPD1_VDD1P1_SRC - DPD1 VDD1P1 power supply
 *  0b0..Keep as is
 *  0b1..Move to Low Power mode of the DCDC fixed.
 */
#define SMM_PWDN_CONFIG_DPD1_VDD1P1_SRC(x)       (((uint32_t)(((uint32_t)(x)) << SMM_PWDN_CONFIG_DPD1_VDD1P1_SRC_SHIFT)) & SMM_PWDN_CONFIG_DPD1_VDD1P1_SRC_MASK)

#define SMM_PWDN_CONFIG_ADVC2P0_DPD2_ACT_MASK    (0x4U)
#define SMM_PWDN_CONFIG_ADVC2P0_DPD2_ACT_SHIFT   (2U)
/*! ADVC2P0_DPD2_ACT - ADVC2P0 DPD2 active */
#define SMM_PWDN_CONFIG_ADVC2P0_DPD2_ACT(x)      (((uint32_t)(((uint32_t)(x)) << SMM_PWDN_CONFIG_ADVC2P0_DPD2_ACT_SHIFT)) & SMM_PWDN_CONFIG_ADVC2P0_DPD2_ACT_MASK)

#define SMM_PWDN_CONFIG_BGR_DSBL_DPD_PD_MASK     (0x8U)
#define SMM_PWDN_CONFIG_BGR_DSBL_DPD_PD_SHIFT    (3U)
/*! BGR_DSBL_DPD_PD - BGR disable
 *  0b0..Disable
 *  0b1..Enable
 */
#define SMM_PWDN_CONFIG_BGR_DSBL_DPD_PD(x)       (((uint32_t)(((uint32_t)(x)) << SMM_PWDN_CONFIG_BGR_DSBL_DPD_PD_SHIFT)) & SMM_PWDN_CONFIG_BGR_DSBL_DPD_PD_MASK)

#define SMM_PWDN_CONFIG_DPD3_SHTDWN_MASK         (0x20U)
#define SMM_PWDN_CONFIG_DPD3_SHTDWN_SHIFT        (5U)
/*! DPD3_SHTDWN - Shutdown */
#define SMM_PWDN_CONFIG_DPD3_SHTDWN(x)           (((uint32_t)(((uint32_t)(x)) << SMM_PWDN_CONFIG_DPD3_SHTDWN_SHIFT)) & SMM_PWDN_CONFIG_DPD3_SHTDWN_MASK)

#define SMM_PWDN_CONFIG_DPD2_AON_MASK            (0x40U)
#define SMM_PWDN_CONFIG_DPD2_AON_SHIFT           (6U)
/*! DPD2_AON - DPD2 AON */
#define SMM_PWDN_CONFIG_DPD2_AON(x)              (((uint32_t)(((uint32_t)(x)) << SMM_PWDN_CONFIG_DPD2_AON_SHIFT)) & SMM_PWDN_CONFIG_DPD2_AON_MASK)

#define SMM_PWDN_CONFIG_DPD_ABRT_MASK            (0x80U)
#define SMM_PWDN_CONFIG_DPD_ABRT_SHIFT           (7U)
/*! DPD_ABRT - Abort Deep Sleep Power Down */
#define SMM_PWDN_CONFIG_DPD_ABRT(x)              (((uint32_t)(((uint32_t)(x)) << SMM_PWDN_CONFIG_DPD_ABRT_SHIFT)) & SMM_PWDN_CONFIG_DPD_ABRT_MASK)

#define SMM_PWDN_CONFIG_Q_TMT_EN_MASK            (0x100U)
#define SMM_PWDN_CONFIG_Q_TMT_EN_SHIFT           (8U)
/*! Q_TMT_EN - Q timeout enable */
#define SMM_PWDN_CONFIG_Q_TMT_EN(x)              (((uint32_t)(((uint32_t)(x)) << SMM_PWDN_CONFIG_Q_TMT_EN_SHIFT)) & SMM_PWDN_CONFIG_Q_TMT_EN_MASK)

#define SMM_PWDN_CONFIG_AON_DPD_SL_CLK_MASK      (0x200U)
#define SMM_PWDN_CONFIG_AON_DPD_SL_CLK_SHIFT     (9U)
/*! AON_DPD_SL_CLK - AON Deep Sleep and Deep Power Down slow clock
 *  0b0..Move to 32KHz at DPD2
 *  0b1..Remain at AON_CLK at DPD2
 */
#define SMM_PWDN_CONFIG_AON_DPD_SL_CLK(x)        (((uint32_t)(((uint32_t)(x)) << SMM_PWDN_CONFIG_AON_DPD_SL_CLK_SHIFT)) & SMM_PWDN_CONFIG_AON_DPD_SL_CLK_MASK)

#define SMM_PWDN_CONFIG_WKUP_CPU_M_MASK          (0x400U)
#define SMM_PWDN_CONFIG_WKUP_CPU_M_SHIFT         (10U)
/*! WKUP_CPU_M - Wakeup main CPU */
#define SMM_PWDN_CONFIG_WKUP_CPU_M(x)            (((uint32_t)(((uint32_t)(x)) << SMM_PWDN_CONFIG_WKUP_CPU_M_SHIFT)) & SMM_PWDN_CONFIG_WKUP_CPU_M_MASK)

#define SMM_PWDN_CONFIG_SRAM_CNTRL_MASK          (0x3800U)
#define SMM_PWDN_CONFIG_SRAM_CNTRL_SHIFT         (11U)
/*! SRAM_CNTRL - PLS SRAM Bn PS control */
#define SMM_PWDN_CONFIG_SRAM_CNTRL(x)            (((uint32_t)(((uint32_t)(x)) << SMM_PWDN_CONFIG_SRAM_CNTRL_SHIFT)) & SMM_PWDN_CONFIG_SRAM_CNTRL_MASK)

#define SMM_PWDN_CONFIG_CTRL_SRAM_DPD2_MASK      (0x4000U)
#define SMM_PWDN_CONFIG_CTRL_SRAM_DPD2_SHIFT     (14U)
/*! CTRL_SRAM_DPD2 - PLS SRAM Bn PS control during DPD2 */
#define SMM_PWDN_CONFIG_CTRL_SRAM_DPD2(x)        (((uint32_t)(((uint32_t)(x)) << SMM_PWDN_CONFIG_CTRL_SRAM_DPD2_SHIFT)) & SMM_PWDN_CONFIG_CTRL_SRAM_DPD2_MASK)
/*! @} */

/*! @name DPSLP_COUNT - Deep Sleep count */
/*! @{ */

#define SMM_DPSLP_COUNT_DPSLP_CNT_MASK           (0xFFFFU)
#define SMM_DPSLP_COUNT_DPSLP_CNT_SHIFT          (0U)
/*! DPSLP_CNT - Deep Sleep counter */
#define SMM_DPSLP_COUNT_DPSLP_CNT(x)             (((uint32_t)(((uint32_t)(x)) << SMM_DPSLP_COUNT_DPSLP_CNT_SHIFT)) & SMM_DPSLP_COUNT_DPSLP_CNT_MASK)
/*! @} */

/*! @name RTC_DCDC_CNTRL - RTC DCDC Control */
/*! @{ */

#define SMM_RTC_DCDC_CNTRL_LDO_CONFIG_MASK       (0x3FU)
#define SMM_RTC_DCDC_CNTRL_LDO_CONFIG_SHIFT      (0U)
/*! LDO_CONFIG - RTC LP LDO voltage configuration */
#define SMM_RTC_DCDC_CNTRL_LDO_CONFIG(x)         (((uint32_t)(((uint32_t)(x)) << SMM_RTC_DCDC_CNTRL_LDO_CONFIG_SHIFT)) & SMM_RTC_DCDC_CNTRL_LDO_CONFIG_MASK)

#define SMM_RTC_DCDC_CNTRL_LDO_EN_MASK           (0x40U)
#define SMM_RTC_DCDC_CNTRL_LDO_EN_SHIFT          (6U)
/*! LDO_EN - RTC LDO enable */
#define SMM_RTC_DCDC_CNTRL_LDO_EN(x)             (((uint32_t)(((uint32_t)(x)) << SMM_RTC_DCDC_CNTRL_LDO_EN_SHIFT)) & SMM_RTC_DCDC_CNTRL_LDO_EN_MASK)

#define SMM_RTC_DCDC_CNTRL_ANA_RESET_N_MASK      (0x200U)
#define SMM_RTC_DCDC_CNTRL_ANA_RESET_N_SHIFT     (9U)
/*! ANA_RESET_N - RTC analog reset */
#define SMM_RTC_DCDC_CNTRL_ANA_RESET_N(x)        (((uint32_t)(((uint32_t)(x)) << SMM_RTC_DCDC_CNTRL_ANA_RESET_N_SHIFT)) & SMM_RTC_DCDC_CNTRL_ANA_RESET_N_MASK)

#define SMM_RTC_DCDC_CNTRL_DGTL_RST_N_MASK       (0x400U)
#define SMM_RTC_DCDC_CNTRL_DGTL_RST_N_SHIFT      (10U)
/*! DGTL_RST_N - RTC digital block reset */
#define SMM_RTC_DCDC_CNTRL_DGTL_RST_N(x)         (((uint32_t)(((uint32_t)(x)) << SMM_RTC_DCDC_CNTRL_DGTL_RST_N_SHIFT)) & SMM_RTC_DCDC_CNTRL_DGTL_RST_N_MASK)

#define SMM_RTC_DCDC_CNTRL_ISO_MASK              (0x800U)
#define SMM_RTC_DCDC_CNTRL_ISO_SHIFT             (11U)
/*! ISO - RTC ISO signal */
#define SMM_RTC_DCDC_CNTRL_ISO(x)                (((uint32_t)(((uint32_t)(x)) << SMM_RTC_DCDC_CNTRL_ISO_SHIFT)) & SMM_RTC_DCDC_CNTRL_ISO_MASK)

#define SMM_RTC_DCDC_CNTRL_STOP_DIG_CLK_MASK     (0x1000U)
#define SMM_RTC_DCDC_CNTRL_STOP_DIG_CLK_SHIFT    (12U)
/*! STOP_DIG_CLK - Stop digital clock */
#define SMM_RTC_DCDC_CNTRL_STOP_DIG_CLK(x)       (((uint32_t)(((uint32_t)(x)) << SMM_RTC_DCDC_CNTRL_STOP_DIG_CLK_SHIFT)) & SMM_RTC_DCDC_CNTRL_STOP_DIG_CLK_MASK)

#define SMM_RTC_DCDC_CNTRL_LDO_PULDWN_EN_MASK    (0x2000U)
#define SMM_RTC_DCDC_CNTRL_LDO_PULDWN_EN_SHIFT   (13U)
/*! LDO_PULDWN_EN - RTC LDO pulldown */
#define SMM_RTC_DCDC_CNTRL_LDO_PULDWN_EN(x)      (((uint32_t)(((uint32_t)(x)) << SMM_RTC_DCDC_CNTRL_LDO_PULDWN_EN_SHIFT)) & SMM_RTC_DCDC_CNTRL_LDO_PULDWN_EN_MASK)
/*! @} */

/*! @name RTC_XTAL_CONFG1 - RTC analog XTAL configuration */
/*! @{ */

#define SMM_RTC_XTAL_CONFG1_XTAL_EN_MASK         (0x1U)
#define SMM_RTC_XTAL_CONFG1_XTAL_EN_SHIFT        (0U)
/*! XTAL_EN - XTAL enable */
#define SMM_RTC_XTAL_CONFG1_XTAL_EN(x)           (((uint32_t)(((uint32_t)(x)) << SMM_RTC_XTAL_CONFG1_XTAL_EN_SHIFT)) & SMM_RTC_XTAL_CONFG1_XTAL_EN_MASK)

#define SMM_RTC_XTAL_CONFG1_AMPSEL_MASK          (0x6U)
#define SMM_RTC_XTAL_CONFG1_AMPSEL_SHIFT         (1U)
/*! AMPSEL - XTAL AMPSEL */
#define SMM_RTC_XTAL_CONFG1_AMPSEL(x)            (((uint32_t)(((uint32_t)(x)) << SMM_RTC_XTAL_CONFG1_AMPSEL_SHIFT)) & SMM_RTC_XTAL_CONFG1_AMPSEL_MASK)

#define SMM_RTC_XTAL_CONFG1_CB_XI_MASK           (0x78U)
#define SMM_RTC_XTAL_CONFG1_CB_XI_SHIFT          (3U)
/*! CB_XI - Capacitance on XI or XTAL pin */
#define SMM_RTC_XTAL_CONFG1_CB_XI(x)             (((uint32_t)(((uint32_t)(x)) << SMM_RTC_XTAL_CONFG1_CB_XI_SHIFT)) & SMM_RTC_XTAL_CONFG1_CB_XI_MASK)

#define SMM_RTC_XTAL_CONFG1_CB_XO_MASK           (0x780U)
#define SMM_RTC_XTAL_CONFG1_CB_XO_SHIFT          (7U)
/*! CB_XO - Capacitance on XO or XTAL pin */
#define SMM_RTC_XTAL_CONFG1_CB_XO(x)             (((uint32_t)(((uint32_t)(x)) << SMM_RTC_XTAL_CONFG1_CB_XO_SHIFT)) & SMM_RTC_XTAL_CONFG1_CB_XO_MASK)

#define SMM_RTC_XTAL_CONFG1_CMP_IBIAS_SOX_MASK   (0x3800U)
#define SMM_RTC_XTAL_CONFG1_CMP_IBIAS_SOX_SHIFT  (11U)
/*! CMP_IBIAS_SOX - XTAL CMP IBIAS SOX */
#define SMM_RTC_XTAL_CONFG1_CMP_IBIAS_SOX(x)     (((uint32_t)(((uint32_t)(x)) << SMM_RTC_XTAL_CONFG1_CMP_IBIAS_SOX_SHIFT)) & SMM_RTC_XTAL_CONFG1_CMP_IBIAS_SOX_MASK)

#define SMM_RTC_XTAL_CONFG1_FAIL_RST_EN_MASK     (0x4000U)
#define SMM_RTC_XTAL_CONFG1_FAIL_RST_EN_SHIFT    (14U)
/*! FAIL_RST_EN - Enable XTAL fail reset */
#define SMM_RTC_XTAL_CONFG1_FAIL_RST_EN(x)       (((uint32_t)(((uint32_t)(x)) << SMM_RTC_XTAL_CONFG1_FAIL_RST_EN_SHIFT)) & SMM_RTC_XTAL_CONFG1_FAIL_RST_EN_MASK)

#define SMM_RTC_XTAL_CONFG1_CRNT_MROR_EN_MASK    (0x8000U)
#define SMM_RTC_XTAL_CONFG1_CRNT_MROR_EN_SHIFT   (15U)
/*! CRNT_MROR_EN - RTC current mirror enable */
#define SMM_RTC_XTAL_CONFG1_CRNT_MROR_EN(x)      (((uint32_t)(((uint32_t)(x)) << SMM_RTC_XTAL_CONFG1_CRNT_MROR_EN_SHIFT)) & SMM_RTC_XTAL_CONFG1_CRNT_MROR_EN_MASK)
/*! @} */

/*! @name RTC_XTAL_CONFG2 - RTC analog XTAL configuration */
/*! @{ */

#define SMM_RTC_XTAL_CONFG2_DLY_IBIAS_SOX_MASK   (0xFU)
#define SMM_RTC_XTAL_CONFG2_DLY_IBIAS_SOX_SHIFT  (0U)
/*! DLY_IBIAS_SOX - DLY IBIAS SOX */
#define SMM_RTC_XTAL_CONFG2_DLY_IBIAS_SOX(x)     (((uint32_t)(((uint32_t)(x)) << SMM_RTC_XTAL_CONFG2_DLY_IBIAS_SOX_SHIFT)) & SMM_RTC_XTAL_CONFG2_DLY_IBIAS_SOX_MASK)

#define SMM_RTC_XTAL_CONFG2_CAP_BNK_EN_MASK      (0x10U)
#define SMM_RTC_XTAL_CONFG2_CAP_BNK_EN_SHIFT     (4U)
/*! CAP_BNK_EN - XTAL AMPSEL */
#define SMM_RTC_XTAL_CONFG2_CAP_BNK_EN(x)        (((uint32_t)(((uint32_t)(x)) << SMM_RTC_XTAL_CONFG2_CAP_BNK_EN_SHIFT)) & SMM_RTC_XTAL_CONFG2_CAP_BNK_EN_MASK)

#define SMM_RTC_XTAL_CONFG2_SOX_EN_MASK          (0x20U)
#define SMM_RTC_XTAL_CONFG2_SOX_EN_SHIFT         (5U)
/*! SOX_EN - Switching mode control enable */
#define SMM_RTC_XTAL_CONFG2_SOX_EN(x)            (((uint32_t)(((uint32_t)(x)) << SMM_RTC_XTAL_CONFG2_SOX_EN_SHIFT)) & SMM_RTC_XTAL_CONFG2_SOX_EN_MASK)

#define SMM_RTC_XTAL_CONFG2_GMSEL_MASK           (0xC0U)
#define SMM_RTC_XTAL_CONFG2_GMSEL_SHIFT          (6U)
/*! GMSEL - Selects the GM setting */
#define SMM_RTC_XTAL_CONFG2_GMSEL(x)             (((uint32_t)(((uint32_t)(x)) << SMM_RTC_XTAL_CONFG2_GMSEL_SHIFT)) & SMM_RTC_XTAL_CONFG2_GMSEL_MASK)

#define SMM_RTC_XTAL_CONFG2_HYSTEL_MASK          (0x100U)
#define SMM_RTC_XTAL_CONFG2_HYSTEL_SHIFT         (8U)
/*! HYSTEL - Hysteresis value for Schmitt trigger */
#define SMM_RTC_XTAL_CONFG2_HYSTEL(x)            (((uint32_t)(((uint32_t)(x)) << SMM_RTC_XTAL_CONFG2_HYSTEL_SHIFT)) & SMM_RTC_XTAL_CONFG2_HYSTEL_MASK)

#define SMM_RTC_XTAL_CONFG2_SUPDET_TM_SOX_MASK   (0x600U)
#define SMM_RTC_XTAL_CONFG2_SUPDET_TM_SOX_SHIFT  (9U)
/*! SUPDET_TM_SOX - SUPDET TM SOX */
#define SMM_RTC_XTAL_CONFG2_SUPDET_TM_SOX(x)     (((uint32_t)(((uint32_t)(x)) << SMM_RTC_XTAL_CONFG2_SUPDET_TM_SOX_SHIFT)) & SMM_RTC_XTAL_CONFG2_SUPDET_TM_SOX_MASK)

#define SMM_RTC_XTAL_CONFG2_XTM_MASK             (0x800U)
#define SMM_RTC_XTAL_CONFG2_XTM_SHIFT            (11U)
/*! XTM - XTM */
#define SMM_RTC_XTAL_CONFG2_XTM(x)               (((uint32_t)(((uint32_t)(x)) << SMM_RTC_XTAL_CONFG2_XTM_SHIFT)) & SMM_RTC_XTAL_CONFG2_XTM_MASK)

#define SMM_RTC_XTAL_CONFG2_DLY_CAP_SOX_MASK     (0x7000U)
#define SMM_RTC_XTAL_CONFG2_DLY_CAP_SOX_SHIFT    (12U)
/*! DLY_CAP_SOX - DLY CAP SOX */
#define SMM_RTC_XTAL_CONFG2_DLY_CAP_SOX(x)       (((uint32_t)(((uint32_t)(x)) << SMM_RTC_XTAL_CONFG2_DLY_CAP_SOX_SHIFT)) & SMM_RTC_XTAL_CONFG2_DLY_CAP_SOX_MASK)
/*! @} */

/*! @name LSB_BCKP1 - Backup LSB1 */
/*! @{ */

#define SMM_LSB_BCKP1_LSB1_MASK                  (0xFFFFU)
#define SMM_LSB_BCKP1_LSB1_SHIFT                 (0U)
/*! LSB1 - LSB1 */
#define SMM_LSB_BCKP1_LSB1(x)                    (((uint32_t)(((uint32_t)(x)) << SMM_LSB_BCKP1_LSB1_SHIFT)) & SMM_LSB_BCKP1_LSB1_MASK)
/*! @} */

/*! @name MSB_BCKP1 - Backup MSB1 */
/*! @{ */

#define SMM_MSB_BCKP1_MSB1_MASK                  (0xFFFFU)
#define SMM_MSB_BCKP1_MSB1_SHIFT                 (0U)
/*! MSB1 - MSB1 */
#define SMM_MSB_BCKP1_MSB1(x)                    (((uint32_t)(((uint32_t)(x)) << SMM_MSB_BCKP1_MSB1_SHIFT)) & SMM_MSB_BCKP1_MSB1_MASK)
/*! @} */

/*! @name LSB_BCKP2 - Backup LSB2 */
/*! @{ */

#define SMM_LSB_BCKP2_LSB2_MASK                  (0xFFFFU)
#define SMM_LSB_BCKP2_LSB2_SHIFT                 (0U)
/*! LSB2 - LSB2 */
#define SMM_LSB_BCKP2_LSB2(x)                    (((uint32_t)(((uint32_t)(x)) << SMM_LSB_BCKP2_LSB2_SHIFT)) & SMM_LSB_BCKP2_LSB2_MASK)
/*! @} */

/*! @name MSB_BCKP2 - Backup MSB2 */
/*! @{ */

#define SMM_MSB_BCKP2_MSB2_MASK                  (0xFFFFU)
#define SMM_MSB_BCKP2_MSB2_SHIFT                 (0U)
/*! MSB2 - MSB2 */
#define SMM_MSB_BCKP2_MSB2(x)                    (((uint32_t)(((uint32_t)(x)) << SMM_MSB_BCKP2_MSB2_SHIFT)) & SMM_MSB_BCKP2_MSB2_MASK)
/*! @} */

/*! @name STALL1 - Stall1 */
/*! @{ */

#define SMM_STALL1_STALL_SHRT_MASK               (0xFU)
#define SMM_STALL1_STALL_SHRT_SHIFT              (0U)
/*! STALL_SHRT - Short stall */
#define SMM_STALL1_STALL_SHRT(x)                 (((uint32_t)(((uint32_t)(x)) << SMM_STALL1_STALL_SHRT_SHIFT)) & SMM_STALL1_STALL_SHRT_MASK)

#define SMM_STALL1_STALL_MID_MASK                (0xFF0U)
#define SMM_STALL1_STALL_MID_SHIFT               (4U)
/*! STALL_MID - Mid stall */
#define SMM_STALL1_STALL_MID(x)                  (((uint32_t)(((uint32_t)(x)) << SMM_STALL1_STALL_MID_SHIFT)) & SMM_STALL1_STALL_MID_MASK)
/*! @} */

/*! @name STALL2 - Stall2 */
/*! @{ */

#define SMM_STALL2_STALL_LNG_MASK                (0xFFFFU)
#define SMM_STALL2_STALL_LNG_SHIFT               (0U)
/*! STALL_LNG - Long stall */
#define SMM_STALL2_STALL_LNG(x)                  (((uint32_t)(((uint32_t)(x)) << SMM_STALL2_STALL_LNG_SHIFT)) & SMM_STALL2_STALL_LNG_MASK)
/*! @} */

/*! @name RTC_ANLG_XTAL_TST - RTC analog XTAL test */
/*! @{ */

#define SMM_RTC_ANLG_XTAL_TST_XTAL_TST_MASK      (0x1FU)
#define SMM_RTC_ANLG_XTAL_TST_XTAL_TST_SHIFT     (0U)
/*! XTAL_TST - XTAL test */
#define SMM_RTC_ANLG_XTAL_TST_XTAL_TST(x)        (((uint32_t)(((uint32_t)(x)) << SMM_RTC_ANLG_XTAL_TST_XTAL_TST_SHIFT)) & SMM_RTC_ANLG_XTAL_TST_XTAL_TST_MASK)

#define SMM_RTC_ANLG_XTAL_TST_SPARE_OUT_MASK     (0xC0U)
#define SMM_RTC_ANLG_XTAL_TST_SPARE_OUT_SHIFT    (6U)
/*! SPARE_OUT - XTAL spare out */
#define SMM_RTC_ANLG_XTAL_TST_SPARE_OUT(x)       (((uint32_t)(((uint32_t)(x)) << SMM_RTC_ANLG_XTAL_TST_SPARE_OUT_SHIFT)) & SMM_RTC_ANLG_XTAL_TST_SPARE_OUT_MASK)

#define SMM_RTC_ANLG_XTAL_TST_RTC_ALV_INDCTN_MASK (0x100U)
#define SMM_RTC_ANLG_XTAL_TST_RTC_ALV_INDCTN_SHIFT (8U)
/*! RTC_ALV_INDCTN - RTC alive indictation
 *  0b0..Not working
 *  0b1..Working
 */
#define SMM_RTC_ANLG_XTAL_TST_RTC_ALV_INDCTN(x)  (((uint32_t)(((uint32_t)(x)) << SMM_RTC_ANLG_XTAL_TST_RTC_ALV_INDCTN_SHIFT)) & SMM_RTC_ANLG_XTAL_TST_RTC_ALV_INDCTN_MASK)

#define SMM_RTC_ANLG_XTAL_TST_XTAL_SPARE_MASK    (0x7E00U)
#define SMM_RTC_ANLG_XTAL_TST_XTAL_SPARE_SHIFT   (9U)
/*! XTAL_SPARE - XTAL spare */
#define SMM_RTC_ANLG_XTAL_TST_XTAL_SPARE(x)      (((uint32_t)(((uint32_t)(x)) << SMM_RTC_ANLG_XTAL_TST_XTAL_SPARE_SHIFT)) & SMM_RTC_ANLG_XTAL_TST_XTAL_SPARE_MASK)

#define SMM_RTC_ANLG_XTAL_TST_RTC_ALV_DTCT_EN_MASK (0x8000U)
#define SMM_RTC_ANLG_XTAL_TST_RTC_ALV_DTCT_EN_SHIFT (15U)
/*! RTC_ALV_DTCT_EN - RTC alive detection enable */
#define SMM_RTC_ANLG_XTAL_TST_RTC_ALV_DTCT_EN(x) (((uint32_t)(((uint32_t)(x)) << SMM_RTC_ANLG_XTAL_TST_RTC_ALV_DTCT_EN_SHIFT)) & SMM_RTC_ANLG_XTAL_TST_RTC_ALV_DTCT_EN_MASK)
/*! @} */

/*! @name MEMORY_RTN - Memory retain */
/*! @{ */

#define SMM_MEMORY_RTN_RETAIN_EN_MASK            (0x1U)
#define SMM_MEMORY_RTN_RETAIN_EN_SHIFT           (0U)
/*! RETAIN_EN - Retain enable */
#define SMM_MEMORY_RTN_RETAIN_EN(x)              (((uint32_t)(((uint32_t)(x)) << SMM_MEMORY_RTN_RETAIN_EN_SHIFT)) & SMM_MEMORY_RTN_RETAIN_EN_MASK)

#define SMM_MEMORY_RTN_MAIN_CPU_SRAM_RET_MASK    (0x3FEU)
#define SMM_MEMORY_RTN_MAIN_CPU_SRAM_RET_SHIFT   (1U)
/*! MAIN_CPU_SRAM_RET - SRAM retain
 *  0b000000001..Bit 1 - X0 array
 *  0b000000010..Bit 2 - X1 array
 *  0b000000011..Bit 3 - A0 array
 *  0b000000100..Bit 4 - A1 array
 *  0b000000101..Bit 5 - A2 array
 *  0b000000110..Bit 6 - A3 array
 *  0b000000111..Bit 7 - B0 array
 *  0b000001000..Bit 8 - B1 array
 *  0b000001001..Bit 9 - B2-B4 array
 */
#define SMM_MEMORY_RTN_MAIN_CPU_SRAM_RET(x)      (((uint32_t)(((uint32_t)(x)) << SMM_MEMORY_RTN_MAIN_CPU_SRAM_RET_SHIFT)) & SMM_MEMORY_RTN_MAIN_CPU_SRAM_RET_MASK)

#define SMM_MEMORY_RTN_CPU_RAM_PWD_MASK          (0x1C00U)
#define SMM_MEMORY_RTN_CPU_RAM_PWD_SHIFT         (10U)
/*! CPU_RAM_PWD - AON CPU (Cortex - M0+) core PLS RAM powerdown */
#define SMM_MEMORY_RTN_CPU_RAM_PWD(x)            (((uint32_t)(((uint32_t)(x)) << SMM_MEMORY_RTN_CPU_RAM_PWD_SHIFT)) & SMM_MEMORY_RTN_CPU_RAM_PWD_MASK)

#define SMM_MEMORY_RTN_IVS_EN_MASK               (0x4000U)
#define SMM_MEMORY_RTN_IVS_EN_SHIFT              (14U)
/*! IVS_EN - IVS enable */
#define SMM_MEMORY_RTN_IVS_EN(x)                 (((uint32_t)(((uint32_t)(x)) << SMM_MEMORY_RTN_IVS_EN_SHIFT)) & SMM_MEMORY_RTN_IVS_EN_MASK)
/*! @} */

/*! @name BIAS_CTRL - RTC analog XTAL bias control */
/*! @{ */

#define SMM_BIAS_CTRL_BIAS_EN_MASK               (0x1U)
#define SMM_BIAS_CTRL_BIAS_EN_SHIFT              (0U)
/*! BIAS_EN - Enable XTAL */
#define SMM_BIAS_CTRL_BIAS_EN(x)                 (((uint32_t)(((uint32_t)(x)) << SMM_BIAS_CTRL_BIAS_EN_SHIFT)) & SMM_BIAS_CTRL_BIAS_EN_MASK)

#define SMM_BIAS_CTRL_SPARE_MASK                 (0x2U)
#define SMM_BIAS_CTRL_SPARE_SHIFT                (1U)
/*! SPARE - Spare */
#define SMM_BIAS_CTRL_SPARE(x)                   (((uint32_t)(((uint32_t)(x)) << SMM_BIAS_CTRL_SPARE_SHIFT)) & SMM_BIAS_CTRL_SPARE_MASK)

#define SMM_BIAS_CTRL_COARSE_MASK                (0x3CU)
#define SMM_BIAS_CTRL_COARSE_SHIFT               (2U)
/*! COARSE - Coarse value */
#define SMM_BIAS_CTRL_COARSE(x)                  (((uint32_t)(((uint32_t)(x)) << SMM_BIAS_CTRL_COARSE_SHIFT)) & SMM_BIAS_CTRL_COARSE_MASK)

#define SMM_BIAS_CTRL_FINE_MASK                  (0x3C0U)
#define SMM_BIAS_CTRL_FINE_SHIFT                 (6U)
/*! FINE - Fine value */
#define SMM_BIAS_CTRL_FINE(x)                    (((uint32_t)(((uint32_t)(x)) << SMM_BIAS_CTRL_FINE_SHIFT)) & SMM_BIAS_CTRL_FINE_MASK)

#define SMM_BIAS_CTRL_en_osc_iref_cm_trim_1na_MASK (0x400U)
#define SMM_BIAS_CTRL_en_osc_iref_cm_trim_1na_SHIFT (10U)
/*! en_osc_iref_cm_trim_1na - en_osc_iref_cm_trim_1na */
#define SMM_BIAS_CTRL_en_osc_iref_cm_trim_1na(x) (((uint32_t)(((uint32_t)(x)) << SMM_BIAS_CTRL_en_osc_iref_cm_trim_1na_SHIFT)) & SMM_BIAS_CTRL_en_osc_iref_cm_trim_1na_MASK)

#define SMM_BIAS_CTRL_en_osc_iref_cm_trim_2na_MASK (0x800U)
#define SMM_BIAS_CTRL_en_osc_iref_cm_trim_2na_SHIFT (11U)
/*! en_osc_iref_cm_trim_2na - en_osc_iref_cm_trim_2na */
#define SMM_BIAS_CTRL_en_osc_iref_cm_trim_2na(x) (((uint32_t)(((uint32_t)(x)) << SMM_BIAS_CTRL_en_osc_iref_cm_trim_2na_SHIFT)) & SMM_BIAS_CTRL_en_osc_iref_cm_trim_2na_MASK)

#define SMM_BIAS_CTRL_xtal_sox_4p_dis_MASK       (0x1000U)
#define SMM_BIAS_CTRL_xtal_sox_4p_dis_SHIFT      (12U)
/*! xtal_sox_4p_dis - xtal_sox_4p_dis */
#define SMM_BIAS_CTRL_xtal_sox_4p_dis(x)         (((uint32_t)(((uint32_t)(x)) << SMM_BIAS_CTRL_xtal_sox_4p_dis_SHIFT)) & SMM_BIAS_CTRL_xtal_sox_4p_dis_MASK)
/*! @} */

/*! @name XTAL_TRIM - XTAL Trim */
/*! @{ */

#define SMM_XTAL_TRIM_TRIM_DIR_MASK              (0x3FFU)
#define SMM_XTAL_TRIM_TRIM_DIR_SHIFT             (0U)
/*! TRIM_DIR - XTAL Trim interval */
#define SMM_XTAL_TRIM_TRIM_DIR(x)                (((uint32_t)(((uint32_t)(x)) << SMM_XTAL_TRIM_TRIM_DIR_SHIFT)) & SMM_XTAL_TRIM_TRIM_DIR_MASK)

#define SMM_XTAL_TRIM_TRIM_VAL_MASK              (0x400U)
#define SMM_XTAL_TRIM_TRIM_VAL_SHIFT             (10U)
/*! TRIM_VAL - XTAL Trim up */
#define SMM_XTAL_TRIM_TRIM_VAL(x)                (((uint32_t)(((uint32_t)(x)) << SMM_XTAL_TRIM_TRIM_VAL_SHIFT)) & SMM_XTAL_TRIM_TRIM_VAL_MASK)
/*! @} */

/*! @name TAMP_CTRL - Tamper Control */
/*! @{ */

#define SMM_TAMP_CTRL_READ_CNTR_STRT_MASK        (0x80U)
#define SMM_TAMP_CTRL_READ_CNTR_STRT_SHIFT       (7U)
/*! READ_CNTR_STRT - Read RTC Counter Latched Start */
#define SMM_TAMP_CTRL_READ_CNTR_STRT(x)          (((uint32_t)(((uint32_t)(x)) << SMM_TAMP_CTRL_READ_CNTR_STRT_SHIFT)) & SMM_TAMP_CTRL_READ_CNTR_STRT_MASK)

#define SMM_TAMP_CTRL_READ_SEC_KEY_MASK          (0x100U)
#define SMM_TAMP_CTRL_READ_SEC_KEY_SHIFT         (8U)
/*! READ_SEC_KEY - Read Secure Key Start */
#define SMM_TAMP_CTRL_READ_SEC_KEY(x)            (((uint32_t)(((uint32_t)(x)) << SMM_TAMP_CTRL_READ_SEC_KEY_SHIFT)) & SMM_TAMP_CTRL_READ_SEC_KEY_MASK)

#define SMM_TAMP_CTRL_READ_CNTR_READY_MASK       (0x200U)
#define SMM_TAMP_CTRL_READ_CNTR_READY_SHIFT      (9U)
/*! READ_CNTR_READY - Read RTC Counter Latched Ready */
#define SMM_TAMP_CTRL_READ_CNTR_READY(x)         (((uint32_t)(((uint32_t)(x)) << SMM_TAMP_CTRL_READ_CNTR_READY_SHIFT)) & SMM_TAMP_CTRL_READ_CNTR_READY_MASK)

#define SMM_TAMP_CTRL_SEC_KEY_READY_MASK         (0x400U)
#define SMM_TAMP_CTRL_SEC_KEY_READY_SHIFT        (10U)
/*! SEC_KEY_READY - Secure Key Ready */
#define SMM_TAMP_CTRL_SEC_KEY_READY(x)           (((uint32_t)(((uint32_t)(x)) << SMM_TAMP_CTRL_SEC_KEY_READY_SHIFT)) & SMM_TAMP_CTRL_SEC_KEY_READY_MASK)

#define SMM_TAMP_CTRL_TEMP_DET_MASK              (0x3000U)
#define SMM_TAMP_CTRL_TEMP_DET_SHIFT             (12U)
/*! TEMP_DET - Tamper Detected */
#define SMM_TAMP_CTRL_TEMP_DET(x)                (((uint32_t)(((uint32_t)(x)) << SMM_TAMP_CTRL_TEMP_DET_SHIFT)) & SMM_TAMP_CTRL_TEMP_DET_MASK)
/*! @} */

/*! @name LTCHD_CNT_RTC_LATCHED_RTC_COUNTER - Latched RTC Counter */
/*! @{ */

#define SMM_LTCHD_CNT_RTC_LATCHED_RTC_COUNTER_Latched_RTC_Counter_MASK (0xFFFFU)
#define SMM_LTCHD_CNT_RTC_LATCHED_RTC_COUNTER_Latched_RTC_Counter_SHIFT (0U)
/*! Latched_RTC_Counter - Latched_RTC_Counter[x+15:x] */
#define SMM_LTCHD_CNT_RTC_LATCHED_RTC_COUNTER_Latched_RTC_Counter(x) (((uint32_t)(((uint32_t)(x)) << SMM_LTCHD_CNT_RTC_LATCHED_RTC_COUNTER_Latched_RTC_Counter_SHIFT)) & SMM_LTCHD_CNT_RTC_LATCHED_RTC_COUNTER_Latched_RTC_Counter_MASK)
/*! @} */

/* The count of SMM_LTCHD_CNT_RTC_LATCHED_RTC_COUNTER */
#define SMM_LTCHD_CNT_RTC_LATCHED_RTC_COUNTER_COUNT (3U)

/*! @name SECURE_KEY - Secure Key */
/*! @{ */

#define SMM_SECURE_KEY_SEC_KEY_MASK              (0xFFFFU)
#define SMM_SECURE_KEY_SEC_KEY_SHIFT             (0U)
/*! SEC_KEY - Secure Key[x+15:x] */
#define SMM_SECURE_KEY_SEC_KEY(x)                (((uint32_t)(((uint32_t)(x)) << SMM_SECURE_KEY_SEC_KEY_SHIFT)) & SMM_SECURE_KEY_SEC_KEY_MASK)
/*! @} */

/* The count of SMM_SECURE_KEY */
#define SMM_SECURE_KEY_COUNT                     (8U)


/*!
 * @}
 */ /* end of group SMM_Register_Masks */


/* SMM - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral AON__SMM base address */
  #define AON__SMM_BASE                            (0xB009A000u)
  /** Peripheral AON__SMM base address */
  #define AON__SMM_BASE_NS                         (0xA009A000u)
  /** Peripheral AON__SMM base pointer */
  #define AON__SMM                                 ((SMM_Type *)AON__SMM_BASE)
  /** Peripheral AON__SMM base pointer */
  #define AON__SMM_NS                              ((SMM_Type *)AON__SMM_BASE_NS)
  /** Array initializer of SMM peripheral base addresses */
  #define SMM_BASE_ADDRS                           { AON__SMM_BASE }
  /** Array initializer of SMM peripheral base pointers */
  #define SMM_BASE_PTRS                            { AON__SMM }
  /** Array initializer of SMM peripheral base addresses */
  #define SMM_BASE_ADDRS_NS                        { AON__SMM_BASE_NS }
  /** Array initializer of SMM peripheral base pointers */
  #define SMM_BASE_PTRS_NS                         { AON__SMM_NS }
#else
  /** Peripheral AON__SMM base address */
  #define AON__SMM_BASE                            (0xA009A000u)
  /** Peripheral AON__SMM base pointer */
  #define AON__SMM                                 ((SMM_Type *)AON__SMM_BASE)
  /** Array initializer of SMM peripheral base addresses */
  #define SMM_BASE_ADDRS                           { AON__SMM_BASE }
  /** Array initializer of SMM peripheral base pointers */
  #define SMM_BASE_PTRS                            { AON__SMM }
#endif

/*!
 * @}
 */ /* end of group SMM_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- SYSCON Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SYSCON_Peripheral_Access_Layer SYSCON Peripheral Access Layer
 * @{
 */

/** SYSCON - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[512];
  __IO uint32_t REMAP;                             /**< AHB Matrix Remap Control, offset: 0x200 */
       uint8_t RESERVED_1[12];
  __IO uint32_t AHBMATPRIO;                        /**< AHB Matrix Priority Control, offset: 0x210 */
       uint8_t RESERVED_2[12];
  __IO uint32_t BUFFERINGAHB2VPB0;                 /**< Buffering of write accesses on the Synchronous System configuration APB interface, offset: 0x220 */
       uint8_t RESERVED_3[20];
  __IO uint32_t CPU0STCKCAL;                       /**< Secure CPU0 System Tick Calibration, offset: 0x238 */
  __IO uint32_t CPU0NSTCKCAL;                      /**< Non-Secure CPU0 System Tick Calibration, offset: 0x23C */
       uint8_t RESERVED_4[8];
  __IO uint32_t NMISRC;                            /**< NMI Source Select, offset: 0x248 */
       uint8_t RESERVED_5[300];
  __IO uint32_t AHBAIPSCLKDIV;                     /**< AHB2AIPS Bridge Clock Divider, offset: 0x378 */
       uint8_t RESERVED_6[4];
  __IO uint32_t AHBCLKDIV;                         /**< System Clock Divider, offset: 0x380 */
       uint8_t RESERVED_7[120];
  __IO uint32_t CLKUNLOCK;                         /**< Clock Configuration Unlock, offset: 0x3FC */
  __IO uint32_t NVM_CTRL;                          /**< NVM Control, offset: 0x400 */
  __IO uint32_t ROMCR;                             /**< ROM Wait State, offset: 0x404 */
  __IO uint32_t ROMCPCLKCTRL;                      /**< ROMCP clock control bits, offset: 0x408 */
       uint8_t RESERVED_8[36];
  __IO uint32_t SCRATCH0;                          /**< Scratchpad Register 0, offset: 0x430 */
  __IO uint32_t SCRATCH1;                          /**< Scratchpad Register 1, offset: 0x434 */
  __IO uint32_t SCRATCH2;                          /**< Scratchpad Register 2, offset: 0x438 */
  __IO uint32_t SCRATCH3;                          /**< Scratchpad Register 3, offset: 0x43C */
       uint8_t RESERVED_9[48];
  __IO uint32_t SRAM_INTERLEAVE;                   /**< Control SRAM Interleave Integration, offset: 0x470 */
       uint8_t RESERVED_10[140];
  __IO uint32_t SRAMCTL;                           /**< SRAM TMTR CTRL register, offset: 0x500 */
  __IO uint32_t SRAM_TMTR;                         /**< SRAM Timing Margin trim, offset: 0x504 */
       uint8_t RESERVED_11[8];
  __IO uint32_t TRIM_LOCK;                         /**< TRIM Lock Register, offset: 0x510 */
       uint8_t RESERVED_12[12];
  __IO uint32_t SRAMB0_1K_TEST;                    /**< SRAM B0 Triming Margin for 1k cut, offset: 0x520 */
  __IO uint32_t SRAMB0_4K_TEST;                    /**< SRAM B0 Trimming Margin for 4k cut, offset: 0x524 */
  __IO uint32_t PULSECAPSYNC_BYPASS;               /**< Pulse capture logic bypass bits, offset: 0x528 */
       uint8_t RESERVED_13[4];
  __IO uint32_t HOT_POINT;                         /**< Configuration bits for PMC hot point, offset: 0x530 */
  __IO uint32_t PULSE_CAP_CMP_CLK_MUXSEL;          /**< CMP Pulse capture clk MUXSEL, offset: 0x534 */
  __IO uint32_t FLASH_ADVC_PROTECT;                /**< FMU soc_rf_active Control, offset: 0x538 */
  __IO uint32_t LPTMR_INPUT_CONTROL_PAD;           /**< LPTMR source select, offset: 0x53C */
       uint8_t RESERVED_14[4];
  __IO uint32_t AONAUXCLKDIV;                      /**< AON AUX Clock Divider Control, offset: 0x544 */
       uint8_t RESERVED_15[128];
  __IO uint32_t HYPERVISORINTCTRL;                 /**< Hypervisor interrupt control, offset: 0x5C8 */
       uint8_t RESERVED_16[576];
  __I  uint32_t CPUSTAT;                           /**< CPU Status, offset: 0x80C */
  __IO uint32_t CPU_SLEEPING_SELECT;               /**< Masking CM33 sleeping for IPG_DOZE, offset: 0x810 */
       uint8_t RESERVED_17[16];
  __IO uint32_t LPCAC_CTRL;                        /**< LPCAC Control, offset: 0x824 */
       uint8_t RESERVED_18[272];
  __IO uint32_t PWM0SUBCTL;                        /**< PWM0 Sub-module Control, offset: 0x938 */
       uint8_t RESERVED_19[4];
  __IO uint32_t CTIMERGLOBALSTARTEN;               /**< CTIMER Global Start Enable, offset: 0x940 */
  __IO uint32_t RAM_CTRL;                          /**< RAM Control, offset: 0x944 */
       uint8_t RESERVED_20[536];
  __IO uint32_t GRAY_CODE_LSB;                     /**< Gray to Binary Converter Gray Code [31:0], offset: 0xB60 */
  __IO uint32_t GRAY_CODE_MSB;                     /**< Gray to Binary Converter Gray Code [41:32], offset: 0xB64 */
  __I  uint32_t BINARY_CODE_LSB;                   /**< Gray to Binary Converter Binary Code [31:0], offset: 0xB68 */
  __I  uint32_t BINARY_CODE_MSB;                   /**< Gray to Binary Converter Binary Code [41:32], offset: 0xB6C */
       uint8_t RESERVED_21[672];
  __IO uint32_t ELS_UDF;                           /**< UDF Control, offset: 0xE10 */
       uint8_t RESERVED_22[8];
  __IO uint32_t FLASH_CFG;                         /**< Flash Configuration, offset: 0xE1C */
  __IO uint32_t ELS_UID[4];                        /**< Device UID 0..Device UID 3, array offset: 0xE20, array step: 0x4 */
  __IO uint32_t BOOT_LOCKOUT_ADDR;                 /**< When ROM address is below the Address Offset. The access to ROM is block if BOOT_LOCKOUT is LOCK., offset: 0xE30 */
  __IO uint32_t BOOT_LOCKOUT_ADDR_DP;              /**< BOOT_LOCKOUT_ADDR (Duplicate), offset: 0xE34 */
  __IO uint32_t BOOT_LOCKOUT;                      /**< Control write access to BOOT_LOCKOUT_ADDR and BOOT_LOCKOUT_ADDR registers and ROM memory., offset: 0xE38 */
  __IO uint32_t ROP_STATE;                         /**< ROP State Register, offset: 0xE3C */
  __I  uint32_t OVP_PAD_STATE;                     /**< OVP_PAD_STATE, offset: 0xE40 */
  __I  uint32_t PROBE_STATE;                       /**< PROBE_STATE, offset: 0xE44 */
  __I  uint32_t FT_STATE_A;                        /**< FT_STATE_A, offset: 0xE48 */
  __I  uint32_t FT_STATE_B;                        /**< FT_STATE_B, offset: 0xE4C */
       uint8_t RESERVED_23[8];
  __IO uint32_t SRAM_XEN;                          /**< RAM XEN Control, offset: 0xE58 */
  __IO uint32_t SRAM_XEN_DP;                       /**< RAM XEN Control (Duplicate), offset: 0xE5C */
       uint8_t RESERVED_24[32];
  __I  uint32_t CSS_OTP_LC_STATE;                  /**< Life Cycle State Register, offset: 0xE80 */
  __I  uint32_t CSS_OTP_LC_STATE_DP;               /**< Life Cycle State Register (Duplicate), offset: 0xE84 */
       uint8_t RESERVED_25[40];
  __I  uint32_t CSS_BOOT_RETRY_CNT;                /**< CSS Boot Retry Counter, offset: 0xEB0 */
  __IO uint32_t CSS_BOOT_STATE_LOCK;               /**< CSS Boot State Lock Down, offset: 0xEB4 */
  __IO uint32_t CSS_BOOT_STATE0;                   /**< CSS Boot State, offset: 0xEB8 */
  __IO uint32_t CSS_BOOT_STATE1;                   /**< CSS Boot State, offset: 0xEBC */
  __IO uint32_t CSS_BOOT_STATE2;                   /**< CSS Boot State, offset: 0xEC0 */
  __IO uint32_t CSS_BOOT_STATE3;                   /**< CSS Boot State, offset: 0xEC4 */
       uint8_t RESERVED_26[216];
  __IO uint32_t DEBUG_LOCK_EN;                     /**< Control Write Access to Security, offset: 0xFA0 */
  __IO uint32_t DEBUG_FEATURES;                    /**< Cortex Debug Features Control, offset: 0xFA4 */
  __IO uint32_t DEBUG_FEATURES_DP;                 /**< Cortex Debug Features Control (Duplicate), offset: 0xFA8 */
       uint8_t RESERVED_27[4];
  __O  uint32_t CODESECURITYPROTTEST;              /**< Security Code to Allow Test (Design for Testability) access., offset: 0xFB0 */
  __IO uint32_t SWD_ACCESS_CPU0;                   /**< CPU0 Software Debug Access, offset: 0xFB4 */
       uint8_t RESERVED_28[8];
  __IO uint32_t DEBUG_AUTH_BEACON;                 /**< Debug Authentication BEACON, offset: 0xFC0 */
       uint8_t RESERVED_29[28];
  __I  uint32_t FLASHSIZECFG;                      /**< Flash size configuration, offset: 0xFE0 */
  __IO uint32_t CONFIGLOCKOUT;                     /**< Disable write access to MISCPHANTOM, MRCC_GLB_PRn ., offset: 0xFE4 */
  __IO uint32_t MISCPHANTOM;                       /**< MISC Phantom control register, offset: 0xFE8 */
       uint8_t RESERVED_30[4];
  __I  uint32_t JTAG_ID;                           /**< JTAG Chip ID, offset: 0xFF0 */
  __I  uint32_t DEVICE_TYPE;                       /**< Device Type, offset: 0xFF4 */
  __I  uint32_t DEVICE_ID0;                        /**< Device ID, offset: 0xFF8 */
  __I  uint32_t DIEID;                             /**< Chip Revision ID and Number, offset: 0xFFC */
} SYSCON_Type;

/* ----------------------------------------------------------------------------
   -- SYSCON Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SYSCON_Register_Masks SYSCON Register Masks
 * @{
 */

/*! @name REMAP - AHB Matrix Remap Control */
/*! @{ */

#define SYSCON_REMAP_REMAP_CPU0_SBUS_MASK        (0x3U)
#define SYSCON_REMAP_REMAP_CPU0_SBUS_SHIFT       (0U)
/*! REMAP_CPU0_SBUS - RAMX0 address remap for CPU System bus
 *  0b00..RAMX0: 0x04000000 - 0x04001fff
 *  0b01..RAMX0: 0x27ffe000 - 0x27ffffff
 */
#define SYSCON_REMAP_REMAP_CPU0_SBUS(x)          (((uint32_t)(((uint32_t)(x)) << SYSCON_REMAP_REMAP_CPU0_SBUS_SHIFT)) & SYSCON_REMAP_REMAP_CPU0_SBUS_MASK)

#define SYSCON_REMAP_REMAP_DMA0_MASK             (0xCU)
#define SYSCON_REMAP_REMAP_DMA0_SHIFT            (2U)
/*! REMAP_DMA0 - RAMX0 address remap for DMA0
 *  0b00..RAMX0: 0x04000000 - 0x04001fff
 *  0b01..RAMX0: 0x27ffe000 - 0x27ffffff
 */
#define SYSCON_REMAP_REMAP_DMA0(x)               (((uint32_t)(((uint32_t)(x)) << SYSCON_REMAP_REMAP_DMA0_SHIFT)) & SYSCON_REMAP_REMAP_DMA0_MASK)

#define SYSCON_REMAP_REMAP_PKC_MASK              (0x30U)
#define SYSCON_REMAP_REMAP_PKC_SHIFT             (4U)
/*! REMAP_PKC - RAMX0 address remap for PKC
 *  0b00..RAMX0: 0x04000000 - 0x04001fff
 *  0b01..RAMX0: 0x27ffe000 - 0x27ffffff
 */
#define SYSCON_REMAP_REMAP_PKC(x)                (((uint32_t)(((uint32_t)(x)) << SYSCON_REMAP_REMAP_PKC_SHIFT)) & SYSCON_REMAP_REMAP_PKC_MASK)

#define SYSCON_REMAP_REMAP_DMA1_MASK             (0xC0U)
#define SYSCON_REMAP_REMAP_DMA1_SHIFT            (6U)
/*! REMAP_DMA1 - RAMX0 address remap for DMA1
 *  0b00..RAMX0: 0x04000000 - 0x04001fff
 *  0b01..RAMX0: 0x27ffe000 - 0x27ffffff
 */
#define SYSCON_REMAP_REMAP_DMA1(x)               (((uint32_t)(((uint32_t)(x)) << SYSCON_REMAP_REMAP_DMA1_SHIFT)) & SYSCON_REMAP_REMAP_DMA1_MASK)

#define SYSCON_REMAP_LOCK_MASK                   (0x80000000U)
#define SYSCON_REMAP_LOCK_SHIFT                  (31U)
/*! LOCK - This 1-bit field provides a mechanism to limit writes to the this register to protect its
 *    contents. Once set, this bit remains asserted until the next reset.
 *  0b0..This register is not locked and can be altered.
 *  0b1..This register is locked and cannot be altered.
 */
#define SYSCON_REMAP_LOCK(x)                     (((uint32_t)(((uint32_t)(x)) << SYSCON_REMAP_LOCK_SHIFT)) & SYSCON_REMAP_LOCK_MASK)
/*! @} */

/*! @name AHBMATPRIO - AHB Matrix Priority Control */
/*! @{ */

#define SYSCON_AHBMATPRIO_PRI_CPU0_CBUS_MASK     (0x3U)
#define SYSCON_AHBMATPRIO_PRI_CPU0_CBUS_SHIFT    (0U)
/*! PRI_CPU0_CBUS - CPU0 C-AHB bus priority level
 *  0b00..level 0
 *  0b01..level 1
 *  0b10..level 2
 *  0b11..level 3
 */
#define SYSCON_AHBMATPRIO_PRI_CPU0_CBUS(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_AHBMATPRIO_PRI_CPU0_CBUS_SHIFT)) & SYSCON_AHBMATPRIO_PRI_CPU0_CBUS_MASK)

#define SYSCON_AHBMATPRIO_PRI_CPU0_SBUS_MASK     (0xCU)
#define SYSCON_AHBMATPRIO_PRI_CPU0_SBUS_SHIFT    (2U)
/*! PRI_CPU0_SBUS - CPU0 S-AHB bus priority level
 *  0b00..level 0
 *  0b01..level 1
 *  0b10..level 2
 *  0b11..level 3
 */
#define SYSCON_AHBMATPRIO_PRI_CPU0_SBUS(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_AHBMATPRIO_PRI_CPU0_SBUS_SHIFT)) & SYSCON_AHBMATPRIO_PRI_CPU0_SBUS_MASK)

#define SYSCON_AHBMATPRIO_DMA0_MASK              (0x300U)
#define SYSCON_AHBMATPRIO_DMA0_SHIFT             (8U)
/*! DMA0 - DMA0 controller priority level
 *  0b00..level 0
 *  0b01..level 1
 *  0b10..level 2
 *  0b11..level 3
 */
#define SYSCON_AHBMATPRIO_DMA0(x)                (((uint32_t)(((uint32_t)(x)) << SYSCON_AHBMATPRIO_DMA0_SHIFT)) & SYSCON_AHBMATPRIO_DMA0_MASK)

#define SYSCON_AHBMATPRIO_DMA1_MASK              (0xC00U)
#define SYSCON_AHBMATPRIO_DMA1_SHIFT             (10U)
/*! DMA1 - DMA1 controller priority level
 *  0b00..level 0
 *  0b01..level 1
 *  0b10..level 2
 *  0b11..level 3
 */
#define SYSCON_AHBMATPRIO_DMA1(x)                (((uint32_t)(((uint32_t)(x)) << SYSCON_AHBMATPRIO_DMA1_SHIFT)) & SYSCON_AHBMATPRIO_DMA1_MASK)

#define SYSCON_AHBMATPRIO_PRI_PKC_CSS_MASK       (0x3000U)
#define SYSCON_AHBMATPRIO_PRI_PKC_CSS_SHIFT      (12U)
/*! PRI_PKC_CSS - PKC/CSS priority level
 *  0b00..level 0
 *  0b01..level 1
 *  0b10..level 2
 *  0b11..level 3
 */
#define SYSCON_AHBMATPRIO_PRI_PKC_CSS(x)         (((uint32_t)(((uint32_t)(x)) << SYSCON_AHBMATPRIO_PRI_PKC_CSS_SHIFT)) & SYSCON_AHBMATPRIO_PRI_PKC_CSS_MASK)
/*! @} */

/*! @name BUFFERINGAHB2VPB0 - Buffering of write accesses on the Synchronous System configuration APB interface */
/*! @{ */

#define SYSCON_BUFFERINGAHB2VPB0_INPUTMUX0_MASK  (0x2U)
#define SYSCON_BUFFERINGAHB2VPB0_INPUTMUX0_SHIFT (1U)
/*! INPUTMUX0 - Enables buffering of write accesses on the peripheral input mux distribute APB interface:
 *  0b0..Disables buffering
 *  0b1..Enables buffering
 */
#define SYSCON_BUFFERINGAHB2VPB0_INPUTMUX0(x)    (((uint32_t)(((uint32_t)(x)) << SYSCON_BUFFERINGAHB2VPB0_INPUTMUX0_SHIFT)) & SYSCON_BUFFERINGAHB2VPB0_INPUTMUX0_MASK)

#define SYSCON_BUFFERINGAHB2VPB0_CTIMER0_MASK    (0x10U)
#define SYSCON_BUFFERINGAHB2VPB0_CTIMER0_SHIFT   (4U)
/*! CTIMER0 - Enables buffering of write accesses on the CTIMER0 APB interface.
 *  0b0..Disables buffering
 *  0b1..Enables buffering
 */
#define SYSCON_BUFFERINGAHB2VPB0_CTIMER0(x)      (((uint32_t)(((uint32_t)(x)) << SYSCON_BUFFERINGAHB2VPB0_CTIMER0_SHIFT)) & SYSCON_BUFFERINGAHB2VPB0_CTIMER0_MASK)

#define SYSCON_BUFFERINGAHB2VPB0_CTIMER1_MASK    (0x20U)
#define SYSCON_BUFFERINGAHB2VPB0_CTIMER1_SHIFT   (5U)
/*! CTIMER1 - Enables buffering of write accesses on the CTIMER1 APB interface.
 *  0b0..Disables buffering
 *  0b1..Enables buffering
 */
#define SYSCON_BUFFERINGAHB2VPB0_CTIMER1(x)      (((uint32_t)(((uint32_t)(x)) << SYSCON_BUFFERINGAHB2VPB0_CTIMER1_SHIFT)) & SYSCON_BUFFERINGAHB2VPB0_CTIMER1_MASK)

#define SYSCON_BUFFERINGAHB2VPB0_CTIMER2_MASK    (0x40U)
#define SYSCON_BUFFERINGAHB2VPB0_CTIMER2_SHIFT   (6U)
/*! CTIMER2 - Enables buffering of write accesses on the CTIMER2 APB interface.
 *  0b0..Disables buffering
 *  0b1..Enables buffering
 */
#define SYSCON_BUFFERINGAHB2VPB0_CTIMER2(x)      (((uint32_t)(((uint32_t)(x)) << SYSCON_BUFFERINGAHB2VPB0_CTIMER2_SHIFT)) & SYSCON_BUFFERINGAHB2VPB0_CTIMER2_MASK)

#define SYSCON_BUFFERINGAHB2VPB0_FREQME_MASK     (0x200U)
#define SYSCON_BUFFERINGAHB2VPB0_FREQME_SHIFT    (9U)
/*! FREQME - Enables buffering of write accesses on the freqme APB interface.
 *  0b0..Disables buffering
 *  0b1..Enables buffering
 */
#define SYSCON_BUFFERINGAHB2VPB0_FREQME(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_BUFFERINGAHB2VPB0_FREQME_SHIFT)) & SYSCON_BUFFERINGAHB2VPB0_FREQME_MASK)

#define SYSCON_BUFFERINGAHB2VPB0_UTICK_MASK      (0x800U)
#define SYSCON_BUFFERINGAHB2VPB0_UTICK_SHIFT     (11U)
/*! UTICK - Enables buffering of write accesses on the micro Tick APB interface.
 *  0b0..Disables buffering
 *  0b1..Enables buffering
 */
#define SYSCON_BUFFERINGAHB2VPB0_UTICK(x)        (((uint32_t)(((uint32_t)(x)) << SYSCON_BUFFERINGAHB2VPB0_UTICK_SHIFT)) & SYSCON_BUFFERINGAHB2VPB0_UTICK_MASK)

#define SYSCON_BUFFERINGAHB2VPB0_WWDT0_MASK      (0x1000U)
#define SYSCON_BUFFERINGAHB2VPB0_WWDT0_SHIFT     (12U)
/*! WWDT0 - Enables buffering of write accesses on the wwdt0 APB interface.
 *  0b0..Disables buffering
 *  0b1..Enables buffering
 */
#define SYSCON_BUFFERINGAHB2VPB0_WWDT0(x)        (((uint32_t)(((uint32_t)(x)) << SYSCON_BUFFERINGAHB2VPB0_WWDT0_SHIFT)) & SYSCON_BUFFERINGAHB2VPB0_WWDT0_MASK)
/*! @} */

/*! @name CPU0STCKCAL - Secure CPU0 System Tick Calibration */
/*! @{ */

#define SYSCON_CPU0STCKCAL_TENMS_MASK            (0xFFFFFFU)
#define SYSCON_CPU0STCKCAL_TENMS_SHIFT           (0U)
/*! TENMS - Reload value for 10 ms (100 Hz) timing, subject to system clock skew errors. If the
 *    value reads as zero, the calibration value is not known.
 */
#define SYSCON_CPU0STCKCAL_TENMS(x)              (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU0STCKCAL_TENMS_SHIFT)) & SYSCON_CPU0STCKCAL_TENMS_MASK)

#define SYSCON_CPU0STCKCAL_SKEW_MASK             (0x1000000U)
#define SYSCON_CPU0STCKCAL_SKEW_SHIFT            (24U)
/*! SKEW - Indicates whether the TENMS value is exact.
 *  0b0..TENMS value is exact
 *  0b1..TENMS value is not exact or not given
 */
#define SYSCON_CPU0STCKCAL_SKEW(x)               (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU0STCKCAL_SKEW_SHIFT)) & SYSCON_CPU0STCKCAL_SKEW_MASK)

#define SYSCON_CPU0STCKCAL_NOREF_MASK            (0x2000000U)
#define SYSCON_CPU0STCKCAL_NOREF_SHIFT           (25U)
/*! NOREF - Indicates whether the device provides a reference clock to the processor.
 *  0b0..Reference clock is provided
 *  0b1..No reference clock is provided
 */
#define SYSCON_CPU0STCKCAL_NOREF(x)              (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU0STCKCAL_NOREF_SHIFT)) & SYSCON_CPU0STCKCAL_NOREF_MASK)
/*! @} */

/*! @name CPU0NSTCKCAL - Non-Secure CPU0 System Tick Calibration */
/*! @{ */

#define SYSCON_CPU0NSTCKCAL_TENMS_MASK           (0xFFFFFFU)
#define SYSCON_CPU0NSTCKCAL_TENMS_SHIFT          (0U)
/*! TENMS - Reload value for 10 ms (100 Hz) timing, subject to system clock skew errors. If the
 *    value reads as zero, the calibration value is not known.
 */
#define SYSCON_CPU0NSTCKCAL_TENMS(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU0NSTCKCAL_TENMS_SHIFT)) & SYSCON_CPU0NSTCKCAL_TENMS_MASK)

#define SYSCON_CPU0NSTCKCAL_SKEW_MASK            (0x1000000U)
#define SYSCON_CPU0NSTCKCAL_SKEW_SHIFT           (24U)
/*! SKEW - Indicates whether the TENMS value is exact.
 *  0b0..TENMS value is exact
 *  0b1..TENMS value is not exact or not given
 */
#define SYSCON_CPU0NSTCKCAL_SKEW(x)              (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU0NSTCKCAL_SKEW_SHIFT)) & SYSCON_CPU0NSTCKCAL_SKEW_MASK)

#define SYSCON_CPU0NSTCKCAL_NOREF_MASK           (0x2000000U)
#define SYSCON_CPU0NSTCKCAL_NOREF_SHIFT          (25U)
/*! NOREF - Indicates whether the device provides a reference clock to the processor.
 *  0b0..Reference clock is provided
 *  0b1..No reference clock is provided
 */
#define SYSCON_CPU0NSTCKCAL_NOREF(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU0NSTCKCAL_NOREF_SHIFT)) & SYSCON_CPU0NSTCKCAL_NOREF_MASK)
/*! @} */

/*! @name NMISRC - NMI Source Select */
/*! @{ */

#define SYSCON_NMISRC_IRQCPU0_MASK               (0xFFU)
#define SYSCON_NMISRC_IRQCPU0_SHIFT              (0U)
/*! IRQCPU0 - The IRQ number of the interrupt that acts as the Non-Maskable Interrupt (NMI) for the CPU0, if enabled by NMIENCPU0. */
#define SYSCON_NMISRC_IRQCPU0(x)                 (((uint32_t)(((uint32_t)(x)) << SYSCON_NMISRC_IRQCPU0_SHIFT)) & SYSCON_NMISRC_IRQCPU0_MASK)

#define SYSCON_NMISRC_NMIENCPU0_MASK             (0x80000000U)
#define SYSCON_NMISRC_NMIENCPU0_SHIFT            (31U)
/*! NMIENCPU0 - Writing a 1 to this bit enables the Non-Maskable Interrupt (NMI) source selected by IRQCPU0. */
#define SYSCON_NMISRC_NMIENCPU0(x)               (((uint32_t)(((uint32_t)(x)) << SYSCON_NMISRC_NMIENCPU0_SHIFT)) & SYSCON_NMISRC_NMIENCPU0_MASK)
/*! @} */

/*! @name AHBAIPSCLKDIV - AHB2AIPS Bridge Clock Divider */
/*! @{ */

#define SYSCON_AHBAIPSCLKDIV_RESET_MASK          (0x20000000U)
#define SYSCON_AHBAIPSCLKDIV_RESET_SHIFT         (29U)
/*! RESET - Resets the divider counter
 *  0b0..Divider is not reset
 *  0b1..Divider is reset
 */
#define SYSCON_AHBAIPSCLKDIV_RESET(x)            (((uint32_t)(((uint32_t)(x)) << SYSCON_AHBAIPSCLKDIV_RESET_SHIFT)) & SYSCON_AHBAIPSCLKDIV_RESET_MASK)

#define SYSCON_AHBAIPSCLKDIV_HALT_MASK           (0x40000000U)
#define SYSCON_AHBAIPSCLKDIV_HALT_SHIFT          (30U)
/*! HALT - Halts the divider counter
 *  0b0..Divider clock is running
 *  0b1..Divider clock is stopped
 */
#define SYSCON_AHBAIPSCLKDIV_HALT(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_AHBAIPSCLKDIV_HALT_SHIFT)) & SYSCON_AHBAIPSCLKDIV_HALT_MASK)

#define SYSCON_AHBAIPSCLKDIV_UNSTAB_MASK         (0x80000000U)
#define SYSCON_AHBAIPSCLKDIV_UNSTAB_SHIFT        (31U)
/*! UNSTAB - Divider status flag
 *  0b0..Divider clock is stable
 *  0b1..Clock frequency is not stable
 */
#define SYSCON_AHBAIPSCLKDIV_UNSTAB(x)           (((uint32_t)(((uint32_t)(x)) << SYSCON_AHBAIPSCLKDIV_UNSTAB_SHIFT)) & SYSCON_AHBAIPSCLKDIV_UNSTAB_MASK)
/*! @} */

/*! @name AHBCLKDIV - System Clock Divider */
/*! @{ */

#define SYSCON_AHBCLKDIV_DIV_MASK                (0xFFU)
#define SYSCON_AHBCLKDIV_DIV_SHIFT               (0U)
/*! DIV - Clock divider value */
#define SYSCON_AHBCLKDIV_DIV(x)                  (((uint32_t)(((uint32_t)(x)) << SYSCON_AHBCLKDIV_DIV_SHIFT)) & SYSCON_AHBCLKDIV_DIV_MASK)

#define SYSCON_AHBCLKDIV_UNSTAB_MASK             (0x80000000U)
#define SYSCON_AHBCLKDIV_UNSTAB_SHIFT            (31U)
/*! UNSTAB - Divider status flag
 *  0b0..Divider clock is stable
 *  0b1..Clock frequency is not stable
 */
#define SYSCON_AHBCLKDIV_UNSTAB(x)               (((uint32_t)(((uint32_t)(x)) << SYSCON_AHBCLKDIV_UNSTAB_SHIFT)) & SYSCON_AHBCLKDIV_UNSTAB_MASK)
/*! @} */

/*! @name CLKUNLOCK - Clock Configuration Unlock */
/*! @{ */

#define SYSCON_CLKUNLOCK_CLKGEN_LOCKOUT_MASK     (0x1U)
#define SYSCON_CLKUNLOCK_CLKGEN_LOCKOUT_SHIFT    (0U)
/*! CLKGEN_LOCKOUT - Controls clock configuration registers access (for example, xxxDIV, xxxSEL)
 *  0b0..Unlocks all hardware clock control logic
 *  0b1..Locks all clock configuration
 */
#define SYSCON_CLKUNLOCK_CLKGEN_LOCKOUT(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_CLKUNLOCK_CLKGEN_LOCKOUT_SHIFT)) & SYSCON_CLKUNLOCK_CLKGEN_LOCKOUT_MASK)
/*! @} */

/*! @name NVM_CTRL - NVM Control */
/*! @{ */

#define SYSCON_NVM_CTRL_DIS_FLASH_SPEC_MASK      (0x1U)
#define SYSCON_NVM_CTRL_DIS_FLASH_SPEC_SHIFT     (0U)
/*! DIS_FLASH_SPEC - Flash speculation control
 *  0b0..Enables flash speculation
 *  0b1..Disables flash speculation
 */
#define SYSCON_NVM_CTRL_DIS_FLASH_SPEC(x)        (((uint32_t)(((uint32_t)(x)) << SYSCON_NVM_CTRL_DIS_FLASH_SPEC_SHIFT)) & SYSCON_NVM_CTRL_DIS_FLASH_SPEC_MASK)

#define SYSCON_NVM_CTRL_DIS_DATA_SPEC_MASK       (0x2U)
#define SYSCON_NVM_CTRL_DIS_DATA_SPEC_SHIFT      (1U)
/*! DIS_DATA_SPEC - Flash data speculation control
 *  0b0..Enables data speculation
 *  0b1..Disables data speculation
 */
#define SYSCON_NVM_CTRL_DIS_DATA_SPEC(x)         (((uint32_t)(((uint32_t)(x)) << SYSCON_NVM_CTRL_DIS_DATA_SPEC_SHIFT)) & SYSCON_NVM_CTRL_DIS_DATA_SPEC_MASK)

#define SYSCON_NVM_CTRL_LOCK_IFR1_MASK           (0x200U)
#define SYSCON_NVM_CTRL_LOCK_IFR1_SHIFT          (9U)
/*! LOCK_IFR1 - FLASH IFR1 lock access control
 *  0b0..No lock access to IFR1
 *  0b1..Lock access to IFR1
 */
#define SYSCON_NVM_CTRL_LOCK_IFR1(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_NVM_CTRL_LOCK_IFR1_SHIFT)) & SYSCON_NVM_CTRL_LOCK_IFR1_MASK)

#define SYSCON_NVM_CTRL_FLASH_STALL_EN_MASK      (0x400U)
#define SYSCON_NVM_CTRL_FLASH_STALL_EN_SHIFT     (10U)
/*! FLASH_STALL_EN - FLASH stall on busy control
 *  0b0..No stall on FLASH busy
 *  0b1..Stall on FLASH busy
 */
#define SYSCON_NVM_CTRL_FLASH_STALL_EN(x)        (((uint32_t)(((uint32_t)(x)) << SYSCON_NVM_CTRL_FLASH_STALL_EN_SHIFT)) & SYSCON_NVM_CTRL_FLASH_STALL_EN_MASK)

#define SYSCON_NVM_CTRL_DIS_MBECC_ERR_INST_MASK  (0x10000U)
#define SYSCON_NVM_CTRL_DIS_MBECC_ERR_INST_SHIFT (16U)
/*! DIS_MBECC_ERR_INST - Bus error on instruction multi-bit ecc error control
 *  0b0..Enables bus error on multi-bit ecc error for instruction
 *  0b1..Disables bus error on multi-bit ecc error for instruction
 */
#define SYSCON_NVM_CTRL_DIS_MBECC_ERR_INST(x)    (((uint32_t)(((uint32_t)(x)) << SYSCON_NVM_CTRL_DIS_MBECC_ERR_INST_SHIFT)) & SYSCON_NVM_CTRL_DIS_MBECC_ERR_INST_MASK)

#define SYSCON_NVM_CTRL_DIS_MBECC_ERR_DATA_MASK  (0x20000U)
#define SYSCON_NVM_CTRL_DIS_MBECC_ERR_DATA_SHIFT (17U)
/*! DIS_MBECC_ERR_DATA - Bus error on data multi-bit ecc error control
 *  0b0..Enables bus error on multi-bit ecc error for data
 *  0b1..Disables bus error on multi-bit ecc error for data
 */
#define SYSCON_NVM_CTRL_DIS_MBECC_ERR_DATA(x)    (((uint32_t)(((uint32_t)(x)) << SYSCON_NVM_CTRL_DIS_MBECC_ERR_DATA_SHIFT)) & SYSCON_NVM_CTRL_DIS_MBECC_ERR_DATA_MASK)
/*! @} */

/*! @name ROMCR - ROM Wait State */
/*! @{ */

#define SYSCON_ROMCR_ROM_WAIT_MASK               (0x1U)
#define SYSCON_ROMCR_ROM_WAIT_SHIFT              (0U)
/*! ROM_WAIT - ROM waiting Arm core and other masters */
#define SYSCON_ROMCR_ROM_WAIT(x)                 (((uint32_t)(((uint32_t)(x)) << SYSCON_ROMCR_ROM_WAIT_SHIFT)) & SYSCON_ROMCR_ROM_WAIT_MASK)

#define SYSCON_ROMCR_L2_PASSWORD_MATCH_MASK      (0xF0000000U)
#define SYSCON_ROMCR_L2_PASSWORD_MATCH_SHIFT     (28U)
/*! L2_PASSWORD_MATCH - L2 password match statues in test mode
 *  0b1010..L2 password matched in test mode.
 */
#define SYSCON_ROMCR_L2_PASSWORD_MATCH(x)        (((uint32_t)(((uint32_t)(x)) << SYSCON_ROMCR_L2_PASSWORD_MATCH_SHIFT)) & SYSCON_ROMCR_L2_PASSWORD_MATCH_MASK)
/*! @} */

/*! @name ROMCPCLKCTRL - ROMCP clock control bits */
/*! @{ */

#define SYSCON_ROMCPCLKCTRL_ROMCP_SLEEPING_OVERRIDE_MASK (0x1U)
#define SYSCON_ROMCPCLKCTRL_ROMCP_SLEEPING_OVERRIDE_SHIFT (0U)
/*! ROMCP_SLEEPING_OVERRIDE - This bit is used to override UTEAL sleeping clock gating to romcp hclk
 *  0b0..Disable UTEAL sleeping clock gating to romcp hclk
 *  0b1..Enables UTEAL sleeping clock gating to romcp hclk
 */
#define SYSCON_ROMCPCLKCTRL_ROMCP_SLEEPING_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_ROMCPCLKCTRL_ROMCP_SLEEPING_OVERRIDE_SHIFT)) & SYSCON_ROMCPCLKCTRL_ROMCP_SLEEPING_OVERRIDE_MASK)

#define SYSCON_ROMCPCLKCTRL_ROMCP_AUTOCG_OVERRIDE_MASK (0x2U)
#define SYSCON_ROMCPCLKCTRL_ROMCP_AUTOCG_OVERRIDE_SHIFT (1U)
/*! ROMCP_AUTOCG_OVERRIDE - This bit is used to override auto clock gating to romcp hclk
 *  0b0..Disable auto clock gating to romcp hclk
 *  0b1..Enables auto clock gating to romcp hclk
 */
#define SYSCON_ROMCPCLKCTRL_ROMCP_AUTOCG_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_ROMCPCLKCTRL_ROMCP_AUTOCG_OVERRIDE_SHIFT)) & SYSCON_ROMCPCLKCTRL_ROMCP_AUTOCG_OVERRIDE_MASK)
/*! @} */

/*! @name SCRATCH0 - Scratchpad Register 0 */
/*! @{ */

#define SYSCON_SCRATCH0_SCRATCH_VALUE_MASK       (0xFFFFFFFFU)
#define SYSCON_SCRATCH0_SCRATCH_VALUE_SHIFT      (0U)
#define SYSCON_SCRATCH0_SCRATCH_VALUE(x)         (((uint32_t)(((uint32_t)(x)) << SYSCON_SCRATCH0_SCRATCH_VALUE_SHIFT)) & SYSCON_SCRATCH0_SCRATCH_VALUE_MASK)
/*! @} */

/*! @name SCRATCH1 - Scratchpad Register 1 */
/*! @{ */

#define SYSCON_SCRATCH1_SCRATCH_VALUE_MASK       (0xFFFFFFFFU)
#define SYSCON_SCRATCH1_SCRATCH_VALUE_SHIFT      (0U)
#define SYSCON_SCRATCH1_SCRATCH_VALUE(x)         (((uint32_t)(((uint32_t)(x)) << SYSCON_SCRATCH1_SCRATCH_VALUE_SHIFT)) & SYSCON_SCRATCH1_SCRATCH_VALUE_MASK)
/*! @} */

/*! @name SCRATCH2 - Scratchpad Register 2 */
/*! @{ */

#define SYSCON_SCRATCH2_SCRATCH_VALUE_MASK       (0xFFFFFFFFU)
#define SYSCON_SCRATCH2_SCRATCH_VALUE_SHIFT      (0U)
#define SYSCON_SCRATCH2_SCRATCH_VALUE(x)         (((uint32_t)(((uint32_t)(x)) << SYSCON_SCRATCH2_SCRATCH_VALUE_SHIFT)) & SYSCON_SCRATCH2_SCRATCH_VALUE_MASK)
/*! @} */

/*! @name SCRATCH3 - Scratchpad Register 3 */
/*! @{ */

#define SYSCON_SCRATCH3_SCRATCH_VALUE_MASK       (0xFFFFFFFFU)
#define SYSCON_SCRATCH3_SCRATCH_VALUE_SHIFT      (0U)
#define SYSCON_SCRATCH3_SCRATCH_VALUE(x)         (((uint32_t)(((uint32_t)(x)) << SYSCON_SCRATCH3_SCRATCH_VALUE_SHIFT)) & SYSCON_SCRATCH3_SCRATCH_VALUE_MASK)
/*! @} */

/*! @name SRAM_INTERLEAVE - Control SRAM Interleave Integration */
/*! @{ */

#define SYSCON_SRAM_INTERLEAVE_INTERLEAVE_MASK   (0x1U)
#define SYSCON_SRAM_INTERLEAVE_INTERLEAVE_SHIFT  (0U)
/*! INTERLEAVE - Controls SRAM access for SRAM B3 and SRAM B4
 *  0b0..Access to SRAM B3 and SRAM B4 is consecutive.
 *  0b1..Access to SRAM B3 and SRAM B4 is interleaved. This setting is need for PKC L0 memory access.
 */
#define SYSCON_SRAM_INTERLEAVE_INTERLEAVE(x)     (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_INTERLEAVE_INTERLEAVE_SHIFT)) & SYSCON_SRAM_INTERLEAVE_INTERLEAVE_MASK)
/*! @} */

/*! @name SRAMCTL - SRAM TMTR CTRL register */
/*! @{ */

#define SYSCON_SRAMCTL_SRAMCTL_TMTR_REQ_MASK     (0x40000000U)
#define SYSCON_SRAMCTL_SRAMCTL_TMTR_REQ_SHIFT    (30U)
/*! SRAMCTL_TMTR_REQ - This bit will give TMTR values written req */
#define SYSCON_SRAMCTL_SRAMCTL_TMTR_REQ(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAMCTL_SRAMCTL_TMTR_REQ_SHIFT)) & SYSCON_SRAMCTL_SRAMCTL_TMTR_REQ_MASK)

#define SYSCON_SRAMCTL_SRAMCTL_TMTR_ACK_MASK     (0x80000000U)
#define SYSCON_SRAMCTL_SRAMCTL_TMTR_ACK_SHIFT    (31U)
/*! SRAMCTL_TMTR_ACK - This bit will give TMTR values written ack. write this bit 1 to clear the ack */
#define SYSCON_SRAMCTL_SRAMCTL_TMTR_ACK(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAMCTL_SRAMCTL_TMTR_ACK_SHIFT)) & SYSCON_SRAMCTL_SRAMCTL_TMTR_ACK_MASK)
/*! @} */

/*! @name SRAM_TMTR - SRAM Timing Margin trim */
/*! @{ */

#define SYSCON_SRAM_TMTR_TMTR_MASK               (0x3FFFFU)
#define SYSCON_SRAM_TMTR_TMTR_SHIFT              (0U)
/*! TMTR - Timing Margin */
#define SYSCON_SRAM_TMTR_TMTR(x)                 (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_TMTR_TMTR_SHIFT)) & SYSCON_SRAM_TMTR_TMTR_MASK)
/*! @} */

/*! @name TRIM_LOCK - TRIM Lock Register */
/*! @{ */

#define SYSCON_TRIM_LOCK_TRIM_UNLOCK_MASK        (0x1U)
#define SYSCON_TRIM_LOCK_TRIM_UNLOCK_SHIFT       (0U)
/*! TRIM_UNLOCK - TRIM_UNLOCK
 *  0b0..Syscon Trim Registers locked and not writable.
 *  0b1..Syscon Trim registers un-locked and writable.
 */
#define SYSCON_TRIM_LOCK_TRIM_UNLOCK(x)          (((uint32_t)(((uint32_t)(x)) << SYSCON_TRIM_LOCK_TRIM_UNLOCK_SHIFT)) & SYSCON_TRIM_LOCK_TRIM_UNLOCK_MASK)

#define SYSCON_TRIM_LOCK_IFR_DISABLE_MASK        (0x2U)
#define SYSCON_TRIM_LOCK_IFR_DISABLE_SHIFT       (1U)
/*! IFR_DISABLE - IFR_DISABLE
 *  0b0..IFR write access to Syscon trim registers not disabled. Syscon Trim registers will be reprogrammed with
 *       the IFR values after any system reset.
 *  0b1..IFR write access to Syscon trim registers during system reset will be block.
 */
#define SYSCON_TRIM_LOCK_IFR_DISABLE(x)          (((uint32_t)(((uint32_t)(x)) << SYSCON_TRIM_LOCK_IFR_DISABLE_SHIFT)) & SYSCON_TRIM_LOCK_IFR_DISABLE_MASK)
/*! @} */

/*! @name SRAMB0_1K_TEST - SRAM B0 Triming Margin for 1k cut */
/*! @{ */

#define SYSCON_SRAMB0_1K_TEST_TRIM_1k_MASK       (0x1FU)
#define SYSCON_SRAMB0_1K_TEST_TRIM_1k_SHIFT      (0U)
/*! TRIM_1k - Triming Margin */
#define SYSCON_SRAMB0_1K_TEST_TRIM_1k(x)         (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAMB0_1K_TEST_TRIM_1k_SHIFT)) & SYSCON_SRAMB0_1K_TEST_TRIM_1k_MASK)
/*! @} */

/*! @name SRAMB0_4K_TEST - SRAM B0 Trimming Margin for 4k cut */
/*! @{ */

#define SYSCON_SRAMB0_4K_TEST_TRIM_4k_MASK       (0x1FU)
#define SYSCON_SRAMB0_4K_TEST_TRIM_4k_SHIFT      (0U)
/*! TRIM_4k - Trimming Margin */
#define SYSCON_SRAMB0_4K_TEST_TRIM_4k(x)         (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAMB0_4K_TEST_TRIM_4k_SHIFT)) & SYSCON_SRAMB0_4K_TEST_TRIM_4k_MASK)
/*! @} */

/*! @name PULSECAPSYNC_BYPASS - Pulse capture logic bypass bits */
/*! @{ */

#define SYSCON_PULSECAPSYNC_BYPASS_lpuart1_0_MASK (0x1U)
#define SYSCON_PULSECAPSYNC_BYPASS_lpuart1_0_SHIFT (0U)
/*! lpuart1_0 - LPUART1 trigger bypass control bit
 *  0b0..LPUART1 trigger pulse cap sync bypassed
 *  0b1..LPUART1 trigger pulse cap sync enabled
 */
#define SYSCON_PULSECAPSYNC_BYPASS_lpuart1_0(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_PULSECAPSYNC_BYPASS_lpuart1_0_SHIFT)) & SYSCON_PULSECAPSYNC_BYPASS_lpuart1_0_MASK)

#define SYSCON_PULSECAPSYNC_BYPASS_lpuart0_0_MASK (0x2U)
#define SYSCON_PULSECAPSYNC_BYPASS_lpuart0_0_SHIFT (1U)
/*! lpuart0_0 - LPUART0 trigger bypass control bit
 *  0b0..LPUART0 trigger pulse cap sync bypassed
 *  0b1..LPUART0 trigger pulse cap sync enabled
 */
#define SYSCON_PULSECAPSYNC_BYPASS_lpuart0_0(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_PULSECAPSYNC_BYPASS_lpuart0_0_SHIFT)) & SYSCON_PULSECAPSYNC_BYPASS_lpuart0_0_MASK)

#define SYSCON_PULSECAPSYNC_BYPASS_lpcmp0_0_MASK (0x4U)
#define SYSCON_PULSECAPSYNC_BYPASS_lpcmp0_0_SHIFT (2U)
/*! lpcmp0_0 - LPCMP0 trigger bypass control bit
 *  0b0..LPCMP0 trigger pulse cap sync bypassed
 *  0b1..LPCMP0 trigger pulse cap sync enabled
 */
#define SYSCON_PULSECAPSYNC_BYPASS_lpcmp0_0(x)   (((uint32_t)(((uint32_t)(x)) << SYSCON_PULSECAPSYNC_BYPASS_lpcmp0_0_SHIFT)) & SYSCON_PULSECAPSYNC_BYPASS_lpcmp0_0_MASK)

#define SYSCON_PULSECAPSYNC_BYPASS_ctimer2_4_MASK (0x8U)
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer2_4_SHIFT (3U)
/*! ctimer2_4 - Ctimer2_4 trigger bypass control bit
 *  0b0..CTIMER2 trigger(4) pulse cap sync bypassed
 *  0b1..CTIMER2 trigger(4) pulse cap sync enabled
 */
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer2_4(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_PULSECAPSYNC_BYPASS_ctimer2_4_SHIFT)) & SYSCON_PULSECAPSYNC_BYPASS_ctimer2_4_MASK)

#define SYSCON_PULSECAPSYNC_BYPASS_ctimer2_3_MASK (0x10U)
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer2_3_SHIFT (4U)
/*! ctimer2_3 - Ctimer2_3 trigger bypass control bit
 *  0b0..CTIMER2 trigger(3) pulse cap sync bypassed
 *  0b1..CTIMER2 trigger(3) pulse cap sync enabled
 */
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer2_3(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_PULSECAPSYNC_BYPASS_ctimer2_3_SHIFT)) & SYSCON_PULSECAPSYNC_BYPASS_ctimer2_3_MASK)

#define SYSCON_PULSECAPSYNC_BYPASS_ctimer2_2_MASK (0x20U)
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer2_2_SHIFT (5U)
/*! ctimer2_2 - Ctimer2_2 trigger bypass control bit
 *  0b0..CTIMER2 trigger(2) pulse cap sync bypassed
 *  0b1..CTIMER2 trigger(2) pulse cap sync enabled
 */
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer2_2(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_PULSECAPSYNC_BYPASS_ctimer2_2_SHIFT)) & SYSCON_PULSECAPSYNC_BYPASS_ctimer2_2_MASK)

#define SYSCON_PULSECAPSYNC_BYPASS_ctimer2_1_MASK (0x40U)
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer2_1_SHIFT (6U)
/*! ctimer2_1 - Ctimer2_1 trigger bypass control bit
 *  0b0..CTIMER2 trigger(1) pulse cap sync bypassed
 *  0b1..CTIMER2 trigger(1) pulse cap sync enabled
 */
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer2_1(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_PULSECAPSYNC_BYPASS_ctimer2_1_SHIFT)) & SYSCON_PULSECAPSYNC_BYPASS_ctimer2_1_MASK)

#define SYSCON_PULSECAPSYNC_BYPASS_ctimer2_0_MASK (0x80U)
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer2_0_SHIFT (7U)
/*! ctimer2_0 - Ctimer2_0 trigger bypass control bit
 *  0b0..CTIMER2 trigger(0) pulse cap sync bypassed
 *  0b1..CTIMER2 trigger(0) pulse cap sync enabled
 */
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer2_0(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_PULSECAPSYNC_BYPASS_ctimer2_0_SHIFT)) & SYSCON_PULSECAPSYNC_BYPASS_ctimer2_0_MASK)

#define SYSCON_PULSECAPSYNC_BYPASS_ctimer1_4_MASK (0x100U)
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer1_4_SHIFT (8U)
/*! ctimer1_4 - Ctimer1_4 trigger bypass control bit
 *  0b0..CTIMER1 trigger(4) pulse cap sync bypassed
 *  0b1..CTIMER1 trigger(4) pulse cap sync enabled
 */
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer1_4(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_PULSECAPSYNC_BYPASS_ctimer1_4_SHIFT)) & SYSCON_PULSECAPSYNC_BYPASS_ctimer1_4_MASK)

#define SYSCON_PULSECAPSYNC_BYPASS_ctimer1_3_MASK (0x200U)
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer1_3_SHIFT (9U)
/*! ctimer1_3 - Ctimer1_3 trigger bypass control bit
 *  0b0..CTIMER1 trigger(3) pulse cap sync bypassed
 *  0b1..CTIMER1 trigger(3) pulse cap sync enabled
 */
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer1_3(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_PULSECAPSYNC_BYPASS_ctimer1_3_SHIFT)) & SYSCON_PULSECAPSYNC_BYPASS_ctimer1_3_MASK)

#define SYSCON_PULSECAPSYNC_BYPASS_ctimer1_2_MASK (0x400U)
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer1_2_SHIFT (10U)
/*! ctimer1_2 - Ctimer1_2 trigger bypass control bit
 *  0b0..CTIMER1 trigger(2) pulse cap sync bypassed
 *  0b1..CTIMER1 trigger(2) pulse cap sync enabled
 */
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer1_2(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_PULSECAPSYNC_BYPASS_ctimer1_2_SHIFT)) & SYSCON_PULSECAPSYNC_BYPASS_ctimer1_2_MASK)

#define SYSCON_PULSECAPSYNC_BYPASS_ctimer1_1_MASK (0x800U)
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer1_1_SHIFT (11U)
/*! ctimer1_1 - Ctimer1_1 trigger bypass control bit
 *  0b0..CTIMER1 trigger(1) pulse cap sync bypassed
 *  0b1..CTIMER1 trigger(1) pulse cap sync enabled
 */
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer1_1(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_PULSECAPSYNC_BYPASS_ctimer1_1_SHIFT)) & SYSCON_PULSECAPSYNC_BYPASS_ctimer1_1_MASK)

#define SYSCON_PULSECAPSYNC_BYPASS_ctimer1_0_MASK (0x1000U)
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer1_0_SHIFT (12U)
/*! ctimer1_0 - Ctimer1_0 trigger bypass control bit
 *  0b0..CTIMER1 trigger(0) pulse cap sync bypassed
 *  0b1..CTIMER1 trigger(0) pulse cap sync enabled
 */
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer1_0(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_PULSECAPSYNC_BYPASS_ctimer1_0_SHIFT)) & SYSCON_PULSECAPSYNC_BYPASS_ctimer1_0_MASK)

#define SYSCON_PULSECAPSYNC_BYPASS_ctimer0_4_MASK (0x2000U)
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer0_4_SHIFT (13U)
/*! ctimer0_4 - Ctimer0_4 trigger bypass control bit
 *  0b0..CTIMER0 trigger(4) pulse cap sync bypassed
 *  0b1..CTIMER0 trigger(4) pulse cap sync enabled
 */
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer0_4(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_PULSECAPSYNC_BYPASS_ctimer0_4_SHIFT)) & SYSCON_PULSECAPSYNC_BYPASS_ctimer0_4_MASK)

#define SYSCON_PULSECAPSYNC_BYPASS_ctimer0_3_MASK (0x4000U)
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer0_3_SHIFT (14U)
/*! ctimer0_3 - Ctimer0_3 trigger bypass control bit
 *  0b0..CTIMER0 trigger(3) pulse cap sync bypassed
 *  0b1..CTIMER0 trigger(3) pulse cap sync enabled
 */
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer0_3(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_PULSECAPSYNC_BYPASS_ctimer0_3_SHIFT)) & SYSCON_PULSECAPSYNC_BYPASS_ctimer0_3_MASK)

#define SYSCON_PULSECAPSYNC_BYPASS_ctimer0_2_MASK (0x8000U)
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer0_2_SHIFT (15U)
/*! ctimer0_2 - Ctimer0_2 trigger bypass control bit
 *  0b0..CTIMER0 trigger(2) pulse cap sync bypassed
 *  0b1..CTIMER0 trigger(2) pulse cap sync enabled
 */
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer0_2(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_PULSECAPSYNC_BYPASS_ctimer0_2_SHIFT)) & SYSCON_PULSECAPSYNC_BYPASS_ctimer0_2_MASK)

#define SYSCON_PULSECAPSYNC_BYPASS_ctimer0_1_MASK (0x10000U)
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer0_1_SHIFT (16U)
/*! ctimer0_1 - Ctimer0_1 trigger bypass control bit
 *  0b0..CTIMER0 trigger(1) pulse cap sync bypassed
 *  0b1..CTIMER0 trigger(1) pulse cap sync enabled
 */
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer0_1(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_PULSECAPSYNC_BYPASS_ctimer0_1_SHIFT)) & SYSCON_PULSECAPSYNC_BYPASS_ctimer0_1_MASK)

#define SYSCON_PULSECAPSYNC_BYPASS_ctimer0_0_MASK (0x20000U)
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer0_0_SHIFT (17U)
/*! ctimer0_0 - Ctimer0_0 trigger bypass control bit
 *  0b0..CTIMER0 trigger(0) pulse cap sync bypassed
 *  0b1..CTIMER0 trigger(0) pulse cap sync enabled
 */
#define SYSCON_PULSECAPSYNC_BYPASS_ctimer0_0(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_PULSECAPSYNC_BYPASS_ctimer0_0_SHIFT)) & SYSCON_PULSECAPSYNC_BYPASS_ctimer0_0_MASK)
/*! @} */

/*! @name HOT_POINT - Configuration bits for PMC hot point */
/*! @{ */

#define SYSCON_HOT_POINT_Enable_Hot_point_0_MASK (0x1U)
#define SYSCON_HOT_POINT_Enable_Hot_point_0_SHIFT (0U)
/*! Enable_Hot_point_0 - Enables hot point 0
 *  0b0..Disables
 *  0b1..Enables
 */
#define SYSCON_HOT_POINT_Enable_Hot_point_0(x)   (((uint32_t)(((uint32_t)(x)) << SYSCON_HOT_POINT_Enable_Hot_point_0_SHIFT)) & SYSCON_HOT_POINT_Enable_Hot_point_0_MASK)

#define SYSCON_HOT_POINT_Enable_Hot_Point_1_MASK (0x2U)
#define SYSCON_HOT_POINT_Enable_Hot_Point_1_SHIFT (1U)
/*! Enable_Hot_Point_1 - Enables hot point 1
 *  0b0..Disables
 *  0b1..Enables
 */
#define SYSCON_HOT_POINT_Enable_Hot_Point_1(x)   (((uint32_t)(((uint32_t)(x)) << SYSCON_HOT_POINT_Enable_Hot_Point_1_SHIFT)) & SYSCON_HOT_POINT_Enable_Hot_Point_1_MASK)
/*! @} */

/*! @name PULSE_CAP_CMP_CLK_MUXSEL - CMP Pulse capture clk MUXSEL */
/*! @{ */

#define SYSCON_PULSE_CAP_CMP_CLK_MUXSEL_cmp0_pulse_cap_sync_clk_mux_sel_MASK (0x3U)
#define SYSCON_PULSE_CAP_CMP_CLK_MUXSEL_cmp0_pulse_cap_sync_clk_mux_sel_SHIFT (0U)
/*! cmp0_pulse_cap_sync_clk_mux_sel - Clock source select for CMP0
 *  0b00..Clock Source 1
 *  0b01..Clock source 2
 *  0b10..Clock source 3
 *  0b11..Clock source 4
 */
#define SYSCON_PULSE_CAP_CMP_CLK_MUXSEL_cmp0_pulse_cap_sync_clk_mux_sel(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_PULSE_CAP_CMP_CLK_MUXSEL_cmp0_pulse_cap_sync_clk_mux_sel_SHIFT)) & SYSCON_PULSE_CAP_CMP_CLK_MUXSEL_cmp0_pulse_cap_sync_clk_mux_sel_MASK)
/*! @} */

/*! @name FLASH_ADVC_PROTECT - FMU soc_rf_active Control */
/*! @{ */

#define SYSCON_FLASH_ADVC_PROTECT_flash_advc_protect_MASK (0x1U)
#define SYSCON_FLASH_ADVC_PROTECT_flash_advc_protect_SHIFT (0U)
/*! flash_advc_protect - Bit to gate CCOB commands while running ADVC. Use to prevent CCOB commands to run when ADVC is active.
 *  0b0..Disables
 *  0b1..Enables
 */
#define SYSCON_FLASH_ADVC_PROTECT_flash_advc_protect(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_FLASH_ADVC_PROTECT_flash_advc_protect_SHIFT)) & SYSCON_FLASH_ADVC_PROTECT_flash_advc_protect_MASK)
/*! @} */

/*! @name LPTMR_INPUT_CONTROL_PAD - LPTMR source select */
/*! @{ */

#define SYSCON_LPTMR_INPUT_CONTROL_PAD_LPTMR_Input_Ctrl_0_MASK (0x1U)
#define SYSCON_LPTMR_INPUT_CONTROL_PAD_LPTMR_Input_Ctrl_0_SHIFT (0U)
/*! LPTMR_Input_Ctrl_0 - Used to select 0th input of LPTMR
 *  0b0..Choose Input from CMP0
 *  0b1..Choose Input from PAD P0_8 ALT2 Mode
 */
#define SYSCON_LPTMR_INPUT_CONTROL_PAD_LPTMR_Input_Ctrl_0(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_LPTMR_INPUT_CONTROL_PAD_LPTMR_Input_Ctrl_0_SHIFT)) & SYSCON_LPTMR_INPUT_CONTROL_PAD_LPTMR_Input_Ctrl_0_MASK)

#define SYSCON_LPTMR_INPUT_CONTROL_PAD_LPTMR_Input_Ctrl_1_MASK (0x2U)
#define SYSCON_LPTMR_INPUT_CONTROL_PAD_LPTMR_Input_Ctrl_1_SHIFT (1U)
/*! LPTMR_Input_Ctrl_1 - Used to select 1st input of LPTMR
 *  0b0..Choose Input from CMP1
 *  0b1..Choose Input from Pad P0_9 ALT2 Mode
 */
#define SYSCON_LPTMR_INPUT_CONTROL_PAD_LPTMR_Input_Ctrl_1(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_LPTMR_INPUT_CONTROL_PAD_LPTMR_Input_Ctrl_1_SHIFT)) & SYSCON_LPTMR_INPUT_CONTROL_PAD_LPTMR_Input_Ctrl_1_MASK)
/*! @} */

/*! @name AONAUXCLKDIV - AON AUX Clock Divider Control */
/*! @{ */

#define SYSCON_AONAUXCLKDIV_DIV_MASK             (0x1FU)
#define SYSCON_AONAUXCLKDIV_DIV_SHIFT            (0U)
/*! DIV - Clock divider value */
#define SYSCON_AONAUXCLKDIV_DIV(x)               (((uint32_t)(((uint32_t)(x)) << SYSCON_AONAUXCLKDIV_DIV_SHIFT)) & SYSCON_AONAUXCLKDIV_DIV_MASK)

#define SYSCON_AONAUXCLKDIV_RESET_MASK           (0x20000000U)
#define SYSCON_AONAUXCLKDIV_RESET_SHIFT          (29U)
/*! RESET - Resets the divider counter
 *  0b0..Divider is not reset
 *  0b1..Divider is reset
 */
#define SYSCON_AONAUXCLKDIV_RESET(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_AONAUXCLKDIV_RESET_SHIFT)) & SYSCON_AONAUXCLKDIV_RESET_MASK)

#define SYSCON_AONAUXCLKDIV_HALT_MASK            (0x40000000U)
#define SYSCON_AONAUXCLKDIV_HALT_SHIFT           (30U)
/*! HALT - Halts the divider counter
 *  0b0..Divider clock is running
 *  0b1..Divider clock is stopped
 */
#define SYSCON_AONAUXCLKDIV_HALT(x)              (((uint32_t)(((uint32_t)(x)) << SYSCON_AONAUXCLKDIV_HALT_SHIFT)) & SYSCON_AONAUXCLKDIV_HALT_MASK)

#define SYSCON_AONAUXCLKDIV_UNSTAB_MASK          (0x80000000U)
#define SYSCON_AONAUXCLKDIV_UNSTAB_SHIFT         (31U)
/*! UNSTAB - Divider status flag
 *  0b0..Divider clock is stable
 *  0b1..Clock frequency is not stable
 */
#define SYSCON_AONAUXCLKDIV_UNSTAB(x)            (((uint32_t)(((uint32_t)(x)) << SYSCON_AONAUXCLKDIV_UNSTAB_SHIFT)) & SYSCON_AONAUXCLKDIV_UNSTAB_MASK)
/*! @} */

/*! @name HYPERVISORINTCTRL - Hypervisor interrupt control */
/*! @{ */

#define SYSCON_HYPERVISORINTCTRL_HYPERVISOR_INT_CTRL_MASK (0x1U)
#define SYSCON_HYPERVISORINTCTRL_HYPERVISOR_INT_CTRL_SHIFT (0U)
/*! HYPERVISOR_INT_CTRL - Hypervisor interrupt control bit used to deassert hypervisor interrupt after interrupt sevice routine
 *  0b0..Interrupt will be enabled
 *  0b1..Interrupt will be disabled
 */
#define SYSCON_HYPERVISORINTCTRL_HYPERVISOR_INT_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_HYPERVISORINTCTRL_HYPERVISOR_INT_CTRL_SHIFT)) & SYSCON_HYPERVISORINTCTRL_HYPERVISOR_INT_CTRL_MASK)
/*! @} */

/*! @name CPUSTAT - CPU Status */
/*! @{ */

#define SYSCON_CPUSTAT_CPU0SLEEPING_MASK         (0x1U)
#define SYSCON_CPUSTAT_CPU0SLEEPING_SHIFT        (0U)
/*! CPU0SLEEPING - CPU0 sleeping state
 *  0b0..CPU is not sleeping
 *  0b1..CPU is sleeping
 */
#define SYSCON_CPUSTAT_CPU0SLEEPING(x)           (((uint32_t)(((uint32_t)(x)) << SYSCON_CPUSTAT_CPU0SLEEPING_SHIFT)) & SYSCON_CPUSTAT_CPU0SLEEPING_MASK)

#define SYSCON_CPUSTAT_CPU0LOCKUP_MASK           (0x4U)
#define SYSCON_CPUSTAT_CPU0LOCKUP_SHIFT          (2U)
/*! CPU0LOCKUP - CPU0 lockup state
 *  0b0..CPU is not in lockup
 *  0b1..CPU is in lockup
 */
#define SYSCON_CPUSTAT_CPU0LOCKUP(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_CPUSTAT_CPU0LOCKUP_SHIFT)) & SYSCON_CPUSTAT_CPU0LOCKUP_MASK)
/*! @} */

/*! @name CPU_SLEEPING_SELECT - Masking CM33 sleeping for IPG_DOZE */
/*! @{ */

#define SYSCON_CPU_SLEEPING_SELECT_IPG_DOZE_CM33_SEL_MASK (0x1U)
#define SYSCON_CPU_SLEEPING_SELECT_IPG_DOZE_CM33_SEL_SHIFT (0U)
/*! IPG_DOZE_CM33_SEL - Used to select cm33 sleeping for IPG_DOZE
 *  0b0..CM33 sleeping not selected for IPG_DOZE
 *  0b1..CM33 sleeping selected for IPG_DOZE
 */
#define SYSCON_CPU_SLEEPING_SELECT_IPG_DOZE_CM33_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU_SLEEPING_SELECT_IPG_DOZE_CM33_SEL_SHIFT)) & SYSCON_CPU_SLEEPING_SELECT_IPG_DOZE_CM33_SEL_MASK)
/*! @} */

/*! @name LPCAC_CTRL - LPCAC Control */
/*! @{ */

#define SYSCON_LPCAC_CTRL_DIS_LPCAC_MASK         (0x1U)
#define SYSCON_LPCAC_CTRL_DIS_LPCAC_SHIFT        (0U)
/*! DIS_LPCAC - Disables/enables the cache function.
 *  0b0..Enabled
 *  0b1..Disabled
 */
#define SYSCON_LPCAC_CTRL_DIS_LPCAC(x)           (((uint32_t)(((uint32_t)(x)) << SYSCON_LPCAC_CTRL_DIS_LPCAC_SHIFT)) & SYSCON_LPCAC_CTRL_DIS_LPCAC_MASK)

#define SYSCON_LPCAC_CTRL_CLR_LPCAC_MASK         (0x2U)
#define SYSCON_LPCAC_CTRL_CLR_LPCAC_SHIFT        (1U)
/*! CLR_LPCAC - Clears the cache function.
 *  0b0..Unclears the cache.
 *  0b1..Clears the cache.
 */
#define SYSCON_LPCAC_CTRL_CLR_LPCAC(x)           (((uint32_t)(((uint32_t)(x)) << SYSCON_LPCAC_CTRL_CLR_LPCAC_SHIFT)) & SYSCON_LPCAC_CTRL_CLR_LPCAC_MASK)

#define SYSCON_LPCAC_CTRL_FRC_NO_ALLOC_MASK      (0x4U)
#define SYSCON_LPCAC_CTRL_FRC_NO_ALLOC_SHIFT     (2U)
/*! FRC_NO_ALLOC - Forces no allocation.
 *  0b0..Forces allocation.
 *  0b1..Forces no allocation.
 */
#define SYSCON_LPCAC_CTRL_FRC_NO_ALLOC(x)        (((uint32_t)(((uint32_t)(x)) << SYSCON_LPCAC_CTRL_FRC_NO_ALLOC_SHIFT)) & SYSCON_LPCAC_CTRL_FRC_NO_ALLOC_MASK)

#define SYSCON_LPCAC_CTRL_DIS_LPCAC_WTBF_MASK    (0x10U)
#define SYSCON_LPCAC_CTRL_DIS_LPCAC_WTBF_SHIFT   (4U)
/*! DIS_LPCAC_WTBF - Disables LPCAC write through buffer.
 *  0b0..Enables write through buffer.
 *  0b1..Disables write through buffer.
 */
#define SYSCON_LPCAC_CTRL_DIS_LPCAC_WTBF(x)      (((uint32_t)(((uint32_t)(x)) << SYSCON_LPCAC_CTRL_DIS_LPCAC_WTBF_SHIFT)) & SYSCON_LPCAC_CTRL_DIS_LPCAC_WTBF_MASK)

#define SYSCON_LPCAC_CTRL_LIM_LPCAC_WTBF_MASK    (0x20U)
#define SYSCON_LPCAC_CTRL_LIM_LPCAC_WTBF_SHIFT   (5U)
/*! LIM_LPCAC_WTBF - Limits LPCAC write through Buffer.
 *  0b0..Write buffer enabled when transaction is bufferable.
 *  0b1..Write buffer enabled when transaction is cacheable and bufferable.
 */
#define SYSCON_LPCAC_CTRL_LIM_LPCAC_WTBF(x)      (((uint32_t)(((uint32_t)(x)) << SYSCON_LPCAC_CTRL_LIM_LPCAC_WTBF_SHIFT)) & SYSCON_LPCAC_CTRL_LIM_LPCAC_WTBF_MASK)

#define SYSCON_LPCAC_CTRL_LPCAC_XOM_MASK         (0x80U)
#define SYSCON_LPCAC_CTRL_LPCAC_XOM_SHIFT        (7U)
/*! LPCAC_XOM - LPCAC XOM (eXecute-Only-Memory) attribute control
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define SYSCON_LPCAC_CTRL_LPCAC_XOM(x)           (((uint32_t)(((uint32_t)(x)) << SYSCON_LPCAC_CTRL_LPCAC_XOM_SHIFT)) & SYSCON_LPCAC_CTRL_LPCAC_XOM_MASK)

#define SYSCON_LPCAC_CTRL_LPCAC_MEM_REQ_MASK     (0x100U)
#define SYSCON_LPCAC_CTRL_LPCAC_MEM_REQ_SHIFT    (8U)
/*! LPCAC_MEM_REQ - Request LPCAC memories.
 *  0b0..LPCAC is disabled. Configures RAMX1 (shared memories) as Code TCM.
 *  0b1..Enables RAMX1 (shared memories) as LPCAC memories. Write one to lock.
 */
#define SYSCON_LPCAC_CTRL_LPCAC_MEM_REQ(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_LPCAC_CTRL_LPCAC_MEM_REQ_SHIFT)) & SYSCON_LPCAC_CTRL_LPCAC_MEM_REQ_MASK)
/*! @} */

/*! @name PWM0SUBCTL - PWM0 Sub-module Control */
/*! @{ */

#define SYSCON_PWM0SUBCTL_CLK0_EN_MASK           (0x1U)
#define SYSCON_PWM0SUBCTL_CLK0_EN_SHIFT          (0U)
/*! CLK0_EN - Enables PWM0 SUB Clock0
 *  0b0..Disable
 *  0b1..Enable
 */
#define SYSCON_PWM0SUBCTL_CLK0_EN(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_PWM0SUBCTL_CLK0_EN_SHIFT)) & SYSCON_PWM0SUBCTL_CLK0_EN_MASK)

#define SYSCON_PWM0SUBCTL_CLK1_EN_MASK           (0x2U)
#define SYSCON_PWM0SUBCTL_CLK1_EN_SHIFT          (1U)
/*! CLK1_EN - Enables PWM0 SUB Clock1
 *  0b0..Disable
 *  0b1..Enable
 */
#define SYSCON_PWM0SUBCTL_CLK1_EN(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_PWM0SUBCTL_CLK1_EN_SHIFT)) & SYSCON_PWM0SUBCTL_CLK1_EN_MASK)

#define SYSCON_PWM0SUBCTL_CLK2_EN_MASK           (0x4U)
#define SYSCON_PWM0SUBCTL_CLK2_EN_SHIFT          (2U)
/*! CLK2_EN - Enables PWM0 SUB Clock2
 *  0b0..Disable
 *  0b1..Enable
 */
#define SYSCON_PWM0SUBCTL_CLK2_EN(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_PWM0SUBCTL_CLK2_EN_SHIFT)) & SYSCON_PWM0SUBCTL_CLK2_EN_MASK)

#define SYSCON_PWM0SUBCTL_CLK3_EN_MASK           (0x8U)
#define SYSCON_PWM0SUBCTL_CLK3_EN_SHIFT          (3U)
/*! CLK3_EN - Enables PWM0 SUB Clock3
 *  0b0..Disable
 *  0b1..Enable
 */
#define SYSCON_PWM0SUBCTL_CLK3_EN(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_PWM0SUBCTL_CLK3_EN_SHIFT)) & SYSCON_PWM0SUBCTL_CLK3_EN_MASK)
/*! @} */

/*! @name CTIMERGLOBALSTARTEN - CTIMER Global Start Enable */
/*! @{ */

#define SYSCON_CTIMERGLOBALSTARTEN_CTIMER0_CLK_EN_MASK (0x1U)
#define SYSCON_CTIMERGLOBALSTARTEN_CTIMER0_CLK_EN_SHIFT (0U)
/*! CTIMER0_CLK_EN - Enables the CTIMER0 function clock
 *  0b0..Disable
 *  0b1..Enable
 */
#define SYSCON_CTIMERGLOBALSTARTEN_CTIMER0_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_CTIMERGLOBALSTARTEN_CTIMER0_CLK_EN_SHIFT)) & SYSCON_CTIMERGLOBALSTARTEN_CTIMER0_CLK_EN_MASK)

#define SYSCON_CTIMERGLOBALSTARTEN_CTIMER1_CLK_EN_MASK (0x2U)
#define SYSCON_CTIMERGLOBALSTARTEN_CTIMER1_CLK_EN_SHIFT (1U)
/*! CTIMER1_CLK_EN - Enables the CTIMER1 function clock
 *  0b0..Disable
 *  0b1..Enable
 */
#define SYSCON_CTIMERGLOBALSTARTEN_CTIMER1_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_CTIMERGLOBALSTARTEN_CTIMER1_CLK_EN_SHIFT)) & SYSCON_CTIMERGLOBALSTARTEN_CTIMER1_CLK_EN_MASK)

#define SYSCON_CTIMERGLOBALSTARTEN_CTIMER2_CLK_EN_MASK (0x4U)
#define SYSCON_CTIMERGLOBALSTARTEN_CTIMER2_CLK_EN_SHIFT (2U)
/*! CTIMER2_CLK_EN - Enables the CTIMER2 function clock
 *  0b0..Disable
 *  0b1..Enable
 */
#define SYSCON_CTIMERGLOBALSTARTEN_CTIMER2_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_CTIMERGLOBALSTARTEN_CTIMER2_CLK_EN_SHIFT)) & SYSCON_CTIMERGLOBALSTARTEN_CTIMER2_CLK_EN_MASK)
/*! @} */

/*! @name RAM_CTRL - RAM Control */
/*! @{ */

#define SYSCON_RAM_CTRL_RAMA_ECC_ENABLE_MASK     (0x1U)
#define SYSCON_RAM_CTRL_RAMA_ECC_ENABLE_SHIFT    (0U)
/*! RAMA_ECC_ENABLE - RAMA ECC enable. This bit takes effect when ECC phantom is true.
 *  0b0..ECC is disabled
 *  0b1..ECC is enabled
 */
#define SYSCON_RAM_CTRL_RAMA_ECC_ENABLE(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_RAM_CTRL_RAMA_ECC_ENABLE_SHIFT)) & SYSCON_RAM_CTRL_RAMA_ECC_ENABLE_MASK)

#define SYSCON_RAM_CTRL_RAMA_CG_OVERRIDE_MASK    (0x10000U)
#define SYSCON_RAM_CTRL_RAMA_CG_OVERRIDE_SHIFT   (16U)
/*! RAMA_CG_OVERRIDE - RAMA bank clock gating control
 *  0b0..Memory bank clock is gated automatically if no access more than 16 clock cycles
 *  0b1..Auto clock gating feature is disabled
 */
#define SYSCON_RAM_CTRL_RAMA_CG_OVERRIDE(x)      (((uint32_t)(((uint32_t)(x)) << SYSCON_RAM_CTRL_RAMA_CG_OVERRIDE_SHIFT)) & SYSCON_RAM_CTRL_RAMA_CG_OVERRIDE_MASK)

#define SYSCON_RAM_CTRL_RAMX_CG_OVERRIDE_MASK    (0x20000U)
#define SYSCON_RAM_CTRL_RAMX_CG_OVERRIDE_SHIFT   (17U)
/*! RAMX_CG_OVERRIDE - RAMX bank clock gating control
 *  0b0..Memory bank clock is gated automatically if no access more than 16 clock cycles
 *  0b1..Auto clock gating feature is disabled
 */
#define SYSCON_RAM_CTRL_RAMX_CG_OVERRIDE(x)      (((uint32_t)(((uint32_t)(x)) << SYSCON_RAM_CTRL_RAMX_CG_OVERRIDE_SHIFT)) & SYSCON_RAM_CTRL_RAMX_CG_OVERRIDE_MASK)

#define SYSCON_RAM_CTRL_RAMB_CG_OVERRIDE_MASK    (0x40000U)
#define SYSCON_RAM_CTRL_RAMB_CG_OVERRIDE_SHIFT   (18U)
/*! RAMB_CG_OVERRIDE - RAMB bank clock gating control
 *  0b0..Memory bank clock is gated automatically if no access more than 16 clock cycles
 *  0b1..Auto clock gating feature is disabled
 */
#define SYSCON_RAM_CTRL_RAMB_CG_OVERRIDE(x)      (((uint32_t)(((uint32_t)(x)) << SYSCON_RAM_CTRL_RAMB_CG_OVERRIDE_SHIFT)) & SYSCON_RAM_CTRL_RAMB_CG_OVERRIDE_MASK)
/*! @} */

/*! @name GRAY_CODE_LSB - Gray to Binary Converter Gray Code [31:0] */
/*! @{ */

#define SYSCON_GRAY_CODE_LSB_CODE_GRAY_31_0_MASK (0xFFFFFFFFU)
#define SYSCON_GRAY_CODE_LSB_CODE_GRAY_31_0_SHIFT (0U)
/*! CODE_GRAY_31_0 - Gray code [31:0] */
#define SYSCON_GRAY_CODE_LSB_CODE_GRAY_31_0(x)   (((uint32_t)(((uint32_t)(x)) << SYSCON_GRAY_CODE_LSB_CODE_GRAY_31_0_SHIFT)) & SYSCON_GRAY_CODE_LSB_CODE_GRAY_31_0_MASK)
/*! @} */

/*! @name GRAY_CODE_MSB - Gray to Binary Converter Gray Code [41:32] */
/*! @{ */

#define SYSCON_GRAY_CODE_MSB_CODE_GRAY_41_32_MASK (0x3FFU)
#define SYSCON_GRAY_CODE_MSB_CODE_GRAY_41_32_SHIFT (0U)
/*! CODE_GRAY_41_32 - Gray code [41:32] */
#define SYSCON_GRAY_CODE_MSB_CODE_GRAY_41_32(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_GRAY_CODE_MSB_CODE_GRAY_41_32_SHIFT)) & SYSCON_GRAY_CODE_MSB_CODE_GRAY_41_32_MASK)
/*! @} */

/*! @name BINARY_CODE_LSB - Gray to Binary Converter Binary Code [31:0] */
/*! @{ */

#define SYSCON_BINARY_CODE_LSB_CODE_BIN_31_0_MASK (0xFFFFFFFFU)
#define SYSCON_BINARY_CODE_LSB_CODE_BIN_31_0_SHIFT (0U)
/*! CODE_BIN_31_0 - Binary code [31:0] */
#define SYSCON_BINARY_CODE_LSB_CODE_BIN_31_0(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_BINARY_CODE_LSB_CODE_BIN_31_0_SHIFT)) & SYSCON_BINARY_CODE_LSB_CODE_BIN_31_0_MASK)
/*! @} */

/*! @name BINARY_CODE_MSB - Gray to Binary Converter Binary Code [41:32] */
/*! @{ */

#define SYSCON_BINARY_CODE_MSB_CODE_BIN_41_32_MASK (0x3FFU)
#define SYSCON_BINARY_CODE_MSB_CODE_BIN_41_32_SHIFT (0U)
/*! CODE_BIN_41_32 - Binary code [41:32] */
#define SYSCON_BINARY_CODE_MSB_CODE_BIN_41_32(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_BINARY_CODE_MSB_CODE_BIN_41_32_SHIFT)) & SYSCON_BINARY_CODE_MSB_CODE_BIN_41_32_MASK)
/*! @} */

/*! @name ELS_UDF - UDF Control */
/*! @{ */

#define SYSCON_ELS_UDF_KEY_SEL_MASK              (0x3U)
#define SYSCON_ELS_UDF_KEY_SEL_SHIFT             (0U)
/*! KEY_SEL - UDF KEY Select
 *  0b00, 0b01..DUK: UID[127:0]^RTL_CONST1[127:0]
 *  0b10..DeviceHSM
 *  0b11..NXP_mRoT
 */
#define SYSCON_ELS_UDF_KEY_SEL(x)                (((uint32_t)(((uint32_t)(x)) << SYSCON_ELS_UDF_KEY_SEL_SHIFT)) & SYSCON_ELS_UDF_KEY_SEL_MASK)

#define SYSCON_ELS_UDF_UID_HIDDEN_MASK           (0xF000000U)
#define SYSCON_ELS_UDF_UID_HIDDEN_SHIFT          (24U)
/*! UID_HIDDEN - UID register hidden control. Write values other than 1010b, locked the write of UID_HIDDEN until a system reset.
 *  0b1010..Enable the access of UID[127:0] register. All other value, disable the read/write of UID[127:0] register.
 */
#define SYSCON_ELS_UDF_UID_HIDDEN(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_ELS_UDF_UID_HIDDEN_SHIFT)) & SYSCON_ELS_UDF_UID_HIDDEN_MASK)

#define SYSCON_ELS_UDF_UDF_HIDDEN_MASK           (0xF0000000U)
#define SYSCON_ELS_UDF_UDF_HIDDEN_SHIFT          (28U)
/*! UDF_HIDDEN - UDF register hidden control. Write values other than 1010b, locked the write of UDF_HIDDEN until a system reset.
 *  0b1010..Enable the access of UDF register from APB bus. All other value, disable the read/write of UDF register from UDF APB bus.
 */
#define SYSCON_ELS_UDF_UDF_HIDDEN(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_ELS_UDF_UDF_HIDDEN_SHIFT)) & SYSCON_ELS_UDF_UDF_HIDDEN_MASK)
/*! @} */

/*! @name FLASH_CFG - Flash Configuration */
/*! @{ */

#define SYSCON_FLASH_CFG_IFR_ERASE_DIS_MASK      (0xFU)
#define SYSCON_FLASH_CFG_IFR_ERASE_DIS_SHIFT     (0U)
/*! IFR_ERASE_DIS - user IFR erase control
 *  0b0000..bit N enable IFR sector N erase(N=0-3).
 *  0b1111..bit N disable IFR sector N erase(N=0-3), write one lock.
 */
#define SYSCON_FLASH_CFG_IFR_ERASE_DIS(x)        (((uint32_t)(((uint32_t)(x)) << SYSCON_FLASH_CFG_IFR_ERASE_DIS_SHIFT)) & SYSCON_FLASH_CFG_IFR_ERASE_DIS_MASK)

#define SYSCON_FLASH_CFG_MASS_ERASE_DIS_MASK     (0x100U)
#define SYSCON_FLASH_CFG_MASS_ERASE_DIS_SHIFT    (8U)
/*! MASS_ERASE_DIS - Mass erase control
 *  0b0..Enables mass erase
 *  0b1..Disables mass erase, write one lock
 */
#define SYSCON_FLASH_CFG_MASS_ERASE_DIS(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_FLASH_CFG_MASS_ERASE_DIS_SHIFT)) & SYSCON_FLASH_CFG_MASS_ERASE_DIS_MASK)
/*! @} */

/*! @name ELS_UIDX_ELS_UID - Device UID 0..Device UID 3 */
/*! @{ */

#define SYSCON_ELS_UIDX_ELS_UID_UID0_MASK        (0xFFFFFFFFU)
#define SYSCON_ELS_UIDX_ELS_UID_UID0_SHIFT       (0U)
/*! UID0 - UID */
#define SYSCON_ELS_UIDX_ELS_UID_UID0(x)          (((uint32_t)(((uint32_t)(x)) << SYSCON_ELS_UIDX_ELS_UID_UID0_SHIFT)) & SYSCON_ELS_UIDX_ELS_UID_UID0_MASK)

#define SYSCON_ELS_UIDX_ELS_UID_UID1_MASK        (0xFFFFFFFFU)
#define SYSCON_ELS_UIDX_ELS_UID_UID1_SHIFT       (0U)
/*! UID1 - UID */
#define SYSCON_ELS_UIDX_ELS_UID_UID1(x)          (((uint32_t)(((uint32_t)(x)) << SYSCON_ELS_UIDX_ELS_UID_UID1_SHIFT)) & SYSCON_ELS_UIDX_ELS_UID_UID1_MASK)

#define SYSCON_ELS_UIDX_ELS_UID_UID2_MASK        (0xFFFFFFFFU)
#define SYSCON_ELS_UIDX_ELS_UID_UID2_SHIFT       (0U)
/*! UID2 - UID */
#define SYSCON_ELS_UIDX_ELS_UID_UID2(x)          (((uint32_t)(((uint32_t)(x)) << SYSCON_ELS_UIDX_ELS_UID_UID2_SHIFT)) & SYSCON_ELS_UIDX_ELS_UID_UID2_MASK)

#define SYSCON_ELS_UIDX_ELS_UID_UID3_MASK        (0xFFFFFFFFU)
#define SYSCON_ELS_UIDX_ELS_UID_UID3_SHIFT       (0U)
/*! UID3 - UID */
#define SYSCON_ELS_UIDX_ELS_UID_UID3(x)          (((uint32_t)(((uint32_t)(x)) << SYSCON_ELS_UIDX_ELS_UID_UID3_SHIFT)) & SYSCON_ELS_UIDX_ELS_UID_UID3_MASK)
/*! @} */

/* The count of SYSCON_ELS_UIDX_ELS_UID */
#define SYSCON_ELS_UIDX_ELS_UID_COUNT            (4U)

/*! @name BOOT_LOCKOUT_ADDR - When ROM address is below the Address Offset. The access to ROM is block if BOOT_LOCKOUT is LOCK. */
/*! @{ */

#define SYSCON_BOOT_LOCKOUT_ADDR_boot_lockout_addr_offset_addr_MASK (0xFFFFU)
#define SYSCON_BOOT_LOCKOUT_ADDR_boot_lockout_addr_offset_addr_SHIFT (0U)
/*! boot_lockout_addr_offset_addr - ROM lockout Address offset for unhidden ROM region */
#define SYSCON_BOOT_LOCKOUT_ADDR_boot_lockout_addr_offset_addr(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_BOOT_LOCKOUT_ADDR_boot_lockout_addr_offset_addr_SHIFT)) & SYSCON_BOOT_LOCKOUT_ADDR_boot_lockout_addr_offset_addr_MASK)
/*! @} */

/*! @name BOOT_LOCKOUT_ADDR_DP - BOOT_LOCKOUT_ADDR (Duplicate) */
/*! @{ */

#define SYSCON_BOOT_LOCKOUT_ADDR_DP_boot_lockout_addr_offset_dp_addr_MASK (0xFFFFU)
#define SYSCON_BOOT_LOCKOUT_ADDR_DP_boot_lockout_addr_offset_dp_addr_SHIFT (0U)
/*! boot_lockout_addr_offset_dp_addr - ROM lockout duplicate Address offset for unhidden ROM region */
#define SYSCON_BOOT_LOCKOUT_ADDR_DP_boot_lockout_addr_offset_dp_addr(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_BOOT_LOCKOUT_ADDR_DP_boot_lockout_addr_offset_dp_addr_SHIFT)) & SYSCON_BOOT_LOCKOUT_ADDR_DP_boot_lockout_addr_offset_dp_addr_MASK)
/*! @} */

/*! @name BOOT_LOCKOUT - Control write access to BOOT_LOCKOUT_ADDR and BOOT_LOCKOUT_ADDR registers and ROM memory. */
/*! @{ */

#define SYSCON_BOOT_LOCKOUT_boot_lockout_lock_addr_MASK (0xFFFFFFFFU)
#define SYSCON_BOOT_LOCKOUT_boot_lockout_lock_addr_SHIFT (0U)
/*! boot_lockout_lock_addr - ROM unlock code to unlock writing of ROM address offset */
#define SYSCON_BOOT_LOCKOUT_boot_lockout_lock_addr(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_BOOT_LOCKOUT_boot_lockout_lock_addr_SHIFT)) & SYSCON_BOOT_LOCKOUT_boot_lockout_lock_addr_MASK)
/*! @} */

/*! @name ROP_STATE - ROP State Register */
/*! @{ */

#define SYSCON_ROP_STATE_ROP_STATE_MASK          (0xFFFFFFFFU)
#define SYSCON_ROP_STATE_ROP_STATE_SHIFT         (0U)
/*! ROP_STATE - ROP state */
#define SYSCON_ROP_STATE_ROP_STATE(x)            (((uint32_t)(((uint32_t)(x)) << SYSCON_ROP_STATE_ROP_STATE_SHIFT)) & SYSCON_ROP_STATE_ROP_STATE_MASK)
/*! @} */

/*! @name OVP_PAD_STATE - OVP_PAD_STATE */
/*! @{ */

#define SYSCON_OVP_PAD_STATE_OVP_PAD_STATE_MASK  (0xFFFFFFFFU)
#define SYSCON_OVP_PAD_STATE_OVP_PAD_STATE_SHIFT (0U)
/*! OVP_PAD_STATE - OVP_PAD_STATE */
#define SYSCON_OVP_PAD_STATE_OVP_PAD_STATE(x)    (((uint32_t)(((uint32_t)(x)) << SYSCON_OVP_PAD_STATE_OVP_PAD_STATE_SHIFT)) & SYSCON_OVP_PAD_STATE_OVP_PAD_STATE_MASK)
/*! @} */

/*! @name PROBE_STATE - PROBE_STATE */
/*! @{ */

#define SYSCON_PROBE_STATE_PROBE_STATE_MASK      (0xFFFFFFFFU)
#define SYSCON_PROBE_STATE_PROBE_STATE_SHIFT     (0U)
/*! PROBE_STATE - PROBE_STATE */
#define SYSCON_PROBE_STATE_PROBE_STATE(x)        (((uint32_t)(((uint32_t)(x)) << SYSCON_PROBE_STATE_PROBE_STATE_SHIFT)) & SYSCON_PROBE_STATE_PROBE_STATE_MASK)
/*! @} */

/*! @name FT_STATE_A - FT_STATE_A */
/*! @{ */

#define SYSCON_FT_STATE_A_FT_STATE_A_MASK        (0xFFFFFFFFU)
#define SYSCON_FT_STATE_A_FT_STATE_A_SHIFT       (0U)
/*! FT_STATE_A - FT_STATE_A */
#define SYSCON_FT_STATE_A_FT_STATE_A(x)          (((uint32_t)(((uint32_t)(x)) << SYSCON_FT_STATE_A_FT_STATE_A_SHIFT)) & SYSCON_FT_STATE_A_FT_STATE_A_MASK)
/*! @} */

/*! @name FT_STATE_B - FT_STATE_B */
/*! @{ */

#define SYSCON_FT_STATE_B_FT_STATE_B_MASK        (0xFFFFFFFFU)
#define SYSCON_FT_STATE_B_FT_STATE_B_SHIFT       (0U)
/*! FT_STATE_B - FT_STATE_B */
#define SYSCON_FT_STATE_B_FT_STATE_B(x)          (((uint32_t)(((uint32_t)(x)) << SYSCON_FT_STATE_B_FT_STATE_B_SHIFT)) & SYSCON_FT_STATE_B_FT_STATE_B_MASK)
/*! @} */

/*! @name SRAM_XEN - RAM XEN Control */
/*! @{ */

#define SYSCON_SRAM_XEN_RAMX0_XEN_MASK           (0x1U)
#define SYSCON_SRAM_XEN_RAMX0_XEN_SHIFT          (0U)
/*! RAMX0_XEN - RAMX0 Execute permission control.
 *  0b0..Execute permission is disabled, R/W are enabled.
 *  0b1..Execute permission is enabled, R/W/X are enabled.
 */
#define SYSCON_SRAM_XEN_RAMX0_XEN(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_RAMX0_XEN_SHIFT)) & SYSCON_SRAM_XEN_RAMX0_XEN_MASK)

#define SYSCON_SRAM_XEN_RAMX1_XEN_MASK           (0x2U)
#define SYSCON_SRAM_XEN_RAMX1_XEN_SHIFT          (1U)
/*! RAMX1_XEN - RAMX1 Execute permission control.
 *  0b0..Execute permission is disabled, R/W are enabled.
 *  0b1..Execute permission is enabled, R/W/X are enabled.
 */
#define SYSCON_SRAM_XEN_RAMX1_XEN(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_RAMX1_XEN_SHIFT)) & SYSCON_SRAM_XEN_RAMX1_XEN_MASK)

#define SYSCON_SRAM_XEN_RAMA0_XEN_MASK           (0x4U)
#define SYSCON_SRAM_XEN_RAMA0_XEN_SHIFT          (2U)
/*! RAMA0_XEN - RAMA0 Execute permission control.
 *  0b0..Execute permission is disabled, R/W are enabled.
 *  0b1..Execute permission is enabled, R/W/X are enabled.
 */
#define SYSCON_SRAM_XEN_RAMA0_XEN(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_RAMA0_XEN_SHIFT)) & SYSCON_SRAM_XEN_RAMA0_XEN_MASK)

#define SYSCON_SRAM_XEN_RAMA1_XEN_MASK           (0x8U)
#define SYSCON_SRAM_XEN_RAMA1_XEN_SHIFT          (3U)
/*! RAMA1_XEN - RAMA1 Execute permission control.
 *  0b0..Execute permission is disabled, R/W are enabled.
 *  0b1..Execute permission is enabled, R/W/X are enabled.
 */
#define SYSCON_SRAM_XEN_RAMA1_XEN(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_RAMA1_XEN_SHIFT)) & SYSCON_SRAM_XEN_RAMA1_XEN_MASK)

#define SYSCON_SRAM_XEN_RAMB0_XEN_MASK           (0x10U)
#define SYSCON_SRAM_XEN_RAMB0_XEN_SHIFT          (4U)
/*! RAMB0_XEN - RAMB0 Executable Permission Control
 *  0b0..Execute permission is disabled, R/W are enabled
 *  0b1..Execute permission is enabled, R/W/X are enabled
 */
#define SYSCON_SRAM_XEN_RAMB0_XEN(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_RAMB0_XEN_SHIFT)) & SYSCON_SRAM_XEN_RAMB0_XEN_MASK)

#define SYSCON_SRAM_XEN_RAMA2_XEN_MASK           (0x20U)
#define SYSCON_SRAM_XEN_RAMA2_XEN_SHIFT          (5U)
/*! RAMA2_XEN - RAMA1 Execute permission control.
 *  0b0..Execute permission is disabled, R/W are enabled.
 *  0b1..Execute permission is enabled, R/W/X are enabled.
 */
#define SYSCON_SRAM_XEN_RAMA2_XEN(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_RAMA2_XEN_SHIFT)) & SYSCON_SRAM_XEN_RAMA2_XEN_MASK)

#define SYSCON_SRAM_XEN_RAMA3_XEN_MASK           (0x40U)
#define SYSCON_SRAM_XEN_RAMA3_XEN_SHIFT          (6U)
/*! RAMA3_XEN - RAMA1 Execute permission control.
 *  0b0..Execute permission is disabled, R/W are enabled.
 *  0b1..Execute permission is enabled, R/W/X are enabled.
 */
#define SYSCON_SRAM_XEN_RAMA3_XEN(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_RAMA3_XEN_SHIFT)) & SYSCON_SRAM_XEN_RAMA3_XEN_MASK)

#define SYSCON_SRAM_XEN_RAMB1_XEN_MASK           (0x80U)
#define SYSCON_SRAM_XEN_RAMB1_XEN_SHIFT          (7U)
/*! RAMB1_XEN - RAMB1 Executable Permission Control
 *  0b0..Execute permission is disabled, R/W are enabled
 *  0b1..Execute permission is enabled, R/W/X are enabled
 */
#define SYSCON_SRAM_XEN_RAMB1_XEN(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_RAMB1_XEN_SHIFT)) & SYSCON_SRAM_XEN_RAMB1_XEN_MASK)

#define SYSCON_SRAM_XEN_RAMB2_XEN_MASK           (0x100U)
#define SYSCON_SRAM_XEN_RAMB2_XEN_SHIFT          (8U)
/*! RAMB2_XEN - RAMB2 Executable Permission Control
 *  0b0..Execute permission is disabled, R/W are enabled
 *  0b1..Execute permission is enabled, R/W/X are enabled
 */
#define SYSCON_SRAM_XEN_RAMB2_XEN(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_RAMB2_XEN_SHIFT)) & SYSCON_SRAM_XEN_RAMB2_XEN_MASK)

#define SYSCON_SRAM_XEN_RAMB3_XEN_MASK           (0x200U)
#define SYSCON_SRAM_XEN_RAMB3_XEN_SHIFT          (9U)
/*! RAMB3_XEN - RAMB3 and RAMB4 Interleaved Executable Permission Control
 *  0b0..Execute permission is disabled, R/W are enabled
 *  0b1..Execute permission is enabled, R/W/X are enabled
 */
#define SYSCON_SRAM_XEN_RAMB3_XEN(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_RAMB3_XEN_SHIFT)) & SYSCON_SRAM_XEN_RAMB3_XEN_MASK)

#define SYSCON_SRAM_XEN_LOCK_MASK                (0x80000000U)
#define SYSCON_SRAM_XEN_LOCK_SHIFT               (31U)
/*! LOCK - This 1-bit field provides a mechanism to limit writes to the this register (and
 *    SRAM_XEN_DP) to protect its contents. Once set, this bit remains asserted until the next reset.
 *  0b0..This register is not locked and can be altered.
 *  0b1..This register is locked and cannot be altered.
 */
#define SYSCON_SRAM_XEN_LOCK(x)                  (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_LOCK_SHIFT)) & SYSCON_SRAM_XEN_LOCK_MASK)
/*! @} */

/*! @name SRAM_XEN_DP - RAM XEN Control (Duplicate) */
/*! @{ */

#define SYSCON_SRAM_XEN_DP_RAMX0_XEN_DP_MASK     (0x1U)
#define SYSCON_SRAM_XEN_DP_RAMX0_XEN_DP_SHIFT    (0U)
/*! RAMX0_XEN_DP - Refer to RAMX0_XEN for more details. */
#define SYSCON_SRAM_XEN_DP_RAMX0_XEN_DP(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_DP_RAMX0_XEN_DP_SHIFT)) & SYSCON_SRAM_XEN_DP_RAMX0_XEN_DP_MASK)

#define SYSCON_SRAM_XEN_DP_RAMX1_XEN_DP_MASK     (0x2U)
#define SYSCON_SRAM_XEN_DP_RAMX1_XEN_DP_SHIFT    (1U)
/*! RAMX1_XEN_DP - Refer to RAMX1_XEN for more details. */
#define SYSCON_SRAM_XEN_DP_RAMX1_XEN_DP(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_DP_RAMX1_XEN_DP_SHIFT)) & SYSCON_SRAM_XEN_DP_RAMX1_XEN_DP_MASK)

#define SYSCON_SRAM_XEN_DP_RAMA0_XEN_DP_MASK     (0x4U)
#define SYSCON_SRAM_XEN_DP_RAMA0_XEN_DP_SHIFT    (2U)
/*! RAMA0_XEN_DP - Refer to RAMA0_XEN for more details. */
#define SYSCON_SRAM_XEN_DP_RAMA0_XEN_DP(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_DP_RAMA0_XEN_DP_SHIFT)) & SYSCON_SRAM_XEN_DP_RAMA0_XEN_DP_MASK)

#define SYSCON_SRAM_XEN_DP_RAMA1_XEN_DP_MASK     (0x8U)
#define SYSCON_SRAM_XEN_DP_RAMA1_XEN_DP_SHIFT    (3U)
/*! RAMA1_XEN_DP - Refer to RAMA1_XEN for more details. */
#define SYSCON_SRAM_XEN_DP_RAMA1_XEN_DP(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_DP_RAMA1_XEN_DP_SHIFT)) & SYSCON_SRAM_XEN_DP_RAMA1_XEN_DP_MASK)

#define SYSCON_SRAM_XEN_DP_RAMB0_XEN_DP_MASK     (0x10U)
#define SYSCON_SRAM_XEN_DP_RAMB0_XEN_DP_SHIFT    (4U)
/*! RAMB0_XEN_DP - Refer to RAMB0_XEN for more details. */
#define SYSCON_SRAM_XEN_DP_RAMB0_XEN_DP(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_DP_RAMB0_XEN_DP_SHIFT)) & SYSCON_SRAM_XEN_DP_RAMB0_XEN_DP_MASK)

#define SYSCON_SRAM_XEN_DP_RAMA2_XEN_DP_MASK     (0x20U)
#define SYSCON_SRAM_XEN_DP_RAMA2_XEN_DP_SHIFT    (5U)
/*! RAMA2_XEN_DP - Refer to RAMA1_XEN for more details. */
#define SYSCON_SRAM_XEN_DP_RAMA2_XEN_DP(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_DP_RAMA2_XEN_DP_SHIFT)) & SYSCON_SRAM_XEN_DP_RAMA2_XEN_DP_MASK)

#define SYSCON_SRAM_XEN_DP_RAMA3_XEN_DP_MASK     (0x40U)
#define SYSCON_SRAM_XEN_DP_RAMA3_XEN_DP_SHIFT    (6U)
/*! RAMA3_XEN_DP - Refer to RAMA1_XEN for more details. */
#define SYSCON_SRAM_XEN_DP_RAMA3_XEN_DP(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_DP_RAMA3_XEN_DP_SHIFT)) & SYSCON_SRAM_XEN_DP_RAMA3_XEN_DP_MASK)

#define SYSCON_SRAM_XEN_DP_RAMB1_XEN_DP_MASK     (0x80U)
#define SYSCON_SRAM_XEN_DP_RAMB1_XEN_DP_SHIFT    (7U)
/*! RAMB1_XEN_DP - Refer to RAMB1_XEN for more details. */
#define SYSCON_SRAM_XEN_DP_RAMB1_XEN_DP(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_DP_RAMB1_XEN_DP_SHIFT)) & SYSCON_SRAM_XEN_DP_RAMB1_XEN_DP_MASK)

#define SYSCON_SRAM_XEN_DP_RAMB2_XEN_DP_MASK     (0x100U)
#define SYSCON_SRAM_XEN_DP_RAMB2_XEN_DP_SHIFT    (8U)
/*! RAMB2_XEN_DP - Refer to RAMB2_XEN for more details. */
#define SYSCON_SRAM_XEN_DP_RAMB2_XEN_DP(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_DP_RAMB2_XEN_DP_SHIFT)) & SYSCON_SRAM_XEN_DP_RAMB2_XEN_DP_MASK)

#define SYSCON_SRAM_XEN_DP_RAMB3_XEN_DP_MASK     (0x200U)
#define SYSCON_SRAM_XEN_DP_RAMB3_XEN_DP_SHIFT    (9U)
/*! RAMB3_XEN_DP - Refer to RAMB3_XEN for more details. */
#define SYSCON_SRAM_XEN_DP_RAMB3_XEN_DP(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_SRAM_XEN_DP_RAMB3_XEN_DP_SHIFT)) & SYSCON_SRAM_XEN_DP_RAMB3_XEN_DP_MASK)
/*! @} */

/*! @name CSS_OTP_LC_STATE - Life Cycle State Register */
/*! @{ */

#define SYSCON_CSS_OTP_LC_STATE_OTP_LC_STATE_MASK (0xFFU)
#define SYSCON_CSS_OTP_LC_STATE_OTP_LC_STATE_SHIFT (0U)
/*! OTP_LC_STATE - OTP life cycle state */
#define SYSCON_CSS_OTP_LC_STATE_OTP_LC_STATE(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_CSS_OTP_LC_STATE_OTP_LC_STATE_SHIFT)) & SYSCON_CSS_OTP_LC_STATE_OTP_LC_STATE_MASK)
/*! @} */

/*! @name CSS_OTP_LC_STATE_DP - Life Cycle State Register (Duplicate) */
/*! @{ */

#define SYSCON_CSS_OTP_LC_STATE_DP_OTP_LC_STATE_DP_MASK (0xFFU)
#define SYSCON_CSS_OTP_LC_STATE_DP_OTP_LC_STATE_DP_SHIFT (0U)
/*! OTP_LC_STATE_DP - OTP life cycle state */
#define SYSCON_CSS_OTP_LC_STATE_DP_OTP_LC_STATE_DP(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_CSS_OTP_LC_STATE_DP_OTP_LC_STATE_DP_SHIFT)) & SYSCON_CSS_OTP_LC_STATE_DP_OTP_LC_STATE_DP_MASK)
/*! @} */

/*! @name CSS_BOOT_RETRY_CNT - CSS Boot Retry Counter */
/*! @{ */

#define SYSCON_CSS_BOOT_RETRY_CNT_BOOT_RETRY_CNT_MASK (0xFU)
#define SYSCON_CSS_BOOT_RETRY_CNT_BOOT_RETRY_CNT_SHIFT (0U)
/*! BOOT_RETRY_CNT - Boot retry counter bit. */
#define SYSCON_CSS_BOOT_RETRY_CNT_BOOT_RETRY_CNT(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_CSS_BOOT_RETRY_CNT_BOOT_RETRY_CNT_SHIFT)) & SYSCON_CSS_BOOT_RETRY_CNT_BOOT_RETRY_CNT_MASK)
/*! @} */

/*! @name CSS_BOOT_STATE_LOCK - CSS Boot State Lock Down */
/*! @{ */

#define SYSCON_CSS_BOOT_STATE_LOCK_BOOT_STATE_LOCK_MASK (0xFU)
#define SYSCON_CSS_BOOT_STATE_LOCK_BOOT_STATE_LOCK_SHIFT (0U)
/*! BOOT_STATE_LOCK - Boot state lock down bit */
#define SYSCON_CSS_BOOT_STATE_LOCK_BOOT_STATE_LOCK(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_CSS_BOOT_STATE_LOCK_BOOT_STATE_LOCK_SHIFT)) & SYSCON_CSS_BOOT_STATE_LOCK_BOOT_STATE_LOCK_MASK)
/*! @} */

/*! @name CSS_BOOT_STATE0 - CSS Boot State */
/*! @{ */

#define SYSCON_CSS_BOOT_STATE0_BOOT_STATE_MASK   (0xFFFFFFFFU)
#define SYSCON_CSS_BOOT_STATE0_BOOT_STATE_SHIFT  (0U)
/*! BOOT_STATE - Boot state record bit */
#define SYSCON_CSS_BOOT_STATE0_BOOT_STATE(x)     (((uint32_t)(((uint32_t)(x)) << SYSCON_CSS_BOOT_STATE0_BOOT_STATE_SHIFT)) & SYSCON_CSS_BOOT_STATE0_BOOT_STATE_MASK)
/*! @} */

/*! @name CSS_BOOT_STATE1 - CSS Boot State */
/*! @{ */

#define SYSCON_CSS_BOOT_STATE1_BOOT_STATE_MASK   (0xFFFFFFFFU)
#define SYSCON_CSS_BOOT_STATE1_BOOT_STATE_SHIFT  (0U)
/*! BOOT_STATE - Boot state record bit */
#define SYSCON_CSS_BOOT_STATE1_BOOT_STATE(x)     (((uint32_t)(((uint32_t)(x)) << SYSCON_CSS_BOOT_STATE1_BOOT_STATE_SHIFT)) & SYSCON_CSS_BOOT_STATE1_BOOT_STATE_MASK)
/*! @} */

/*! @name CSS_BOOT_STATE2 - CSS Boot State */
/*! @{ */

#define SYSCON_CSS_BOOT_STATE2_BOOT_STATE_MASK   (0xFFFFFFFFU)
#define SYSCON_CSS_BOOT_STATE2_BOOT_STATE_SHIFT  (0U)
/*! BOOT_STATE - Boot state record bit. */
#define SYSCON_CSS_BOOT_STATE2_BOOT_STATE(x)     (((uint32_t)(((uint32_t)(x)) << SYSCON_CSS_BOOT_STATE2_BOOT_STATE_SHIFT)) & SYSCON_CSS_BOOT_STATE2_BOOT_STATE_MASK)
/*! @} */

/*! @name CSS_BOOT_STATE3 - CSS Boot State */
/*! @{ */

#define SYSCON_CSS_BOOT_STATE3_BOOT_STATE_MASK   (0xFFFFFFFFU)
#define SYSCON_CSS_BOOT_STATE3_BOOT_STATE_SHIFT  (0U)
/*! BOOT_STATE - Boot state record bit. */
#define SYSCON_CSS_BOOT_STATE3_BOOT_STATE(x)     (((uint32_t)(((uint32_t)(x)) << SYSCON_CSS_BOOT_STATE3_BOOT_STATE_SHIFT)) & SYSCON_CSS_BOOT_STATE3_BOOT_STATE_MASK)
/*! @} */

/*! @name DEBUG_LOCK_EN - Control Write Access to Security */
/*! @{ */

#define SYSCON_DEBUG_LOCK_EN_LOCK_ALL_MASK       (0xFU)
#define SYSCON_DEBUG_LOCK_EN_LOCK_ALL_SHIFT      (0U)
/*! LOCK_ALL - Controls write access to the security registers
 *  0b0000..Any other value than b1010: disables write access to all registers
 *  0b1010..1010: Enables write access to all registers
 */
#define SYSCON_DEBUG_LOCK_EN_LOCK_ALL(x)         (((uint32_t)(((uint32_t)(x)) << SYSCON_DEBUG_LOCK_EN_LOCK_ALL_SHIFT)) & SYSCON_DEBUG_LOCK_EN_LOCK_ALL_MASK)
/*! @} */

/*! @name DEBUG_FEATURES - Cortex Debug Features Control */
/*! @{ */

#define SYSCON_DEBUG_FEATURES_CPU0_DBGEN_MASK    (0x3U)
#define SYSCON_DEBUG_FEATURES_CPU0_DBGEN_SHIFT   (0U)
/*! CPU0_DBGEN - CPU0 invasive debug control
 *  0b00..Disables debug
 *  0b01..Disables debug
 *  0b10..Enables debug
 *  0b11..Disables debug
 */
#define SYSCON_DEBUG_FEATURES_CPU0_DBGEN(x)      (((uint32_t)(((uint32_t)(x)) << SYSCON_DEBUG_FEATURES_CPU0_DBGEN_SHIFT)) & SYSCON_DEBUG_FEATURES_CPU0_DBGEN_MASK)

#define SYSCON_DEBUG_FEATURES_CPU0_NIDEN_MASK    (0xCU)
#define SYSCON_DEBUG_FEATURES_CPU0_NIDEN_SHIFT   (2U)
/*! CPU0_NIDEN - CPU0 non-invasive debug control
 *  0b00..Disables debug
 *  0b01..Disables debug
 *  0b10..Enables debug
 *  0b11..Disables debug
 */
#define SYSCON_DEBUG_FEATURES_CPU0_NIDEN(x)      (((uint32_t)(((uint32_t)(x)) << SYSCON_DEBUG_FEATURES_CPU0_NIDEN_SHIFT)) & SYSCON_DEBUG_FEATURES_CPU0_NIDEN_MASK)

#define SYSCON_DEBUG_FEATURES_CPU0_SPIDEN_MASK   (0x30U)
#define SYSCON_DEBUG_FEATURES_CPU0_SPIDEN_SHIFT  (4U)
/*! CPU0_SPIDEN - CPU0 secure privileged invasive debug control
 *  0b01..Disables debug
 *  0b10..Enables debug
 */
#define SYSCON_DEBUG_FEATURES_CPU0_SPIDEN(x)     (((uint32_t)(((uint32_t)(x)) << SYSCON_DEBUG_FEATURES_CPU0_SPIDEN_SHIFT)) & SYSCON_DEBUG_FEATURES_CPU0_SPIDEN_MASK)

#define SYSCON_DEBUG_FEATURES_CPU0_SPNIDEN_MASK  (0xC0U)
#define SYSCON_DEBUG_FEATURES_CPU0_SPNIDEN_SHIFT (6U)
/*! CPU0_SPNIDEN - CPU0 secure privileged non-invasive debug control
 *  0b01..Disables debug
 *  0b10..Enables debug
 */
#define SYSCON_DEBUG_FEATURES_CPU0_SPNIDEN(x)    (((uint32_t)(((uint32_t)(x)) << SYSCON_DEBUG_FEATURES_CPU0_SPNIDEN_SHIFT)) & SYSCON_DEBUG_FEATURES_CPU0_SPNIDEN_MASK)

#define SYSCON_DEBUG_FEATURES_IPG_DEBUGEN_CM0_SEL_MASK (0x3000000U)
#define SYSCON_DEBUG_FEATURES_IPG_DEBUGEN_CM0_SEL_SHIFT (24U)
/*! IPG_DEBUGEN_CM0_SEL - IPG debug cm0 enable control
 *  0b00..CM0 IPG debug disable
 *  0b01..CM0 IPG debug disable
 *  0b10..CM0 IPG debug enable
 *  0b11..CM0 IPG debug disable
 */
#define SYSCON_DEBUG_FEATURES_IPG_DEBUGEN_CM0_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_DEBUG_FEATURES_IPG_DEBUGEN_CM0_SEL_SHIFT)) & SYSCON_DEBUG_FEATURES_IPG_DEBUGEN_CM0_SEL_MASK)

#define SYSCON_DEBUG_FEATURES_IPG_DEBUGEN_CM33_SEL_MASK (0xC000000U)
#define SYSCON_DEBUG_FEATURES_IPG_DEBUGEN_CM33_SEL_SHIFT (26U)
/*! IPG_DEBUGEN_CM33_SEL - IPG debug cm33 enable control
 *  0b00..CM33 IPG debug disable
 *  0b01..CM33 IPG debug disable
 *  0b10..CM33 IPG debug enable
 *  0b11..CM33 IPG debug disable
 */
#define SYSCON_DEBUG_FEATURES_IPG_DEBUGEN_CM33_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_DEBUG_FEATURES_IPG_DEBUGEN_CM33_SEL_SHIFT)) & SYSCON_DEBUG_FEATURES_IPG_DEBUGEN_CM33_SEL_MASK)
/*! @} */

/*! @name DEBUG_FEATURES_DP - Cortex Debug Features Control (Duplicate) */
/*! @{ */

#define SYSCON_DEBUG_FEATURES_DP_CPU0_DBGEN_MASK (0x3U)
#define SYSCON_DEBUG_FEATURES_DP_CPU0_DBGEN_SHIFT (0U)
/*! CPU0_DBGEN - CPU0 invasive debug control
 *  0b00..Disables debug
 *  0b01..Disables debug
 *  0b10..Enables debug
 *  0b11..Disables debug
 */
#define SYSCON_DEBUG_FEATURES_DP_CPU0_DBGEN(x)   (((uint32_t)(((uint32_t)(x)) << SYSCON_DEBUG_FEATURES_DP_CPU0_DBGEN_SHIFT)) & SYSCON_DEBUG_FEATURES_DP_CPU0_DBGEN_MASK)

#define SYSCON_DEBUG_FEATURES_DP_CPU0_NIDEN_MASK (0xCU)
#define SYSCON_DEBUG_FEATURES_DP_CPU0_NIDEN_SHIFT (2U)
/*! CPU0_NIDEN - CPU0 non-invasive debug control
 *  0b00..Disables debug
 *  0b01..Disables debug
 *  0b10..Enables debug
 *  0b11..Disables debug
 */
#define SYSCON_DEBUG_FEATURES_DP_CPU0_NIDEN(x)   (((uint32_t)(((uint32_t)(x)) << SYSCON_DEBUG_FEATURES_DP_CPU0_NIDEN_SHIFT)) & SYSCON_DEBUG_FEATURES_DP_CPU0_NIDEN_MASK)

#define SYSCON_DEBUG_FEATURES_DP_CPU0_SPIDEN_MASK (0x30U)
#define SYSCON_DEBUG_FEATURES_DP_CPU0_SPIDEN_SHIFT (4U)
/*! CPU0_SPIDEN - CPU0 secure privileged invasive debug control
 *  0b01..Disables debug
 *  0b10..Enables debug
 */
#define SYSCON_DEBUG_FEATURES_DP_CPU0_SPIDEN(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_DEBUG_FEATURES_DP_CPU0_SPIDEN_SHIFT)) & SYSCON_DEBUG_FEATURES_DP_CPU0_SPIDEN_MASK)

#define SYSCON_DEBUG_FEATURES_DP_CPU0_SPNIDEN_MASK (0xC0U)
#define SYSCON_DEBUG_FEATURES_DP_CPU0_SPNIDEN_SHIFT (6U)
/*! CPU0_SPNIDEN - CPU0 secure privileged non-invasive debug control
 *  0b01..Disables debug
 *  0b10..Enables debug
 */
#define SYSCON_DEBUG_FEATURES_DP_CPU0_SPNIDEN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_DEBUG_FEATURES_DP_CPU0_SPNIDEN_SHIFT)) & SYSCON_DEBUG_FEATURES_DP_CPU0_SPNIDEN_MASK)

#define SYSCON_DEBUG_FEATURES_DP_IPG_DEBUGEN_CM0_SEL_MASK (0x3000000U)
#define SYSCON_DEBUG_FEATURES_DP_IPG_DEBUGEN_CM0_SEL_SHIFT (24U)
/*! IPG_DEBUGEN_CM0_SEL - IPG debug cm0 enable control
 *  0b00..CM0 IPG debug disable
 *  0b01..CM0 IPG debug disable
 *  0b10..CM0 IPG debug enable
 *  0b11..CM0 IPG debug disable
 */
#define SYSCON_DEBUG_FEATURES_DP_IPG_DEBUGEN_CM0_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_DEBUG_FEATURES_DP_IPG_DEBUGEN_CM0_SEL_SHIFT)) & SYSCON_DEBUG_FEATURES_DP_IPG_DEBUGEN_CM0_SEL_MASK)

#define SYSCON_DEBUG_FEATURES_DP_IPG_DEBUGEN_CM33_SEL_MASK (0xC000000U)
#define SYSCON_DEBUG_FEATURES_DP_IPG_DEBUGEN_CM33_SEL_SHIFT (26U)
/*! IPG_DEBUGEN_CM33_SEL - IPG debug cm33 enable control
 *  0b00..CM33 IPG debug disable
 *  0b01..CM33 IPG debug disable
 *  0b10..CM33 IPG debug enable
 *  0b11..CM33 IPG debug disable
 */
#define SYSCON_DEBUG_FEATURES_DP_IPG_DEBUGEN_CM33_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_DEBUG_FEATURES_DP_IPG_DEBUGEN_CM33_SEL_SHIFT)) & SYSCON_DEBUG_FEATURES_DP_IPG_DEBUGEN_CM33_SEL_MASK)
/*! @} */

/*! @name CODESECURITYPROTTEST - Security Code to Allow Test (Design for Testability) access. */
/*! @{ */

#define SYSCON_CODESECURITYPROTTEST_SEC_CODE_MASK (0xFFFFFFFFU)
#define SYSCON_CODESECURITYPROTTEST_SEC_CODE_SHIFT (0U)
/*! SEC_CODE - Security code to allow test access : 0x12345678.
 *  0b00000000000000000000000000000000..test access is not allowed.
 *  0b00010010001101000101011001111000..Security code to allow test access.
 */
#define SYSCON_CODESECURITYPROTTEST_SEC_CODE(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_CODESECURITYPROTTEST_SEC_CODE_SHIFT)) & SYSCON_CODESECURITYPROTTEST_SEC_CODE_MASK)
/*! @} */

/*! @name SWD_ACCESS_CPU0 - CPU0 Software Debug Access */
/*! @{ */

#define SYSCON_SWD_ACCESS_CPU0_SEC_CODE_MASK     (0xFFFFFFFFU)
#define SYSCON_SWD_ACCESS_CPU0_SEC_CODE_SHIFT    (0U)
/*! SEC_CODE - CPU0 SWD-AP: 0x12345678
 *  0b00000000000000000000000000000000..CPU0 DAP is not allowed. Reading back register is read as 0x5.
 *  0b00010010001101000101011001111000..Value to write to enable CPU0 SWD access. Reading back register is read as 0xA.
 */
#define SYSCON_SWD_ACCESS_CPU0_SEC_CODE(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_SWD_ACCESS_CPU0_SEC_CODE_SHIFT)) & SYSCON_SWD_ACCESS_CPU0_SEC_CODE_MASK)
/*! @} */

/*! @name DEBUG_AUTH_BEACON - Debug Authentication BEACON */
/*! @{ */

#define SYSCON_DEBUG_AUTH_BEACON_BEACON_MASK     (0xFFFFFFFFU)
#define SYSCON_DEBUG_AUTH_BEACON_BEACON_SHIFT    (0U)
/*! BEACON - Sets by the debug authentication code in ROM to pass the debug beacons (Credential
 *    Beacon and Authentication Beacon) to the application code.
 */
#define SYSCON_DEBUG_AUTH_BEACON_BEACON(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_DEBUG_AUTH_BEACON_BEACON_SHIFT)) & SYSCON_DEBUG_AUTH_BEACON_BEACON_MASK)
/*! @} */

/*! @name FLASHSIZECFG - Flash size configuration */
/*! @{ */

#define SYSCON_FLASHSIZECFG_MAXADDR0_MASK        (0xFFU)
#define SYSCON_FLASHSIZECFG_MAXADDR0_SHIFT       (0U)
/*! MAXADDR0 - Size of Flash Block 0. */
#define SYSCON_FLASHSIZECFG_MAXADDR0(x)          (((uint32_t)(((uint32_t)(x)) << SYSCON_FLASHSIZECFG_MAXADDR0_SHIFT)) & SYSCON_FLASHSIZECFG_MAXADDR0_MASK)
/*! @} */

/*! @name CONFIGLOCKOUT - Disable write access to MISCPHANTOM, MRCC_GLB_PRn . */
/*! @{ */

#define SYSCON_CONFIGLOCKOUT_LOCK_MASK           (0x1U)
#define SYSCON_CONFIGLOCKOUT_LOCK_SHIFT          (0U)
/*! LOCK - Disable write access to MISCPHANTOM, MRCC_GLB_PRn .
 *  0b0..Enable write access to MISCPHANTOM, MRCC_GLB_PRn .
 *  0b1..Disable write access to MISCPHANTOM, MRCC_GLB_PRn , write one lock.
 */
#define SYSCON_CONFIGLOCKOUT_LOCK(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_CONFIGLOCKOUT_LOCK_SHIFT)) & SYSCON_CONFIGLOCKOUT_LOCK_MASK)
/*! @} */

/*! @name MISCPHANTOM - MISC Phantom control register */
/*! @{ */

#define SYSCON_MISCPHANTOM_RAM_SIZE_MASK         (0x3U)
#define SYSCON_MISCPHANTOM_RAM_SIZE_SHIFT        (0U)
/*! RAM_SIZE - System RAM size phantom control.
 *  0b00..32KB (8KB SRAM A0 w/ ECC, 8KB SRAM A1, 16KB SRAM A2).
 *  0b01..64KB (8KB SRAM A0 w/ ECC, 8KB SRAM A1, 16KB SRAM A2, 32KB SRAM A3).
 *  0b10..128KB (all memories).
 *  0b11..128KB (all memories).
 */
#define SYSCON_MISCPHANTOM_RAM_SIZE(x)           (((uint32_t)(((uint32_t)(x)) << SYSCON_MISCPHANTOM_RAM_SIZE_SHIFT)) & SYSCON_MISCPHANTOM_RAM_SIZE_MASK)

#define SYSCON_MISCPHANTOM_RAMA_DIS_MASK         (0x4U)
#define SYSCON_MISCPHANTOM_RAMA_DIS_SHIFT        (2U)
/*! RAMA_DIS - SRAM A Disable
 *  0b0..To enable RAM A
 *  0b1..To disable RAM A( By clock gating )
 */
#define SYSCON_MISCPHANTOM_RAMA_DIS(x)           (((uint32_t)(((uint32_t)(x)) << SYSCON_MISCPHANTOM_RAMA_DIS_SHIFT)) & SYSCON_MISCPHANTOM_RAMA_DIS_MASK)

#define SYSCON_MISCPHANTOM_SRAMB0_DIS_MASK       (0x8U)
#define SYSCON_MISCPHANTOM_SRAMB0_DIS_SHIFT      (3U)
/*! SRAMB0_DIS - SRAM B0 Disable ( By Clock Gating )
 *  0b0..To enable SRAM B0 clock
 *  0b1..To disable SRAM B0 by clock gating
 */
#define SYSCON_MISCPHANTOM_SRAMB0_DIS(x)         (((uint32_t)(((uint32_t)(x)) << SYSCON_MISCPHANTOM_SRAMB0_DIS_SHIFT)) & SYSCON_MISCPHANTOM_SRAMB0_DIS_MASK)

#define SYSCON_MISCPHANTOM_RAMX_DIS_MASK         (0x10U)
#define SYSCON_MISCPHANTOM_RAMX_DIS_SHIFT        (4U)
/*! RAMX_DIS - SRAM X Disable
 *  0b0..To Enable RAM X( By clock gating )
 *  0b1..To disable RAM X ( By clock gating )
 */
#define SYSCON_MISCPHANTOM_RAMX_DIS(x)           (((uint32_t)(((uint32_t)(x)) << SYSCON_MISCPHANTOM_RAMX_DIS_SHIFT)) & SYSCON_MISCPHANTOM_RAMX_DIS_MASK)

#define SYSCON_MISCPHANTOM_RAMA_ECC_MASK         (0x100U)
#define SYSCON_MISCPHANTOM_RAMA_ECC_SHIFT        (8U)
/*! RAMA_ECC - RAMA ECC enable.
 *  0b0..peripheral is disable.
 *  0b1..peripheral is enable.
 */
#define SYSCON_MISCPHANTOM_RAMA_ECC(x)           (((uint32_t)(((uint32_t)(x)) << SYSCON_MISCPHANTOM_RAMA_ECC_SHIFT)) & SYSCON_MISCPHANTOM_RAMA_ECC_MASK)
/*! @} */

/*! @name JTAG_ID - JTAG Chip ID */
/*! @{ */

#define SYSCON_JTAG_ID_JTAG_ID_MASK              (0xFFFFFFFFU)
#define SYSCON_JTAG_ID_JTAG_ID_SHIFT             (0U)
/*! JTAG_ID - Indicates the JTAG Chip ID */
#define SYSCON_JTAG_ID_JTAG_ID(x)                (((uint32_t)(((uint32_t)(x)) << SYSCON_JTAG_ID_JTAG_ID_SHIFT)) & SYSCON_JTAG_ID_JTAG_ID_MASK)
/*! @} */

/*! @name DEVICE_TYPE - Device Type */
/*! @{ */

#define SYSCON_DEVICE_TYPE_DEVICE_TYPE_MASK      (0xFFFFFFFFU)
#define SYSCON_DEVICE_TYPE_DEVICE_TYPE_SHIFT     (0U)
/*! DEVICE_TYPE - Indicates the device type */
#define SYSCON_DEVICE_TYPE_DEVICE_TYPE(x)        (((uint32_t)(((uint32_t)(x)) << SYSCON_DEVICE_TYPE_DEVICE_TYPE_SHIFT)) & SYSCON_DEVICE_TYPE_DEVICE_TYPE_MASK)
/*! @} */

/*! @name DEVICE_ID0 - Device ID */
/*! @{ */

#define SYSCON_DEVICE_ID0_RAMSIZE_MASK           (0xFU)
#define SYSCON_DEVICE_ID0_RAMSIZE_SHIFT          (0U)
/*! RAMSIZE - Ram size */
#define SYSCON_DEVICE_ID0_RAMSIZE(x)             (((uint32_t)(((uint32_t)(x)) << SYSCON_DEVICE_ID0_RAMSIZE_SHIFT)) & SYSCON_DEVICE_ID0_RAMSIZE_MASK)

#define SYSCON_DEVICE_ID0_FLASHSIZE_MASK         (0xF0U)
#define SYSCON_DEVICE_ID0_FLASHSIZE_SHIFT        (4U)
/*! FLASHSIZE - Flash size */
#define SYSCON_DEVICE_ID0_FLASHSIZE(x)           (((uint32_t)(((uint32_t)(x)) << SYSCON_DEVICE_ID0_FLASHSIZE_SHIFT)) & SYSCON_DEVICE_ID0_FLASHSIZE_MASK)

#define SYSCON_DEVICE_ID0_ROM_REV_MINOR_MASK     (0xF00000U)
#define SYSCON_DEVICE_ID0_ROM_REV_MINOR_SHIFT    (20U)
/*! ROM_REV_MINOR - ROM revision. */
#define SYSCON_DEVICE_ID0_ROM_REV_MINOR(x)       (((uint32_t)(((uint32_t)(x)) << SYSCON_DEVICE_ID0_ROM_REV_MINOR_SHIFT)) & SYSCON_DEVICE_ID0_ROM_REV_MINOR_MASK)

#define SYSCON_DEVICE_ID0_CUSTOMER_RID_MASK      (0xF000000U)
#define SYSCON_DEVICE_ID0_CUSTOMER_RID_SHIFT     (24U)
/*! CUSTOMER_RID - Customer Revision ID */
#define SYSCON_DEVICE_ID0_CUSTOMER_RID(x)        (((uint32_t)(((uint32_t)(x)) << SYSCON_DEVICE_ID0_CUSTOMER_RID_SHIFT)) & SYSCON_DEVICE_ID0_CUSTOMER_RID_MASK)
/*! @} */

/*! @name DIEID - Chip Revision ID and Number */
/*! @{ */

#define SYSCON_DIEID_Minor_Rev_MASK              (0xFU)
#define SYSCON_DIEID_Minor_Rev_SHIFT             (0U)
/*! Minor_Rev - Chip metal revision ID */
#define SYSCON_DIEID_Minor_Rev(x)                (((uint32_t)(((uint32_t)(x)) << SYSCON_DIEID_Minor_Rev_SHIFT)) & SYSCON_DIEID_Minor_Rev_MASK)

#define SYSCON_DIEID_Major_Rev_MASK              (0xF0U)
#define SYSCON_DIEID_Major_Rev_SHIFT             (4U)
/*! Major_Rev - Chip metal Layer */
#define SYSCON_DIEID_Major_Rev(x)                (((uint32_t)(((uint32_t)(x)) << SYSCON_DIEID_Major_Rev_SHIFT)) & SYSCON_DIEID_Major_Rev_MASK)

#define SYSCON_DIEID_MCO_NUM_IN_DIE_ID_MASK      (0xFFFFF00U)
#define SYSCON_DIEID_MCO_NUM_IN_DIE_ID_SHIFT     (8U)
/*! MCO_NUM_IN_DIE_ID - Chip number */
#define SYSCON_DIEID_MCO_NUM_IN_DIE_ID(x)        (((uint32_t)(((uint32_t)(x)) << SYSCON_DIEID_MCO_NUM_IN_DIE_ID_SHIFT)) & SYSCON_DIEID_MCO_NUM_IN_DIE_ID_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group SYSCON_Register_Masks */


/* SYSCON - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral SYSCON base address */
  #define SYSCON_BASE                              (0x50091000u)
  /** Peripheral SYSCON base address */
  #define SYSCON_BASE_NS                           (0x40091000u)
  /** Peripheral SYSCON base pointer */
  #define SYSCON                                   ((SYSCON_Type *)SYSCON_BASE)
  /** Peripheral SYSCON base pointer */
  #define SYSCON_NS                                ((SYSCON_Type *)SYSCON_BASE_NS)
  /** Array initializer of SYSCON peripheral base addresses */
  #define SYSCON_BASE_ADDRS                        { SYSCON_BASE }
  /** Array initializer of SYSCON peripheral base pointers */
  #define SYSCON_BASE_PTRS                         { SYSCON }
  /** Array initializer of SYSCON peripheral base addresses */
  #define SYSCON_BASE_ADDRS_NS                     { SYSCON_BASE_NS }
  /** Array initializer of SYSCON peripheral base pointers */
  #define SYSCON_BASE_PTRS_NS                      { SYSCON_NS }
#else
  /** Peripheral SYSCON base address */
  #define SYSCON_BASE                              (0x40091000u)
  /** Peripheral SYSCON base pointer */
  #define SYSCON                                   ((SYSCON_Type *)SYSCON_BASE)
  /** Array initializer of SYSCON peripheral base addresses */
  #define SYSCON_BASE_ADDRS                        { SYSCON_BASE }
  /** Array initializer of SYSCON peripheral base pointers */
  #define SYSCON_BASE_PTRS                         { SYSCON }
#endif

/*!
 * @}
 */ /* end of group SYSCON_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- SYSCON_AON Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SYSCON_AON_Peripheral_Access_Layer SYSCON_AON Peripheral Access Layer
 * @{
 */

/** SYSCON_AON - Register Layout Typedef */
typedef struct {
  __IO uint32_t SEQUENCE_TICK;                     /**< LC Sense sequence tick, offset: 0x0 */
  __IO uint32_t LC_ROT_LOGIC;                      /**< LC Rotating Logic, offset: 0x4 */
  __IO uint32_t POLARITY_CONTROL;                  /**< Polarity Control, offset: 0x8 */
       uint8_t RESERVED_0[4];
  __IO uint32_t INTR_MASK;                         /**< LCD Interrupt Mask, offset: 0x10 */
  __IO uint32_t LPTMR_CTRL;                        /**< LPTMR Source Control, offset: 0x14 */
  __IO uint32_t AON_SRAM;                          /**< AON SRAM Trims, offset: 0x18 */
  __IO uint32_t CPU_SLEEP_SELECT;                  /**< CPU Sleep Select, offset: 0x1C */
  __IO uint32_t PULSE_CAP_ACMP_CLK_MUXSEL;         /**< CMP Pulse Capture Clock MUXSEL, offset: 0x20 */
  __IO uint32_t PINMUXCLKCTRL;                     /**< Pinmux Clock Control, offset: 0x24 */
  __IO uint32_t SYNC_EN_INPUTMUX_AON;              /**< Synchronization Enable INPUTMUX, offset: 0x28 */
  __IO uint32_t KPP_BYPASS_LOGIC_CTRL;             /**< offset: 0x2C */
  __IO uint32_t IPG_DEBUG_ENABLE;                  /**< IPG Debug Enable, offset: 0x30 */
  __IO uint32_t XTAL_32K_CLKCTRL;                  /**< offset: 0x34 */
  __IO uint32_t TAMPER_FLT_STAT;                   /**< Tamper Fault Status, offset: 0x38 */
  __IO uint32_t TAMPER_FLT_EN;                     /**< Tamper Fault Enable, offset: 0x3C */
  __IO uint32_t SECURITY_GLITCH_DETECT_ENABLE;     /**< Security Glitch Detect Enable, offset: 0x40 */
} SYSCON_AON_Type;

/* ----------------------------------------------------------------------------
   -- SYSCON_AON Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SYSCON_AON_Register_Masks SYSCON_AON Register Masks
 * @{
 */

/*! @name SEQUENCE_TICK - LC Sense sequence tick */
/*! @{ */

#define SYSCON_AON_SEQUENCE_TICK_SW_OVERRIDE_SEQ_CTRL_MASK (0x1U)
#define SYSCON_AON_SEQUENCE_TICK_SW_OVERRIDE_SEQ_CTRL_SHIFT (0U)
/*! SW_OVERRIDE_SEQ_CTRL - SW_OVERRIDE_SEQ_CTRL
 *  0b0..Sequence value is not overridden. Default LC Sense design configuration is observed. RTL value observed.
 *  0b1..Sequence values can be overridden by software.
 */
#define SYSCON_AON_SEQUENCE_TICK_SW_OVERRIDE_SEQ_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SEQUENCE_TICK_SW_OVERRIDE_SEQ_CTRL_SHIFT)) & SYSCON_AON_SEQUENCE_TICK_SW_OVERRIDE_SEQ_CTRL_MASK)

#define SYSCON_AON_SEQUENCE_TICK_SW_PARKED_MASK  (0x2U)
#define SYSCON_AON_SEQUENCE_TICK_SW_PARKED_SHIFT (1U)
/*! SW_PARKED - SW_PARKED */
#define SYSCON_AON_SEQUENCE_TICK_SW_PARKED(x)    (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SEQUENCE_TICK_SW_PARKED_SHIFT)) & SYSCON_AON_SEQUENCE_TICK_SW_PARKED_MASK)

#define SYSCON_AON_SEQUENCE_TICK_SW_OVERRIDE_MASK (0x3CU)
#define SYSCON_AON_SEQUENCE_TICK_SW_OVERRIDE_SHIFT (2U)
/*! SW_OVERRIDE - SW OVERRIDE SEQUENCE CONTROL */
#define SYSCON_AON_SEQUENCE_TICK_SW_OVERRIDE(x)  (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SEQUENCE_TICK_SW_OVERRIDE_SHIFT)) & SYSCON_AON_SEQUENCE_TICK_SW_OVERRIDE_MASK)

#define SYSCON_AON_SEQUENCE_TICK_SW_CHANNEL_EN_MASK (0x1C0U)
#define SYSCON_AON_SEQUENCE_TICK_SW_CHANNEL_EN_SHIFT (6U)
/*! SW_CHANNEL_EN - SW_CHANNEL_EN_SEQ
 *  0b000..Channel is disabled
 *  0b001..Channel is enabled
 */
#define SYSCON_AON_SEQUENCE_TICK_SW_CHANNEL_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SEQUENCE_TICK_SW_CHANNEL_EN_SHIFT)) & SYSCON_AON_SEQUENCE_TICK_SW_CHANNEL_EN_MASK)
/*! @} */

/*! @name LC_ROT_LOGIC - LC Rotating Logic */
/*! @{ */

#define SYSCON_AON_LC_ROT_LOGIC_SW_OVERRIDE_ACMP_OUT_MASK (0x1U)
#define SYSCON_AON_LC_ROT_LOGIC_SW_OVERRIDE_ACMP_OUT_SHIFT (0U)
/*! SW_OVERRIDE_ACMP_OUT - SW_OVERRIDE_ACMP_OUT
 *  0b0..SW override is disabled
 *  0b1..SW override is enabled
 */
#define SYSCON_AON_LC_ROT_LOGIC_SW_OVERRIDE_ACMP_OUT(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_LC_ROT_LOGIC_SW_OVERRIDE_ACMP_OUT_SHIFT)) & SYSCON_AON_LC_ROT_LOGIC_SW_OVERRIDE_ACMP_OUT_MASK)

#define SYSCON_AON_LC_ROT_LOGIC_SW_OVERRIDE_VALUE_MASK (0x1EU)
#define SYSCON_AON_LC_ROT_LOGIC_SW_OVERRIDE_VALUE_SHIFT (1U)
/*! SW_OVERRIDE_VALUE - SW_OVERRIDE_VALUE */
#define SYSCON_AON_LC_ROT_LOGIC_SW_OVERRIDE_VALUE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_LC_ROT_LOGIC_SW_OVERRIDE_VALUE_SHIFT)) & SYSCON_AON_LC_ROT_LOGIC_SW_OVERRIDE_VALUE_MASK)

#define SYSCON_AON_LC_ROT_LOGIC_CH_COMP_OUT_MASK (0x1E0U)
#define SYSCON_AON_LC_ROT_LOGIC_CH_COMP_OUT_SHIFT (5U)
/*! CH_COMP_OUT - CH_COMP_OUT */
#define SYSCON_AON_LC_ROT_LOGIC_CH_COMP_OUT(x)   (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_LC_ROT_LOGIC_CH_COMP_OUT_SHIFT)) & SYSCON_AON_LC_ROT_LOGIC_CH_COMP_OUT_MASK)

#define SYSCON_AON_LC_ROT_LOGIC_QTMR0_CTR0_OUT_MASK (0x200U)
#define SYSCON_AON_LC_ROT_LOGIC_QTMR0_CTR0_OUT_SHIFT (9U)
#define SYSCON_AON_LC_ROT_LOGIC_QTMR0_CTR0_OUT(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_LC_ROT_LOGIC_QTMR0_CTR0_OUT_SHIFT)) & SYSCON_AON_LC_ROT_LOGIC_QTMR0_CTR0_OUT_MASK)
/*! @} */

/*! @name POLARITY_CONTROL - Polarity Control */
/*! @{ */

#define SYSCON_AON_POLARITY_CONTROL_CONTROL_PADS_POLARITY_CTRL_MASK (0x1U)
#define SYSCON_AON_POLARITY_CONTROL_CONTROL_PADS_POLARITY_CTRL_SHIFT (0U)
/*! CONTROL_PADS_POLARITY_CTRL - CONTROL_PADS_POLARITY_CTRL */
#define SYSCON_AON_POLARITY_CONTROL_CONTROL_PADS_POLARITY_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_POLARITY_CONTROL_CONTROL_PADS_POLARITY_CTRL_SHIFT)) & SYSCON_AON_POLARITY_CONTROL_CONTROL_PADS_POLARITY_CTRL_MASK)

#define SYSCON_AON_POLARITY_CONTROL_CTRL_PADS_VALUE_CTRL_MASK (0x2U)
#define SYSCON_AON_POLARITY_CONTROL_CTRL_PADS_VALUE_CTRL_SHIFT (1U)
/*! CTRL_PADS_VALUE_CTRL - CTRL_PADS_VALUE_CTRL
 *  0b0..Drives low during non-tristate duration
 *  0b1..Drives high during non-tristate duration
 */
#define SYSCON_AON_POLARITY_CONTROL_CTRL_PADS_VALUE_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_POLARITY_CONTROL_CTRL_PADS_VALUE_CTRL_SHIFT)) & SYSCON_AON_POLARITY_CONTROL_CTRL_PADS_VALUE_CTRL_MASK)

#define SYSCON_AON_POLARITY_CONTROL_CMP_PADS_DIG_CTRL_EN_MASK (0x4U)
#define SYSCON_AON_POLARITY_CONTROL_CMP_PADS_DIG_CTRL_EN_SHIFT (2U)
/*! CMP_PADS_DIG_CTRL_EN - CMP_PADS_DIG_CTRL_EN
 *  0b0..Disables the drive path
 *  0b1..Enables the drive path
 */
#define SYSCON_AON_POLARITY_CONTROL_CMP_PADS_DIG_CTRL_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_POLARITY_CONTROL_CMP_PADS_DIG_CTRL_EN_SHIFT)) & SYSCON_AON_POLARITY_CONTROL_CMP_PADS_DIG_CTRL_EN_MASK)

#define SYSCON_AON_POLARITY_CONTROL_CMP_PADS_VALUE_CTRL_MASK (0x8U)
#define SYSCON_AON_POLARITY_CONTROL_CMP_PADS_VALUE_CTRL_SHIFT (3U)
/*! CMP_PADS_VALUE_CTRL - CMP_PADS_VALUE_CTRL */
#define SYSCON_AON_POLARITY_CONTROL_CMP_PADS_VALUE_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_POLARITY_CONTROL_CMP_PADS_VALUE_CTRL_SHIFT)) & SYSCON_AON_POLARITY_CONTROL_CMP_PADS_VALUE_CTRL_MASK)

#define SYSCON_AON_POLARITY_CONTROL_CMP_PADS_POLARITY_CTRL_MASK (0x10U)
#define SYSCON_AON_POLARITY_CONTROL_CMP_PADS_POLARITY_CTRL_SHIFT (4U)
/*! CMP_PADS_POLARITY_CTRL - CMP_PADS_POLARITY_CTRL
 *  0b0..No change in polarity
 *  0b1..Inverts the polarity
 */
#define SYSCON_AON_POLARITY_CONTROL_CMP_PADS_POLARITY_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_POLARITY_CONTROL_CMP_PADS_POLARITY_CTRL_SHIFT)) & SYSCON_AON_POLARITY_CONTROL_CMP_PADS_POLARITY_CTRL_MASK)
/*! @} */

/*! @name INTR_MASK - LCD Interrupt Mask */
/*! @{ */

#define SYSCON_AON_INTR_MASK_LCD_MAIN_INTR_MASK_MASK (0x1U)
#define SYSCON_AON_INTR_MASK_LCD_MAIN_INTR_MASK_SHIFT (0U)
/*! LCD_MAIN_INTR_MASK - LCD_MAIN_INTR_MASK
 *  0b0..Masking is disabled
 *  0b1..Masking is enabled
 */
#define SYSCON_AON_INTR_MASK_LCD_MAIN_INTR_MASK(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_INTR_MASK_LCD_MAIN_INTR_MASK_SHIFT)) & SYSCON_AON_INTR_MASK_LCD_MAIN_INTR_MASK_MASK)
/*! @} */

/*! @name LPTMR_CTRL - LPTMR Source Control */
/*! @{ */

#define SYSCON_AON_LPTMR_CTRL_LPTMR_CTRL_0_MASK  (0x1U)
#define SYSCON_AON_LPTMR_CTRL_LPTMR_CTRL_0_SHIFT (0U)
/*! LPTMR_CTRL_0 - Selects 0th pulse counter input of LPTMR
 *  0b0..Selects input from CMP0
 *  0b1..Selects input from PAD P0_4/P0_14 ALT4 MODE (LPTMRn_ALT0)
 */
#define SYSCON_AON_LPTMR_CTRL_LPTMR_CTRL_0(x)    (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_LPTMR_CTRL_LPTMR_CTRL_0_SHIFT)) & SYSCON_AON_LPTMR_CTRL_LPTMR_CTRL_0_MASK)

#define SYSCON_AON_LPTMR_CTRL_LPTMR_CTRL_1_MASK  (0x2U)
#define SYSCON_AON_LPTMR_CTRL_LPTMR_CTRL_1_SHIFT (1U)
/*! LPTMR_CTRL_1 - Selects 1st pulse counter input of LPTMR
 *  0b0..Selects input from AON.ACMP0
 *  0b1..Selects input from Pad P0_3/P0_5/P0_15 ALT4 MODE (LPTMRn_ALT1)
 */
#define SYSCON_AON_LPTMR_CTRL_LPTMR_CTRL_1(x)    (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_LPTMR_CTRL_LPTMR_CTRL_1_SHIFT)) & SYSCON_AON_LPTMR_CTRL_LPTMR_CTRL_1_MASK)

#define SYSCON_AON_LPTMR_CTRL_LPTMR_CTRL_2_MASK  (0x4U)
#define SYSCON_AON_LPTMR_CTRL_LPTMR_CTRL_2_SHIFT (2U)
/*! LPTMR_CTRL_2 - Used to select 2nd pulse counter input of LPTMR
 *  0b0..Choose Input from AON.LPCMP
 *  0b1..Choose Input from PAD P0_2/P0_12/P0_16 ALT4 MODE (LPTMRn_ALT2)
 */
#define SYSCON_AON_LPTMR_CTRL_LPTMR_CTRL_2(x)    (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_LPTMR_CTRL_LPTMR_CTRL_2_SHIFT)) & SYSCON_AON_LPTMR_CTRL_LPTMR_CTRL_2_MASK)
/*! @} */

/*! @name AON_SRAM - AON SRAM Trims */
/*! @{ */

#define SYSCON_AON_AON_SRAM_one_k_ifr_test_MASK  (0x1FU)
#define SYSCON_AON_AON_SRAM_one_k_ifr_test_SHIFT (0U)
/*! one_k_ifr_test - TEST trims for AON SRAM 1K cuts - Control Timing and Leakage */
#define SYSCON_AON_AON_SRAM_one_k_ifr_test(x)    (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_AON_SRAM_one_k_ifr_test_SHIFT)) & SYSCON_AON_AON_SRAM_one_k_ifr_test_MASK)

#define SYSCON_AON_AON_SRAM_four_k_ifr_test_MASK (0x7C0U)
#define SYSCON_AON_AON_SRAM_four_k_ifr_test_SHIFT (6U)
/*! four_k_ifr_test - TEST trims for AON SRAM 4K cuts - Control Timing and Leakage */
#define SYSCON_AON_AON_SRAM_four_k_ifr_test(x)   (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_AON_SRAM_four_k_ifr_test_SHIFT)) & SYSCON_AON_AON_SRAM_four_k_ifr_test_MASK)
/*! @} */

/*! @name CPU_SLEEP_SELECT - CPU Sleep Select */
/*! @{ */

#define SYSCON_AON_CPU_SLEEP_SELECT_IPG_DOZE_CM0_SEL_MASK (0x1U)
#define SYSCON_AON_CPU_SLEEP_SELECT_IPG_DOZE_CM0_SEL_SHIFT (0U)
/*! IPG_DOZE_CM0_SEL
 *  0b0..Sleep not selected for IPG_DOZE
 *  0b1..Sleep selected for IPG_DOZE
 */
#define SYSCON_AON_CPU_SLEEP_SELECT_IPG_DOZE_CM0_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_CPU_SLEEP_SELECT_IPG_DOZE_CM0_SEL_SHIFT)) & SYSCON_AON_CPU_SLEEP_SELECT_IPG_DOZE_CM0_SEL_MASK)
/*! @} */

/*! @name PULSE_CAP_ACMP_CLK_MUXSEL - CMP Pulse Capture Clock MUXSEL */
/*! @{ */

#define SYSCON_AON_PULSE_CAP_ACMP_CLK_MUXSEL_ACMP0_PULSE_CAP_SYNC_CLK_MUX_SEL_MASK (0x3U)
#define SYSCON_AON_PULSE_CAP_ACMP_CLK_MUXSEL_ACMP0_PULSE_CAP_SYNC_CLK_MUX_SEL_SHIFT (0U)
/*! ACMP0_PULSE_CAP_SYNC_CLK_MUX_SEL - Clock source select for ACMP0
 *  0b00..ACMP0 Functional clock[0]
 *  0b01..ACMP0 Functional clock[1]
 *  0b10..ACMP0 Functional clock[2]
 *  0b11..ACMP0 Functional clock[3]
 */
#define SYSCON_AON_PULSE_CAP_ACMP_CLK_MUXSEL_ACMP0_PULSE_CAP_SYNC_CLK_MUX_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_PULSE_CAP_ACMP_CLK_MUXSEL_ACMP0_PULSE_CAP_SYNC_CLK_MUX_SEL_SHIFT)) & SYSCON_AON_PULSE_CAP_ACMP_CLK_MUXSEL_ACMP0_PULSE_CAP_SYNC_CLK_MUX_SEL_MASK)
/*! @} */

/*! @name PINMUXCLKCTRL - Pinmux Clock Control */
/*! @{ */

#define SYSCON_AON_PINMUXCLKCTRL_PINMUX_CLK_CTRL_MASK (0x1U)
#define SYSCON_AON_PINMUXCLKCTRL_PINMUX_CLK_CTRL_SHIFT (0U)
/*! PINMUX_CLK_CTRL - This signal acts as a clock disable signal for pinmux clock
 *  0b0..Clock is not disabled
 *  0b1..Clock is disabled
 */
#define SYSCON_AON_PINMUXCLKCTRL_PINMUX_CLK_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_PINMUXCLKCTRL_PINMUX_CLK_CTRL_SHIFT)) & SYSCON_AON_PINMUXCLKCTRL_PINMUX_CLK_CTRL_MASK)
/*! @} */

/*! @name SYNC_EN_INPUTMUX_AON - Synchronization Enable INPUTMUX */
/*! @{ */

#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR1_AON_TMR3_PIN_SYNC_EN_MASK (0x1U)
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR1_AON_TMR3_PIN_SYNC_EN_SHIFT (0U)
/*! QTMR1_AON_TMR3_PIN_SYNC_EN - Enable or bypass synchronization for AON.QTMR1 timer 3 pin.
 *  0b0..Synchronization is bypassed
 *  0b1..Synchronization is enabled
 */
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR1_AON_TMR3_PIN_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR1_AON_TMR3_PIN_SYNC_EN_SHIFT)) & SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR1_AON_TMR3_PIN_SYNC_EN_MASK)

#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR1_AON_TMR2_PIN_SYNC_EN_MASK (0x2U)
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR1_AON_TMR2_PIN_SYNC_EN_SHIFT (1U)
/*! QMTR1_AON_TMR2_PIN_SYNC_EN - Enable or bypass synchronization for AON.QTMR1 timer 2 pin.
 *  0b0..Synchronization is bypassed
 *  0b1..Synchronization is enabled
 */
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR1_AON_TMR2_PIN_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR1_AON_TMR2_PIN_SYNC_EN_SHIFT)) & SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR1_AON_TMR2_PIN_SYNC_EN_MASK)

#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR1_AON_TMR1_PIN_SYNC_EN_MASK (0x4U)
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR1_AON_TMR1_PIN_SYNC_EN_SHIFT (2U)
/*! QMTR1_AON_TMR1_PIN_SYNC_EN - Enable or bypass synchronization for AON.QTMR1 timer 1 pin.
 *  0b0..Synchronization is bypassed
 *  0b1..Synchronization is enabled
 */
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR1_AON_TMR1_PIN_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR1_AON_TMR1_PIN_SYNC_EN_SHIFT)) & SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR1_AON_TMR1_PIN_SYNC_EN_MASK)

#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR1_AON_TMR0_PIN_SYNC_EN_MASK (0x8U)
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR1_AON_TMR0_PIN_SYNC_EN_SHIFT (3U)
/*! QMTR1_AON_TMR0_PIN_SYNC_EN - Enable or bypass synchronization for AON.QTMR1 timer 0 pin.
 *  0b0..Synchronization is bypassed
 *  0b1..Synchronization is enabled
 */
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR1_AON_TMR0_PIN_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR1_AON_TMR0_PIN_SYNC_EN_SHIFT)) & SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR1_AON_TMR0_PIN_SYNC_EN_MASK)

#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR0_AON_TMR3_PIN_SYNC_EN_MASK (0x10U)
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR0_AON_TMR3_PIN_SYNC_EN_SHIFT (4U)
/*! QTMR0_AON_TMR3_PIN_SYNC_EN - Enable or bypass synchronization for AON.QTMR0 timer 3 pin.
 *  0b0..Synchronization is bypassed
 *  0b1..Synchronization is enabled
 */
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR0_AON_TMR3_PIN_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR0_AON_TMR3_PIN_SYNC_EN_SHIFT)) & SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR0_AON_TMR3_PIN_SYNC_EN_MASK)

#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR0_AON_TMR2_PIN_SYNC_EN_MASK (0x20U)
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR0_AON_TMR2_PIN_SYNC_EN_SHIFT (5U)
/*! QMTR0_AON_TMR2_PIN_SYNC_EN - Enable or bypass synchronization for AON.QTMR0 timer 2 pin.
 *  0b0..Synchronization is bypassed
 *  0b1..Synchronization is enabled
 */
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR0_AON_TMR2_PIN_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR0_AON_TMR2_PIN_SYNC_EN_SHIFT)) & SYSCON_AON_SYNC_EN_INPUTMUX_AON_QMTR0_AON_TMR2_PIN_SYNC_EN_MASK)

#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR_AON_TMR1_PIN_SYNC_EN_MASK (0x40U)
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR_AON_TMR1_PIN_SYNC_EN_SHIFT (6U)
/*! QTMR_AON_TMR1_PIN_SYNC_EN - Enable or bypass synchronization for AON.QTMR0 timer 1 pin.
 *  0b0..Synchronization is bypassed
 *  0b1..Synchronization is enabled
 */
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR_AON_TMR1_PIN_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR_AON_TMR1_PIN_SYNC_EN_SHIFT)) & SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR_AON_TMR1_PIN_SYNC_EN_MASK)

#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR0_AON_TMR0_PIN_SYNC_EN_MASK (0x80U)
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR0_AON_TMR0_PIN_SYNC_EN_SHIFT (7U)
/*! QTMR0_AON_TMR0_PIN_SYNC_EN - Enable or bypass synchronization for AON.QTMR0 timer 0 pin.
 *  0b0..Synchronization is bypassed
 *  0b1..Synchronization is enabled
 */
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR0_AON_TMR0_PIN_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR0_AON_TMR0_PIN_SYNC_EN_SHIFT)) & SYSCON_AON_SYNC_EN_INPUTMUX_AON_QTMR0_AON_TMR0_PIN_SYNC_EN_MASK)

#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPUART0_AON_TRIG_SYNC_EN_MASK (0x100U)
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPUART0_AON_TRIG_SYNC_EN_SHIFT (8U)
/*! LPUART0_AON_TRIG_SYNC_EN - Enable or bypass synchronization for AON.LPUART0 trigger.
 *  0b0..Synchronization is bypassed
 *  0b1..Synchronization is enabled
 */
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPUART0_AON_TRIG_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPUART0_AON_TRIG_SYNC_EN_SHIFT)) & SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPUART0_AON_TRIG_SYNC_EN_MASK)

#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPTMR0_AON_DMA_DONE_TRIG_SYNC_EN_MASK (0x200U)
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPTMR0_AON_DMA_DONE_TRIG_SYNC_EN_SHIFT (9U)
/*! LPTMR0_AON_DMA_DONE_TRIG_SYNC_EN - Enable or bypass synchronization for AON.LPTMR0 DMA done trigger.
 *  0b0..Synchronization is bypassed
 *  0b1..Synchronization is enabled
 */
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPTMR0_AON_DMA_DONE_TRIG_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPTMR0_AON_DMA_DONE_TRIG_SYNC_EN_SHIFT)) & SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPTMR0_AON_DMA_DONE_TRIG_SYNC_EN_MASK)

#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG3_SYNC_EN_MASK (0x400U)
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG3_SYNC_EN_SHIFT (10U)
/*! LPACMP_TRIG3_SYNC_EN - Enable or bypass synchronization for AON.LPACMP0 trigger 3.
 *  0b0..Synchronization is bypassed
 *  0b1..Synchronization is enabled
 */
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG3_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG3_SYNC_EN_SHIFT)) & SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG3_SYNC_EN_MASK)

#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG2_SYNC_EN_MASK (0x800U)
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG2_SYNC_EN_SHIFT (11U)
/*! LPACMP_TRIG2_SYNC_EN - Enable or bypass synchronization for AON.LPACMP0 trigger 2.
 *  0b0..Synchronization is bypassed
 *  0b1..Synchronization is enabled
 */
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG2_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG2_SYNC_EN_SHIFT)) & SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG2_SYNC_EN_MASK)

#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG1_SYNC_EN_MASK (0x1000U)
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG1_SYNC_EN_SHIFT (12U)
/*! LPACMP_TRIG1_SYNC_EN - Enable or bypass synchronization for AON.LPACMP0 trigger 1.
 *  0b0..Synchronization is bypassed
 *  0b1..Synchronization is enabled
 */
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG1_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG1_SYNC_EN_SHIFT)) & SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG1_SYNC_EN_MASK)

#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG0_SYNC_EN_MASK (0x2000U)
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG0_SYNC_EN_SHIFT (13U)
/*! LPACMP_TRIG0_SYNC_EN
 *  0b0..Synchronization is bypassed
 *  0b1..Synchronization is enabled
 */
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG0_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG0_SYNC_EN_SHIFT)) & SYSCON_AON_SYNC_EN_INPUTMUX_AON_LPACMP_TRIG0_SYNC_EN_MASK)

#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LC_SENSE_SYNC_EN_MASK (0x4000U)
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LC_SENSE_SYNC_EN_SHIFT (14U)
/*! LC_SENSE_SYNC_EN - Enable or bypass synchronization for LC Sense glue logic.
 *  0b0..Synchronization is bypassed
 *  0b1..Synchronization is enabled
 */
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_LC_SENSE_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SYNC_EN_INPUTMUX_AON_LC_SENSE_SYNC_EN_SHIFT)) & SYSCON_AON_SYNC_EN_INPUTMUX_AON_LC_SENSE_SYNC_EN_MASK)

#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_ACMP0_AON_SAMPLE_SYNC_EN_MASK (0x8000U)
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_ACMP0_AON_SAMPLE_SYNC_EN_SHIFT (15U)
/*! ACMP0_AON_SAMPLE_SYNC_EN - Enable or bypass synchronization for AON.ACMP0.
 *  0b0..Synchronization is bypassed
 *  0b1..Synchronization is enabled
 */
#define SYSCON_AON_SYNC_EN_INPUTMUX_AON_ACMP0_AON_SAMPLE_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SYNC_EN_INPUTMUX_AON_ACMP0_AON_SAMPLE_SYNC_EN_SHIFT)) & SYSCON_AON_SYNC_EN_INPUTMUX_AON_ACMP0_AON_SAMPLE_SYNC_EN_MASK)
/*! @} */

/*! @name KPP_BYPASS_LOGIC_CTRL -  */
/*! @{ */

#define SYSCON_AON_KPP_BYPASS_LOGIC_CTRL_KPP_BYPASS_OVERRIDE_MASK (0x1U)
#define SYSCON_AON_KPP_BYPASS_LOGIC_CTRL_KPP_BYPASS_OVERRIDE_SHIFT (0U)
/*! KPP_BYPASS_OVERRIDE - Bypass override control bit
 *  0b0..KPP clock 32k synchronized on kpp_ipg_clk out
 *  0b1..KPP clock 32k non synchronized out
 */
#define SYSCON_AON_KPP_BYPASS_LOGIC_CTRL_KPP_BYPASS_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_KPP_BYPASS_LOGIC_CTRL_KPP_BYPASS_OVERRIDE_SHIFT)) & SYSCON_AON_KPP_BYPASS_LOGIC_CTRL_KPP_BYPASS_OVERRIDE_MASK)

#define SYSCON_AON_KPP_BYPASS_LOGIC_CTRL_KPP_BYPASS_MUX_SEL_MASK (0x2U)
#define SYSCON_AON_KPP_BYPASS_LOGIC_CTRL_KPP_BYPASS_MUX_SEL_SHIFT (1U)
/*! KPP_BYPASS_MUX_SEL
 *  0b0..MUX select as lpm flow
 *  0b1..MUX select as software override ctrl
 */
#define SYSCON_AON_KPP_BYPASS_LOGIC_CTRL_KPP_BYPASS_MUX_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_KPP_BYPASS_LOGIC_CTRL_KPP_BYPASS_MUX_SEL_SHIFT)) & SYSCON_AON_KPP_BYPASS_LOGIC_CTRL_KPP_BYPASS_MUX_SEL_MASK)

#define SYSCON_AON_KPP_BYPASS_LOGIC_CTRL_KPP_QACCEPT_BYPASS_MASK (0x4U)
#define SYSCON_AON_KPP_BYPASS_LOGIC_CTRL_KPP_QACCEPT_BYPASS_SHIFT (2U)
/*! KPP_QACCEPT_BYPASS
 *  0b0..kpp_qaccept lpm flow controlled
 *  0b1..kpp_qaccept software override controlled
 */
#define SYSCON_AON_KPP_BYPASS_LOGIC_CTRL_KPP_QACCEPT_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_KPP_BYPASS_LOGIC_CTRL_KPP_QACCEPT_BYPASS_SHIFT)) & SYSCON_AON_KPP_BYPASS_LOGIC_CTRL_KPP_QACCEPT_BYPASS_MASK)
/*! @} */

/*! @name IPG_DEBUG_ENABLE - IPG Debug Enable */
/*! @{ */

#define SYSCON_AON_IPG_DEBUG_ENABLE_IPG_DEBUGEN_CM0_SEL_MASK (0x1U)
#define SYSCON_AON_IPG_DEBUG_ENABLE_IPG_DEBUGEN_CM0_SEL_SHIFT (0U)
/*! IPG_DEBUGEN_CM0_SEL - IPG Debug enable for CM0+
 *  0b0..If disabled do not allow AON-debug on CM0+ debug request
 *  0b1..If enabled allow AON-debug on CM0+ debug request
 */
#define SYSCON_AON_IPG_DEBUG_ENABLE_IPG_DEBUGEN_CM0_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_IPG_DEBUG_ENABLE_IPG_DEBUGEN_CM0_SEL_SHIFT)) & SYSCON_AON_IPG_DEBUG_ENABLE_IPG_DEBUGEN_CM0_SEL_MASK)

#define SYSCON_AON_IPG_DEBUG_ENABLE_IPG_DEBUGEN_CM33_SEL_MASK (0x2U)
#define SYSCON_AON_IPG_DEBUG_ENABLE_IPG_DEBUGEN_CM33_SEL_SHIFT (1U)
/*! IPG_DEBUGEN_CM33_SEL - IPG Debug Enable for CM33
 *  0b0..If disabled, do not allow AON-debug on CM33 debug request
 *  0b1..If enabled, allow AON-debug on CM33 debug request
 */
#define SYSCON_AON_IPG_DEBUG_ENABLE_IPG_DEBUGEN_CM33_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_IPG_DEBUG_ENABLE_IPG_DEBUGEN_CM33_SEL_SHIFT)) & SYSCON_AON_IPG_DEBUG_ENABLE_IPG_DEBUGEN_CM33_SEL_MASK)
/*! @} */

/*! @name XTAL_32K_CLKCTRL -  */
/*! @{ */

#define SYSCON_AON_XTAL_32K_CLKCTRL_XTAL_32K_CLK_CTRL_MASK (0x1U)
#define SYSCON_AON_XTAL_32K_CLKCTRL_XTAL_32K_CLK_CTRL_SHIFT (0U)
/*! XTAL_32K_CLK_CTRL - This signal acts as a clock enable/disable signal for XTAL 32k clock
 *  0b0..Clock is enabled
 *  0b1..Clock is disabled
 */
#define SYSCON_AON_XTAL_32K_CLKCTRL_XTAL_32K_CLK_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_XTAL_32K_CLKCTRL_XTAL_32K_CLK_CTRL_SHIFT)) & SYSCON_AON_XTAL_32K_CLKCTRL_XTAL_32K_CLK_CTRL_MASK)
/*! @} */

/*! @name TAMPER_FLT_STAT - Tamper Fault Status */
/*! @{ */

#define SYSCON_AON_TAMPER_FLT_STAT_LC_TAMPER_FAULT_MASK (0x1U)
#define SYSCON_AON_TAMPER_FLT_STAT_LC_TAMPER_FAULT_SHIFT (0U)
/*! LC_TAMPER_FAULT - LC Tamper Fault */
#define SYSCON_AON_TAMPER_FLT_STAT_LC_TAMPER_FAULT(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_TAMPER_FLT_STAT_LC_TAMPER_FAULT_SHIFT)) & SYSCON_AON_TAMPER_FLT_STAT_LC_TAMPER_FAULT_MASK)
/*! @} */

/*! @name TAMPER_FLT_EN - Tamper Fault Enable */
/*! @{ */

#define SYSCON_AON_TAMPER_FLT_EN_LC_TAMPER_FAULT_ENABLE_MASK (0x1U)
#define SYSCON_AON_TAMPER_FLT_EN_LC_TAMPER_FAULT_ENABLE_SHIFT (0U)
/*! LC_TAMPER_FAULT_ENABLE - Enables an interrupt to be generated when a LC sense tamper/fault is detected.
 *  0b0..Disables interrupt
 *  0b1..Enables interrupt
 */
#define SYSCON_AON_TAMPER_FLT_EN_LC_TAMPER_FAULT_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_TAMPER_FLT_EN_LC_TAMPER_FAULT_ENABLE_SHIFT)) & SYSCON_AON_TAMPER_FLT_EN_LC_TAMPER_FAULT_ENABLE_MASK)
/*! @} */

/*! @name SECURITY_GLITCH_DETECT_ENABLE - Security Glitch Detect Enable */
/*! @{ */

#define SYSCON_AON_SECURITY_GLITCH_DETECT_ENABLE_SEC_GLITCH_DET_EN_MASK (0x1U)
#define SYSCON_AON_SECURITY_GLITCH_DETECT_ENABLE_SEC_GLITCH_DET_EN_SHIFT (0U)
/*! SEC_GLITCH_DET_EN
 *  0b0..Disables security glitch detect
 *  0b1..Enables security glitch detect
 */
#define SYSCON_AON_SECURITY_GLITCH_DETECT_ENABLE_SEC_GLITCH_DET_EN(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_AON_SECURITY_GLITCH_DETECT_ENABLE_SEC_GLITCH_DET_EN_SHIFT)) & SYSCON_AON_SECURITY_GLITCH_DETECT_ENABLE_SEC_GLITCH_DET_EN_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group SYSCON_AON_Register_Masks */


/* SYSCON_AON - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral AON__SYSCON_AON base address */
  #define AON__SYSCON_AON_BASE                     (0xB0090000u)
  /** Peripheral AON__SYSCON_AON base address */
  #define AON__SYSCON_AON_BASE_NS                  (0xA0090000u)
  /** Peripheral AON__SYSCON_AON base pointer */
  #define AON__SYSCON_AON                          ((SYSCON_AON_Type *)AON__SYSCON_AON_BASE)
  /** Peripheral AON__SYSCON_AON base pointer */
  #define AON__SYSCON_AON_NS                       ((SYSCON_AON_Type *)AON__SYSCON_AON_BASE_NS)
  /** Array initializer of SYSCON_AON peripheral base addresses */
  #define SYSCON_AON_BASE_ADDRS                    { AON__SYSCON_AON_BASE }
  /** Array initializer of SYSCON_AON peripheral base pointers */
  #define SYSCON_AON_BASE_PTRS                     { AON__SYSCON_AON }
  /** Array initializer of SYSCON_AON peripheral base addresses */
  #define SYSCON_AON_BASE_ADDRS_NS                 { AON__SYSCON_AON_BASE_NS }
  /** Array initializer of SYSCON_AON peripheral base pointers */
  #define SYSCON_AON_BASE_PTRS_NS                  { AON__SYSCON_AON_NS }
#else
  /** Peripheral AON__SYSCON_AON base address */
  #define AON__SYSCON_AON_BASE                     (0xA0090000u)
  /** Peripheral AON__SYSCON_AON base pointer */
  #define AON__SYSCON_AON                          ((SYSCON_AON_Type *)AON__SYSCON_AON_BASE)
  /** Array initializer of SYSCON_AON peripheral base addresses */
  #define SYSCON_AON_BASE_ADDRS                    { AON__SYSCON_AON_BASE }
  /** Array initializer of SYSCON_AON peripheral base pointers */
  #define SYSCON_AON_BASE_PTRS                     { AON__SYSCON_AON }
#endif

/*!
 * @}
 */ /* end of group SYSCON_AON_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- TRNG Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup TRNG_Peripheral_Access_Layer TRNG Peripheral Access Layer
 * @{
 */

/** TRNG - Register Layout Typedef */
typedef struct {
  __IO uint32_t MCTL;                              /**< Miscellaneous Control Register, offset: 0x0 */
  __IO uint32_t SCMISC;                            /**< Statistical Check Miscellaneous Register, offset: 0x4 */
       uint8_t RESERVED_0[8];
  __IO uint32_t SDCTL;                             /**< Seed Control Register, offset: 0x10 */
       uint8_t RESERVED_1[4];
  union {                                          /* offset: 0x18 */
    __IO uint32_t FRQMIN;                            /**< Frequency Count Minimum Limit Register, offset: 0x18 */
    __I  uint32_t OSC2_FRQCNT;                       /**< Oscillator-2 Frequency Count Register, offset: 0x18 */
  };
  union {                                          /* offset: 0x1C */
    __I  uint32_t FRQCNT;                            /**< Frequency Count Register, offset: 0x1C */
    __IO uint32_t FRQMAX;                            /**< Frequency Count Maximum Limit Register, offset: 0x1C */
  };
  union {                                          /* offset: 0x20 */
    __I  uint32_t SCMC;                              /**< Statistical Check Monobit Count Register, offset: 0x20 */
    __IO uint32_t SCML;                              /**< Statistical Check Monobit Limit Register, offset: 0x20 */
  };
  union {                                          /* offset: 0x24 */
    __I  uint32_t SCR1C;                             /**< Statistical Check Run Length 1 Count Register, offset: 0x24 */
    __IO uint32_t SCR1L;                             /**< Statistical Check Run Length 1 Limit Register, offset: 0x24 */
  };
  union {                                          /* offset: 0x28 */
    __I  uint32_t SCR2C;                             /**< Statistical Check Run Length 2 Count Register, offset: 0x28 */
    __IO uint32_t SCR2L;                             /**< Statistical Check Run Length 2 Limit Register, offset: 0x28 */
  };
  union {                                          /* offset: 0x2C */
    __I  uint32_t SCR3C;                             /**< Statistical Check Run Length 3 Count Register, offset: 0x2C */
    __IO uint32_t SCR3L;                             /**< Statistical Check Run Length 3 Limit Register, offset: 0x2C */
  };
       uint8_t RESERVED_2[12];
  __I  uint32_t STATUS;                            /**< Status Register, offset: 0x3C */
  __I  uint32_t ENT[8];                            /**< Entropy Read Register, array offset: 0x40, array step: 0x4 */
       uint8_t RESERVED_3[64];
  __IO uint32_t SEC_CFG;                           /**< Security Configuration Register, offset: 0xA0 */
  __IO uint32_t INT_CTRL;                          /**< Interrupt Control Register, offset: 0xA4 */
  __IO uint32_t INT_MASK;                          /**< Mask Register, offset: 0xA8 */
  __I  uint32_t INT_STATUS;                        /**< Interrupt Status Register, offset: 0xAC */
  __I  uint32_t CSER;                              /**< Common Security Error Register, offset: 0xB0 */
  __O  uint32_t CSCLR;                             /**< Common Security Clear Register, offset: 0xB4 */
       uint8_t RESERVED_4[52];
  __IO uint32_t OSC2_CTL;                          /**< TRNG Oscillator 2 Control Register, offset: 0xEC */
  __I  uint32_t VID1;                              /**< Version ID Register (MS), offset: 0xF0 */
  __I  uint32_t VID2;                              /**< Version ID Register (LS), offset: 0xF4 */
  __I  uint32_t OSC_INV_CHAIN_LEN;                 /**< Oscillator Inverter Chain Length Register, offset: 0xF8 */
} TRNG_Type;

/* ----------------------------------------------------------------------------
   -- TRNG Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup TRNG_Register_Masks TRNG Register Masks
 * @{
 */

/*! @name MCTL - Miscellaneous Control Register */
/*! @{ */

#define TRNG_MCTL_OSC_DIV_MASK                   (0xCU)
#define TRNG_MCTL_OSC_DIV_SHIFT                  (2U)
/*! OSC_DIV - Oscillator1 Divide
 *  0b00..use ring oscillator with no divide
 *  0b01..use ring oscillator divided-by-2
 *  0b10..use ring oscillator divided-by-4
 *  0b11..use ring oscillator divided-by-8
 */
#define TRNG_MCTL_OSC_DIV(x)                     (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_OSC_DIV_SHIFT)) & TRNG_MCTL_OSC_DIV_MASK)

#define TRNG_MCTL_DIS_SLF_TST_MASK               (0x10U)
#define TRNG_MCTL_DIS_SLF_TST_SHIFT              (4U)
/*! DIS_SLF_TST - Disable Self-Tests */
#define TRNG_MCTL_DIS_SLF_TST(x)                 (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_DIS_SLF_TST_SHIFT)) & TRNG_MCTL_DIS_SLF_TST_MASK)

#define TRNG_MCTL_RST_DEF_MASK                   (0x40U)
#define TRNG_MCTL_RST_DEF_SHIFT                  (6U)
/*! RST_DEF - Reset Defaults
 *  0b0..No impact.
 *  0b1..Writing a 1 to this bit clears various TRNG registers, and bits within registers, to their default state.
 */
#define TRNG_MCTL_RST_DEF(x)                     (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_RST_DEF_SHIFT)) & TRNG_MCTL_RST_DEF_MASK)

#define TRNG_MCTL_FOR_SCLK_MASK                  (0x80U)
#define TRNG_MCTL_FOR_SCLK_SHIFT                 (7U)
/*! FOR_SCLK - Force System Clock */
#define TRNG_MCTL_FOR_SCLK(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_FOR_SCLK_SHIFT)) & TRNG_MCTL_FOR_SCLK_MASK)

#define TRNG_MCTL_FCT_FAIL_MASK                  (0x100U)
#define TRNG_MCTL_FCT_FAIL_SHIFT                 (8U)
/*! FCT_FAIL - Frequency Count Fail */
#define TRNG_MCTL_FCT_FAIL(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_FCT_FAIL_SHIFT)) & TRNG_MCTL_FCT_FAIL_MASK)

#define TRNG_MCTL_FCT_VAL_MASK                   (0x200U)
#define TRNG_MCTL_FCT_VAL_SHIFT                  (9U)
/*! FCT_VAL - Frequency Count Valid
 *  0b0..Frequency Count is not valid
 *  0b1..Frequency Count is valid
 */
#define TRNG_MCTL_FCT_VAL(x)                     (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_FCT_VAL_SHIFT)) & TRNG_MCTL_FCT_VAL_MASK)

#define TRNG_MCTL_ENT_VAL_MASK                   (0x400U)
#define TRNG_MCTL_ENT_VAL_SHIFT                  (10U)
/*! ENT_VAL - Entropy Valid
 *  0b0..Entropy is not valid
 *  0b1..Entropy is valid
 */
#define TRNG_MCTL_ENT_VAL(x)                     (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_ENT_VAL_SHIFT)) & TRNG_MCTL_ENT_VAL_MASK)

#define TRNG_MCTL_ERR_MASK                       (0x1000U)
#define TRNG_MCTL_ERR_SHIFT                      (12U)
/*! ERR - Error Status
 *  0b0..No error
 *  0b1..Error detected
 */
#define TRNG_MCTL_ERR(x)                         (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_ERR_SHIFT)) & TRNG_MCTL_ERR_MASK)

#define TRNG_MCTL_TSTOP_OK_MASK                  (0x2000U)
#define TRNG_MCTL_TSTOP_OK_SHIFT                 (13U)
/*! TSTOP_OK - TRNG is ok to stop
 *  0b0..TRNG is generating entropy and is not ok to stop
 *  0b1..TRNG is not generating entropy and is ok to stop
 */
#define TRNG_MCTL_TSTOP_OK(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_TSTOP_OK_SHIFT)) & TRNG_MCTL_TSTOP_OK_MASK)

#define TRNG_MCTL_LRUN_CONT_MASK                 (0x4000U)
#define TRNG_MCTL_LRUN_CONT_SHIFT                (14U)
/*! LRUN_CONT - Long run count continues between entropy generations
 *  0b0..The internal test's long run count is restarted for each entropy re-generation.
 *  0b1..The count value (of TRNG's internal long_run test), at the start of an entropy generation will continue
 *       where it left off at the end of the previous entropy generation.
 */
#define TRNG_MCTL_LRUN_CONT(x)                   (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_LRUN_CONT_SHIFT)) & TRNG_MCTL_LRUN_CONT_MASK)

#define TRNG_MCTL_OSC2_FAIL_MASK                 (0x8000U)
#define TRNG_MCTL_OSC2_FAIL_SHIFT                (15U)
/*! OSC2_FAIL - Oscillator 2 Failure
 *  0b0..Oscillator 2 is running.
 *  0b1..Oscillator 2 has failed (see OSC2_CTL[OSC_FAILSAFE_LMT]).
 */
#define TRNG_MCTL_OSC2_FAIL(x)                   (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_OSC2_FAIL_SHIFT)) & TRNG_MCTL_OSC2_FAIL_MASK)

#define TRNG_MCTL_PRGM_MASK                      (0x10000U)
#define TRNG_MCTL_PRGM_SHIFT                     (16U)
/*! PRGM - Program Mode
 *  0b0..TRNG is in Run Mode
 *  0b1..TRNG is in Program Mode
 */
#define TRNG_MCTL_PRGM(x)                        (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_PRGM_SHIFT)) & TRNG_MCTL_PRGM_MASK)
/*! @} */

/*! @name SCMISC - Statistical Check Miscellaneous Register */
/*! @{ */

#define TRNG_SCMISC_LRUN_MAX_MASK                (0xFFU)
#define TRNG_SCMISC_LRUN_MAX_SHIFT               (0U)
#define TRNG_SCMISC_LRUN_MAX(x)                  (((uint32_t)(((uint32_t)(x)) << TRNG_SCMISC_LRUN_MAX_SHIFT)) & TRNG_SCMISC_LRUN_MAX_MASK)

#define TRNG_SCMISC_RTY_CT_MASK                  (0xF0000U)
#define TRNG_SCMISC_RTY_CT_SHIFT                 (16U)
#define TRNG_SCMISC_RTY_CT(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_SCMISC_RTY_CT_SHIFT)) & TRNG_SCMISC_RTY_CT_MASK)
/*! @} */

/*! @name SDCTL - Seed Control Register */
/*! @{ */

#define TRNG_SDCTL_SAMP_SIZE_MASK                (0xFFFFU)
#define TRNG_SDCTL_SAMP_SIZE_SHIFT               (0U)
#define TRNG_SDCTL_SAMP_SIZE(x)                  (((uint32_t)(((uint32_t)(x)) << TRNG_SDCTL_SAMP_SIZE_SHIFT)) & TRNG_SDCTL_SAMP_SIZE_MASK)

#define TRNG_SDCTL_ENT_DLY_MASK                  (0xFFFF0000U)
#define TRNG_SDCTL_ENT_DLY_SHIFT                 (16U)
#define TRNG_SDCTL_ENT_DLY(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_SDCTL_ENT_DLY_SHIFT)) & TRNG_SDCTL_ENT_DLY_MASK)
/*! @} */

/*! @name FRQMIN - Frequency Count Minimum Limit Register */
/*! @{ */

#define TRNG_FRQMIN_FRQ_MIN_MASK                 (0x3FFFFFU)
#define TRNG_FRQMIN_FRQ_MIN_SHIFT                (0U)
#define TRNG_FRQMIN_FRQ_MIN(x)                   (((uint32_t)(((uint32_t)(x)) << TRNG_FRQMIN_FRQ_MIN_SHIFT)) & TRNG_FRQMIN_FRQ_MIN_MASK)
/*! @} */

/*! @name OSC2_FRQCNT - Oscillator-2 Frequency Count Register */
/*! @{ */

#define TRNG_OSC2_FRQCNT_OSC2_FRQ_CT_MASK        (0x3FFFFFU)
#define TRNG_OSC2_FRQCNT_OSC2_FRQ_CT_SHIFT       (0U)
#define TRNG_OSC2_FRQCNT_OSC2_FRQ_CT(x)          (((uint32_t)(((uint32_t)(x)) << TRNG_OSC2_FRQCNT_OSC2_FRQ_CT_SHIFT)) & TRNG_OSC2_FRQCNT_OSC2_FRQ_CT_MASK)
/*! @} */

/*! @name FRQCNT - Frequency Count Register */
/*! @{ */

#define TRNG_FRQCNT_FRQ_CT_MASK                  (0x3FFFFFU)
#define TRNG_FRQCNT_FRQ_CT_SHIFT                 (0U)
#define TRNG_FRQCNT_FRQ_CT(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_FRQCNT_FRQ_CT_SHIFT)) & TRNG_FRQCNT_FRQ_CT_MASK)
/*! @} */

/*! @name FRQMAX - Frequency Count Maximum Limit Register */
/*! @{ */

#define TRNG_FRQMAX_FRQ_MAX_MASK                 (0x3FFFFFU)
#define TRNG_FRQMAX_FRQ_MAX_SHIFT                (0U)
#define TRNG_FRQMAX_FRQ_MAX(x)                   (((uint32_t)(((uint32_t)(x)) << TRNG_FRQMAX_FRQ_MAX_SHIFT)) & TRNG_FRQMAX_FRQ_MAX_MASK)
/*! @} */

/*! @name SCMC - Statistical Check Monobit Count Register */
/*! @{ */

#define TRNG_SCMC_MONO_CT_MASK                   (0xFFFFU)
#define TRNG_SCMC_MONO_CT_SHIFT                  (0U)
#define TRNG_SCMC_MONO_CT(x)                     (((uint32_t)(((uint32_t)(x)) << TRNG_SCMC_MONO_CT_SHIFT)) & TRNG_SCMC_MONO_CT_MASK)
/*! @} */

/*! @name SCML - Statistical Check Monobit Limit Register */
/*! @{ */

#define TRNG_SCML_MONO_MAX_MASK                  (0xFFFFU)
#define TRNG_SCML_MONO_MAX_SHIFT                 (0U)
#define TRNG_SCML_MONO_MAX(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_SCML_MONO_MAX_SHIFT)) & TRNG_SCML_MONO_MAX_MASK)

#define TRNG_SCML_MONO_RNG_MASK                  (0xFFFF0000U)
#define TRNG_SCML_MONO_RNG_SHIFT                 (16U)
#define TRNG_SCML_MONO_RNG(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_SCML_MONO_RNG_SHIFT)) & TRNG_SCML_MONO_RNG_MASK)
/*! @} */

/*! @name SCR1C - Statistical Check Run Length 1 Count Register */
/*! @{ */

#define TRNG_SCR1C_R1_0_CT_MASK                  (0x7FFFU)
#define TRNG_SCR1C_R1_0_CT_SHIFT                 (0U)
/*! R1_0_CT - Runs of Zero, Length 1 Count */
#define TRNG_SCR1C_R1_0_CT(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_SCR1C_R1_0_CT_SHIFT)) & TRNG_SCR1C_R1_0_CT_MASK)

#define TRNG_SCR1C_R1_1_CT_MASK                  (0x7FFF0000U)
#define TRNG_SCR1C_R1_1_CT_SHIFT                 (16U)
/*! R1_1_CT - Runs of One, Length 1 Count */
#define TRNG_SCR1C_R1_1_CT(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_SCR1C_R1_1_CT_SHIFT)) & TRNG_SCR1C_R1_1_CT_MASK)
/*! @} */

/*! @name SCR1L - Statistical Check Run Length 1 Limit Register */
/*! @{ */

#define TRNG_SCR1L_RUN1_MAX_MASK                 (0x7FFFU)
#define TRNG_SCR1L_RUN1_MAX_SHIFT                (0U)
/*! RUN1_MAX - Run Length 1 Maximum Limit */
#define TRNG_SCR1L_RUN1_MAX(x)                   (((uint32_t)(((uint32_t)(x)) << TRNG_SCR1L_RUN1_MAX_SHIFT)) & TRNG_SCR1L_RUN1_MAX_MASK)

#define TRNG_SCR1L_RUN1_RNG_MASK                 (0x7FFF0000U)
#define TRNG_SCR1L_RUN1_RNG_SHIFT                (16U)
/*! RUN1_RNG - Run Length 1 Range */
#define TRNG_SCR1L_RUN1_RNG(x)                   (((uint32_t)(((uint32_t)(x)) << TRNG_SCR1L_RUN1_RNG_SHIFT)) & TRNG_SCR1L_RUN1_RNG_MASK)
/*! @} */

/*! @name SCR2C - Statistical Check Run Length 2 Count Register */
/*! @{ */

#define TRNG_SCR2C_R2_0_CT_MASK                  (0x3FFFU)
#define TRNG_SCR2C_R2_0_CT_SHIFT                 (0U)
#define TRNG_SCR2C_R2_0_CT(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_SCR2C_R2_0_CT_SHIFT)) & TRNG_SCR2C_R2_0_CT_MASK)

#define TRNG_SCR2C_R2_1_CT_MASK                  (0x3FFF0000U)
#define TRNG_SCR2C_R2_1_CT_SHIFT                 (16U)
#define TRNG_SCR2C_R2_1_CT(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_SCR2C_R2_1_CT_SHIFT)) & TRNG_SCR2C_R2_1_CT_MASK)
/*! @} */

/*! @name SCR2L - Statistical Check Run Length 2 Limit Register */
/*! @{ */

#define TRNG_SCR2L_RUN2_MAX_MASK                 (0x3FFFU)
#define TRNG_SCR2L_RUN2_MAX_SHIFT                (0U)
#define TRNG_SCR2L_RUN2_MAX(x)                   (((uint32_t)(((uint32_t)(x)) << TRNG_SCR2L_RUN2_MAX_SHIFT)) & TRNG_SCR2L_RUN2_MAX_MASK)

#define TRNG_SCR2L_RUN2_RNG_MASK                 (0x3FFF0000U)
#define TRNG_SCR2L_RUN2_RNG_SHIFT                (16U)
#define TRNG_SCR2L_RUN2_RNG(x)                   (((uint32_t)(((uint32_t)(x)) << TRNG_SCR2L_RUN2_RNG_SHIFT)) & TRNG_SCR2L_RUN2_RNG_MASK)
/*! @} */

/*! @name SCR3C - Statistical Check Run Length 3 Count Register */
/*! @{ */

#define TRNG_SCR3C_R3_0_CT_MASK                  (0x1FFFU)
#define TRNG_SCR3C_R3_0_CT_SHIFT                 (0U)
#define TRNG_SCR3C_R3_0_CT(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_SCR3C_R3_0_CT_SHIFT)) & TRNG_SCR3C_R3_0_CT_MASK)

#define TRNG_SCR3C_R3_1_CT_MASK                  (0x1FFF0000U)
#define TRNG_SCR3C_R3_1_CT_SHIFT                 (16U)
#define TRNG_SCR3C_R3_1_CT(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_SCR3C_R3_1_CT_SHIFT)) & TRNG_SCR3C_R3_1_CT_MASK)
/*! @} */

/*! @name SCR3L - Statistical Check Run Length 3 Limit Register */
/*! @{ */

#define TRNG_SCR3L_RUN3_MAX_MASK                 (0x1FFFU)
#define TRNG_SCR3L_RUN3_MAX_SHIFT                (0U)
#define TRNG_SCR3L_RUN3_MAX(x)                   (((uint32_t)(((uint32_t)(x)) << TRNG_SCR3L_RUN3_MAX_SHIFT)) & TRNG_SCR3L_RUN3_MAX_MASK)

#define TRNG_SCR3L_RUN3_RNG_MASK                 (0x1FFF0000U)
#define TRNG_SCR3L_RUN3_RNG_SHIFT                (16U)
#define TRNG_SCR3L_RUN3_RNG(x)                   (((uint32_t)(((uint32_t)(x)) << TRNG_SCR3L_RUN3_RNG_SHIFT)) & TRNG_SCR3L_RUN3_RNG_MASK)
/*! @} */

/*! @name STATUS - Status Register */
/*! @{ */

#define TRNG_STATUS_TF1BR0_MASK                  (0x1U)
#define TRNG_STATUS_TF1BR0_SHIFT                 (0U)
/*! TF1BR0
 *  0b0..The 1-Bit Run, Sampling 0s Test has passed
 *  0b1..The 1-Bit Run, Sampling 0s Test has failed
 */
#define TRNG_STATUS_TF1BR0(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TF1BR0_SHIFT)) & TRNG_STATUS_TF1BR0_MASK)

#define TRNG_STATUS_TF1BR1_MASK                  (0x2U)
#define TRNG_STATUS_TF1BR1_SHIFT                 (1U)
/*! TF1BR1
 *  0b0..The 1-Bit Run, Sampling 1s Test has passed
 *  0b1..The 1-Bit Run, Sampling 1s Test has failed
 */
#define TRNG_STATUS_TF1BR1(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TF1BR1_SHIFT)) & TRNG_STATUS_TF1BR1_MASK)

#define TRNG_STATUS_TF2BR0_MASK                  (0x4U)
#define TRNG_STATUS_TF2BR0_SHIFT                 (2U)
/*! TF2BR0
 *  0b0..The 2-Bit Run, Sampling 0s Test has passed
 *  0b1..The 2-Bit Run, Sampling 0s Test has failed
 */
#define TRNG_STATUS_TF2BR0(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TF2BR0_SHIFT)) & TRNG_STATUS_TF2BR0_MASK)

#define TRNG_STATUS_TF2BR1_MASK                  (0x8U)
#define TRNG_STATUS_TF2BR1_SHIFT                 (3U)
/*! TF2BR1
 *  0b0..The 2-Bit Run, Sampling 1s Test has passed
 *  0b1..The 2-Bit Run, Sampling 1s Test has failed
 */
#define TRNG_STATUS_TF2BR1(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TF2BR1_SHIFT)) & TRNG_STATUS_TF2BR1_MASK)

#define TRNG_STATUS_TF3BR0_MASK                  (0x10U)
#define TRNG_STATUS_TF3BR0_SHIFT                 (4U)
/*! TF3BR0
 *  0b0..The 3-Bit Run, Sampling 0s Test has passed
 *  0b1..The 3-Bit Run, Sampling 0s Test has failed
 */
#define TRNG_STATUS_TF3BR0(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TF3BR0_SHIFT)) & TRNG_STATUS_TF3BR0_MASK)

#define TRNG_STATUS_TF3BR1_MASK                  (0x20U)
#define TRNG_STATUS_TF3BR1_SHIFT                 (5U)
/*! TF3BR1 - Test Fail
 *  0b0..The 3-Bit Run, Sampling 1s Test has passed
 *  0b1..The 3-Bit Run, Sampling 1s Test has failed
 */
#define TRNG_STATUS_TF3BR1(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TF3BR1_SHIFT)) & TRNG_STATUS_TF3BR1_MASK)

#define TRNG_STATUS_TFLR_MASK                    (0x2000U)
#define TRNG_STATUS_TFLR_SHIFT                   (13U)
/*! TFLR - Test Fail, Long Run.
 *  0b0..The Long Run Test has passed
 *  0b1..The Long Run Test has failed
 */
#define TRNG_STATUS_TFLR(x)                      (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TFLR_SHIFT)) & TRNG_STATUS_TFLR_MASK)

#define TRNG_STATUS_TFMB_MASK                    (0x8000U)
#define TRNG_STATUS_TFMB_SHIFT                   (15U)
/*! TFMB
 *  0b0..The Mono Bit Test has passed
 *  0b1..The Mono Bit Test has failed
 */
#define TRNG_STATUS_TFMB(x)                      (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TFMB_SHIFT)) & TRNG_STATUS_TFMB_MASK)

#define TRNG_STATUS_RETRY_CT_MASK                (0xF0000U)
#define TRNG_STATUS_RETRY_CT_SHIFT               (16U)
#define TRNG_STATUS_RETRY_CT(x)                  (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_RETRY_CT_SHIFT)) & TRNG_STATUS_RETRY_CT_MASK)
/*! @} */

/*! @name ENTA_ENT - Entropy Read Register */
/*! @{ */

#define TRNG_ENTA_ENT_ENT_MASK                   (0xFFFFFFFFU)
#define TRNG_ENTA_ENT_ENT_SHIFT                  (0U)
#define TRNG_ENTA_ENT_ENT(x)                     (((uint32_t)(((uint32_t)(x)) << TRNG_ENTA_ENT_ENT_SHIFT)) & TRNG_ENTA_ENT_ENT_MASK)
/*! @} */

/* The count of TRNG_ENTA_ENT */
#define TRNG_ENTA_ENT_COUNT                      (8U)

/*! @name SEC_CFG - Security Configuration Register */
/*! @{ */

#define TRNG_SEC_CFG_NO_PRGM_MASK                (0x2U)
#define TRNG_SEC_CFG_NO_PRGM_SHIFT               (1U)
/*! NO_PRGM
 *  0b0..TRNG configuration registers can be modified.
 *  0b1..TRNG configuration registers cannot be modified.
 */
#define TRNG_SEC_CFG_NO_PRGM(x)                  (((uint32_t)(((uint32_t)(x)) << TRNG_SEC_CFG_NO_PRGM_SHIFT)) & TRNG_SEC_CFG_NO_PRGM_MASK)
/*! @} */

/*! @name INT_CTRL - Interrupt Control Register */
/*! @{ */

#define TRNG_INT_CTRL_HW_ERR_MASK                (0x1U)
#define TRNG_INT_CTRL_HW_ERR_SHIFT               (0U)
/*! HW_ERR
 *  0b0..Clears the INT_STATUS[HW_ERR] bit. Will automatically set after writing.
 *  0b1..Enables the INT_STATUS[HW_ERR] bit to be set, thereby enabling interrupt generation for the HW_ERR condition.
 */
#define TRNG_INT_CTRL_HW_ERR(x)                  (((uint32_t)(((uint32_t)(x)) << TRNG_INT_CTRL_HW_ERR_SHIFT)) & TRNG_INT_CTRL_HW_ERR_MASK)

#define TRNG_INT_CTRL_ENT_VAL_MASK               (0x2U)
#define TRNG_INT_CTRL_ENT_VAL_SHIFT              (1U)
/*! ENT_VAL
 *  0b0..Clears the INT_STATUS[ENT_VAL] bit. Will automatically set after writing.
 *  0b1..Enables the INT_STATUS[ENT_VAL] bit to be set, thereby enabling interrupt generation for the ENT_VAL condition.
 */
#define TRNG_INT_CTRL_ENT_VAL(x)                 (((uint32_t)(((uint32_t)(x)) << TRNG_INT_CTRL_ENT_VAL_SHIFT)) & TRNG_INT_CTRL_ENT_VAL_MASK)

#define TRNG_INT_CTRL_FRQ_CT_FAIL_MASK           (0x4U)
#define TRNG_INT_CTRL_FRQ_CT_FAIL_SHIFT          (2U)
/*! FRQ_CT_FAIL
 *  0b0..Clears the INT_STATUS[FRQ_CT_FAIL] bit. Will automatically set after writing.
 *  0b1..Enables the INT_STATUS[FRQ_CT_FAIL] bit to be set, thereby enabling interrupt generation for the FRQ_CT_FAIL condition.
 */
#define TRNG_INT_CTRL_FRQ_CT_FAIL(x)             (((uint32_t)(((uint32_t)(x)) << TRNG_INT_CTRL_FRQ_CT_FAIL_SHIFT)) & TRNG_INT_CTRL_FRQ_CT_FAIL_MASK)
/*! @} */

/*! @name INT_MASK - Mask Register */
/*! @{ */

#define TRNG_INT_MASK_HW_ERR_MASK                (0x1U)
#define TRNG_INT_MASK_HW_ERR_SHIFT               (0U)
/*! HW_ERR
 *  0b0..HW_ERR interrupt is disabled.
 *  0b1..HW_ERR interrupt is enabled.
 */
#define TRNG_INT_MASK_HW_ERR(x)                  (((uint32_t)(((uint32_t)(x)) << TRNG_INT_MASK_HW_ERR_SHIFT)) & TRNG_INT_MASK_HW_ERR_MASK)

#define TRNG_INT_MASK_ENT_VAL_MASK               (0x2U)
#define TRNG_INT_MASK_ENT_VAL_SHIFT              (1U)
/*! ENT_VAL
 *  0b0..ENT_VAL interrupt is disabled.
 *  0b1..ENT_VAL interrupt is enabled.
 */
#define TRNG_INT_MASK_ENT_VAL(x)                 (((uint32_t)(((uint32_t)(x)) << TRNG_INT_MASK_ENT_VAL_SHIFT)) & TRNG_INT_MASK_ENT_VAL_MASK)

#define TRNG_INT_MASK_FRQ_CT_FAIL_MASK           (0x4U)
#define TRNG_INT_MASK_FRQ_CT_FAIL_SHIFT          (2U)
/*! FRQ_CT_FAIL
 *  0b0..FRQ_CT_FAIL interrupt is disabled.
 *  0b1..FRQ_CT_FAIL interrupt is enabled.
 */
#define TRNG_INT_MASK_FRQ_CT_FAIL(x)             (((uint32_t)(((uint32_t)(x)) << TRNG_INT_MASK_FRQ_CT_FAIL_SHIFT)) & TRNG_INT_MASK_FRQ_CT_FAIL_MASK)
/*! @} */

/*! @name INT_STATUS - Interrupt Status Register */
/*! @{ */

#define TRNG_INT_STATUS_HW_ERR_MASK              (0x1U)
#define TRNG_INT_STATUS_HW_ERR_SHIFT             (0U)
/*! HW_ERR
 *  0b0..No error.
 *  0b1..Error detected.
 */
#define TRNG_INT_STATUS_HW_ERR(x)                (((uint32_t)(((uint32_t)(x)) << TRNG_INT_STATUS_HW_ERR_SHIFT)) & TRNG_INT_STATUS_HW_ERR_MASK)

#define TRNG_INT_STATUS_ENT_VAL_MASK             (0x2U)
#define TRNG_INT_STATUS_ENT_VAL_SHIFT            (1U)
/*! ENT_VAL
 *  0b0..Busy generating entropy. Any value read from the Entropy registers is invalid.
 *  0b1..Values read from the Entropy registers are valid.
 */
#define TRNG_INT_STATUS_ENT_VAL(x)               (((uint32_t)(((uint32_t)(x)) << TRNG_INT_STATUS_ENT_VAL_SHIFT)) & TRNG_INT_STATUS_ENT_VAL_MASK)

#define TRNG_INT_STATUS_FRQ_CT_FAIL_MASK         (0x4U)
#define TRNG_INT_STATUS_FRQ_CT_FAIL_SHIFT        (2U)
/*! FRQ_CT_FAIL
 *  0b0..No hardware nor self test frequency errors.
 *  0b1..The frequency counter has detected a failure.
 */
#define TRNG_INT_STATUS_FRQ_CT_FAIL(x)           (((uint32_t)(((uint32_t)(x)) << TRNG_INT_STATUS_FRQ_CT_FAIL_SHIFT)) & TRNG_INT_STATUS_FRQ_CT_FAIL_MASK)
/*! @} */

/*! @name CSER - Common Security Error Register */
/*! @{ */

#define TRNG_CSER_RED_FSM_MASK                   (0x2U)
#define TRNG_CSER_RED_FSM_SHIFT                  (1U)
/*! RED_FSM - Redundant FSM error/fault detected
 *  0b0..No redundant FSM error/fault
 *  0b1..Redundant FSM error/fault detected.
 */
#define TRNG_CSER_RED_FSM(x)                     (((uint32_t)(((uint32_t)(x)) << TRNG_CSER_RED_FSM_SHIFT)) & TRNG_CSER_RED_FSM_MASK)
/*! @} */

/*! @name CSCLR - Common Security Clear Register */
/*! @{ */

#define TRNG_CSCLR_RED_FSM_CLR_MASK              (0x2U)
#define TRNG_CSCLR_RED_FSM_CLR_SHIFT             (1U)
/*! RED_FSM_CLR
 *  0b0..No effect, ignored
 *  0b1..Clears the CSER[RED_FSM] bit.
 */
#define TRNG_CSCLR_RED_FSM_CLR(x)                (((uint32_t)(((uint32_t)(x)) << TRNG_CSCLR_RED_FSM_CLR_SHIFT)) & TRNG_CSCLR_RED_FSM_CLR_MASK)
/*! @} */

/*! @name OSC2_CTL - TRNG Oscillator 2 Control Register */
/*! @{ */

#define TRNG_OSC2_CTL_TRNG_ENT_CTL_MASK          (0x3U)
#define TRNG_OSC2_CTL_TRNG_ENT_CTL_SHIFT         (0U)
/*! TRNG_ENT_CTL - TRNG entropy generation control.
 *  0b00..Single oscillator mode, using OSC1 (default)
 *  0b01..Dual oscillator mode
 *  0b10..Single oscillator mode, using OSC2
 *  0b11..Unused, (bit field cannot be written to this value)
 */
#define TRNG_OSC2_CTL_TRNG_ENT_CTL(x)            (((uint32_t)(((uint32_t)(x)) << TRNG_OSC2_CTL_TRNG_ENT_CTL_SHIFT)) & TRNG_OSC2_CTL_TRNG_ENT_CTL_MASK)

#define TRNG_OSC2_CTL_OSC2_DIV_MASK              (0xCU)
#define TRNG_OSC2_CTL_OSC2_DIV_SHIFT             (2U)
/*! OSC2_DIV - Oscillator 2 Divide.
 *  0b00..Use ring oscillator 2 with no divide
 *  0b01..Use ring oscillator 2 divided-by-2
 *  0b10..Use ring oscillator 2 divided-by-4
 *  0b11..Use ring oscillator 2 divided-by-8
 */
#define TRNG_OSC2_CTL_OSC2_DIV(x)                (((uint32_t)(((uint32_t)(x)) << TRNG_OSC2_CTL_OSC2_DIV_SHIFT)) & TRNG_OSC2_CTL_OSC2_DIV_MASK)

#define TRNG_OSC2_CTL_OSC2_FCT_VAL_MASK          (0x200U)
#define TRNG_OSC2_CTL_OSC2_FCT_VAL_SHIFT         (9U)
/*! OSC2_FCT_VAL - TRNG Oscillator 2 Frequency Count Valid
 *  0b0..Frequency count is invalid.
 *  0b1..If TRNG_ENT_CTL = 10b, valid frequency count may be read from OSC2_FRQCNT.
 */
#define TRNG_OSC2_CTL_OSC2_FCT_VAL(x)            (((uint32_t)(((uint32_t)(x)) << TRNG_OSC2_CTL_OSC2_FCT_VAL_SHIFT)) & TRNG_OSC2_CTL_OSC2_FCT_VAL_MASK)

#define TRNG_OSC2_CTL_OSC_FAILSAFE_LMT_MASK      (0x3000U)
#define TRNG_OSC2_CTL_OSC_FAILSAFE_LMT_SHIFT     (12U)
/*! OSC_FAILSAFE_LMT - Oscillator fail safe limit.
 *  0b00..The limit N is 4096 (2^12) system clocks.
 *  0b01..The limit N is 65536 (2^16) system clocks. (default)
 *  0b10..N is 2^20 system clocks.
 *  0b11..N is 2^22 system clocks (full range of the counter being used).
 */
#define TRNG_OSC2_CTL_OSC_FAILSAFE_LMT(x)        (((uint32_t)(((uint32_t)(x)) << TRNG_OSC2_CTL_OSC_FAILSAFE_LMT_SHIFT)) & TRNG_OSC2_CTL_OSC_FAILSAFE_LMT_MASK)

#define TRNG_OSC2_CTL_OSC_FAILSAFE_TEST_MASK     (0x4000U)
#define TRNG_OSC2_CTL_OSC_FAILSAFE_TEST_SHIFT    (14U)
/*! OSC_FAILSAFE_TEST - Oscillator fail safe test.
 *  0b0..No impact.
 *  0b1..Disables oscillator 2 while in dual-oscillator mode (TRNG_ENT_CTL = 01b).
 */
#define TRNG_OSC2_CTL_OSC_FAILSAFE_TEST(x)       (((uint32_t)(((uint32_t)(x)) << TRNG_OSC2_CTL_OSC_FAILSAFE_TEST_SHIFT)) & TRNG_OSC2_CTL_OSC_FAILSAFE_TEST_MASK)
/*! @} */

/*! @name VID1 - Version ID Register (MS) */
/*! @{ */

#define TRNG_VID1_MIN_REV_MASK                   (0xFFU)
#define TRNG_VID1_MIN_REV_SHIFT                  (0U)
/*! MIN_REV
 *  0b00001100..Minor revision number for TRNG.
 */
#define TRNG_VID1_MIN_REV(x)                     (((uint32_t)(((uint32_t)(x)) << TRNG_VID1_MIN_REV_SHIFT)) & TRNG_VID1_MIN_REV_MASK)

#define TRNG_VID1_MAJ_REV_MASK                   (0xFF00U)
#define TRNG_VID1_MAJ_REV_SHIFT                  (8U)
/*! MAJ_REV
 *  0b00010100..Major revision number for TRNG.
 */
#define TRNG_VID1_MAJ_REV(x)                     (((uint32_t)(((uint32_t)(x)) << TRNG_VID1_MAJ_REV_SHIFT)) & TRNG_VID1_MAJ_REV_MASK)

#define TRNG_VID1_IP_ID_MASK                     (0xFFFF0000U)
#define TRNG_VID1_IP_ID_SHIFT                    (16U)
/*! IP_ID
 *  0b0000000000110000..ID for TRNG.
 */
#define TRNG_VID1_IP_ID(x)                       (((uint32_t)(((uint32_t)(x)) << TRNG_VID1_IP_ID_SHIFT)) & TRNG_VID1_IP_ID_MASK)
/*! @} */

/*! @name VID2 - Version ID Register (LS) */
/*! @{ */

#define TRNG_VID2_CONFIG_OPT_MASK                (0xFFU)
#define TRNG_VID2_CONFIG_OPT_SHIFT               (0U)
/*! CONFIG_OPT
 *  0b00000000..TRNG_CONFIG_OPT for TRNG.
 */
#define TRNG_VID2_CONFIG_OPT(x)                  (((uint32_t)(((uint32_t)(x)) << TRNG_VID2_CONFIG_OPT_SHIFT)) & TRNG_VID2_CONFIG_OPT_MASK)

#define TRNG_VID2_ECO_REV_MASK                   (0xFF00U)
#define TRNG_VID2_ECO_REV_SHIFT                  (8U)
/*! ECO_REV
 *  0b00000000..TRNG_ECO_REV for TRNG.
 */
#define TRNG_VID2_ECO_REV(x)                     (((uint32_t)(((uint32_t)(x)) << TRNG_VID2_ECO_REV_SHIFT)) & TRNG_VID2_ECO_REV_MASK)

#define TRNG_VID2_INTG_OPT_MASK                  (0xFF0000U)
#define TRNG_VID2_INTG_OPT_SHIFT                 (16U)
/*! INTG_OPT
 *  0b00001010..INTG_OPT for TRNG.
 */
#define TRNG_VID2_INTG_OPT(x)                    (((uint32_t)(((uint32_t)(x)) << TRNG_VID2_INTG_OPT_SHIFT)) & TRNG_VID2_INTG_OPT_MASK)

#define TRNG_VID2_ERA_MASK                       (0xFF000000U)
#define TRNG_VID2_ERA_SHIFT                      (24U)
/*! ERA
 *  0b00001100..ERA of the TRNG.
 */
#define TRNG_VID2_ERA(x)                         (((uint32_t)(((uint32_t)(x)) << TRNG_VID2_ERA_SHIFT)) & TRNG_VID2_ERA_MASK)
/*! @} */

/*! @name OSC_INV_CHAIN_LEN - Oscillator Inverter Chain Length Register */
/*! @{ */

#define TRNG_OSC_INV_CHAIN_LEN_OSC1_INV_CHAIN_LEN_MASK (0xFFU)
#define TRNG_OSC_INV_CHAIN_LEN_OSC1_INV_CHAIN_LEN_SHIFT (0U)
/*! OSC1_INV_CHAIN_LEN
 *  0b01000110..Adding 1 to this count are the total number of inversions occurring in ring oscillator 1.
 */
#define TRNG_OSC_INV_CHAIN_LEN_OSC1_INV_CHAIN_LEN(x) (((uint32_t)(((uint32_t)(x)) << TRNG_OSC_INV_CHAIN_LEN_OSC1_INV_CHAIN_LEN_SHIFT)) & TRNG_OSC_INV_CHAIN_LEN_OSC1_INV_CHAIN_LEN_MASK)

#define TRNG_OSC_INV_CHAIN_LEN_OSC2_INV_CHAIN_LEN_MASK (0xFF00U)
#define TRNG_OSC_INV_CHAIN_LEN_OSC2_INV_CHAIN_LEN_SHIFT (8U)
/*! OSC2_INV_CHAIN_LEN
 *  0b01010100..Adding 1 to this count are the total number of inversions occurring in ring oscillator 2.
 */
#define TRNG_OSC_INV_CHAIN_LEN_OSC2_INV_CHAIN_LEN(x) (((uint32_t)(((uint32_t)(x)) << TRNG_OSC_INV_CHAIN_LEN_OSC2_INV_CHAIN_LEN_SHIFT)) & TRNG_OSC_INV_CHAIN_LEN_OSC2_INV_CHAIN_LEN_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group TRNG_Register_Masks */


/* TRNG - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral TRNG0 base address */
  #define TRNG0_BASE                               (0x500D2000u)
  /** Peripheral TRNG0 base address */
  #define TRNG0_BASE_NS                            (0x400D2000u)
  /** Peripheral TRNG0 base pointer */
  #define TRNG0                                    ((TRNG_Type *)TRNG0_BASE)
  /** Peripheral TRNG0 base pointer */
  #define TRNG0_NS                                 ((TRNG_Type *)TRNG0_BASE_NS)
  /** Array initializer of TRNG peripheral base addresses */
  #define TRNG_BASE_ADDRS                          { TRNG0_BASE }
  /** Array initializer of TRNG peripheral base pointers */
  #define TRNG_BASE_PTRS                           { TRNG0 }
  /** Array initializer of TRNG peripheral base addresses */
  #define TRNG_BASE_ADDRS_NS                       { TRNG0_BASE_NS }
  /** Array initializer of TRNG peripheral base pointers */
  #define TRNG_BASE_PTRS_NS                        { TRNG0_NS }
#else
  /** Peripheral TRNG0 base address */
  #define TRNG0_BASE                               (0x400D2000u)
  /** Peripheral TRNG0 base pointer */
  #define TRNG0                                    ((TRNG_Type *)TRNG0_BASE)
  /** Array initializer of TRNG peripheral base addresses */
  #define TRNG_BASE_ADDRS                          { TRNG0_BASE }
  /** Array initializer of TRNG peripheral base pointers */
  #define TRNG_BASE_PTRS                           { TRNG0 }
#endif

/*!
 * @}
 */ /* end of group TRNG_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- UDF Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup UDF_Peripheral_Access_Layer UDF Peripheral Access Layer
 * @{
 */

/** UDF - Register Layout Typedef */
typedef struct {
  __IO uint32_t UDF_CTRL;                          /**< Control register, offset: 0x0 */
  __I  uint32_t UDF_STATUS;                        /**< Status register, offset: 0x4 */
  __O  uint32_t UDF_WR_DATA;                       /**< Data In Register, offset: 0x8 */
  __I  uint32_t UDF_RD_DATA;                       /**< Data Out Register, offset: 0xC */
} UDF_Type;

/* ----------------------------------------------------------------------------
   -- UDF Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup UDF_Register_Masks UDF Register Masks
 * @{
 */

/*! @name UDF_CTRL - Control register */
/*! @{ */

#define UDF_UDF_CTRL_salt_MASK                   (0xFFFFU)
#define UDF_UDF_CTRL_salt_SHIFT                  (0U)
/*! salt - Bits are internally XORed with i_custom */
#define UDF_UDF_CTRL_salt(x)                     (((uint32_t)(((uint32_t)(x)) << UDF_UDF_CTRL_salt_SHIFT)) & UDF_UDF_CTRL_salt_MASK)

#define UDF_UDF_CTRL_lock_MASK                   (0x70000U)
#define UDF_UDF_CTRL_lock_SHIFT                  (16U)
/*! lock - Lock access to UDF */
#define UDF_UDF_CTRL_lock(x)                     (((uint32_t)(((uint32_t)(x)) << UDF_UDF_CTRL_lock_SHIFT)) & UDF_UDF_CTRL_lock_MASK)

#define UDF_UDF_CTRL_reserved21_MASK             (0x380000U)
#define UDF_UDF_CTRL_reserved21_SHIFT            (19U)
/*! reserved21 - RFU */
#define UDF_UDF_CTRL_reserved21(x)               (((uint32_t)(((uint32_t)(x)) << UDF_UDF_CTRL_reserved21_SHIFT)) & UDF_UDF_CTRL_reserved21_MASK)

#define UDF_UDF_CTRL_udf_en_MASK                 (0x1C00000U)
#define UDF_UDF_CTRL_udf_en_SHIFT                (22U)
/*! udf_en - Enable the UDF block */
#define UDF_UDF_CTRL_udf_en(x)                   (((uint32_t)(((uint32_t)(x)) << UDF_UDF_CTRL_udf_en_SHIFT)) & UDF_UDF_CTRL_udf_en_MASK)

#define UDF_UDF_CTRL_reserved25_MASK             (0x2000000U)
#define UDF_UDF_CTRL_reserved25_SHIFT            (25U)
/*! reserved25 - RFU */
#define UDF_UDF_CTRL_reserved25(x)               (((uint32_t)(((uint32_t)(x)) << UDF_UDF_CTRL_reserved25_SHIFT)) & UDF_UDF_CTRL_reserved25_MASK)

#define UDF_UDF_CTRL_reserved27_MASK             (0xC000000U)
#define UDF_UDF_CTRL_reserved27_SHIFT            (26U)
/*! reserved27 - RFU */
#define UDF_UDF_CTRL_reserved27(x)               (((uint32_t)(((uint32_t)(x)) << UDF_UDF_CTRL_reserved27_SHIFT)) & UDF_UDF_CTRL_reserved27_MASK)

#define UDF_UDF_CTRL_flush_MASK                  (0x70000000U)
#define UDF_UDF_CTRL_flush_SHIFT                 (28U)
/*! flush - Flush UDF and return to reset state */
#define UDF_UDF_CTRL_flush(x)                    (((uint32_t)(((uint32_t)(x)) << UDF_UDF_CTRL_flush_SHIFT)) & UDF_UDF_CTRL_flush_MASK)

#define UDF_UDF_CTRL_reserved31_MASK             (0x80000000U)
#define UDF_UDF_CTRL_reserved31_SHIFT            (31U)
/*! reserved31 - reserved */
#define UDF_UDF_CTRL_reserved31(x)               (((uint32_t)(((uint32_t)(x)) << UDF_UDF_CTRL_reserved31_SHIFT)) & UDF_UDF_CTRL_reserved31_MASK)
/*! @} */

/*! @name UDF_STATUS - Status register */
/*! @{ */

#define UDF_UDF_STATUS_o_status_MASK             (0x1FU)
#define UDF_UDF_STATUS_o_status_SHIFT            (0U)
/*! o_status - Status bits
 *  0b00001..5'b00001 = Reset
 *  0b00010..5'b00010 = Init
 *  0b00100..5'b00100 = Warmup
 *  0b01000..5'b01000 = Ready
 *  0b10000..5'b10000 = Error
 */
#define UDF_UDF_STATUS_o_status(x)               (((uint32_t)(((uint32_t)(x)) << UDF_UDF_STATUS_o_status_SHIFT)) & UDF_UDF_STATUS_o_status_MASK)

#define UDF_UDF_STATUS_rsv_MASK                  (0x7FFFFFE0U)
#define UDF_UDF_STATUS_rsv_SHIFT                 (5U)
/*! rsv - RFU */
#define UDF_UDF_STATUS_rsv(x)                    (((uint32_t)(((uint32_t)(x)) << UDF_UDF_STATUS_rsv_SHIFT)) & UDF_UDF_STATUS_rsv_MASK)

#define UDF_UDF_STATUS_o_wait_MASK               (0x80000000U)
#define UDF_UDF_STATUS_o_wait_SHIFT              (31U)
/*! o_wait - Indicates UDF is processing data */
#define UDF_UDF_STATUS_o_wait(x)                 (((uint32_t)(((uint32_t)(x)) << UDF_UDF_STATUS_o_wait_SHIFT)) & UDF_UDF_STATUS_o_wait_MASK)
/*! @} */

/*! @name UDF_WR_DATA - Data In Register */
/*! @{ */

#define UDF_UDF_WR_DATA_i_dat_MASK               (0xFFFFFFFFU)
#define UDF_UDF_WR_DATA_i_dat_SHIFT              (0U)
#define UDF_UDF_WR_DATA_i_dat(x)                 (((uint32_t)(((uint32_t)(x)) << UDF_UDF_WR_DATA_i_dat_SHIFT)) & UDF_UDF_WR_DATA_i_dat_MASK)
/*! @} */

/*! @name UDF_RD_DATA - Data Out Register */
/*! @{ */

#define UDF_UDF_RD_DATA_o_dat_MASK               (0xFFFFFFFFU)
#define UDF_UDF_RD_DATA_o_dat_SHIFT              (0U)
#define UDF_UDF_RD_DATA_o_dat(x)                 (((uint32_t)(((uint32_t)(x)) << UDF_UDF_RD_DATA_o_dat_SHIFT)) & UDF_UDF_RD_DATA_o_dat_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group UDF_Register_Masks */


/* UDF - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral UDF0 base address */
  #define UDF0_BASE                                (0x500D3000u)
  /** Peripheral UDF0 base address */
  #define UDF0_BASE_NS                             (0x400D3000u)
  /** Peripheral UDF0 base pointer */
  #define UDF0                                     ((UDF_Type *)UDF0_BASE)
  /** Peripheral UDF0 base pointer */
  #define UDF0_NS                                  ((UDF_Type *)UDF0_BASE_NS)
  /** Array initializer of UDF peripheral base addresses */
  #define UDF_BASE_ADDRS                           { UDF0_BASE }
  /** Array initializer of UDF peripheral base pointers */
  #define UDF_BASE_PTRS                            { UDF0 }
  /** Array initializer of UDF peripheral base addresses */
  #define UDF_BASE_ADDRS_NS                        { UDF0_BASE_NS }
  /** Array initializer of UDF peripheral base pointers */
  #define UDF_BASE_PTRS_NS                         { UDF0_NS }
#else
  /** Peripheral UDF0 base address */
  #define UDF0_BASE                                (0x400D3000u)
  /** Peripheral UDF0 base pointer */
  #define UDF0                                     ((UDF_Type *)UDF0_BASE)
  /** Array initializer of UDF peripheral base addresses */
  #define UDF_BASE_ADDRS                           { UDF0_BASE }
  /** Array initializer of UDF peripheral base pointers */
  #define UDF_BASE_PTRS                            { UDF0 }
#endif

/*!
 * @}
 */ /* end of group UDF_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- UTICK Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup UTICK_Peripheral_Access_Layer UTICK Peripheral Access Layer
 * @{
 */

/** UTICK - Register Layout Typedef */
typedef struct {
  __IO uint32_t CTRL;                              /**< Control, offset: 0x0 */
  __IO uint32_t STAT;                              /**< Status, offset: 0x4 */
  __IO uint32_t CFG;                               /**< Capture Configuration, offset: 0x8 */
  __O  uint32_t CAPCLR;                            /**< Capture Clear, offset: 0xC */
  __I  uint32_t CAP[4];                            /**< Capture, array offset: 0x10, array step: 0x4 */
} UTICK_Type;

/* ----------------------------------------------------------------------------
   -- UTICK Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup UTICK_Register_Masks UTICK Register Masks
 * @{
 */

/*! @name CTRL - Control */
/*! @{ */

#define UTICK_CTRL_DELAYVAL_MASK                 (0x7FFFFFFFU)
#define UTICK_CTRL_DELAYVAL_SHIFT                (0U)
/*! DELAYVAL - Tick Interval
 *  0b0000000000000000000000000000000..
 *  *..Clock cycles as defined in the description
 */
#define UTICK_CTRL_DELAYVAL(x)                   (((uint32_t)(((uint32_t)(x)) << UTICK_CTRL_DELAYVAL_SHIFT)) & UTICK_CTRL_DELAYVAL_MASK)

#define UTICK_CTRL_REPEAT_MASK                   (0x80000000U)
#define UTICK_CTRL_REPEAT_SHIFT                  (31U)
/*! REPEAT - Repeat Delay
 *  0b0..One-time delay
 *  0b1..Delay repeats continuously
 */
#define UTICK_CTRL_REPEAT(x)                     (((uint32_t)(((uint32_t)(x)) << UTICK_CTRL_REPEAT_SHIFT)) & UTICK_CTRL_REPEAT_MASK)
/*! @} */

/*! @name STAT - Status */
/*! @{ */

#define UTICK_STAT_INTR_MASK                     (0x1U)
#define UTICK_STAT_INTR_SHIFT                    (0U)
/*! INTR - Interrupt Flag
 *  0b0..Not pending
 *  0b1..Pending
 */
#define UTICK_STAT_INTR(x)                       (((uint32_t)(((uint32_t)(x)) << UTICK_STAT_INTR_SHIFT)) & UTICK_STAT_INTR_MASK)

#define UTICK_STAT_ACTIVE_MASK                   (0x2U)
#define UTICK_STAT_ACTIVE_SHIFT                  (1U)
/*! ACTIVE - Timer Active Flag
 *  0b0..Inactive (stopped)
 *  0b1..Active
 */
#define UTICK_STAT_ACTIVE(x)                     (((uint32_t)(((uint32_t)(x)) << UTICK_STAT_ACTIVE_SHIFT)) & UTICK_STAT_ACTIVE_MASK)
/*! @} */

/*! @name CFG - Capture Configuration */
/*! @{ */

#define UTICK_CFG_CAPEN0_MASK                    (0x1U)
#define UTICK_CFG_CAPEN0_SHIFT                   (0U)
/*! CAPEN0 - Enable Capture 0
 *  0b0..Disable
 *  0b1..Enable
 */
#define UTICK_CFG_CAPEN0(x)                      (((uint32_t)(((uint32_t)(x)) << UTICK_CFG_CAPEN0_SHIFT)) & UTICK_CFG_CAPEN0_MASK)

#define UTICK_CFG_CAPEN1_MASK                    (0x2U)
#define UTICK_CFG_CAPEN1_SHIFT                   (1U)
/*! CAPEN1 - Enable Capture 1
 *  0b0..Disable
 *  0b1..Enable
 */
#define UTICK_CFG_CAPEN1(x)                      (((uint32_t)(((uint32_t)(x)) << UTICK_CFG_CAPEN1_SHIFT)) & UTICK_CFG_CAPEN1_MASK)

#define UTICK_CFG_CAPEN2_MASK                    (0x4U)
#define UTICK_CFG_CAPEN2_SHIFT                   (2U)
/*! CAPEN2 - Enable Capture 2
 *  0b0..Disable
 *  0b1..Enable
 */
#define UTICK_CFG_CAPEN2(x)                      (((uint32_t)(((uint32_t)(x)) << UTICK_CFG_CAPEN2_SHIFT)) & UTICK_CFG_CAPEN2_MASK)

#define UTICK_CFG_CAPEN3_MASK                    (0x8U)
#define UTICK_CFG_CAPEN3_SHIFT                   (3U)
/*! CAPEN3 - Enable Capture 3
 *  0b0..Disable
 *  0b1..Enable
 */
#define UTICK_CFG_CAPEN3(x)                      (((uint32_t)(((uint32_t)(x)) << UTICK_CFG_CAPEN3_SHIFT)) & UTICK_CFG_CAPEN3_MASK)

#define UTICK_CFG_CAPPOL0_MASK                   (0x100U)
#define UTICK_CFG_CAPPOL0_SHIFT                  (8U)
/*! CAPPOL0 - Capture Polarity 0
 *  0b0..Positive
 *  0b1..Negative
 */
#define UTICK_CFG_CAPPOL0(x)                     (((uint32_t)(((uint32_t)(x)) << UTICK_CFG_CAPPOL0_SHIFT)) & UTICK_CFG_CAPPOL0_MASK)

#define UTICK_CFG_CAPPOL1_MASK                   (0x200U)
#define UTICK_CFG_CAPPOL1_SHIFT                  (9U)
/*! CAPPOL1 - Capture-Polarity 1
 *  0b0..Positive
 *  0b1..Negative
 */
#define UTICK_CFG_CAPPOL1(x)                     (((uint32_t)(((uint32_t)(x)) << UTICK_CFG_CAPPOL1_SHIFT)) & UTICK_CFG_CAPPOL1_MASK)

#define UTICK_CFG_CAPPOL2_MASK                   (0x400U)
#define UTICK_CFG_CAPPOL2_SHIFT                  (10U)
/*! CAPPOL2 - Capture Polarity 2
 *  0b0..Positive
 *  0b1..Negative
 */
#define UTICK_CFG_CAPPOL2(x)                     (((uint32_t)(((uint32_t)(x)) << UTICK_CFG_CAPPOL2_SHIFT)) & UTICK_CFG_CAPPOL2_MASK)

#define UTICK_CFG_CAPPOL3_MASK                   (0x800U)
#define UTICK_CFG_CAPPOL3_SHIFT                  (11U)
/*! CAPPOL3 - Capture Polarity 3
 *  0b0..Positive
 *  0b1..Negative
 */
#define UTICK_CFG_CAPPOL3(x)                     (((uint32_t)(((uint32_t)(x)) << UTICK_CFG_CAPPOL3_SHIFT)) & UTICK_CFG_CAPPOL3_MASK)
/*! @} */

/*! @name CAPCLR - Capture Clear */
/*! @{ */

#define UTICK_CAPCLR_CAPCLR0_MASK                (0x1U)
#define UTICK_CAPCLR_CAPCLR0_SHIFT               (0U)
/*! CAPCLR0 - Clear Capture 0
 *  0b0..Does nothing
 *  0b1..Clears the CAP0 register value
 */
#define UTICK_CAPCLR_CAPCLR0(x)                  (((uint32_t)(((uint32_t)(x)) << UTICK_CAPCLR_CAPCLR0_SHIFT)) & UTICK_CAPCLR_CAPCLR0_MASK)

#define UTICK_CAPCLR_CAPCLR1_MASK                (0x2U)
#define UTICK_CAPCLR_CAPCLR1_SHIFT               (1U)
/*! CAPCLR1 - Clear Capture 1
 *  0b0..Does nothing
 *  0b1..Clears the CAP1 register value
 */
#define UTICK_CAPCLR_CAPCLR1(x)                  (((uint32_t)(((uint32_t)(x)) << UTICK_CAPCLR_CAPCLR1_SHIFT)) & UTICK_CAPCLR_CAPCLR1_MASK)

#define UTICK_CAPCLR_CAPCLR2_MASK                (0x4U)
#define UTICK_CAPCLR_CAPCLR2_SHIFT               (2U)
/*! CAPCLR2 - Clear Capture 2
 *  0b0..Does nothing
 *  0b1..Clears the CAP2 register value
 */
#define UTICK_CAPCLR_CAPCLR2(x)                  (((uint32_t)(((uint32_t)(x)) << UTICK_CAPCLR_CAPCLR2_SHIFT)) & UTICK_CAPCLR_CAPCLR2_MASK)

#define UTICK_CAPCLR_CAPCLR3_MASK                (0x8U)
#define UTICK_CAPCLR_CAPCLR3_SHIFT               (3U)
/*! CAPCLR3 - Clear Capture 3
 *  0b0..Does nothing
 *  0b1..Clears the CAP3 register value
 */
#define UTICK_CAPCLR_CAPCLR3(x)                  (((uint32_t)(((uint32_t)(x)) << UTICK_CAPCLR_CAPCLR3_SHIFT)) & UTICK_CAPCLR_CAPCLR3_MASK)
/*! @} */

/*! @name CAP - Capture */
/*! @{ */

#define UTICK_CAP_CAP_VALUE_MASK                 (0x7FFFFFFFU)
#define UTICK_CAP_CAP_VALUE_SHIFT                (0U)
/*! CAP_VALUE - Captured Value for the Related Capture Event */
#define UTICK_CAP_CAP_VALUE(x)                   (((uint32_t)(((uint32_t)(x)) << UTICK_CAP_CAP_VALUE_SHIFT)) & UTICK_CAP_CAP_VALUE_MASK)

#define UTICK_CAP_VALID_MASK                     (0x80000000U)
#define UTICK_CAP_VALID_SHIFT                    (31U)
/*! VALID - Captured Value Valid Flag
 *  0b0..Valid value not captured
 *  0b1..Valid value captured
 */
#define UTICK_CAP_VALID(x)                       (((uint32_t)(((uint32_t)(x)) << UTICK_CAP_VALID_SHIFT)) & UTICK_CAP_VALID_MASK)
/*! @} */

/* The count of UTICK_CAP */
#define UTICK_CAP_COUNT                          (4U)


/*!
 * @}
 */ /* end of group UTICK_Register_Masks */


/* UTICK - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral UTICK0 base address */
  #define UTICK0_BASE                              (0x5000B000u)
  /** Peripheral UTICK0 base address */
  #define UTICK0_BASE_NS                           (0x4000B000u)
  /** Peripheral UTICK0 base pointer */
  #define UTICK0                                   ((UTICK_Type *)UTICK0_BASE)
  /** Peripheral UTICK0 base pointer */
  #define UTICK0_NS                                ((UTICK_Type *)UTICK0_BASE_NS)
  /** Array initializer of UTICK peripheral base addresses */
  #define UTICK_BASE_ADDRS                         { UTICK0_BASE }
  /** Array initializer of UTICK peripheral base pointers */
  #define UTICK_BASE_PTRS                          { UTICK0 }
  /** Array initializer of UTICK peripheral base addresses */
  #define UTICK_BASE_ADDRS_NS                      { UTICK0_BASE_NS }
  /** Array initializer of UTICK peripheral base pointers */
  #define UTICK_BASE_PTRS_NS                       { UTICK0_NS }
#else
  /** Peripheral UTICK0 base address */
  #define UTICK0_BASE                              (0x4000B000u)
  /** Peripheral UTICK0 base pointer */
  #define UTICK0                                   ((UTICK_Type *)UTICK0_BASE)
  /** Array initializer of UTICK peripheral base addresses */
  #define UTICK_BASE_ADDRS                         { UTICK0_BASE }
  /** Array initializer of UTICK peripheral base pointers */
  #define UTICK_BASE_PTRS                          { UTICK0 }
#endif
/** Interrupt vectors for the UTICK peripheral type */
#define UTICK_IRQS                               { UTICK0_IRQn }

/*!
 * @}
 */ /* end of group UTICK_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- WUU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup WUU_Peripheral_Access_Layer WUU Peripheral Access Layer
 * @{
 */

/** WUU - Register Layout Typedef */
typedef struct {
  __I  uint32_t VERID;                             /**< Version ID, offset: 0x0 */
  __I  uint32_t PARAM;                             /**< Parameter, offset: 0x4 */
  __IO uint32_t PE1;                               /**< Pin Enable 1, offset: 0x8 */
  __IO uint32_t PE2;                               /**< Pin Enable 2, offset: 0xC */
       uint8_t RESERVED_0[8];
  __IO uint32_t ME;                                /**< Module Interrupt Enable, offset: 0x18 */
  __IO uint32_t DE;                                /**< Module DMA/Trigger Enable, offset: 0x1C */
  __IO uint32_t PF;                                /**< Pin Flag, offset: 0x20 */
       uint8_t RESERVED_1[12];
  __IO uint32_t FILT;                              /**< Pin Filter, offset: 0x30 */
       uint8_t RESERVED_2[4];
  __IO uint32_t PDC1;                              /**< Pin DMA/Trigger Configuration 1, offset: 0x38 */
  __IO uint32_t PDC2;                              /**< Pin DMA/Trigger Configuration 2, offset: 0x3C */
       uint8_t RESERVED_3[8];
  __IO uint32_t FDC;                               /**< Pin Filter DMA/Trigger Configuration, offset: 0x48 */
       uint8_t RESERVED_4[4];
  __IO uint32_t PMC;                               /**< Pin Mode Configuration, offset: 0x50 */
       uint8_t RESERVED_5[4];
  __IO uint32_t FMC;                               /**< Pin Filter Mode Configuration, offset: 0x58 */
} WUU_Type;

/* ----------------------------------------------------------------------------
   -- WUU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup WUU_Register_Masks WUU Register Masks
 * @{
 */

/*! @name VERID - Version ID */
/*! @{ */

#define WUU_VERID_FEATURE_MASK                   (0xFFFFU)
#define WUU_VERID_FEATURE_SHIFT                  (0U)
/*! FEATURE - Feature Specification Number
 *  0b0000000000000000..Standard features implemented
 *  0b0000000000000001..Support for DMA/Trigger generation from wake-up pins and filters enabled. Support for
 *                      external pin/filter detection during all power modes enabled.
 */
#define WUU_VERID_FEATURE(x)                     (((uint32_t)(((uint32_t)(x)) << WUU_VERID_FEATURE_SHIFT)) & WUU_VERID_FEATURE_MASK)

#define WUU_VERID_MINOR_MASK                     (0xFF0000U)
#define WUU_VERID_MINOR_SHIFT                    (16U)
/*! MINOR - Minor Version Number */
#define WUU_VERID_MINOR(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_VERID_MINOR_SHIFT)) & WUU_VERID_MINOR_MASK)

#define WUU_VERID_MAJOR_MASK                     (0xFF000000U)
#define WUU_VERID_MAJOR_SHIFT                    (24U)
/*! MAJOR - Major Version Number */
#define WUU_VERID_MAJOR(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_VERID_MAJOR_SHIFT)) & WUU_VERID_MAJOR_MASK)
/*! @} */

/*! @name PARAM - Parameter */
/*! @{ */

#define WUU_PARAM_FILTERS_MASK                   (0xFFU)
#define WUU_PARAM_FILTERS_SHIFT                  (0U)
/*! FILTERS - Filter Number */
#define WUU_PARAM_FILTERS(x)                     (((uint32_t)(((uint32_t)(x)) << WUU_PARAM_FILTERS_SHIFT)) & WUU_PARAM_FILTERS_MASK)

#define WUU_PARAM_DMAS_MASK                      (0xFF00U)
#define WUU_PARAM_DMAS_SHIFT                     (8U)
/*! DMAS - DMA Number */
#define WUU_PARAM_DMAS(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PARAM_DMAS_SHIFT)) & WUU_PARAM_DMAS_MASK)

#define WUU_PARAM_MODULES_MASK                   (0xFF0000U)
#define WUU_PARAM_MODULES_SHIFT                  (16U)
/*! MODULES - Module Number */
#define WUU_PARAM_MODULES(x)                     (((uint32_t)(((uint32_t)(x)) << WUU_PARAM_MODULES_SHIFT)) & WUU_PARAM_MODULES_MASK)

#define WUU_PARAM_PINS_MASK                      (0xFF000000U)
#define WUU_PARAM_PINS_SHIFT                     (24U)
/*! PINS - Pin Number */
#define WUU_PARAM_PINS(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PARAM_PINS_SHIFT)) & WUU_PARAM_PINS_MASK)
/*! @} */

/*! @name PE1 - Pin Enable 1 */
/*! @{ */

#define WUU_PE1_WUPE0_MASK                       (0x3U)
#define WUU_PE1_WUPE0_SHIFT                      (0U)
/*! WUPE0 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE1_WUPE0(x)                         (((uint32_t)(((uint32_t)(x)) << WUU_PE1_WUPE0_SHIFT)) & WUU_PE1_WUPE0_MASK)

#define WUU_PE1_WUPE1_MASK                       (0xCU)
#define WUU_PE1_WUPE1_SHIFT                      (2U)
/*! WUPE1 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE1_WUPE1(x)                         (((uint32_t)(((uint32_t)(x)) << WUU_PE1_WUPE1_SHIFT)) & WUU_PE1_WUPE1_MASK)

#define WUU_PE1_WUPE2_MASK                       (0x30U)
#define WUU_PE1_WUPE2_SHIFT                      (4U)
/*! WUPE2 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE1_WUPE2(x)                         (((uint32_t)(((uint32_t)(x)) << WUU_PE1_WUPE2_SHIFT)) & WUU_PE1_WUPE2_MASK)

#define WUU_PE1_WUPE3_MASK                       (0xC0U)
#define WUU_PE1_WUPE3_SHIFT                      (6U)
/*! WUPE3 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE1_WUPE3(x)                         (((uint32_t)(((uint32_t)(x)) << WUU_PE1_WUPE3_SHIFT)) & WUU_PE1_WUPE3_MASK)

#define WUU_PE1_WUPE4_MASK                       (0x300U)
#define WUU_PE1_WUPE4_SHIFT                      (8U)
/*! WUPE4 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE1_WUPE4(x)                         (((uint32_t)(((uint32_t)(x)) << WUU_PE1_WUPE4_SHIFT)) & WUU_PE1_WUPE4_MASK)

#define WUU_PE1_WUPE5_MASK                       (0xC00U)
#define WUU_PE1_WUPE5_SHIFT                      (10U)
/*! WUPE5 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE1_WUPE5(x)                         (((uint32_t)(((uint32_t)(x)) << WUU_PE1_WUPE5_SHIFT)) & WUU_PE1_WUPE5_MASK)

#define WUU_PE1_WUPE6_MASK                       (0x3000U)
#define WUU_PE1_WUPE6_SHIFT                      (12U)
/*! WUPE6 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE1_WUPE6(x)                         (((uint32_t)(((uint32_t)(x)) << WUU_PE1_WUPE6_SHIFT)) & WUU_PE1_WUPE6_MASK)

#define WUU_PE1_WUPE7_MASK                       (0xC000U)
#define WUU_PE1_WUPE7_SHIFT                      (14U)
/*! WUPE7 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE1_WUPE7(x)                         (((uint32_t)(((uint32_t)(x)) << WUU_PE1_WUPE7_SHIFT)) & WUU_PE1_WUPE7_MASK)

#define WUU_PE1_WUPE8_MASK                       (0x30000U)
#define WUU_PE1_WUPE8_SHIFT                      (16U)
/*! WUPE8 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE1_WUPE8(x)                         (((uint32_t)(((uint32_t)(x)) << WUU_PE1_WUPE8_SHIFT)) & WUU_PE1_WUPE8_MASK)

#define WUU_PE1_WUPE9_MASK                       (0xC0000U)
#define WUU_PE1_WUPE9_SHIFT                      (18U)
/*! WUPE9 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE1_WUPE9(x)                         (((uint32_t)(((uint32_t)(x)) << WUU_PE1_WUPE9_SHIFT)) & WUU_PE1_WUPE9_MASK)

#define WUU_PE1_WUPE10_MASK                      (0x300000U)
#define WUU_PE1_WUPE10_SHIFT                     (20U)
/*! WUPE10 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE1_WUPE10(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PE1_WUPE10_SHIFT)) & WUU_PE1_WUPE10_MASK)

#define WUU_PE1_WUPE11_MASK                      (0xC00000U)
#define WUU_PE1_WUPE11_SHIFT                     (22U)
/*! WUPE11 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE1_WUPE11(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PE1_WUPE11_SHIFT)) & WUU_PE1_WUPE11_MASK)

#define WUU_PE1_WUPE12_MASK                      (0x3000000U)
#define WUU_PE1_WUPE12_SHIFT                     (24U)
/*! WUPE12 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE1_WUPE12(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PE1_WUPE12_SHIFT)) & WUU_PE1_WUPE12_MASK)

#define WUU_PE1_WUPE13_MASK                      (0xC000000U)
#define WUU_PE1_WUPE13_SHIFT                     (26U)
/*! WUPE13 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE1_WUPE13(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PE1_WUPE13_SHIFT)) & WUU_PE1_WUPE13_MASK)

#define WUU_PE1_WUPE14_MASK                      (0x30000000U)
#define WUU_PE1_WUPE14_SHIFT                     (28U)
/*! WUPE14 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE1_WUPE14(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PE1_WUPE14_SHIFT)) & WUU_PE1_WUPE14_MASK)

#define WUU_PE1_WUPE15_MASK                      (0xC0000000U)
#define WUU_PE1_WUPE15_SHIFT                     (30U)
/*! WUPE15 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE1_WUPE15(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PE1_WUPE15_SHIFT)) & WUU_PE1_WUPE15_MASK)
/*! @} */

/*! @name PE2 - Pin Enable 2 */
/*! @{ */

#define WUU_PE2_WUPE16_MASK                      (0x3U)
#define WUU_PE2_WUPE16_SHIFT                     (0U)
/*! WUPE16 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE2_WUPE16(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PE2_WUPE16_SHIFT)) & WUU_PE2_WUPE16_MASK)

#define WUU_PE2_WUPE17_MASK                      (0xCU)
#define WUU_PE2_WUPE17_SHIFT                     (2U)
/*! WUPE17 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE2_WUPE17(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PE2_WUPE17_SHIFT)) & WUU_PE2_WUPE17_MASK)

#define WUU_PE2_WUPE18_MASK                      (0x30U)
#define WUU_PE2_WUPE18_SHIFT                     (4U)
/*! WUPE18 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE2_WUPE18(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PE2_WUPE18_SHIFT)) & WUU_PE2_WUPE18_MASK)

#define WUU_PE2_WUPE19_MASK                      (0xC0U)
#define WUU_PE2_WUPE19_SHIFT                     (6U)
/*! WUPE19 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE2_WUPE19(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PE2_WUPE19_SHIFT)) & WUU_PE2_WUPE19_MASK)

#define WUU_PE2_WUPE20_MASK                      (0x300U)
#define WUU_PE2_WUPE20_SHIFT                     (8U)
/*! WUPE20 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE2_WUPE20(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PE2_WUPE20_SHIFT)) & WUU_PE2_WUPE20_MASK)

#define WUU_PE2_WUPE21_MASK                      (0xC00U)
#define WUU_PE2_WUPE21_SHIFT                     (10U)
/*! WUPE21 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE2_WUPE21(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PE2_WUPE21_SHIFT)) & WUU_PE2_WUPE21_MASK)

#define WUU_PE2_WUPE22_MASK                      (0x3000U)
#define WUU_PE2_WUPE22_SHIFT                     (12U)
/*! WUPE22 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE2_WUPE22(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PE2_WUPE22_SHIFT)) & WUU_PE2_WUPE22_MASK)

#define WUU_PE2_WUPE23_MASK                      (0xC000U)
#define WUU_PE2_WUPE23_SHIFT                     (14U)
/*! WUPE23 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE2_WUPE23(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PE2_WUPE23_SHIFT)) & WUU_PE2_WUPE23_MASK)

#define WUU_PE2_WUPE24_MASK                      (0x30000U)
#define WUU_PE2_WUPE24_SHIFT                     (16U)
/*! WUPE24 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE2_WUPE24(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PE2_WUPE24_SHIFT)) & WUU_PE2_WUPE24_MASK)

#define WUU_PE2_WUPE25_MASK                      (0xC0000U)
#define WUU_PE2_WUPE25_SHIFT                     (18U)
/*! WUPE25 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE2_WUPE25(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PE2_WUPE25_SHIFT)) & WUU_PE2_WUPE25_MASK)

#define WUU_PE2_WUPE26_MASK                      (0x300000U)
#define WUU_PE2_WUPE26_SHIFT                     (20U)
/*! WUPE26 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE2_WUPE26(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PE2_WUPE26_SHIFT)) & WUU_PE2_WUPE26_MASK)

#define WUU_PE2_WUPE27_MASK                      (0xC00000U)
#define WUU_PE2_WUPE27_SHIFT                     (22U)
/*! WUPE27 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE2_WUPE27(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PE2_WUPE27_SHIFT)) & WUU_PE2_WUPE27_MASK)

#define WUU_PE2_Reserved28_MASK                  (0x3000000U)
#define WUU_PE2_Reserved28_SHIFT                 (24U)
/*! Reserved28 - Reserved
 *  0b00..Not supported
 *  0b01..Not supported
 *  0b10..Not supported
 *  0b11..Not supported
 */
#define WUU_PE2_Reserved28(x)                    (((uint32_t)(((uint32_t)(x)) << WUU_PE2_Reserved28_SHIFT)) & WUU_PE2_Reserved28_MASK)

#define WUU_PE2_Reserved29_MASK                  (0xC000000U)
#define WUU_PE2_Reserved29_SHIFT                 (26U)
/*! Reserved29 - Reserved
 *  0b00..Not supported
 *  0b01..Not supported
 *  0b10..Not supported
 *  0b11..Not supported
 */
#define WUU_PE2_Reserved29(x)                    (((uint32_t)(((uint32_t)(x)) << WUU_PE2_Reserved29_SHIFT)) & WUU_PE2_Reserved29_MASK)

#define WUU_PE2_Reserved30_MASK                  (0x30000000U)
#define WUU_PE2_Reserved30_SHIFT                 (28U)
/*! Reserved30 - Reserved
 *  0b00..Not supported
 *  0b01..Not supported
 *  0b10..Not supported
 *  0b11..Not supported
 */
#define WUU_PE2_Reserved30(x)                    (((uint32_t)(((uint32_t)(x)) << WUU_PE2_Reserved30_SHIFT)) & WUU_PE2_Reserved30_MASK)

#define WUU_PE2_WUPE31_MASK                      (0xC0000000U)
#define WUU_PE2_WUPE31_SHIFT                     (30U)
/*! WUPE31 - Wake-up Pin Enable for WUU_Pn
 *  0b00..Disable
 *  0b01..Enable (detect on rising edge or high level)
 *  0b10..Enable (detect on falling edge or low level)
 *  0b11..Enable (detect on any edge)
 */
#define WUU_PE2_WUPE31(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PE2_WUPE31_SHIFT)) & WUU_PE2_WUPE31_MASK)
/*! @} */

/*! @name ME - Module Interrupt Enable */
/*! @{ */

#define WUU_ME_WUME0_MASK                        (0x1U)
#define WUU_ME_WUME0_SHIFT                       (0U)
/*! WUME0 - Module Interrupt Wake-up Enable for Module 0
 *  0b0..Disable
 *  0b1..Enable
 */
#define WUU_ME_WUME0(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_ME_WUME0_SHIFT)) & WUU_ME_WUME0_MASK)

#define WUU_ME_WUME6_MASK                        (0x40U)
#define WUU_ME_WUME6_SHIFT                       (6U)
/*! WUME6 - Module Interrupt Wake-up Enable for Module 6
 *  0b0..Disable
 *  0b1..Enable
 */
#define WUU_ME_WUME6(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_ME_WUME6_SHIFT)) & WUU_ME_WUME6_MASK)

#define WUU_ME_WUME8_MASK                        (0x100U)
#define WUU_ME_WUME8_SHIFT                       (8U)
/*! WUME8 - Module Interrupt Wake-up Enable for Module 8
 *  0b0..Disable
 *  0b1..Enable
 */
#define WUU_ME_WUME8(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_ME_WUME8_SHIFT)) & WUU_ME_WUME8_MASK)
/*! @} */

/*! @name DE - Module DMA/Trigger Enable */
/*! @{ */

#define WUU_DE_WUDE4_MASK                        (0x10U)
#define WUU_DE_WUDE4_SHIFT                       (4U)
/*! WUDE4 - DMA/Trigger Wake-up Enable for Module 4
 *  0b0..Disable
 *  0b1..Enable
 */
#define WUU_DE_WUDE4(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_DE_WUDE4_SHIFT)) & WUU_DE_WUDE4_MASK)

#define WUU_DE_WUDE6_MASK                        (0x40U)
#define WUU_DE_WUDE6_SHIFT                       (6U)
/*! WUDE6 - DMA/Trigger Wake-up Enable for Module 6
 *  0b0..Disable
 *  0b1..Enable
 */
#define WUU_DE_WUDE6(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_DE_WUDE6_SHIFT)) & WUU_DE_WUDE6_MASK)

#define WUU_DE_WUDE8_MASK                        (0x100U)
#define WUU_DE_WUDE8_SHIFT                       (8U)
/*! WUDE8 - DMA/Trigger Wake-up Enable for Module 8
 *  0b0..Disable
 *  0b1..Enable
 */
#define WUU_DE_WUDE8(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_DE_WUDE8_SHIFT)) & WUU_DE_WUDE8_MASK)

#define WUU_DE_WUDE9_MASK                        (0x200U)
#define WUU_DE_WUDE9_SHIFT                       (9U)
/*! WUDE9 - DMA/Trigger Wake-up Enable for Module 9
 *  0b0..Disable
 *  0b1..Enable
 */
#define WUU_DE_WUDE9(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_DE_WUDE9_SHIFT)) & WUU_DE_WUDE9_MASK)
/*! @} */

/*! @name PF - Pin Flag */
/*! @{ */

#define WUU_PF_WUF0_MASK                         (0x1U)
#define WUU_PF_WUF0_SHIFT                        (0U)
/*! WUF0 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF0(x)                           (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF0_SHIFT)) & WUU_PF_WUF0_MASK)

#define WUU_PF_WUF1_MASK                         (0x2U)
#define WUU_PF_WUF1_SHIFT                        (1U)
/*! WUF1 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF1(x)                           (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF1_SHIFT)) & WUU_PF_WUF1_MASK)

#define WUU_PF_WUF2_MASK                         (0x4U)
#define WUU_PF_WUF2_SHIFT                        (2U)
/*! WUF2 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF2(x)                           (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF2_SHIFT)) & WUU_PF_WUF2_MASK)

#define WUU_PF_WUF3_MASK                         (0x8U)
#define WUU_PF_WUF3_SHIFT                        (3U)
/*! WUF3 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF3(x)                           (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF3_SHIFT)) & WUU_PF_WUF3_MASK)

#define WUU_PF_WUF4_MASK                         (0x10U)
#define WUU_PF_WUF4_SHIFT                        (4U)
/*! WUF4 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF4(x)                           (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF4_SHIFT)) & WUU_PF_WUF4_MASK)

#define WUU_PF_WUF5_MASK                         (0x20U)
#define WUU_PF_WUF5_SHIFT                        (5U)
/*! WUF5 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF5(x)                           (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF5_SHIFT)) & WUU_PF_WUF5_MASK)

#define WUU_PF_WUF6_MASK                         (0x40U)
#define WUU_PF_WUF6_SHIFT                        (6U)
/*! WUF6 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF6(x)                           (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF6_SHIFT)) & WUU_PF_WUF6_MASK)

#define WUU_PF_WUF7_MASK                         (0x80U)
#define WUU_PF_WUF7_SHIFT                        (7U)
/*! WUF7 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF7(x)                           (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF7_SHIFT)) & WUU_PF_WUF7_MASK)

#define WUU_PF_WUF8_MASK                         (0x100U)
#define WUU_PF_WUF8_SHIFT                        (8U)
/*! WUF8 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF8(x)                           (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF8_SHIFT)) & WUU_PF_WUF8_MASK)

#define WUU_PF_WUF9_MASK                         (0x200U)
#define WUU_PF_WUF9_SHIFT                        (9U)
/*! WUF9 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF9(x)                           (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF9_SHIFT)) & WUU_PF_WUF9_MASK)

#define WUU_PF_WUF10_MASK                        (0x400U)
#define WUU_PF_WUF10_SHIFT                       (10U)
/*! WUF10 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF10(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF10_SHIFT)) & WUU_PF_WUF10_MASK)

#define WUU_PF_WUF11_MASK                        (0x800U)
#define WUU_PF_WUF11_SHIFT                       (11U)
/*! WUF11 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF11(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF11_SHIFT)) & WUU_PF_WUF11_MASK)

#define WUU_PF_WUF12_MASK                        (0x1000U)
#define WUU_PF_WUF12_SHIFT                       (12U)
/*! WUF12 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF12(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF12_SHIFT)) & WUU_PF_WUF12_MASK)

#define WUU_PF_WUF13_MASK                        (0x2000U)
#define WUU_PF_WUF13_SHIFT                       (13U)
/*! WUF13 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF13(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF13_SHIFT)) & WUU_PF_WUF13_MASK)

#define WUU_PF_WUF14_MASK                        (0x4000U)
#define WUU_PF_WUF14_SHIFT                       (14U)
/*! WUF14 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF14(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF14_SHIFT)) & WUU_PF_WUF14_MASK)

#define WUU_PF_WUF15_MASK                        (0x8000U)
#define WUU_PF_WUF15_SHIFT                       (15U)
/*! WUF15 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF15(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF15_SHIFT)) & WUU_PF_WUF15_MASK)

#define WUU_PF_WUF16_MASK                        (0x10000U)
#define WUU_PF_WUF16_SHIFT                       (16U)
/*! WUF16 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF16(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF16_SHIFT)) & WUU_PF_WUF16_MASK)

#define WUU_PF_WUF17_MASK                        (0x20000U)
#define WUU_PF_WUF17_SHIFT                       (17U)
/*! WUF17 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF17(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF17_SHIFT)) & WUU_PF_WUF17_MASK)

#define WUU_PF_WUF18_MASK                        (0x40000U)
#define WUU_PF_WUF18_SHIFT                       (18U)
/*! WUF18 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF18(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF18_SHIFT)) & WUU_PF_WUF18_MASK)

#define WUU_PF_WUF19_MASK                        (0x80000U)
#define WUU_PF_WUF19_SHIFT                       (19U)
/*! WUF19 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF19(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF19_SHIFT)) & WUU_PF_WUF19_MASK)

#define WUU_PF_WUF20_MASK                        (0x100000U)
#define WUU_PF_WUF20_SHIFT                       (20U)
/*! WUF20 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF20(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF20_SHIFT)) & WUU_PF_WUF20_MASK)

#define WUU_PF_WUF21_MASK                        (0x200000U)
#define WUU_PF_WUF21_SHIFT                       (21U)
/*! WUF21 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF21(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF21_SHIFT)) & WUU_PF_WUF21_MASK)

#define WUU_PF_WUF22_MASK                        (0x400000U)
#define WUU_PF_WUF22_SHIFT                       (22U)
/*! WUF22 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF22(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF22_SHIFT)) & WUU_PF_WUF22_MASK)

#define WUU_PF_WUF23_MASK                        (0x800000U)
#define WUU_PF_WUF23_SHIFT                       (23U)
/*! WUF23 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF23(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF23_SHIFT)) & WUU_PF_WUF23_MASK)

#define WUU_PF_WUF24_MASK                        (0x1000000U)
#define WUU_PF_WUF24_SHIFT                       (24U)
/*! WUF24 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF24(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF24_SHIFT)) & WUU_PF_WUF24_MASK)

#define WUU_PF_WUF25_MASK                        (0x2000000U)
#define WUU_PF_WUF25_SHIFT                       (25U)
/*! WUF25 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF25(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF25_SHIFT)) & WUU_PF_WUF25_MASK)

#define WUU_PF_WUF26_MASK                        (0x4000000U)
#define WUU_PF_WUF26_SHIFT                       (26U)
/*! WUF26 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF26(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF26_SHIFT)) & WUU_PF_WUF26_MASK)

#define WUU_PF_WUF27_MASK                        (0x8000000U)
#define WUU_PF_WUF27_SHIFT                       (27U)
/*! WUF27 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF27(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF27_SHIFT)) & WUU_PF_WUF27_MASK)

#define WUU_PF_Reserved28_MASK                   (0x10000000U)
#define WUU_PF_Reserved28_SHIFT                  (28U)
/*! Reserved28 - Reserved
 *  0b0..Not supported
 *  0b1..Not supported
 */
#define WUU_PF_Reserved28(x)                     (((uint32_t)(((uint32_t)(x)) << WUU_PF_Reserved28_SHIFT)) & WUU_PF_Reserved28_MASK)

#define WUU_PF_Reserved29_MASK                   (0x20000000U)
#define WUU_PF_Reserved29_SHIFT                  (29U)
/*! Reserved29 - Reserved
 *  0b0..Not supported
 *  0b1..Not supported
 */
#define WUU_PF_Reserved29(x)                     (((uint32_t)(((uint32_t)(x)) << WUU_PF_Reserved29_SHIFT)) & WUU_PF_Reserved29_MASK)

#define WUU_PF_Reserved30_MASK                   (0x40000000U)
#define WUU_PF_Reserved30_SHIFT                  (30U)
/*! Reserved30 - Reserved
 *  0b0..Not supported
 *  0b1..Not supported
 */
#define WUU_PF_Reserved30(x)                     (((uint32_t)(((uint32_t)(x)) << WUU_PF_Reserved30_SHIFT)) & WUU_PF_Reserved30_MASK)

#define WUU_PF_WUF31_MASK                        (0x80000000U)
#define WUU_PF_WUF31_SHIFT                       (31U)
/*! WUF31 - Wake-up Flag for WUU_Pn
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_PF_WUF31(x)                          (((uint32_t)(((uint32_t)(x)) << WUU_PF_WUF31_SHIFT)) & WUU_PF_WUF31_MASK)
/*! @} */

/*! @name FILT - Pin Filter */
/*! @{ */

#define WUU_FILT_FILTSEL1_MASK                   (0x1FU)
#define WUU_FILT_FILTSEL1_SHIFT                  (0U)
/*! FILTSEL1 - Filter 1 Pin Select */
#define WUU_FILT_FILTSEL1(x)                     (((uint32_t)(((uint32_t)(x)) << WUU_FILT_FILTSEL1_SHIFT)) & WUU_FILT_FILTSEL1_MASK)

#define WUU_FILT_FILTE1_MASK                     (0x60U)
#define WUU_FILT_FILTE1_SHIFT                    (5U)
/*! FILTE1 - Filter 1 Enable
 *  0b00..Disable
 *  0b01..Enable (Detect on rising edge or high level)
 *  0b10..Enable (Detect on falling edge or low level)
 *  0b11..Enable (Detect on any edge)
 */
#define WUU_FILT_FILTE1(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_FILT_FILTE1_SHIFT)) & WUU_FILT_FILTE1_MASK)

#define WUU_FILT_FILTF1_MASK                     (0x80U)
#define WUU_FILT_FILTF1_SHIFT                    (7U)
/*! FILTF1 - Filter 1 Flag
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_FILT_FILTF1(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_FILT_FILTF1_SHIFT)) & WUU_FILT_FILTF1_MASK)

#define WUU_FILT_FILTSEL2_MASK                   (0x1F00U)
#define WUU_FILT_FILTSEL2_SHIFT                  (8U)
/*! FILTSEL2 - Filter 2 Pin Select */
#define WUU_FILT_FILTSEL2(x)                     (((uint32_t)(((uint32_t)(x)) << WUU_FILT_FILTSEL2_SHIFT)) & WUU_FILT_FILTSEL2_MASK)

#define WUU_FILT_FILTE2_MASK                     (0x6000U)
#define WUU_FILT_FILTE2_SHIFT                    (13U)
/*! FILTE2 - Filter 2 Enable
 *  0b00..Disable
 *  0b01..Enable (Detect on rising edge or high level)
 *  0b10..Enable (Detect on falling edge or low level)
 *  0b11..Enable (Detect on any edge)
 */
#define WUU_FILT_FILTE2(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_FILT_FILTE2_SHIFT)) & WUU_FILT_FILTE2_MASK)

#define WUU_FILT_FILTF2_MASK                     (0x8000U)
#define WUU_FILT_FILTF2_SHIFT                    (15U)
/*! FILTF2 - Filter 2 Flag
 *  0b0..No
 *  0b1..Yes
 */
#define WUU_FILT_FILTF2(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_FILT_FILTF2_SHIFT)) & WUU_FILT_FILTF2_MASK)
/*! @} */

/*! @name PDC1 - Pin DMA/Trigger Configuration 1 */
/*! @{ */

#define WUU_PDC1_WUPDC0_MASK                     (0x3U)
#define WUU_PDC1_WUPDC0_SHIFT                    (0U)
/*! WUPDC0 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC1_WUPDC0(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PDC1_WUPDC0_SHIFT)) & WUU_PDC1_WUPDC0_MASK)

#define WUU_PDC1_WUPDC1_MASK                     (0xCU)
#define WUU_PDC1_WUPDC1_SHIFT                    (2U)
/*! WUPDC1 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC1_WUPDC1(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PDC1_WUPDC1_SHIFT)) & WUU_PDC1_WUPDC1_MASK)

#define WUU_PDC1_WUPDC2_MASK                     (0x30U)
#define WUU_PDC1_WUPDC2_SHIFT                    (4U)
/*! WUPDC2 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC1_WUPDC2(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PDC1_WUPDC2_SHIFT)) & WUU_PDC1_WUPDC2_MASK)

#define WUU_PDC1_WUPDC3_MASK                     (0xC0U)
#define WUU_PDC1_WUPDC3_SHIFT                    (6U)
/*! WUPDC3 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC1_WUPDC3(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PDC1_WUPDC3_SHIFT)) & WUU_PDC1_WUPDC3_MASK)

#define WUU_PDC1_WUPDC4_MASK                     (0x300U)
#define WUU_PDC1_WUPDC4_SHIFT                    (8U)
/*! WUPDC4 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC1_WUPDC4(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PDC1_WUPDC4_SHIFT)) & WUU_PDC1_WUPDC4_MASK)

#define WUU_PDC1_WUPDC5_MASK                     (0xC00U)
#define WUU_PDC1_WUPDC5_SHIFT                    (10U)
/*! WUPDC5 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC1_WUPDC5(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PDC1_WUPDC5_SHIFT)) & WUU_PDC1_WUPDC5_MASK)

#define WUU_PDC1_WUPDC6_MASK                     (0x3000U)
#define WUU_PDC1_WUPDC6_SHIFT                    (12U)
/*! WUPDC6 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC1_WUPDC6(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PDC1_WUPDC6_SHIFT)) & WUU_PDC1_WUPDC6_MASK)

#define WUU_PDC1_WUPDC7_MASK                     (0xC000U)
#define WUU_PDC1_WUPDC7_SHIFT                    (14U)
/*! WUPDC7 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC1_WUPDC7(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PDC1_WUPDC7_SHIFT)) & WUU_PDC1_WUPDC7_MASK)

#define WUU_PDC1_WUPDC8_MASK                     (0x30000U)
#define WUU_PDC1_WUPDC8_SHIFT                    (16U)
/*! WUPDC8 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC1_WUPDC8(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PDC1_WUPDC8_SHIFT)) & WUU_PDC1_WUPDC8_MASK)

#define WUU_PDC1_WUPDC9_MASK                     (0xC0000U)
#define WUU_PDC1_WUPDC9_SHIFT                    (18U)
/*! WUPDC9 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC1_WUPDC9(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PDC1_WUPDC9_SHIFT)) & WUU_PDC1_WUPDC9_MASK)

#define WUU_PDC1_WUPDC10_MASK                    (0x300000U)
#define WUU_PDC1_WUPDC10_SHIFT                   (20U)
/*! WUPDC10 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC1_WUPDC10(x)                      (((uint32_t)(((uint32_t)(x)) << WUU_PDC1_WUPDC10_SHIFT)) & WUU_PDC1_WUPDC10_MASK)

#define WUU_PDC1_WUPDC11_MASK                    (0xC00000U)
#define WUU_PDC1_WUPDC11_SHIFT                   (22U)
/*! WUPDC11 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC1_WUPDC11(x)                      (((uint32_t)(((uint32_t)(x)) << WUU_PDC1_WUPDC11_SHIFT)) & WUU_PDC1_WUPDC11_MASK)

#define WUU_PDC1_WUPDC12_MASK                    (0x3000000U)
#define WUU_PDC1_WUPDC12_SHIFT                   (24U)
/*! WUPDC12 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC1_WUPDC12(x)                      (((uint32_t)(((uint32_t)(x)) << WUU_PDC1_WUPDC12_SHIFT)) & WUU_PDC1_WUPDC12_MASK)

#define WUU_PDC1_WUPDC13_MASK                    (0xC000000U)
#define WUU_PDC1_WUPDC13_SHIFT                   (26U)
/*! WUPDC13 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC1_WUPDC13(x)                      (((uint32_t)(((uint32_t)(x)) << WUU_PDC1_WUPDC13_SHIFT)) & WUU_PDC1_WUPDC13_MASK)

#define WUU_PDC1_WUPDC14_MASK                    (0x30000000U)
#define WUU_PDC1_WUPDC14_SHIFT                   (28U)
/*! WUPDC14 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC1_WUPDC14(x)                      (((uint32_t)(((uint32_t)(x)) << WUU_PDC1_WUPDC14_SHIFT)) & WUU_PDC1_WUPDC14_MASK)

#define WUU_PDC1_WUPDC15_MASK                    (0xC0000000U)
#define WUU_PDC1_WUPDC15_SHIFT                   (30U)
/*! WUPDC15 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC1_WUPDC15(x)                      (((uint32_t)(((uint32_t)(x)) << WUU_PDC1_WUPDC15_SHIFT)) & WUU_PDC1_WUPDC15_MASK)
/*! @} */

/*! @name PDC2 - Pin DMA/Trigger Configuration 2 */
/*! @{ */

#define WUU_PDC2_WUPDC16_MASK                    (0x3U)
#define WUU_PDC2_WUPDC16_SHIFT                   (0U)
/*! WUPDC16 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC2_WUPDC16(x)                      (((uint32_t)(((uint32_t)(x)) << WUU_PDC2_WUPDC16_SHIFT)) & WUU_PDC2_WUPDC16_MASK)

#define WUU_PDC2_WUPDC17_MASK                    (0xCU)
#define WUU_PDC2_WUPDC17_SHIFT                   (2U)
/*! WUPDC17 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC2_WUPDC17(x)                      (((uint32_t)(((uint32_t)(x)) << WUU_PDC2_WUPDC17_SHIFT)) & WUU_PDC2_WUPDC17_MASK)

#define WUU_PDC2_WUPDC18_MASK                    (0x30U)
#define WUU_PDC2_WUPDC18_SHIFT                   (4U)
/*! WUPDC18 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC2_WUPDC18(x)                      (((uint32_t)(((uint32_t)(x)) << WUU_PDC2_WUPDC18_SHIFT)) & WUU_PDC2_WUPDC18_MASK)

#define WUU_PDC2_WUPDC19_MASK                    (0xC0U)
#define WUU_PDC2_WUPDC19_SHIFT                   (6U)
/*! WUPDC19 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC2_WUPDC19(x)                      (((uint32_t)(((uint32_t)(x)) << WUU_PDC2_WUPDC19_SHIFT)) & WUU_PDC2_WUPDC19_MASK)

#define WUU_PDC2_WUPDC20_MASK                    (0x300U)
#define WUU_PDC2_WUPDC20_SHIFT                   (8U)
/*! WUPDC20 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC2_WUPDC20(x)                      (((uint32_t)(((uint32_t)(x)) << WUU_PDC2_WUPDC20_SHIFT)) & WUU_PDC2_WUPDC20_MASK)

#define WUU_PDC2_WUPDC21_MASK                    (0xC00U)
#define WUU_PDC2_WUPDC21_SHIFT                   (10U)
/*! WUPDC21 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC2_WUPDC21(x)                      (((uint32_t)(((uint32_t)(x)) << WUU_PDC2_WUPDC21_SHIFT)) & WUU_PDC2_WUPDC21_MASK)

#define WUU_PDC2_WUPDC22_MASK                    (0x3000U)
#define WUU_PDC2_WUPDC22_SHIFT                   (12U)
/*! WUPDC22 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC2_WUPDC22(x)                      (((uint32_t)(((uint32_t)(x)) << WUU_PDC2_WUPDC22_SHIFT)) & WUU_PDC2_WUPDC22_MASK)

#define WUU_PDC2_WUPDC23_MASK                    (0xC000U)
#define WUU_PDC2_WUPDC23_SHIFT                   (14U)
/*! WUPDC23 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC2_WUPDC23(x)                      (((uint32_t)(((uint32_t)(x)) << WUU_PDC2_WUPDC23_SHIFT)) & WUU_PDC2_WUPDC23_MASK)

#define WUU_PDC2_WUPDC24_MASK                    (0x30000U)
#define WUU_PDC2_WUPDC24_SHIFT                   (16U)
/*! WUPDC24 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC2_WUPDC24(x)                      (((uint32_t)(((uint32_t)(x)) << WUU_PDC2_WUPDC24_SHIFT)) & WUU_PDC2_WUPDC24_MASK)

#define WUU_PDC2_WUPDC25_MASK                    (0xC0000U)
#define WUU_PDC2_WUPDC25_SHIFT                   (18U)
/*! WUPDC25 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC2_WUPDC25(x)                      (((uint32_t)(((uint32_t)(x)) << WUU_PDC2_WUPDC25_SHIFT)) & WUU_PDC2_WUPDC25_MASK)

#define WUU_PDC2_WUPDC26_MASK                    (0x300000U)
#define WUU_PDC2_WUPDC26_SHIFT                   (20U)
/*! WUPDC26 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC2_WUPDC26(x)                      (((uint32_t)(((uint32_t)(x)) << WUU_PDC2_WUPDC26_SHIFT)) & WUU_PDC2_WUPDC26_MASK)

#define WUU_PDC2_WUPDC27_MASK                    (0xC00000U)
#define WUU_PDC2_WUPDC27_SHIFT                   (22U)
/*! WUPDC27 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC2_WUPDC27(x)                      (((uint32_t)(((uint32_t)(x)) << WUU_PDC2_WUPDC27_SHIFT)) & WUU_PDC2_WUPDC27_MASK)

#define WUU_PDC2_Reserved28_MASK                 (0x3000000U)
#define WUU_PDC2_Reserved28_SHIFT                (24U)
/*! Reserved28 - Reserved
 *  0b00..Not supported
 *  0b01..Not supported
 *  0b10..Not supported
 *  0b11..Not supported
 */
#define WUU_PDC2_Reserved28(x)                   (((uint32_t)(((uint32_t)(x)) << WUU_PDC2_Reserved28_SHIFT)) & WUU_PDC2_Reserved28_MASK)

#define WUU_PDC2_Reserved29_MASK                 (0xC000000U)
#define WUU_PDC2_Reserved29_SHIFT                (26U)
/*! Reserved29 - Reserved
 *  0b00..Not supported
 *  0b01..Not supported
 *  0b10..Not supported
 *  0b11..Not supported
 */
#define WUU_PDC2_Reserved29(x)                   (((uint32_t)(((uint32_t)(x)) << WUU_PDC2_Reserved29_SHIFT)) & WUU_PDC2_Reserved29_MASK)

#define WUU_PDC2_Reserved30_MASK                 (0x30000000U)
#define WUU_PDC2_Reserved30_SHIFT                (28U)
/*! Reserved30 - Reserved
 *  0b00..Not supported
 *  0b01..Not supported
 *  0b10..Not supported
 *  0b11..Not supported
 */
#define WUU_PDC2_Reserved30(x)                   (((uint32_t)(((uint32_t)(x)) << WUU_PDC2_Reserved30_SHIFT)) & WUU_PDC2_Reserved30_MASK)

#define WUU_PDC2_WUPDC31_MASK                    (0xC0000000U)
#define WUU_PDC2_WUPDC31_SHIFT                   (30U)
/*! WUPDC31 - Wake-up Pin Configuration for WUU_Pn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_PDC2_WUPDC31(x)                      (((uint32_t)(((uint32_t)(x)) << WUU_PDC2_WUPDC31_SHIFT)) & WUU_PDC2_WUPDC31_MASK)
/*! @} */

/*! @name FDC - Pin Filter DMA/Trigger Configuration */
/*! @{ */

#define WUU_FDC_FILTC1_MASK                      (0x3U)
#define WUU_FDC_FILTC1_SHIFT                     (0U)
/*! FILTC1 - Filter Configuration for FILTn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_FDC_FILTC1(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_FDC_FILTC1_SHIFT)) & WUU_FDC_FILTC1_MASK)

#define WUU_FDC_FILTC2_MASK                      (0xCU)
#define WUU_FDC_FILTC2_SHIFT                     (2U)
/*! FILTC2 - Filter Configuration for FILTn
 *  0b00..Interrupt
 *  0b01..DMA request
 *  0b10..Trigger event
 *  0b11..Reserved
 */
#define WUU_FDC_FILTC2(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_FDC_FILTC2_SHIFT)) & WUU_FDC_FILTC2_MASK)
/*! @} */

/*! @name PMC - Pin Mode Configuration */
/*! @{ */

#define WUU_PMC_WUPMC0_MASK                      (0x1U)
#define WUU_PMC_WUPMC0_SHIFT                     (0U)
/*! WUPMC0 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC0(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC0_SHIFT)) & WUU_PMC_WUPMC0_MASK)

#define WUU_PMC_WUPMC1_MASK                      (0x2U)
#define WUU_PMC_WUPMC1_SHIFT                     (1U)
/*! WUPMC1 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC1(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC1_SHIFT)) & WUU_PMC_WUPMC1_MASK)

#define WUU_PMC_WUPMC2_MASK                      (0x4U)
#define WUU_PMC_WUPMC2_SHIFT                     (2U)
/*! WUPMC2 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC2(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC2_SHIFT)) & WUU_PMC_WUPMC2_MASK)

#define WUU_PMC_WUPMC3_MASK                      (0x8U)
#define WUU_PMC_WUPMC3_SHIFT                     (3U)
/*! WUPMC3 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC3(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC3_SHIFT)) & WUU_PMC_WUPMC3_MASK)

#define WUU_PMC_WUPMC4_MASK                      (0x10U)
#define WUU_PMC_WUPMC4_SHIFT                     (4U)
/*! WUPMC4 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC4(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC4_SHIFT)) & WUU_PMC_WUPMC4_MASK)

#define WUU_PMC_WUPMC5_MASK                      (0x20U)
#define WUU_PMC_WUPMC5_SHIFT                     (5U)
/*! WUPMC5 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC5(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC5_SHIFT)) & WUU_PMC_WUPMC5_MASK)

#define WUU_PMC_WUPMC6_MASK                      (0x40U)
#define WUU_PMC_WUPMC6_SHIFT                     (6U)
/*! WUPMC6 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC6(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC6_SHIFT)) & WUU_PMC_WUPMC6_MASK)

#define WUU_PMC_WUPMC7_MASK                      (0x80U)
#define WUU_PMC_WUPMC7_SHIFT                     (7U)
/*! WUPMC7 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC7(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC7_SHIFT)) & WUU_PMC_WUPMC7_MASK)

#define WUU_PMC_WUPMC8_MASK                      (0x100U)
#define WUU_PMC_WUPMC8_SHIFT                     (8U)
/*! WUPMC8 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC8(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC8_SHIFT)) & WUU_PMC_WUPMC8_MASK)

#define WUU_PMC_WUPMC9_MASK                      (0x200U)
#define WUU_PMC_WUPMC9_SHIFT                     (9U)
/*! WUPMC9 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC9(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC9_SHIFT)) & WUU_PMC_WUPMC9_MASK)

#define WUU_PMC_WUPMC10_MASK                     (0x400U)
#define WUU_PMC_WUPMC10_SHIFT                    (10U)
/*! WUPMC10 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC10(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC10_SHIFT)) & WUU_PMC_WUPMC10_MASK)

#define WUU_PMC_WUPMC11_MASK                     (0x800U)
#define WUU_PMC_WUPMC11_SHIFT                    (11U)
/*! WUPMC11 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC11(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC11_SHIFT)) & WUU_PMC_WUPMC11_MASK)

#define WUU_PMC_WUPMC12_MASK                     (0x1000U)
#define WUU_PMC_WUPMC12_SHIFT                    (12U)
/*! WUPMC12 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC12(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC12_SHIFT)) & WUU_PMC_WUPMC12_MASK)

#define WUU_PMC_WUPMC13_MASK                     (0x2000U)
#define WUU_PMC_WUPMC13_SHIFT                    (13U)
/*! WUPMC13 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC13(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC13_SHIFT)) & WUU_PMC_WUPMC13_MASK)

#define WUU_PMC_WUPMC14_MASK                     (0x4000U)
#define WUU_PMC_WUPMC14_SHIFT                    (14U)
/*! WUPMC14 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC14(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC14_SHIFT)) & WUU_PMC_WUPMC14_MASK)

#define WUU_PMC_WUPMC15_MASK                     (0x8000U)
#define WUU_PMC_WUPMC15_SHIFT                    (15U)
/*! WUPMC15 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC15(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC15_SHIFT)) & WUU_PMC_WUPMC15_MASK)

#define WUU_PMC_WUPMC16_MASK                     (0x10000U)
#define WUU_PMC_WUPMC16_SHIFT                    (16U)
/*! WUPMC16 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC16(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC16_SHIFT)) & WUU_PMC_WUPMC16_MASK)

#define WUU_PMC_WUPMC17_MASK                     (0x20000U)
#define WUU_PMC_WUPMC17_SHIFT                    (17U)
/*! WUPMC17 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC17(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC17_SHIFT)) & WUU_PMC_WUPMC17_MASK)

#define WUU_PMC_WUPMC18_MASK                     (0x40000U)
#define WUU_PMC_WUPMC18_SHIFT                    (18U)
/*! WUPMC18 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC18(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC18_SHIFT)) & WUU_PMC_WUPMC18_MASK)

#define WUU_PMC_WUPMC19_MASK                     (0x80000U)
#define WUU_PMC_WUPMC19_SHIFT                    (19U)
/*! WUPMC19 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC19(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC19_SHIFT)) & WUU_PMC_WUPMC19_MASK)

#define WUU_PMC_WUPMC20_MASK                     (0x100000U)
#define WUU_PMC_WUPMC20_SHIFT                    (20U)
/*! WUPMC20 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC20(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC20_SHIFT)) & WUU_PMC_WUPMC20_MASK)

#define WUU_PMC_WUPMC21_MASK                     (0x200000U)
#define WUU_PMC_WUPMC21_SHIFT                    (21U)
/*! WUPMC21 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC21(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC21_SHIFT)) & WUU_PMC_WUPMC21_MASK)

#define WUU_PMC_WUPMC22_MASK                     (0x400000U)
#define WUU_PMC_WUPMC22_SHIFT                    (22U)
/*! WUPMC22 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC22(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC22_SHIFT)) & WUU_PMC_WUPMC22_MASK)

#define WUU_PMC_WUPMC23_MASK                     (0x800000U)
#define WUU_PMC_WUPMC23_SHIFT                    (23U)
/*! WUPMC23 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC23(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC23_SHIFT)) & WUU_PMC_WUPMC23_MASK)

#define WUU_PMC_WUPMC24_MASK                     (0x1000000U)
#define WUU_PMC_WUPMC24_SHIFT                    (24U)
/*! WUPMC24 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC24(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC24_SHIFT)) & WUU_PMC_WUPMC24_MASK)

#define WUU_PMC_WUPMC25_MASK                     (0x2000000U)
#define WUU_PMC_WUPMC25_SHIFT                    (25U)
/*! WUPMC25 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC25(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC25_SHIFT)) & WUU_PMC_WUPMC25_MASK)

#define WUU_PMC_WUPMC26_MASK                     (0x4000000U)
#define WUU_PMC_WUPMC26_SHIFT                    (26U)
/*! WUPMC26 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC26(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC26_SHIFT)) & WUU_PMC_WUPMC26_MASK)

#define WUU_PMC_WUPMC27_MASK                     (0x8000000U)
#define WUU_PMC_WUPMC27_SHIFT                    (27U)
/*! WUPMC27 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC27(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC27_SHIFT)) & WUU_PMC_WUPMC27_MASK)

#define WUU_PMC_Reserved28_MASK                  (0x10000000U)
#define WUU_PMC_Reserved28_SHIFT                 (28U)
/*! Reserved28 - Reserved
 *  0b0..Not supported
 *  0b1..Not supported
 */
#define WUU_PMC_Reserved28(x)                    (((uint32_t)(((uint32_t)(x)) << WUU_PMC_Reserved28_SHIFT)) & WUU_PMC_Reserved28_MASK)

#define WUU_PMC_Reserved29_MASK                  (0x20000000U)
#define WUU_PMC_Reserved29_SHIFT                 (29U)
/*! Reserved29 - Reserved
 *  0b0..Not supported
 *  0b1..Not supported
 */
#define WUU_PMC_Reserved29(x)                    (((uint32_t)(((uint32_t)(x)) << WUU_PMC_Reserved29_SHIFT)) & WUU_PMC_Reserved29_MASK)

#define WUU_PMC_Reserved30_MASK                  (0x40000000U)
#define WUU_PMC_Reserved30_SHIFT                 (30U)
/*! Reserved30 - Reserved
 *  0b0..Not supported
 *  0b1..Not supported
 */
#define WUU_PMC_Reserved30(x)                    (((uint32_t)(((uint32_t)(x)) << WUU_PMC_Reserved30_SHIFT)) & WUU_PMC_Reserved30_MASK)

#define WUU_PMC_WUPMC31_MASK                     (0x80000000U)
#define WUU_PMC_WUPMC31_SHIFT                    (31U)
/*! WUPMC31 - Wake-up Pin Mode Configuration for WUU_Pn
 *  0b0..Active only during a low-leakage mode. Software can modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 *  0b1..Active during all power modes. Software must not modify the corresponding fields within the Pin Enable
 *       (PEn) or Pin DMA/Trigger Configuration (PDCn) registers.
 */
#define WUU_PMC_WUPMC31(x)                       (((uint32_t)(((uint32_t)(x)) << WUU_PMC_WUPMC31_SHIFT)) & WUU_PMC_WUPMC31_MASK)
/*! @} */

/*! @name FMC - Pin Filter Mode Configuration */
/*! @{ */

#define WUU_FMC_FILTM1_MASK                      (0x1U)
#define WUU_FMC_FILTM1_SHIFT                     (0U)
/*! FILTM1 - Filter Mode for FILTn
 *  0b0..Active only during Deep Sleep 1/Deep Power Down mode
 *  0b1..Active during all power modes
 */
#define WUU_FMC_FILTM1(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_FMC_FILTM1_SHIFT)) & WUU_FMC_FILTM1_MASK)

#define WUU_FMC_FILTM2_MASK                      (0x2U)
#define WUU_FMC_FILTM2_SHIFT                     (1U)
/*! FILTM2 - Filter Mode for FILTn
 *  0b0..Active only during Deep Sleep 1/Deep Power Down mode
 *  0b1..Active during all power modes
 */
#define WUU_FMC_FILTM2(x)                        (((uint32_t)(((uint32_t)(x)) << WUU_FMC_FILTM2_SHIFT)) & WUU_FMC_FILTM2_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group WUU_Register_Masks */


/* WUU - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral WUU0 base address */
  #define WUU0_BASE                                (0x50092000u)
  /** Peripheral WUU0 base address */
  #define WUU0_BASE_NS                             (0x40092000u)
  /** Peripheral WUU0 base pointer */
  #define WUU0                                     ((WUU_Type *)WUU0_BASE)
  /** Peripheral WUU0 base pointer */
  #define WUU0_NS                                  ((WUU_Type *)WUU0_BASE_NS)
  /** Array initializer of WUU peripheral base addresses */
  #define WUU_BASE_ADDRS                           { WUU0_BASE }
  /** Array initializer of WUU peripheral base pointers */
  #define WUU_BASE_PTRS                            { WUU0 }
  /** Array initializer of WUU peripheral base addresses */
  #define WUU_BASE_ADDRS_NS                        { WUU0_BASE_NS }
  /** Array initializer of WUU peripheral base pointers */
  #define WUU_BASE_PTRS_NS                         { WUU0_NS }
#else
  /** Peripheral WUU0 base address */
  #define WUU0_BASE                                (0x40092000u)
  /** Peripheral WUU0 base pointer */
  #define WUU0                                     ((WUU_Type *)WUU0_BASE)
  /** Array initializer of WUU peripheral base addresses */
  #define WUU_BASE_ADDRS                           { WUU0_BASE }
  /** Array initializer of WUU peripheral base pointers */
  #define WUU_BASE_PTRS                            { WUU0 }
#endif
/** Interrupt vectors for the WUU peripheral type */
#define WUU_IRQS                                 { WUU0_IRQn }

/*!
 * @}
 */ /* end of group WUU_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- WWDT Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup WWDT_Peripheral_Access_Layer WWDT Peripheral Access Layer
 * @{
 */

/** WWDT - Register Layout Typedef */
typedef struct {
  __IO uint32_t MOD;                               /**< Mode, offset: 0x0 */
  __IO uint32_t TC;                                /**< Timer Constant, offset: 0x4 */
  __O  uint32_t FEED;                              /**< Feed Sequence, offset: 0x8 */
  __I  uint32_t TV;                                /**< Timer Value, offset: 0xC */
       uint8_t RESERVED_0[4];
  __IO uint32_t WARNINT;                           /**< Warning Interrupt Compare Value, offset: 0x14 */
  __IO uint32_t WINDOW;                            /**< Window Compare Value, offset: 0x18 */
} WWDT_Type;

/* ----------------------------------------------------------------------------
   -- WWDT Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup WWDT_Register_Masks WWDT Register Masks
 * @{
 */

/*! @name MOD - Mode */
/*! @{ */

#define WWDT_MOD_WDEN_MASK                       (0x1U)
#define WWDT_MOD_WDEN_SHIFT                      (0U)
/*! WDEN - Watchdog Enable
 *  0b0..Timer stopped
 *  0b1..Timer running
 */
#define WWDT_MOD_WDEN(x)                         (((uint32_t)(((uint32_t)(x)) << WWDT_MOD_WDEN_SHIFT)) & WWDT_MOD_WDEN_MASK)

#define WWDT_MOD_WDRESET_MASK                    (0x2U)
#define WWDT_MOD_WDRESET_SHIFT                   (1U)
/*! WDRESET - Watchdog Reset Enable
 *  0b0..Interrupt
 *  0b1..Reset
 */
#define WWDT_MOD_WDRESET(x)                      (((uint32_t)(((uint32_t)(x)) << WWDT_MOD_WDRESET_SHIFT)) & WWDT_MOD_WDRESET_MASK)

#define WWDT_MOD_WDTOF_MASK                      (0x4U)
#define WWDT_MOD_WDTOF_SHIFT                     (2U)
/*! WDTOF - Watchdog Timeout Flag
 *  0b0..Watchdog event has not occurred.
 *  0b1..Watchdog event has occurred (causes a chip reset if WDRESET = 1).
 */
#define WWDT_MOD_WDTOF(x)                        (((uint32_t)(((uint32_t)(x)) << WWDT_MOD_WDTOF_SHIFT)) & WWDT_MOD_WDTOF_MASK)

#define WWDT_MOD_WDINT_MASK                      (0x8U)
#define WWDT_MOD_WDINT_SHIFT                     (3U)
/*! WDINT - Warning Interrupt Flag
 *  0b0..No flag
 *  0b1..Flag
 */
#define WWDT_MOD_WDINT(x)                        (((uint32_t)(((uint32_t)(x)) << WWDT_MOD_WDINT_SHIFT)) & WWDT_MOD_WDINT_MASK)

#define WWDT_MOD_WDPROTECT_MASK                  (0x10U)
#define WWDT_MOD_WDPROTECT_SHIFT                 (4U)
/*! WDPROTECT - Watchdog Update Mode
 *  0b0..Flexible
 *  0b1..Threshold
 */
#define WWDT_MOD_WDPROTECT(x)                    (((uint32_t)(((uint32_t)(x)) << WWDT_MOD_WDPROTECT_SHIFT)) & WWDT_MOD_WDPROTECT_MASK)

#define WWDT_MOD_LOCK_MASK                       (0x20U)
#define WWDT_MOD_LOCK_SHIFT                      (5U)
/*! LOCK - Lock
 *  0b0..No Lock
 *  0b1..Lock
 */
#define WWDT_MOD_LOCK(x)                         (((uint32_t)(((uint32_t)(x)) << WWDT_MOD_LOCK_SHIFT)) & WWDT_MOD_LOCK_MASK)

#define WWDT_MOD_DEBUG_EN_MASK                   (0x40U)
#define WWDT_MOD_DEBUG_EN_SHIFT                  (6U)
/*! DEBUG_EN - Debug Enable
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define WWDT_MOD_DEBUG_EN(x)                     (((uint32_t)(((uint32_t)(x)) << WWDT_MOD_DEBUG_EN_SHIFT)) & WWDT_MOD_DEBUG_EN_MASK)
/*! @} */

/*! @name TC - Timer Constant */
/*! @{ */

#define WWDT_TC_COUNT_MASK                       (0xFFFFFFU)
#define WWDT_TC_COUNT_SHIFT                      (0U)
/*! COUNT - Watchdog Timeout Value */
#define WWDT_TC_COUNT(x)                         (((uint32_t)(((uint32_t)(x)) << WWDT_TC_COUNT_SHIFT)) & WWDT_TC_COUNT_MASK)
/*! @} */

/*! @name FEED - Feed Sequence */
/*! @{ */

#define WWDT_FEED_FEED_MASK                      (0xFFU)
#define WWDT_FEED_FEED_SHIFT                     (0U)
/*! FEED - Feed Value */
#define WWDT_FEED_FEED(x)                        (((uint32_t)(((uint32_t)(x)) << WWDT_FEED_FEED_SHIFT)) & WWDT_FEED_FEED_MASK)
/*! @} */

/*! @name TV - Timer Value */
/*! @{ */

#define WWDT_TV_COUNT_MASK                       (0xFFFFFFU)
#define WWDT_TV_COUNT_SHIFT                      (0U)
/*! COUNT - Counter Timer Value */
#define WWDT_TV_COUNT(x)                         (((uint32_t)(((uint32_t)(x)) << WWDT_TV_COUNT_SHIFT)) & WWDT_TV_COUNT_MASK)
/*! @} */

/*! @name WARNINT - Warning Interrupt Compare Value */
/*! @{ */

#define WWDT_WARNINT_WARNINT_MASK                (0x3FFU)
#define WWDT_WARNINT_WARNINT_SHIFT               (0U)
/*! WARNINT - Watchdog Warning Interrupt Compare Value */
#define WWDT_WARNINT_WARNINT(x)                  (((uint32_t)(((uint32_t)(x)) << WWDT_WARNINT_WARNINT_SHIFT)) & WWDT_WARNINT_WARNINT_MASK)
/*! @} */

/*! @name WINDOW - Window Compare Value */
/*! @{ */

#define WWDT_WINDOW_WINDOW_MASK                  (0xFFFFFFU)
#define WWDT_WINDOW_WINDOW_SHIFT                 (0U)
/*! WINDOW - Watchdog Window Value */
#define WWDT_WINDOW_WINDOW(x)                    (((uint32_t)(((uint32_t)(x)) << WWDT_WINDOW_WINDOW_SHIFT)) & WWDT_WINDOW_WINDOW_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group WWDT_Register_Masks */


/* WWDT - Peripheral instance base addresses */
#if (defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE & 0x2))
  /** Peripheral WWDT0 base address */
  #define WWDT0_BASE                               (0x5000C000u)
  /** Peripheral WWDT0 base address */
  #define WWDT0_BASE_NS                            (0x4000C000u)
  /** Peripheral WWDT0 base pointer */
  #define WWDT0                                    ((WWDT_Type *)WWDT0_BASE)
  /** Peripheral WWDT0 base pointer */
  #define WWDT0_NS                                 ((WWDT_Type *)WWDT0_BASE_NS)
  /** Array initializer of WWDT peripheral base addresses */
  #define WWDT_BASE_ADDRS                          { WWDT0_BASE }
  /** Array initializer of WWDT peripheral base pointers */
  #define WWDT_BASE_PTRS                           { WWDT0 }
  /** Array initializer of WWDT peripheral base addresses */
  #define WWDT_BASE_ADDRS_NS                       { WWDT0_BASE_NS }
  /** Array initializer of WWDT peripheral base pointers */
  #define WWDT_BASE_PTRS_NS                        { WWDT0_NS }
#else
  /** Peripheral WWDT0 base address */
  #define WWDT0_BASE                               (0x4000C000u)
  /** Peripheral WWDT0 base pointer */
  #define WWDT0                                    ((WWDT_Type *)WWDT0_BASE)
  /** Array initializer of WWDT peripheral base addresses */
  #define WWDT_BASE_ADDRS                          { WWDT0_BASE }
  /** Array initializer of WWDT peripheral base pointers */
  #define WWDT_BASE_PTRS                           { WWDT0 }
#endif

/*!
 * @}
 */ /* end of group WWDT_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


/* ----------------------------------------------------------------------------
   -- Macros for use with bit field definitions (xxx_SHIFT, xxx_MASK).
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Bit_Field_Generic_Macros Macros for use with bit field definitions (xxx_SHIFT, xxx_MASK).
 * @{
 */

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang system_header
  #endif
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma system_include
#endif

/**
 * @brief Mask and left-shift a bit field value for use in a register bit range.
 * @param field Name of the register bit field.
 * @param value Value of the bit field.
 * @return Masked and shifted value.
 */
#define NXP_VAL2FLD(field, value)    (((value) << (field ## _SHIFT)) & (field ## _MASK))
/**
 * @brief Mask and right-shift a register value to extract a bit field value.
 * @param field Name of the register bit field.
 * @param value Value of the register.
 * @return Masked and shifted bit field value.
 */
#define NXP_FLD2VAL(field, value)    (((value) & (field ## _MASK)) >> (field ## _SHIFT))

/*!
 * @}
 */ /* end of group Bit_Field_Generic_Macros */


/* ----------------------------------------------------------------------------
   -- SDK Compatibility
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SDK_Compatibility_Symbols SDK Compatibility
 * @{
 */

/* No SDK compatibility issues. */

/*!
 * @}
 */ /* end of group SDK_Compatibility_Symbols */


#endif  /* MCXL255_CM33_H_ */

