
---------- Begin Simulation Statistics ----------
final_tick                                  533110000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  16678                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159340                       # Number of bytes of host memory used
host_op_rate                                    16729                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.49                       # Real time elapsed on the host
host_tick_rate                               71138686                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      124982                       # Number of instructions simulated
sim_ops                                        125364                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000533                       # Number of seconds simulated
sim_ticks                                   533110000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22342                       # Number of branches fetched
system.cpu00.committedInsts                    100000                       # Number of instructions committed
system.cpu00.committedOps                      100293                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.003279                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.996721                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1066220                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1062724.000007                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15919                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6423                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              3495.999993                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98832                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98832                       # number of integer instructions
system.cpu00.num_int_register_reads            120830                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64476                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20289                       # Number of load instructions
system.cpu00.num_mem_refs                       36557                       # number of memory refs
system.cpu00.num_store_insts                    16268                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 859      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62913     62.68%     63.54% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.57% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20574     20.50%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15971     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100365                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        1748000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      1748000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      1748000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     531362000                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      1748000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  71                       # Number of system calls
system.cpu01.Branches                             303                       # Number of branches fetched
system.cpu01.committedInsts                      1576                       # Number of instructions committed
system.cpu01.committedOps                        1582                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.974069                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.025931                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1066142                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             27645.979341                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          159                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       144                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1038496.020659                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                1550                       # Number of integer alu accesses
system.cpu01.num_int_insts                       1550                       # number of integer instructions
system.cpu01.num_int_register_reads              1803                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             1109                       # number of times the integer registers were written
system.cpu01.num_load_insts                       368                       # Number of load instructions
system.cpu01.num_mem_refs                         597                       # number of memory refs
system.cpu01.num_store_insts                      229                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.63%      0.63% # Class of executed instruction
system.cpu01.op_class::IntAlu                     974     61.49%     62.12% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.06%     62.18% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.13%     62.31% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     62.31% # Class of executed instruction
system.cpu01.op_class::MemRead                    372     23.48%     85.80% # Class of executed instruction
system.cpu01.op_class::MemWrite                   213     13.45%     99.24% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.24% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.76%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     1584                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      111683000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    111683000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    111683000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     421427000                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    111683000                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             342                       # Number of branches fetched
system.cpu02.committedInsts                      1796                       # Number of instructions committed
system.cpu02.committedOps                        1802                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.976895                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.023105                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1066219                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             24634.978849                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          180                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       162                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1041584.021151                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                1768                       # Number of integer alu accesses
system.cpu02.num_int_insts                       1768                       # number of integer instructions
system.cpu02.num_int_register_reads              2051                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             1274                       # number of times the integer registers were written
system.cpu02.num_load_insts                       422                       # Number of load instructions
system.cpu02.num_mem_refs                         675                       # number of memory refs
system.cpu02.num_store_insts                      253                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.55%      0.55% # Class of executed instruction
system.cpu02.op_class::IntAlu                    1116     61.86%     62.42% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.06%     62.47% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.11%     62.58% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::MemRead                    426     23.61%     86.20% # Class of executed instruction
system.cpu02.op_class::MemWrite                   237     13.14%     99.33% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.33% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.67%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     1804                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      105348500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    105348500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    105348500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     427761500                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    105348500                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             346                       # Number of branches fetched
system.cpu03.committedInsts                      1791                       # Number of instructions committed
system.cpu03.committedOps                        1797                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.977116                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.022884                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1066204                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             24398.635816                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          176                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       170                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1041805.364184                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                1756                       # Number of integer alu accesses
system.cpu03.num_int_insts                       1756                       # number of integer instructions
system.cpu03.num_int_register_reads              2038                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             1266                       # number of times the integer registers were written
system.cpu03.num_load_insts                       419                       # Number of load instructions
system.cpu03.num_mem_refs                         669                       # number of memory refs
system.cpu03.num_store_insts                      250                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.56%      0.56% # Class of executed instruction
system.cpu03.op_class::IntAlu                    1117     62.09%     62.65% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.06%     62.70% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.11%     62.81% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     62.81% # Class of executed instruction
system.cpu03.op_class::MemRead                    423     23.51%     86.33% # Class of executed instruction
system.cpu03.op_class::MemWrite                   234     13.01%     99.33% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.33% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.67%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     1799                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean       96944500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value     96944500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value     96944500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     436165500                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED     96944500                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             306                       # Number of branches fetched
system.cpu04.committedInsts                      1587                       # Number of instructions committed
system.cpu04.committedOps                        1593                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.976605                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.023395                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1066135                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             24942.013395                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          157                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       149                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1041192.986605                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                1557                       # Number of integer alu accesses
system.cpu04.num_int_insts                       1557                       # number of integer instructions
system.cpu04.num_int_register_reads              1811                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             1116                       # number of times the integer registers were written
system.cpu04.num_load_insts                       369                       # Number of load instructions
system.cpu04.num_mem_refs                         599                       # number of memory refs
system.cpu04.num_store_insts                      230                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.63%      0.63% # Class of executed instruction
system.cpu04.op_class::IntAlu                     983     61.63%     62.26% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.06%     62.32% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.13%     62.45% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     62.45% # Class of executed instruction
system.cpu04.op_class::MemRead                    373     23.39%     85.83% # Class of executed instruction
system.cpu04.op_class::MemWrite                   214     13.42%     99.25% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.25% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.75%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     1595                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean       88492500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value     88492500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value     88492500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     444617500                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED     88492500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             353                       # Number of branches fetched
system.cpu05.committedInsts                      1835                       # Number of instructions committed
system.cpu05.committedOps                        1841                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.977689                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.022311                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1066169                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             23786.864115                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          182                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       171                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1042382.135885                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                1802                       # Number of integer alu accesses
system.cpu05.num_int_insts                       1802                       # number of integer instructions
system.cpu05.num_int_register_reads              2090                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             1300                       # number of times the integer registers were written
system.cpu05.num_load_insts                       430                       # Number of load instructions
system.cpu05.num_mem_refs                         685                       # number of memory refs
system.cpu05.num_store_insts                      255                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.54%      0.54% # Class of executed instruction
system.cpu05.op_class::IntAlu                    1145     62.13%     62.67% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.05%     62.72% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.11%     62.83% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     62.83% # Class of executed instruction
system.cpu05.op_class::MemRead                    434     23.55%     86.38% # Class of executed instruction
system.cpu05.op_class::MemWrite                   239     12.97%     99.35% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.35% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.65%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     1843                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean       80698000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value     80698000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value     80698000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     452412000                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED     80698000                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             339                       # Number of branches fetched
system.cpu06.committedInsts                      1756                       # Number of instructions committed
system.cpu06.committedOps                        1762                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.977926                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.022074                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1066163                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             23534.743724                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          173                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       166                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1042628.256276                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                1722                       # Number of integer alu accesses
system.cpu06.num_int_insts                       1722                       # number of integer instructions
system.cpu06.num_int_register_reads              2000                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             1240                       # number of times the integer registers were written
system.cpu06.num_load_insts                       411                       # Number of load instructions
system.cpu06.num_mem_refs                         658                       # number of memory refs
system.cpu06.num_store_insts                      247                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.57%      0.57% # Class of executed instruction
system.cpu06.op_class::IntAlu                    1093     61.96%     62.53% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.06%     62.59% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.11%     62.70% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     62.70% # Class of executed instruction
system.cpu06.op_class::MemRead                    415     23.53%     86.22% # Class of executed instruction
system.cpu06.op_class::MemWrite                   231     13.10%     99.32% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.32% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.68%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     1764                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       73107000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     73107000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     73107000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     460003000                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     73107000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             284                       # Number of branches fetched
system.cpu07.committedInsts                      1468                       # Number of instructions committed
system.cpu07.committedOps                        1474                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.977673                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.022327                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1066219                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             23805.979628                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          147                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       137                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1042413.020372                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                1442                       # Number of integer alu accesses
system.cpu07.num_int_insts                       1442                       # number of integer instructions
system.cpu07.num_int_register_reads              1677                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             1029                       # number of times the integer registers were written
system.cpu07.num_load_insts                       341                       # Number of load instructions
system.cpu07.num_mem_refs                         558                       # number of memory refs
system.cpu07.num_store_insts                      217                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.68%      0.68% # Class of executed instruction
system.cpu07.op_class::IntAlu                     905     61.31%     61.99% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.07%     62.06% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.14%     62.20% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     62.20% # Class of executed instruction
system.cpu07.op_class::MemRead                    345     23.37%     85.57% # Class of executed instruction
system.cpu07.op_class::MemWrite                   201     13.62%     99.19% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.19% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.81%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     1476                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       64139500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     64139500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     64139500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     468970500                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     64139500                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             324                       # Number of branches fetched
system.cpu08.committedInsts                      1683                       # Number of instructions committed
system.cpu08.committedOps                        1689                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.978015                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.021985                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1066109                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             23438.561605                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          166                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       158                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1042670.438395                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                1651                       # Number of integer alu accesses
system.cpu08.num_int_insts                       1651                       # number of integer instructions
system.cpu08.num_int_register_reads              1919                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             1187                       # number of times the integer registers were written
system.cpu08.num_load_insts                       393                       # Number of load instructions
system.cpu08.num_mem_refs                         633                       # number of memory refs
system.cpu08.num_store_insts                      240                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.59%      0.59% # Class of executed instruction
system.cpu08.op_class::IntAlu                    1045     61.80%     62.39% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.06%     62.45% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.12%     62.57% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     62.57% # Class of executed instruction
system.cpu08.op_class::MemRead                    397     23.48%     86.04% # Class of executed instruction
system.cpu08.op_class::MemWrite                   224     13.25%     99.29% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.29% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.71%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     1691                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       56265500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     56265500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     56265500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     476844500                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     56265500                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             349                       # Number of branches fetched
system.cpu09.committedInsts                      1803                       # Number of instructions committed
system.cpu09.committedOps                        1809                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.977688                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.022312                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1066149                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             23787.417837                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          176                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       173                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1042361.582163                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                1766                       # Number of integer alu accesses
system.cpu09.num_int_insts                       1766                       # number of integer instructions
system.cpu09.num_int_register_reads              2050                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             1274                       # number of times the integer registers were written
system.cpu09.num_load_insts                       422                       # Number of load instructions
system.cpu09.num_mem_refs                         673                       # number of memory refs
system.cpu09.num_store_insts                      251                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.55%      0.55% # Class of executed instruction
system.cpu09.op_class::IntAlu                    1125     62.12%     62.67% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.06%     62.73% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.11%     62.84% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     62.84% # Class of executed instruction
system.cpu09.op_class::MemRead                    426     23.52%     86.36% # Class of executed instruction
system.cpu09.op_class::MemWrite                   235     12.98%     99.34% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.34% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.66%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     1811                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       46518000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     46518000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     46518000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     486592000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     46518000                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             281                       # Number of branches fetched
system.cpu10.committedInsts                      1446                       # Number of instructions committed
system.cpu10.committedOps                        1452                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.978120                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.021880                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1066220                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             23329.001956                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          144                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       137                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1042890.998044                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                1418                       # Number of integer alu accesses
system.cpu10.num_int_insts                       1418                       # number of integer instructions
system.cpu10.num_int_register_reads              1651                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             1010                       # number of times the integer registers were written
system.cpu10.num_load_insts                       335                       # Number of load instructions
system.cpu10.num_mem_refs                         550                       # number of memory refs
system.cpu10.num_store_insts                      215                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.69%      0.69% # Class of executed instruction
system.cpu10.op_class::IntAlu                     891     61.28%     61.97% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.07%     62.04% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.14%     62.17% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     62.17% # Class of executed instruction
system.cpu10.op_class::MemRead                    339     23.31%     85.49% # Class of executed instruction
system.cpu10.op_class::MemWrite                   199     13.69%     99.17% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.17% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.83%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     1454                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       38363500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     38363500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     38363500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     494746500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     38363500                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             251                       # Number of branches fetched
system.cpu11.committedInsts                      1286                       # Number of instructions committed
system.cpu11.committedOps                        1292                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.978228                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.021772                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1066188                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             23213.305245                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          128                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       123                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1042974.694755                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                1261                       # Number of integer alu accesses
system.cpu11.num_int_insts                       1261                       # number of integer instructions
system.cpu11.num_int_register_reads              1471                       # number of times the integer registers were read
system.cpu11.num_int_register_writes              893                       # number of times the integer registers were written
system.cpu11.num_load_insts                       294                       # Number of load instructions
system.cpu11.num_mem_refs                         491                       # number of memory refs
system.cpu11.num_store_insts                      197                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.77%      0.77% # Class of executed instruction
system.cpu11.op_class::IntAlu                     790     61.05%     61.82% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.08%     61.90% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.15%     62.06% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     62.06% # Class of executed instruction
system.cpu11.op_class::MemRead                    298     23.03%     85.09% # Class of executed instruction
system.cpu11.op_class::MemWrite                   181     13.99%     99.07% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     99.07% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      0.93%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     1294                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       30505500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     30505500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     30505500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     502604500                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     30505500                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             341                       # Number of branches fetched
system.cpu12.committedInsts                      1768                       # Number of instructions committed
system.cpu12.committedOps                        1774                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.978034                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.021966                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1066140                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             23419.244645                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          174                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       167                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1042720.755355                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                1734                       # Number of integer alu accesses
system.cpu12.num_int_insts                       1734                       # number of integer instructions
system.cpu12.num_int_register_reads              2015                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             1250                       # number of times the integer registers were written
system.cpu12.num_load_insts                       416                       # Number of load instructions
system.cpu12.num_mem_refs                         664                       # number of memory refs
system.cpu12.num_store_insts                      248                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.56%      0.56% # Class of executed instruction
system.cpu12.op_class::IntAlu                    1099     61.88%     62.44% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.06%     62.50% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.11%     62.61% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     62.61% # Class of executed instruction
system.cpu12.op_class::MemRead                    420     23.65%     86.26% # Class of executed instruction
system.cpu12.op_class::MemWrite                   232     13.06%     99.32% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.32% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.68%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     1776                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       22761500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     22761500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     22761500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     510348500                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     22761500                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             315                       # Number of branches fetched
system.cpu13.committedInsts                      1631                       # Number of instructions committed
system.cpu13.committedOps                        1637                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.978270                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.021730                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1066170                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             23167.915455                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          161                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       154                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1043002.084545                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                1600                       # Number of integer alu accesses
system.cpu13.num_int_insts                       1600                       # number of integer instructions
system.cpu13.num_int_register_reads              1862                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             1148                       # number of times the integer registers were written
system.cpu13.num_load_insts                       381                       # Number of load instructions
system.cpu13.num_mem_refs                         615                       # number of memory refs
system.cpu13.num_store_insts                      234                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.61%      0.61% # Class of executed instruction
system.cpu13.op_class::IntAlu                    1011     61.68%     62.29% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.06%     62.36% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.12%     62.48% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     62.48% # Class of executed instruction
system.cpu13.op_class::MemRead                    385     23.49%     85.97% # Class of executed instruction
system.cpu13.op_class::MemWrite                   218     13.30%     99.27% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.27% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.73%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     1639                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       15152500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     15152500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     15152500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     517957500                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     15152500                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             308                       # Number of branches fetched
system.cpu14.committedInsts                      1586                       # Number of instructions committed
system.cpu14.committedOps                        1592                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.978205                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.021795                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1066220                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             23238.001956                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          161                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       147                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1042981.998044                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                1558                       # Number of integer alu accesses
system.cpu14.num_int_insts                       1558                       # number of integer instructions
system.cpu14.num_int_register_reads              1809                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             1117                       # number of times the integer registers were written
system.cpu14.num_load_insts                       366                       # Number of load instructions
system.cpu14.num_mem_refs                         593                       # number of memory refs
system.cpu14.num_store_insts                      227                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  11      0.69%      0.69% # Class of executed instruction
system.cpu14.op_class::IntAlu                     988     61.94%     62.63% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.06%     62.70% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.13%     62.82% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     62.82% # Class of executed instruction
system.cpu14.op_class::MemRead                    370     23.20%     86.02% # Class of executed instruction
system.cpu14.op_class::MemWrite                   211     13.23%     99.25% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.25% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.75%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     1595                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean        7005500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value      7005500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value      7005500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     526104500                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      7005500                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             426                       # Number of branches fetched
system.cpu15.committedInsts                      1970                       # Number of instructions committed
system.cpu15.committedOps                        1975                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.979977                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.020023                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1066220                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             21349.001960                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          256                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       170                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1044870.998040                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                1945                       # Number of integer alu accesses
system.cpu15.num_int_insts                       1945                       # number of integer instructions
system.cpu15.num_int_register_reads              2221                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             1399                       # number of times the integer registers were written
system.cpu15.num_load_insts                       399                       # Number of load instructions
system.cpu15.num_mem_refs                         637                       # number of memory refs
system.cpu15.num_store_insts                      238                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      1.15%      1.15% # Class of executed instruction
system.cpu15.op_class::IntAlu                    1329     66.72%     67.87% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.05%     67.92% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.10%     68.02% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     68.02% # Class of executed instruction
system.cpu15.op_class::MemRead                    402     20.18%     88.20% # Class of executed instruction
system.cpu15.op_class::MemWrite                   223     11.19%     99.40% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.40% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.60%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     1992                       # Class of executed instruction
system.cpu15.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean         605500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value       605500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       605500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON     532504500                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED       605500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    322717.14                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               41740.60                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    22990.60                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       89.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   133.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                       23.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    64.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     22.58                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.88                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0    133976102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            133976102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    198202998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           198202998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     64226895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            64226895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          437                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   137.812357                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   105.249366                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   142.276419                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          244     55.84%     55.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          126     28.83%     84.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           47     10.76%     95.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           10      2.29%     97.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            1      0.23%     97.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            3      0.69%     98.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            1      0.23%     98.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            5      1.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          437                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 47680                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  71424                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                  23744                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  12544                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys               34240                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        71424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             71424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0        34240                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          34240                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         1116                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     27864.47                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        47680                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 89437451.932996928692                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     31096750                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0          535                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  20583341.12                       # Per-master write average memory access latency
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0        12544                       # Per-master bytes write to memory
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 23529853.125996507704                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0  11012087500                       # Per-master write total memory access latency
system.mem_ctrls0.mergedWrBursts                  315                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               2149                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               185                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         1116                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               1116                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0          535                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               535                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   52.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               45                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               39                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               66                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              103                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               42                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               59                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              80                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             114                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              28                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              18                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              81                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              21                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              82                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              38                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              10                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000358583250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     65.090909                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    56.149722                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    39.687415                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31            1      9.09%      9.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39            3     27.27%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47            2     18.18%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71            1      9.09%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdQLenPdf::0                    725                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                     1116                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 1116                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                       1116                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                45.37                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     338                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                   371                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   3725000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    532806000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               31096750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    17128000                       # Total ticks spent queuing
system.mem_ctrls0.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.818182                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.808292                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.603023                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               1      9.09%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              10     90.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                     535                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 535                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                       535                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate               75.45                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                    166                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            14240310                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                 1220940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      167378790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           522.390623                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      1764500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     17160000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     12865000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    118393500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT     15879500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    367047500                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             1365120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  648945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       45466560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                2177700                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        40566240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy         5296560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             278491665                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           493337250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                130500                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            20706390                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1899240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      176973030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           535.430193                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      1511000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     17680000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF      2266000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN     93968500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     29599000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    388085500                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             1299840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                 1009470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       36076800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                3141600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        41795520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy    1648680.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             285443190                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           483772750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                892620                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    307929.48                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               39468.91                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      1041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    20718.91                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       95.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   141.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                       25.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    66.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     22.39                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.95                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1    141539270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            141539270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    207686969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           207686969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     66147699                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            66147699                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          448                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   143.142857                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   108.943274                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   145.958767                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          236     52.68%     52.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          143     31.92%     84.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           46     10.27%     94.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           10      2.23%     97.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            2      0.45%     97.54% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            3      0.67%     98.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            2      0.45%     98.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            2      0.45%     99.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            4      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          448                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 50944                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  75456                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  24512                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  13696                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys               35264                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        75456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             75456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1        35264                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          35264                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         1179                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     26647.37                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        50944                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 95560015.756598070264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     31417250                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1          551                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  20617274.95                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1        13696                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 25690758.004914555699                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1  11360118500                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                  306                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               2259                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               203                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         1179                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1179                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1          551                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               551                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   53.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               47                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               24                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               21                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               45                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               73                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              102                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               40                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               59                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             101                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             121                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              81                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              11                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              28                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              86                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              40                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               5                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000497459500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     63.666667                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    50.980190                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    47.924815                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31            4     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39            2     16.67%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47            1      8.33%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71            1      8.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79            1      8.33%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119            2     16.67%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    768                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     20                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                     1179                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 1179                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                       1179                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                47.74                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     380                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   383                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   3980000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    532718000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               31417250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    16492250                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.833333                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.824190                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.577350                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               1      8.33%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              11     91.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                     551                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 551                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                       551                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               72.24                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                    177                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            14873580                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                 1299480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      162963000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           522.722946                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      1864000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     17160000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     10974000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    128489250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT     17250250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    357372500                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             1401120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  675510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       49341600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                2470440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        40566240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy         4842960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             278668830                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           490981500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                234900                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            18270780                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1934940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      178117020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           535.578530                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      1788000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     17680000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF      1079000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN     97688500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     24235250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    390639250                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             1403520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                 1024650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       37517280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                3213000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        41795520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy    1363380.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             285522270                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           488112750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                882180                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    311925.39                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               39856.56                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      1107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    21106.56                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                      102.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   142.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                       27.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    63.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                     22.03                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        1.01                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2    142019471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            142019471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    205165913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           205165913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     63146443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            63146443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          472                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   146.033898                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   110.182980                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   147.375162                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          249     52.75%     52.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          151     31.99%     84.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           41      8.69%     93.43% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           15      3.18%     96.61% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639            6      1.27%     97.88% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767            2      0.42%     98.31% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            3      0.64%     98.94% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            1      0.21%     99.15% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            4      0.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          472                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 54656                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  75712                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                  21056                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                  14592                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys               33664                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        75712                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             75712                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2        33664                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total          33664                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         1183                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     28772.19                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        54656                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 102522931.477556213737                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     34037500                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2          526                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  20999548.00                       # Per-master write average memory access latency
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2        14592                       # Per-master bytes write to memory
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 27371461.799628593028                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2  11045762250                       # Per-master write total memory access latency
system.mem_ctrls2.mergedWrBursts                  273                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               2342                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState               215                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         1183                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               1183                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2          526                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               526                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   54.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               60                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               31                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               11                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               32                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               45                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               21                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6              132                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7              118                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               30                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               53                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              78                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11             110                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              13                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              79                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              19                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                9                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                3                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                9                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                1                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10              31                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11              80                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14              50                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               5                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000350054250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     64.461538                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    56.362649                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    39.035487                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::24-31            1      7.69%      7.69% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-39            4     30.77%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::48-55            1      7.69%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::56-63            3     23.08%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::80-87            2     15.38%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::104-111            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::168-175            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdQLenPdf::0                    826                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     24                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                     1183                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 1183                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                       1183                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                48.71                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     416                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                   329                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   4270000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    533080500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               34037500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    18025000                       # Total ticks spent queuing
system.mem_ctrls2.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     17.538462                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    17.517337                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.877058                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16               3     23.08%     23.08% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18              10     76.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                    11                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                     526                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                 526                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                       526                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate               75.10                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                    190                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            13709070                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                 1577940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      159275670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           506.164084                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      1191000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     15860000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     49935250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    100981000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT     15841250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    349301500                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1090560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  823515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       38776800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                3213000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        13641420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             269841135                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           493921250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                240120                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            19501980                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1820700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      181311870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           535.239847                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE       868000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     17680000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF       351750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN     89532000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     27085500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    397592750                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1084320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  967725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       34388160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2884560                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        41795520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy    636840.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             285341715                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           484739000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                950040                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    293821.66                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               42411.34                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples      1098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    23661.34                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       99.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   147.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                       29.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    70.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                     23.04                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        1.01                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3    147181632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            147181632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    217651141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           217651141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     70469509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            70469509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          487                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   138.907598                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   106.711423                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   143.133502                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          255     52.36%     52.36% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          170     34.91%     87.27% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           35      7.19%     94.46% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           13      2.67%     97.13% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639            4      0.82%     97.95% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            2      0.41%     98.36% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            2      0.41%     98.77% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            1      0.21%     98.97% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            5      1.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          487                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 53056                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  78528                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                  25472                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                  15936                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys               37568                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        78464                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             78464                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3        37568                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total          37568                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         1227                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     28654.44                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        53056                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 99521674.701281145215                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     35159000                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3          587                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  19474399.49                       # Per-master write average memory access latency
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3        15936                       # Per-master bytes write to memory
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 29892517.491699647158                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3  11431472500                       # Per-master write total memory access latency
system.mem_ctrls3.mergedWrBursts                  318                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds           14                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               2358                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState               238                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds           14                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         1226                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               1226                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3          587                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               587                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   53.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               51                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               25                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3               28                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               58                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               20                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               67                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7              111                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               33                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               67                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10             101                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11             109                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              21                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              20                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              96                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              14                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0               10                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                1                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                3                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                9                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6               10                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                7                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10              35                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11              77                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12              20                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               9                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14              52                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               5                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000448719750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdPerTurnAround::samples           14                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     57.785714                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    46.566396                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    45.251738                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::16-23            2     14.29%     14.29% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::24-31            3     21.43%     35.71% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-39            1      7.14%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::40-47            3     21.43%     64.29% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::56-63            1      7.14%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::72-79            1      7.14%     78.57% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::80-87            1      7.14%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::112-119            1      7.14%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::184-191            1      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total           14                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdQLenPdf::0                    807                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                     20                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                     1227                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 1227                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                       1227                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                46.68                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     387                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                   398                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   4145000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    532992500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               35159000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    19615250                       # Total ticks spent queuing
system.mem_ctrls3.wrPerTurnAround::samples           14                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     17.785714                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    17.768150                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.801784                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16               2     14.29%     14.29% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18              11     78.57%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               1      7.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total           14                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                    15                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                    15                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                    15                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                    15                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                     587                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                 587                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                       587                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate               73.98                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                    199                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            16088250                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                 1456560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      152602110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           511.969462                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      1828500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     16380000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     34438250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    125200000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT     20613750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    334649500                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             1357440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  759000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       48076800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                2627520                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        11026800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             272936040                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           489070500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                219240                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            19458660                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 2056320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      175708770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           534.249207                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      1679500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     17420000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF      7443250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN     94103750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     27107000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    385356500                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1367040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                 1089165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       36137760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                3291540                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        41180880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         3442920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             284813595                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           486903500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy               1080540                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |         516     22.96%     22.96% |         561     24.97%     47.93% |         595     26.48%     74.41% |         575     25.59%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total         2247                      
system.ruby.Directory_Controller.Data    |         535     24.33%     24.33% |         551     25.06%     49.39% |         526     23.92%     73.31% |         587     26.69%    100.00%
system.ruby.Directory_Controller.Data::total         2199                      
system.ruby.Directory_Controller.Fetch   |        1116     23.72%     23.72% |        1179     25.06%     48.78% |        1183     25.14%     73.92% |        1227     26.08%    100.00%
system.ruby.Directory_Controller.Fetch::total         4705                      
system.ruby.Directory_Controller.I.Fetch |        1116     23.72%     23.72% |        1179     25.06%     48.78% |        1183     25.14%     73.92% |        1227     26.08%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         4705                      
system.ruby.Directory_Controller.IM.Memory_Data |        1115     23.71%     23.71% |        1179     25.07%     48.78% |        1183     25.15%     73.93% |        1226     26.07%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         4703                      
system.ruby.Directory_Controller.M.CleanReplacement |         516     22.96%     22.96% |         561     24.97%     47.93% |         595     26.48%     74.41% |         575     25.59%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total         2247                      
system.ruby.Directory_Controller.M.Data  |         535     24.33%     24.33% |         551     25.06%     49.39% |         526     23.92%     73.31% |         587     26.69%    100.00%
system.ruby.Directory_Controller.M.Data::total         2199                      
system.ruby.Directory_Controller.MI.Memory_Ack |         535     24.34%     24.34% |         550     25.02%     49.36% |         526     23.93%     73.29% |         587     26.71%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total         2198                      
system.ruby.Directory_Controller.Memory_Ack |         535     24.34%     24.34% |         550     25.02%     49.36% |         526     23.93%     73.29% |         587     26.71%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total         2198                      
system.ruby.Directory_Controller.Memory_Data |        1115     23.71%     23.71% |        1179     25.07%     48.78% |        1183     25.15%     73.93% |        1226     26.07%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         4703                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       150674                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      150674    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       150674                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples       155846                      
system.ruby.IFETCH.latency_hist_seqr::mean     3.598058                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.141574                      
system.ruby.IFETCH.latency_hist_seqr::stdev    21.701579                      
system.ruby.IFETCH.latency_hist_seqr     |      154231     98.96%     98.96% |        1565      1.00%     99.97% |          11      0.01%     99.97% |           8      0.01%     99.98% |          14      0.01%     99.99% |           6      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          11      0.01%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       155846                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5172                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    79.286350                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    54.044743                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    90.925082                      
system.ruby.IFETCH.miss_latency_hist_seqr |        3557     68.77%     68.77% |        1565     30.26%     99.03% |          11      0.21%     99.25% |           8      0.15%     99.40% |          14      0.27%     99.67% |           6      0.12%     99.79% |           0      0.00%     99.79% |           0      0.00%     99.79% |           0      0.00%     99.79% |          11      0.21%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5172                      
system.ruby.L1Cache_Controller.Ack       |           3      5.45%      5.45% |           2      3.64%      9.09% |           2      3.64%     12.73% |           7     12.73%     25.45% |           2      3.64%     29.09% |           3      5.45%     34.55% |           6     10.91%     45.45% |           2      3.64%     49.09% |           2      3.64%     52.73% |           2      3.64%     56.36% |           3      5.45%     61.82% |           5      9.09%     70.91% |           3      5.45%     76.36% |           2      3.64%     80.00% |           2      3.64%     83.64% |           9     16.36%    100.00%
system.ruby.L1Cache_Controller.Ack::total           55                      
system.ruby.L1Cache_Controller.Ack_all   |           3      6.67%      6.67% |           2      4.44%     11.11% |           2      4.44%     15.56% |           4      8.89%     24.44% |           2      4.44%     28.89% |           3      6.67%     35.56% |           3      6.67%     42.22% |           2      4.44%     46.67% |           2      4.44%     51.11% |           2      4.44%     55.56% |           3      6.67%     62.22% |           4      8.89%     71.11% |           3      6.67%     77.78% |           2      4.44%     82.22% |           2      4.44%     86.67% |           6     13.33%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           45                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           2     33.33%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            6                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           3      5.77%      5.77% |           3      5.77%     11.54% |           2      3.85%     15.38% |           3      5.77%     21.15% |           2      3.85%     25.00% |           3      5.77%     30.77% |           5      9.62%     40.38% |           3      5.77%     46.15% |           1      1.92%     48.08% |           3      5.77%     53.85% |           3      5.77%     59.62% |           4      7.69%     67.31% |           4      7.69%     75.00% |           2      3.85%     78.85% |           3      5.77%     84.62% |           8     15.38%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           52                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3884     80.40%     80.40% |          64      1.32%     81.72% |          65      1.35%     83.07% |          62      1.28%     84.35% |          64      1.32%     85.68% |          66      1.37%     87.04% |          62      1.28%     88.33% |          58      1.20%     89.53% |          61      1.26%     90.79% |          63      1.30%     92.09% |          61      1.26%     93.36% |          77      1.59%     94.95% |          62      1.28%     96.23% |          64      1.32%     97.56% |          61      1.26%     98.82% |          57      1.18%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4831                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6122     77.88%     77.88% |         111      1.41%     79.29% |         120      1.53%     80.82% |         116      1.48%     82.29% |         115      1.46%     83.76% |         123      1.56%     85.32% |         118      1.50%     86.82% |         116      1.48%     88.30% |         118      1.50%     89.80% |         121      1.54%     91.34% |         114      1.45%     92.79% |         109      1.39%     94.17% |         118      1.50%     95.67% |         112      1.42%     97.10% |         116      1.48%     98.58% |         112      1.42%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7861                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            5                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.69%      7.69% |           1      7.69%     15.38% |           1      7.69%     23.08% |           1      7.69%     30.77% |           1      7.69%     38.46% |           1      7.69%     46.15% |           0      0.00%     46.15% |           1      7.69%     53.85% |           1      7.69%     61.54% |           1      7.69%     69.23% |           1      7.69%     76.92% |           1      7.69%     84.62% |           1      7.69%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           13                      
system.ruby.L1Cache_Controller.E.Inv     |           3      1.27%      1.27% |          18      7.63%      8.90% |          15      6.36%     15.25% |          12      5.08%     20.34% |          18      7.63%     27.97% |          12      5.08%     33.05% |          11      4.66%     37.71% |          15      6.36%     44.07% |          12      5.08%     49.15% |          13      5.51%     54.66% |          16      6.78%     61.44% |          43     18.22%     79.66% |          11      4.66%     84.32% |          14      5.93%     90.25% |          11      4.66%     94.92% |          12      5.08%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          236                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3187     97.16%     97.16% |           5      0.15%     97.32% |           5      0.15%     97.47% |           5      0.15%     97.62% |           5      0.15%     97.77% |           5      0.15%     97.93% |           6      0.18%     98.11% |           6      0.18%     98.29% |           5      0.15%     98.45% |           7      0.21%     98.66% |           8      0.24%     98.90% |           6      0.18%     99.09% |           8      0.24%     99.33% |           7      0.21%     99.54% |           8      0.24%     99.79% |           7      0.21%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3280                      
system.ruby.L1Cache_Controller.E.LL      |          90     84.11%     84.11% |           2      1.87%     85.98% |           1      0.93%     86.92% |           1      0.93%     87.85% |           1      0.93%     88.79% |           1      0.93%     89.72% |           1      0.93%     90.65% |           1      0.93%     91.59% |           2      1.87%     93.46% |           1      0.93%     94.39% |           1      0.93%     95.33% |           1      0.93%     96.26% |           1      0.93%     97.20% |           1      0.93%     98.13% |           1      0.93%     99.07% |           1      0.93%    100.00%
system.ruby.L1Cache_Controller.E.LL::total          107                      
system.ruby.L1Cache_Controller.E.Load    |        7369     90.32%     90.32% |          51      0.63%     90.94% |          55      0.67%     91.62% |          59      0.72%     92.34% |          55      0.67%     93.01% |          56      0.69%     93.70% |          54      0.66%     94.36% |          45      0.55%     94.91% |          52      0.64%     95.55% |          61      0.75%     96.30% |          52      0.64%     96.94% |          40      0.49%     97.43% |          53      0.65%     98.08% |          59      0.72%     98.80% |          52      0.64%     99.44% |          46      0.56%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         8159                      
system.ruby.L1Cache_Controller.E.Store   |         600     51.06%     51.06% |          38      3.23%     54.30% |          43      3.66%     57.96% |          43      3.66%     61.62% |          39      3.32%     64.94% |          45      3.83%     68.77% |          42      3.57%     72.34% |          35      2.98%     75.32% |          40      3.40%     78.72% |          41      3.49%     82.21% |          34      2.89%     85.11% |          24      2.04%     87.15% |          40      3.40%     90.55% |          39      3.32%     93.87% |          37      3.15%     97.02% |          35      2.98%    100.00%
system.ruby.L1Cache_Controller.E.Store::total         1175                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          21     36.84%     36.84% |           1      1.75%     38.60% |           2      3.51%     42.11% |           3      5.26%     47.37% |           2      3.51%     50.88% |           2      3.51%     54.39% |           1      1.75%     56.14% |           2      3.51%     59.65% |           2      3.51%     63.16% |           3      5.26%     68.42% |           2      3.51%     71.93% |           3      5.26%     77.19% |           1      1.75%     78.95% |           2      3.51%     82.46% |           4      7.02%     89.47% |           6     10.53%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           57                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           3      4.41%      4.41% |           5      7.35%     11.76% |           4      5.88%     17.65% |           4      5.88%     23.53% |           5      7.35%     30.88% |           5      7.35%     38.24% |           5      7.35%     45.59% |           2      2.94%     48.53% |           5      7.35%     55.88% |           4      5.88%     61.76% |           5      7.35%     69.12% |           4      5.88%     75.00% |           5      7.35%     82.35% |           5      7.35%     89.71% |           5      7.35%     97.06% |           2      2.94%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           68                      
system.ruby.L1Cache_Controller.I.Ifetch  |           6      8.22%      8.22% |           4      5.48%     13.70% |           4      5.48%     19.18% |           4      5.48%     24.66% |           4      5.48%     30.14% |           4      5.48%     35.62% |           4      5.48%     41.10% |           7      9.59%     50.68% |           5      6.85%     57.53% |           4      5.48%     63.01% |           7      9.59%     72.60% |           4      5.48%     78.08% |           4      5.48%     83.56% |           4      5.48%     89.04% |           4      5.48%     94.52% |           4      5.48%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total           73                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          23     16.43%     16.43% |           9      6.43%     22.86% |           8      5.71%     28.57% |           9      6.43%     35.00% |           8      5.71%     40.71% |           9      6.43%     47.14% |          10      7.14%     54.29% |          10      7.14%     61.43% |           9      6.43%     67.86% |           8      5.71%     73.57% |           8      5.71%     79.29% |           8      5.71%     85.00% |           7      5.00%     90.00% |           6      4.29%     94.29% |           3      2.14%     96.43% |           5      3.57%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          140                      
system.ruby.L1Cache_Controller.I.LL      |           1      6.67%      6.67% |           1      6.67%     13.33% |           1      6.67%     20.00% |           1      6.67%     26.67% |           1      6.67%     33.33% |           1      6.67%     40.00% |           1      6.67%     46.67% |           1      6.67%     53.33% |           1      6.67%     60.00% |           1      6.67%     66.67% |           1      6.67%     73.33% |           1      6.67%     80.00% |           1      6.67%     86.67% |           1      6.67%     93.33% |           1      6.67%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total           15                      
system.ruby.L1Cache_Controller.I.Load    |           5      0.63%      0.63% |          53      6.65%      7.28% |          55      6.90%     14.18% |          52      6.52%     20.70% |          51      6.40%     27.10% |          56      7.03%     34.13% |          52      6.52%     40.65% |          48      6.02%     46.68% |          51      6.40%     53.07% |          51      6.40%     59.47% |          50      6.27%     65.75% |          67      8.41%     74.15% |          53      6.65%     80.80% |          53      6.65%     87.45% |          51      6.40%     93.85% |          49      6.15%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          797                      
system.ruby.L1Cache_Controller.I.Store   |           3      0.46%      0.46% |          40      6.14%      6.61% |          48      7.37%     13.98% |          47      7.22%     21.20% |          42      6.45%     27.65% |          50      7.68%     35.33% |          47      7.22%     42.55% |          38      5.84%     48.39% |          44      6.76%     55.15% |          48      7.37%     62.52% |          37      5.68%     68.20% |          39      5.99%     74.19% |          47      7.22%     81.41% |          41      6.30%     87.71% |          41      6.30%     94.01% |          39      5.99%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          651                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           1     11.11%     11.11% |           0      0.00%     11.11% |           4     44.44%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           4     44.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            9                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            4                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          55     83.33%     83.33% |           0      0.00%     83.33% |           1      1.52%     84.85% |           0      0.00%     84.85% |           1      1.52%     86.36% |           1      1.52%     87.88% |           0      0.00%     87.88% |           1      1.52%     89.39% |           1      1.52%     90.91% |           1      1.52%     92.42% |           1      1.52%     93.94% |           0      0.00%     93.94% |           1      1.52%     95.45% |           1      1.52%     96.97% |           1      1.52%     98.48% |           1      1.52%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           66                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1621     63.72%     63.72% |          59      2.32%     66.04% |          66      2.59%     68.63% |          64      2.52%     71.15% |          61      2.40%     73.55% |          69      2.71%     76.26% |          66      2.59%     78.85% |          57      2.24%     81.09% |          62      2.44%     83.53% |          67      2.63%     86.16% |          56      2.20%     88.36% |          57      2.24%     90.61% |          64      2.52%     93.12% |          58      2.28%     95.40% |          59      2.32%     97.72% |          58      2.28%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2544                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           3      5.77%      5.77% |           3      5.77%     11.54% |           2      3.85%     15.38% |           3      5.77%     21.15% |           2      3.85%     25.00% |           3      5.77%     30.77% |           5      9.62%     40.38% |           3      5.77%     46.15% |           1      1.92%     48.08% |           3      5.77%     53.85% |           3      5.77%     59.62% |           4      7.69%     67.31% |           4      7.69%     75.00% |           2      3.85%     78.85% |           3      5.77%     84.62% |           8     15.38%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           52                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3884     80.40%     80.40% |          64      1.32%     81.72% |          65      1.35%     83.07% |          62      1.28%     84.35% |          64      1.32%     85.68% |          66      1.37%     87.04% |          62      1.28%     88.33% |          58      1.20%     89.53% |          61      1.26%     90.79% |          63      1.30%     92.09% |          61      1.26%     93.36% |          77      1.59%     94.95% |          62      1.28%     96.23% |          64      1.32%     97.56% |          61      1.26%     98.82% |          57      1.18%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4831                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4445     84.84%     84.84% |          52      0.99%     85.84% |          52      0.99%     86.83% |          52      0.99%     87.82% |          53      1.01%     88.83% |          52      0.99%     89.83% |          52      0.99%     90.82% |          57      1.09%     91.91% |          54      1.03%     92.94% |          52      0.99%     93.93% |          56      1.07%     95.00% |          52      0.99%     95.99% |          52      0.99%     96.98% |          52      0.99%     97.98% |          54      1.03%     99.01% |          52      0.99%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5239                      
system.ruby.L1Cache_Controller.IS.Inv    |           1      8.33%      8.33% |           0      0.00%      8.33% |           1      8.33%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1      8.33%     25.00% |           0      0.00%     25.00% |           1      8.33%     33.33% |           1      8.33%     41.67% |           1      8.33%     50.00% |           1      8.33%     58.33% |           0      0.00%     58.33% |           1      8.33%     66.67% |           1      8.33%     75.00% |           2     16.67%     91.67% |           1      8.33%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total           12                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           1      8.33%      8.33% |           0      0.00%      8.33% |           1      8.33%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1      8.33%     25.00% |           0      0.00%     25.00% |           1      8.33%     33.33% |           1      8.33%     41.67% |           1      8.33%     50.00% |           1      8.33%     58.33% |           0      0.00%     58.33% |           1      8.33%     66.67% |           1      8.33%     75.00% |           2     16.67%     91.67% |           1      8.33%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total           12                      
system.ruby.L1Cache_Controller.Ifetch    |      124196     79.69%     79.69% |        1994      1.28%     80.97% |        2280      1.46%     82.43% |        2278      1.46%     83.90% |        2012      1.29%     85.19% |        2333      1.50%     86.68% |        2232      1.43%     88.12% |        1855      1.19%     89.31% |        2137      1.37%     90.68% |        2295      1.47%     92.15% |        1828      1.17%     93.32% |        1621      1.04%     94.36% |        2247      1.44%     95.80% |        2070      1.33%     97.13% |        2007      1.29%     98.42% |        2461      1.58%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       155846                      
system.ruby.L1Cache_Controller.Inv       |        1377     41.74%     41.74% |         131      3.97%     45.71% |         140      4.24%     49.95% |         133      4.03%     53.99% |         127      3.85%     57.84% |         141      4.27%     62.11% |         134      4.06%     66.17% |         126      3.82%     69.99% |         132      4.00%     73.99% |         132      4.00%     77.99% |         120      3.64%     81.63% |         139      4.21%     85.84% |         131      3.97%     89.82% |         120      3.64%     93.45% |         113      3.43%     96.88% |         103      3.12%    100.00%
system.ruby.L1Cache_Controller.Inv::total         3299                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           3     60.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            5                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           1      7.69%      7.69% |           1      7.69%     15.38% |           1      7.69%     23.08% |           0      0.00%     23.08% |           1      7.69%     30.77% |           1      7.69%     38.46% |           1      7.69%     46.15% |           0      0.00%     46.15% |           1      7.69%     53.85% |           1      7.69%     61.54% |           1      7.69%     69.23% |           1      7.69%     76.92% |           1      7.69%     84.62% |           1      7.69%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           13                      
system.ruby.L1Cache_Controller.L.LL      |           1      4.35%      4.35% |           1      4.35%      8.70% |           1      4.35%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           1      4.35%     30.43% |           1      4.35%     34.78% |           1      4.35%     39.13% |           1      4.35%     43.48% |           1      4.35%     47.83% |           1      4.35%     52.17% |           1      4.35%     56.52% |           1      4.35%     60.87% |           1      4.35%     65.22% |           8     34.78%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           23                      
system.ruby.L1Cache_Controller.L.Load    |         322     88.95%     88.95% |           1      0.28%     89.23% |           1      0.28%     89.50% |           2      0.55%     90.06% |           2      0.55%     90.61% |           2      0.55%     91.16% |           2      0.55%     91.71% |           1      0.28%     91.99% |           2      0.55%     92.54% |           1      0.28%     92.82% |           2      0.55%     93.37% |           2      0.55%     93.92% |           2      0.55%     94.48% |           2      0.55%     95.03% |           2      0.55%     95.58% |          16      4.42%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          362                      
system.ruby.L1Cache_Controller.L.Store   |         598     86.29%     86.29% |           3      0.43%     86.72% |           3      0.43%     87.16% |           5      0.72%     87.88% |           6      0.87%     88.74% |           6      0.87%     89.61% |           6      0.87%     90.48% |           4      0.58%     91.05% |           6      0.87%     91.92% |           4      0.58%     92.50% |           6      0.87%     93.36% |           6      0.87%     94.23% |           6      0.87%     95.09% |           6      0.87%     95.96% |           7      1.01%     96.97% |          21      3.03%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          693                      
system.ruby.L1Cache_Controller.L.Unlock  |         255     78.70%     78.70% |           4      1.23%     79.94% |           4      1.23%     81.17% |           4      1.23%     82.41% |           4      1.23%     83.64% |           4      1.23%     84.88% |           4      1.23%     86.11% |           4      1.23%     87.35% |           4      1.23%     88.58% |           4      1.23%     89.81% |           4      1.23%     91.05% |           4      1.23%     92.28% |           4      1.23%     93.52% |           4      1.23%     94.75% |           5      1.54%     96.30% |          12      3.70%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          324                      
system.ruby.L1Cache_Controller.L1_Replacement |        9961     93.01%     93.01% |          50      0.47%     93.47% |          47      0.44%     93.91% |          48      0.45%     94.36% |          52      0.49%     94.85% |          50      0.47%     95.31% |          51      0.48%     95.79% |          51      0.48%     96.27% |          49      0.46%     96.72% |          52      0.49%     97.21% |          51      0.48%     97.68% |          49      0.46%     98.14% |          48      0.45%     98.59% |          48      0.45%     99.04% |          51      0.48%     99.51% |          52      0.49%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10710                      
system.ruby.L1Cache_Controller.LL        |         256     73.78%     73.78% |           5      1.44%     75.22% |           5      1.44%     76.66% |           5      1.44%     78.10% |           5      1.44%     79.54% |           5      1.44%     80.98% |           5      1.44%     82.42% |           5      1.44%     83.86% |           5      1.44%     85.30% |           5      1.44%     86.74% |           5      1.44%     88.18% |           5      1.44%     89.63% |           5      1.44%     91.07% |           5      1.44%     92.51% |           6      1.73%     94.24% |          20      5.76%    100.00%
system.ruby.L1Cache_Controller.LL::total          347                      
system.ruby.L1Cache_Controller.Load      |       20039     77.91%     77.91% |         364      1.42%     79.32% |         417      1.62%     80.95% |         415      1.61%     82.56% |         365      1.42%     83.98% |         426      1.66%     85.63% |         407      1.58%     87.22% |         336      1.31%     88.52% |         389      1.51%     90.04% |         418      1.63%     91.66% |         330      1.28%     92.94% |         289      1.12%     94.07% |         411      1.60%     95.67% |         376      1.46%     97.13% |         360      1.40%     98.53% |         379      1.47%    100.00%
system.ruby.L1Cache_Controller.Load::total        25721                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          21     44.68%     44.68% |           1      2.13%     46.81% |           2      4.26%     51.06% |           2      4.26%     55.32% |           2      4.26%     59.57% |           1      2.13%     61.70% |           1      2.13%     63.83% |           1      2.13%     65.96% |           1      2.13%     68.09% |           3      6.38%     74.47% |           2      4.26%     78.72% |           2      4.26%     82.98% |           1      2.13%     85.11% |           1      2.13%     87.23% |           3      6.38%     93.62% |           3      6.38%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           47                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2      4.76%      4.76% |           3      7.14%     11.90% |           2      4.76%     16.67% |           3      7.14%     23.81% |           3      7.14%     30.95% |           3      7.14%     38.10% |           3      7.14%     45.24% |           2      4.76%     50.00% |           3      7.14%     57.14% |           2      4.76%     61.90% |           3      7.14%     69.05% |           2      4.76%     73.81% |           3      7.14%     80.95% |           3      7.14%     88.10% |           3      7.14%     95.24% |           2      4.76%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           42                      
system.ruby.L1Cache_Controller.M.Inv     |           6      0.46%      0.46% |          86      6.53%      6.99% |          98      7.44%     14.43% |          95      7.21%     21.64% |          83      6.30%     27.94% |         103      7.82%     35.76% |          96      7.29%     43.05% |          80      6.07%     49.13% |          92      6.99%     56.11% |          93      7.06%     63.17% |          76      5.77%     68.94% |          71      5.39%     74.34% |          96      7.29%     81.62% |          84      6.38%     88.00% |          82      6.23%     94.23% |          76      5.77%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total         1317                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2333     93.58%     93.58% |          10      0.40%     93.98% |           9      0.36%     94.34% |           9      0.36%     94.71% |          14      0.56%     95.27% |          11      0.44%     95.71% |          10      0.40%     96.11% |          10      0.40%     96.51% |          10      0.40%     96.91% |          12      0.48%     97.39% |          11      0.44%     97.83% |          11      0.44%     98.28% |           8      0.32%     98.60% |          10      0.40%     99.00% |          11      0.44%     99.44% |          14      0.56%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2493                      
system.ruby.L1Cache_Controller.M.LL      |         109     83.21%     83.21% |           1      0.76%     83.97% |           1      0.76%     84.73% |           1      0.76%     85.50% |           1      0.76%     86.26% |           1      0.76%     87.02% |           1      0.76%     87.79% |           1      0.76%     88.55% |           1      0.76%     89.31% |           1      0.76%     90.08% |           1      0.76%     90.84% |           1      0.76%     91.60% |           1      0.76%     92.37% |           1      0.76%     93.13% |           2      1.53%     94.66% |           7      5.34%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          131                      
system.ruby.L1Cache_Controller.M.Load    |        8416     70.27%     70.27% |         229      1.91%     72.18% |         278      2.32%     74.50% |         269      2.25%     76.75% |         224      1.87%     78.62% |         277      2.31%     80.93% |         261      2.18%     83.11% |         209      1.75%     84.85% |         247      2.06%     86.92% |         267      2.23%     89.15% |         194      1.62%     90.77% |         150      1.25%     92.02% |         267      2.23%     94.25% |         231      1.93%     96.18% |         225      1.88%     98.05% |         233      1.95%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        11977                      
system.ruby.L1Cache_Controller.M.Store   |       13446     87.53%     87.53% |         128      0.83%     88.37% |         140      0.91%     89.28% |         136      0.89%     90.16% |         123      0.80%     90.96% |         133      0.87%     91.83% |         132      0.86%     92.69% |         120      0.78%     93.47% |         130      0.85%     94.32% |         138      0.90%     95.22% |         117      0.76%     95.98% |         108      0.70%     96.68% |         136      0.89%     97.57% |         130      0.85%     98.41% |         123      0.80%     99.21% |         121      0.79%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        15361                      
system.ruby.L1Cache_Controller.M_I.Inv   |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Inv::total            1                      
system.ruby.L1Cache_Controller.M_I.Load  |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total            6                      
system.ruby.L1Cache_Controller.M_I.Store |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total            9                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5519     95.62%     95.62% |          15      0.26%     95.88% |          14      0.24%     96.12% |          14      0.24%     96.36% |          19      0.33%     96.69% |          16      0.28%     96.97% |          16      0.28%     97.25% |          16      0.28%     97.52% |          15      0.26%     97.78% |          19      0.33%     98.11% |          19      0.33%     98.44% |          17      0.29%     98.74% |          16      0.28%     99.01% |          17      0.29%     99.31% |          19      0.33%     99.64% |          21      0.36%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5772                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4435     86.98%     86.98% |          44      0.86%     87.84% |          44      0.86%     88.70% |          44      0.86%     89.57% |          44      0.86%     90.43% |          44      0.86%     91.29% |          44      0.86%     92.16% |          44      0.86%     93.02% |          44      0.86%     93.88% |          44      0.86%     94.74% |          44      0.86%     95.61% |          44      0.86%     96.47% |          44      0.86%     97.33% |          44      0.86%     98.20% |          46      0.90%     99.10% |          46      0.90%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5099                      
system.ruby.L1Cache_Controller.NP.Inv    |        1336     89.42%     89.42% |          14      0.94%     90.36% |          13      0.87%     91.23% |          12      0.80%     92.03% |          12      0.80%     92.84% |          12      0.80%     93.64% |          12      0.80%     94.44% |          12      0.80%     95.25% |          12      0.80%     96.05% |          11      0.74%     96.79% |          10      0.67%     97.46% |          10      0.67%     98.13% |          11      0.74%     98.86% |          10      0.67%     99.53% |           6      0.40%     99.93% |           1      0.07%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         1494                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3887     93.17%     93.17% |          19      0.46%     93.62% |          17      0.41%     94.03% |          18      0.43%     94.46% |          21      0.50%     94.97% |          19      0.46%     95.42% |          20      0.48%     95.90% |          20      0.48%     96.38% |          18      0.43%     96.81% |          21      0.50%     97.32% |          20      0.48%     97.79% |          18      0.43%     98.23% |          18      0.43%     98.66% |          18      0.43%     99.09% |          19      0.46%     99.54% |          19      0.46%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4172                      
system.ruby.L1Cache_Controller.NP.Store  |        1618     85.25%     85.25% |          19      1.00%     86.25% |          18      0.95%     87.20% |          18      0.95%     88.15% |          19      1.00%     89.15% |          19      1.00%     90.15% |          19      1.00%     91.15% |          19      1.00%     92.15% |          19      1.00%     93.15% |          19      1.00%     94.15% |          19      1.00%     95.15% |          19      1.00%     96.15% |          18      0.95%     97.10% |          18      0.95%     98.05% |          18      0.95%     99.00% |          19      1.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1898                      
system.ruby.L1Cache_Controller.S.Ifetch  |      119755     79.48%     79.48% |        1946      1.29%     80.77% |        2232      1.48%     82.25% |        2230      1.48%     83.73% |        1964      1.30%     85.04% |        2285      1.52%     86.55% |        2184      1.45%     88.00% |        1804      1.20%     89.20% |        2088      1.39%     90.58% |        2247      1.49%     92.08% |        1777      1.18%     93.26% |        1573      1.04%     94.30% |        2199      1.46%     95.76% |        2022      1.34%     97.10% |        1957      1.30%     98.40% |        2411      1.60%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       150674                      
system.ruby.L1Cache_Controller.S.Inv     |          29     12.24%     12.24% |          13      5.49%     17.72% |          13      5.49%     23.21% |          14      5.91%     29.11% |          14      5.91%     35.02% |          13      5.49%     40.51% |          15      6.33%     46.84% |          18      7.59%     54.43% |          15      6.33%     60.76% |          14      5.91%     66.67% |          17      7.17%     73.84% |          15      6.33%     80.17% |          12      5.06%     85.23% |          11      4.64%     89.87% |          12      5.06%     94.94% |          12      5.06%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total          237                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4418     92.10%     92.10% |          26      0.54%     92.64% |          25      0.52%     93.16% |          25      0.52%     93.68% |          25      0.52%     94.20% |          25      0.52%     94.73% |          25      0.52%     95.25% |          25      0.52%     95.77% |          25      0.52%     96.29% |          25      0.52%     96.81% |          24      0.50%     97.31% |          24      0.50%     97.81% |          25      0.52%     98.33% |          25      0.52%     98.85% |          29      0.60%     99.46% |          26      0.54%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4797                      
system.ruby.L1Cache_Controller.S.LL      |           2     11.11%     11.11% |           0      0.00%     11.11% |           1      5.56%     16.67% |           1      5.56%     22.22% |           1      5.56%     27.78% |           1      5.56%     33.33% |           1      5.56%     38.89% |           1      5.56%     44.44% |           0      0.00%     44.44% |           1      5.56%     50.00% |           1      5.56%     55.56% |           1      5.56%     61.11% |           1      5.56%     66.67% |           1      5.56%     72.22% |           1      5.56%     77.78% |           4     22.22%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           18                      
system.ruby.L1Cache_Controller.S.Load    |          34     13.71%     13.71% |          11      4.44%     18.15% |          11      4.44%     22.58% |          15      6.05%     28.63% |          12      4.84%     33.47% |          16      6.45%     39.92% |          18      7.26%     47.18% |          13      5.24%     52.42% |          19      7.66%     60.08% |          17      6.85%     66.94% |          12      4.84%     71.77% |          12      4.84%     76.61% |          18      7.26%     83.87% |          13      5.24%     89.11% |          11      4.44%     93.55% |          16      6.45%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          248                      
system.ruby.L1Cache_Controller.S.Store   |           2      8.70%      8.70% |           1      4.35%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           2      8.70%     34.78% |           1      4.35%     39.13% |           1      4.35%     43.48% |           1      4.35%     47.83% |           1      4.35%     52.17% |           2      8.70%     60.87% |           2      8.70%     69.57% |           2      8.70%     78.26% |           1      4.35%     82.61% |           1      4.35%     86.96% |           3     13.04%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           23                      
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            1                      
system.ruby.L1Cache_Controller.SL.Ack    |           1      4.76%      4.76% |           0      0.00%      4.76% |           1      4.76%      9.52% |           1      4.76%     14.29% |           1      4.76%     19.05% |           1      4.76%     23.81% |           1      4.76%     28.57% |           1      4.76%     33.33% |           0      0.00%     33.33% |           1      4.76%     38.10% |           1      4.76%     42.86% |           3     14.29%     57.14% |           1      4.76%     61.90% |           1      4.76%     66.67% |           1      4.76%     71.43% |           6     28.57%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           21                      
system.ruby.L1Cache_Controller.SL.Ack_all |           1      5.00%      5.00% |           1      5.00%     10.00% |           1      5.00%     15.00% |           2     10.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           2     10.00%     45.00% |           1      5.00%     50.00% |           0      0.00%     50.00% |           1      5.00%     55.00% |           1      5.00%     60.00% |           2     10.00%     70.00% |           1      5.00%     75.00% |           1      5.00%     80.00% |           1      5.00%     85.00% |           3     15.00%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           20                      
system.ruby.L1Cache_Controller.SL.Inv    |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            2                      
system.ruby.L1Cache_Controller.SM.Ack    |           2      8.00%      8.00% |           1      4.00%     12.00% |           1      4.00%     16.00% |           2      8.00%     24.00% |           1      4.00%     28.00% |           2      8.00%     36.00% |           1      4.00%     40.00% |           1      4.00%     44.00% |           2      8.00%     52.00% |           1      4.00%     56.00% |           2      8.00%     64.00% |           2      8.00%     72.00% |           2      8.00%     80.00% |           1      4.00%     84.00% |           1      4.00%     88.00% |           3     12.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           25                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2      8.00%      8.00% |           1      4.00%     12.00% |           1      4.00%     16.00% |           2      8.00%     24.00% |           1      4.00%     28.00% |           2      8.00%     36.00% |           1      4.00%     40.00% |           1      4.00%     44.00% |           2      8.00%     52.00% |           1      4.00%     56.00% |           2      8.00%     64.00% |           2      8.00%     72.00% |           2      8.00%     80.00% |           1      4.00%     84.00% |           1      4.00%     88.00% |           3     12.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           25                      
system.ruby.L1Cache_Controller.Store     |       16276     82.16%     82.16% |         229      1.16%     83.32% |         253      1.28%     84.59% |         250      1.26%     85.86% |         230      1.16%     87.02% |         255      1.29%     88.30% |         247      1.25%     89.55% |         217      1.10%     90.65% |         240      1.21%     91.86% |         251      1.27%     93.12% |         215      1.09%     94.21% |         198      1.00%     95.21% |         249      1.26%     96.47% |         235      1.19%     97.65% |         227      1.15%     98.80% |         238      1.20%    100.00%
system.ruby.L1Cache_Controller.Store::total        19810                      
system.ruby.L1Cache_Controller.Unlock    |         255     78.70%     78.70% |           4      1.23%     79.94% |           4      1.23%     81.17% |           4      1.23%     82.41% |           4      1.23%     83.64% |           4      1.23%     84.88% |           4      1.23%     86.11% |           4      1.23%     87.35% |           4      1.23%     88.58% |           4      1.23%     89.81% |           4      1.23%     91.05% |           4      1.23%     92.28% |           4      1.23%     93.52% |           4      1.23%     94.75% |           5      1.54%     96.30% |          12      3.70%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          324                      
system.ruby.L1Cache_Controller.WB_Ack    |        5520     95.62%     95.62% |          15      0.26%     95.88% |          14      0.24%     96.12% |          14      0.24%     96.36% |          19      0.33%     96.69% |          16      0.28%     96.97% |          16      0.28%     97.25% |          16      0.28%     97.52% |          15      0.26%     97.78% |          19      0.33%     98.11% |          19      0.33%     98.44% |          17      0.29%     98.74% |          16      0.28%     99.01% |          17      0.29%     99.31% |          19      0.33%     99.64% |          21      0.36%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5773                      
system.ruby.L2Cache_Controller.Ack       |           0      0.00%      0.00% |           0      0.00%      0.00% |          25     13.37%     13.37% |           1      0.53%     13.90% |           0      0.00%     13.90% |           2      1.07%     14.97% |          10      5.35%     20.32% |           7      3.74%     24.06% |          13      6.95%     31.02% |           0      0.00%     31.02% |          29     15.51%     46.52% |          62     33.16%     79.68% |           6      3.21%     82.89% |          17      9.09%     91.98% |           7      3.74%     95.72% |           8      4.28%    100.00%
system.ruby.L2Cache_Controller.Ack::total          187                      
system.ruby.L2Cache_Controller.Ack_all   |         118      6.81%      6.81% |         117      6.75%     13.56% |          85      4.90%     18.47% |          63      3.64%     22.10% |          59      3.40%     25.50% |          74      4.27%     29.77% |         134      7.73%     37.51% |         156      9.00%     46.51% |          75      4.33%     50.84% |          72      4.15%     54.99% |         118      6.81%     61.80% |         182     10.50%     72.30% |         183     10.56%     82.86% |          90      5.19%     88.06% |         127      7.33%     95.38% |          80      4.62%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         1733                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         369      4.93%      4.93% |         569      7.60%     12.53% |         351      4.69%     17.22% |         407      5.44%     22.66% |         584      7.80%     30.46% |         482      6.44%     36.90% |         241      3.22%     40.12% |         294      3.93%     44.05% |         218      2.91%     46.96% |         206      2.75%     49.71% |         331      4.42%     54.13% |         952     12.72%     66.85% |        1279     17.09%     83.94% |         571      7.63%     91.57% |         369      4.93%     96.50% |         262      3.50%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         7485                      
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     21.43%     21.43% |          11     78.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean::total           14                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          84      5.33%      5.33% |          79      5.01%     10.34% |          75      4.76%     15.09% |          32      2.03%     17.12% |          33      2.09%     19.21% |          31      1.97%     21.18% |          47      2.98%     24.16% |          43      2.73%     26.89% |          34      2.16%     29.04% |          34      2.16%     31.20% |          80      5.07%     36.27% |         634     40.20%     76.47% |         119      7.55%     84.02% |          71      4.50%     88.52% |         102      6.47%     94.99% |          79      5.01%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total         1577                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           3     30.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           1     10.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           3     30.00%     70.00% |           3     30.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total           10                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           2      5.13%      5.13% |           3      7.69%     12.82% |           5     12.82%     25.64% |           0      0.00%     25.64% |           0      0.00%     25.64% |           5     12.82%     38.46% |           7     17.95%     56.41% |           1      2.56%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           4     10.26%     69.23% |          12     30.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           39                      
system.ruby.L2Cache_Controller.IS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L2_Replacement_clean::total            2                      
system.ruby.L2Cache_Controller.IS.Mem_Data |         124      7.77%      7.77% |         120      7.52%     15.29% |          92      5.76%     21.05% |          70      4.39%     25.44% |          64      4.01%     29.45% |          81      5.08%     34.52% |         143      8.96%     43.48% |         163     10.21%     53.70% |          82      5.14%     58.83% |          79      4.95%     63.78% |         101      6.33%     70.11% |         109      6.83%     76.94% |          83      5.20%     82.14% |          83      5.20%     87.34% |         120      7.52%     94.86% |          82      5.14%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1596                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           3     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            6                      
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     21.43%     21.43% |          11     78.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean::total           14                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          90      5.89%      5.89% |          90      5.89%     11.78% |          51      3.34%     15.12% |          37      2.42%     17.54% |          37      2.42%     19.96% |          28      1.83%     21.79% |          21      1.37%     23.17% |          50      3.27%     26.44% |          30      1.96%     28.40% |          34      2.23%     30.63% |          77      5.04%     35.67% |         119      7.79%     43.46% |         692     45.29%     88.74% |          56      3.66%     92.41% |          82      5.37%     97.77% |          34      2.23%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total         1528                      
system.ruby.L2Cache_Controller.I_I.Ack   |           0      0.00%      0.00% |           0      0.00%      0.00% |          25     13.89%     13.89% |           0      0.00%     13.89% |           0      0.00%     13.89% |           0      0.00%     13.89% |          10      5.56%     19.44% |           5      2.78%     22.22% |          12      6.67%     28.89% |           0      0.00%     28.89% |          29     16.11%     45.00% |          62     34.44%     79.44% |           6      3.33%     82.78% |          16      8.89%     91.67% |           7      3.89%     95.56% |           8      4.44%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack::total          180                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         116      7.77%      7.77% |         115      7.71%     15.48% |          84      5.63%     21.11% |          62      4.16%     25.27% |          59      3.95%     29.22% |          73      4.89%     34.12% |         134      8.98%     43.10% |         155     10.39%     53.49% |          74      4.96%     58.45% |          72      4.83%     63.27% |          95      6.37%     69.64% |         105      7.04%     76.68% |          81      5.43%     82.10% |          78      5.23%     87.33% |         114      7.64%     94.97% |          75      5.03%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         1492                      
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           4     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR::total            6                      
system.ruby.L2Cache_Controller.L1_GETS   |         234      4.54%      4.54% |         421      8.17%     12.72% |         226      4.39%     17.11% |         318      6.17%     23.28% |         505      9.81%     33.09% |         356      6.91%     40.00% |         149      2.89%     42.89% |         197      3.83%     46.72% |         123      2.39%     49.11% |         145      2.82%     51.92% |         247      4.80%     56.72% |         364      7.07%     63.79% |        1096     21.28%     85.07% |         428      8.31%     93.38% |         152      2.95%     96.33% |         189      3.67%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         5150                      
system.ruby.L2Cache_Controller.L1_GETX   |         142      5.13%      5.13% |         164      5.93%     11.06% |         126      4.56%     15.62% |          90      3.25%     18.87% |          79      2.86%     21.73% |         128      4.63%     26.36% |          92      3.33%     29.68% |         115      4.16%     33.84% |          96      3.47%     37.31% |          61      2.21%     39.52% |         100      3.62%     43.13% |         745     26.93%     70.07% |         265      9.58%     79.65% |         144      5.21%     84.85% |         218      7.88%     92.73% |         201      7.27%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2766                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         286      5.52%      5.52% |         270      5.21%     10.73% |         486      9.38%     20.12% |         209      4.03%     24.15% |         159      3.07%     27.22% |         448      8.65%     35.87% |         283      5.46%     41.33% |         315      6.08%     47.41% |         289      5.58%     52.99% |         317      6.12%     59.11% |         303      5.85%     64.96% |         290      5.60%     70.56% |         194      3.75%     74.31% |         469      9.05%     83.36% |         572     11.04%     94.40% |         290      5.60%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5180                      
system.ruby.L2Cache_Controller.L1_PUTX   |         323      5.60%      5.60% |         539      9.34%     14.93% |         292      5.06%     19.99% |         403      6.98%     26.98% |         572      9.91%     36.88% |         475      8.23%     45.11% |         234      4.05%     49.17% |         282      4.89%     54.05% |         214      3.71%     57.76% |         202      3.50%     61.26% |         290      5.02%     66.29% |         287      4.97%     71.26% |         568      9.84%     81.10% |         531      9.20%     90.30% |         341      5.91%     96.21% |         219      3.79%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5772                      
system.ruby.L2Cache_Controller.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX_old::total            2                      
system.ruby.L2Cache_Controller.L1_UPGRADE |           7     17.07%     17.07% |           0      0.00%     17.07% |          15     36.59%     53.66% |           0      0.00%     53.66% |           0      0.00%     53.66% |           0      0.00%     53.66% |           0      0.00%     53.66% |           0      0.00%     53.66% |           0      0.00%     53.66% |           0      0.00%     53.66% |           0      0.00%     53.66% |           1      2.44%     56.10% |           0      0.00%     56.10% |           0      0.00%     56.10% |           0      0.00%     56.10% |          18     43.90%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           41                      
system.ruby.L2Cache_Controller.L2_Replacement |          94      9.88%      9.88% |          75      7.89%     17.77% |          69      7.26%     25.03% |          36      3.79%     28.81% |          31      3.26%     32.07% |          28      2.94%     35.02% |          47      4.94%     39.96% |          40      4.21%     44.16% |          31      3.26%     47.42% |          35      3.68%     51.10% |          76      7.99%     59.10% |          58      6.10%     65.19% |          72      7.57%     72.77% |          71      7.47%     80.23% |         106     11.15%     91.38% |          82      8.62%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total          951                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |         188      5.21%      5.21% |         198      5.48%     10.69% |         134      3.71%     14.40% |          87      2.41%     16.81% |          87      2.41%     19.22% |          96      2.66%     21.88% |         148      4.10%     25.98% |         200      5.54%     31.51% |          99      2.74%     34.26% |          96      2.66%     36.91% |         166      4.60%     41.51% |         823     22.79%     64.30% |         887     24.56%     88.87% |         123      3.41%     92.27% |         182      5.04%     97.31% |          97      2.69%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total         3611                      
system.ruby.L2Cache_Controller.M.L1_GETS |         133      4.03%      4.03% |         315      9.53%     13.56% |         159      4.81%     18.37% |         280      8.47%     26.85% |         468     14.16%     41.01% |         326      9.87%     50.88% |         128      3.87%     54.75% |         129      3.90%     58.66% |          92      2.78%     61.44% |         111      3.36%     64.80% |         154      4.66%     69.46% |         169      5.12%     74.58% |         329      9.96%     84.53% |         371     11.23%     95.76% |          69      2.09%     97.85% |          71      2.15%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3304                      
system.ruby.L2Cache_Controller.M.L1_GETX |          39      3.98%      3.98% |          72      7.35%     11.34% |          51      5.21%     16.55% |          55      5.62%     22.17% |          39      3.98%     26.15% |          94      9.60%     35.75% |          44      4.49%     40.25% |          72      7.35%     47.60% |          61      6.23%     53.83% |          27      2.76%     56.59% |          20      2.04%     58.63% |          30      3.06%     61.70% |         141     14.40%     76.10% |          73      7.46%     83.55% |         116     11.85%     95.40% |          45      4.60%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total          979                      
system.ruby.L2Cache_Controller.M.L2_Replacement |          90     10.32%     10.32% |          74      8.49%     18.81% |          55      6.31%     25.11% |          35      4.01%     29.13% |          31      3.56%     32.68% |          27      3.10%     35.78% |          46      5.28%     41.06% |          39      4.47%     45.53% |          30      3.44%     48.97% |          34      3.90%     52.87% |          75      8.60%     61.47% |          57      6.54%     68.00% |          55      6.31%     74.31% |          53      6.08%     80.39% |          95     10.89%     91.28% |          76      8.72%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total          872                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |          56     10.63%     10.63% |          71     13.47%     24.10% |          23      4.36%     28.46% |          25      4.74%     33.21% |          28      5.31%     38.52% |          23      4.36%     42.88% |          11      2.09%     44.97% |          37      7.02%     51.99% |          25      4.74%     56.74% |          24      4.55%     61.29% |          34      6.45%     67.74% |          27      5.12%     72.87% |          38      7.21%     80.08% |          29      5.50%     85.58% |          55     10.44%     96.02% |          21      3.98%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total          527                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      0.44%      0.44% |           1      0.44%      0.87% |           1      0.44%      1.31% |           0      0.00%      1.31% |           0      0.00%      1.31% |           0      0.00%      1.31% |           0      0.00%      1.31% |           0      0.00%      1.31% |           0      0.00%      1.31% |           0      0.00%      1.31% |          23     10.04%     11.35% |          77     33.62%     44.98% |         102     44.54%     89.52% |          10      4.37%     93.89% |          13      5.68%     99.56% |           1      0.44%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total          229                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          18     60.00%     60.00% |          12     40.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETS::total           30                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     75.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETX::total            4                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          15      1.20%      1.20% |          11      0.88%      2.08% |          26      2.08%      4.16% |           0      0.00%      4.16% |           0      0.00%      4.16% |           0      0.00%      4.16% |           3      0.24%      4.40% |           8      0.64%      5.04% |           0      0.00%      5.04% |           0      0.00%      5.04% |          14      1.12%      6.16% |         580     46.44%     52.60% |         586     46.92%     99.52% |           6      0.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total         1249                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          10     19.23%     19.23% |           0      0.00%     19.23% |          15     28.85%     48.08% |           1      1.92%     50.00% |           0      0.00%     50.00% |           1      1.92%     51.92% |           0      0.00%     51.92% |           1      1.92%     53.85% |           1      1.92%     55.77% |           0      0.00%     55.77% |           0      0.00%     55.77% |           1      1.92%     57.69% |           0      0.00%     57.69% |           1      1.92%     59.62% |           1      1.92%     61.54% |          20     38.46%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           52                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          14     25.45%     25.45% |          13     23.64%     49.09% |           0      0.00%     49.09% |           3      5.45%     54.55% |           7     12.73%     67.27% |           3      5.45%     72.73% |           1      1.82%     74.55% |           0      0.00%     74.55% |           1      1.82%     76.36% |           0      0.00%     76.36% |           0      0.00%     76.36% |           0      0.00%     76.36% |           0      0.00%     76.36% |           0      0.00%     76.36% |           0      0.00%     76.36% |          13     23.64%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           55                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         323      5.60%      5.60% |         539      9.34%     14.93% |         292      5.06%     19.99% |         403      6.98%     26.98% |         572      9.91%     36.88% |         475      8.23%     45.11% |         234      4.05%     49.17% |         282      4.89%     54.05% |         214      3.71%     57.76% |         202      3.50%     61.26% |         290      5.02%     66.29% |         287      4.97%     71.26% |         568      9.84%     81.10% |         531      9.20%     90.30% |         341      5.91%     96.21% |         219      3.79%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5772                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           4      5.41%      5.41% |           1      1.35%      6.76% |          14     18.92%     25.68% |           0      0.00%     25.68% |           0      0.00%     25.68% |           0      0.00%     25.68% |           1      1.35%     27.03% |           0      0.00%     27.03% |           0      0.00%     27.03% |           1      1.35%     28.38% |           1      1.35%     29.73% |           1      1.35%     31.08% |          17     22.97%     54.05% |          17     22.97%     77.03% |          11     14.86%     91.89% |           6      8.11%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           74                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          16      1.08%      1.08% |          12      0.81%      1.89% |          27      1.82%      3.71% |           0      0.00%      3.71% |           0      0.00%      3.71% |           0      0.00%      3.71% |           3      0.20%      3.92% |           8      0.54%      4.46% |           0      0.00%      4.46% |           0      0.00%      4.46% |          37      2.50%      6.95% |         658     44.43%     51.38% |         690     46.59%     97.97% |          16      1.08%     99.05% |          13      0.88%     99.93% |           1      0.07%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total         1481                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           1     14.29%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           4     57.14%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total            7                      
system.ruby.L2Cache_Controller.MT_I.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.L1_PUTX_old::total            1                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           3      4.48%      4.48% |           0      0.00%      4.48% |          14     20.90%     25.37% |           0      0.00%     25.37% |           0      0.00%     25.37% |           0      0.00%     25.37% |           1      1.49%     26.87% |           0      0.00%     26.87% |           0      0.00%     26.87% |           1      1.49%     28.36% |           1      1.49%     29.85% |           1      1.49%     31.34% |          17     25.37%     56.72% |          16     23.88%     80.60% |          11     16.42%     97.01% |           2      2.99%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           67                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           15                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           1      7.14%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |          13     92.86%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           14                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |           9     19.15%     19.15% |           0      0.00%     19.15% |          15     31.91%     51.06% |           0      0.00%     51.06% |           0      0.00%     51.06% |           1      2.13%     53.19% |           0      0.00%     53.19% |           1      2.13%     55.32% |           0      0.00%     55.32% |           0      0.00%     55.32% |           0      0.00%     55.32% |           1      2.13%     57.45% |           0      0.00%     57.45% |           0      0.00%     57.45% |           0      0.00%     57.45% |          20     42.55%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           47                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            5                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         360      4.84%      4.84% |         569      7.65%     12.49% |         336      4.52%     17.00% |         407      5.47%     22.47% |         584      7.85%     30.32% |         482      6.48%     36.80% |         241      3.24%     40.04% |         294      3.95%     43.99% |         218      2.93%     46.92% |         206      2.77%     49.69% |         331      4.45%     54.14% |         951     12.78%     66.92% |        1279     17.19%     84.11% |         571      7.67%     91.79% |         369      4.96%     96.75% |         242      3.25%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         7440                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           1      3.03%      3.03% |           0      0.00%      3.03% |           0      0.00%      3.03% |           0      0.00%      3.03% |           0      0.00%      3.03% |           0      0.00%      3.03% |           0      0.00%      3.03% |           0      0.00%      3.03% |           0      0.00%      3.03% |           0      0.00%      3.03% |           0      0.00%      3.03% |           0      0.00%      3.03% |           0      0.00%      3.03% |           0      0.00%      3.03% |           0      0.00%      3.03% |          32     96.97%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           33                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           1      2.78%      2.78% |           0      0.00%      2.78% |           0      0.00%      2.78% |           0      0.00%      2.78% |           0      0.00%      2.78% |           0      0.00%      2.78% |           0      0.00%      2.78% |           0      0.00%      2.78% |           0      0.00%      2.78% |           0      0.00%      2.78% |           0      0.00%      2.78% |           0      0.00%      2.78% |           0      0.00%      2.78% |           0      0.00%      2.78% |           0      0.00%      2.78% |          35     97.22%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           36                      
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          25     30.86%     30.86% |          56     69.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean::total           81                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          10     19.23%     19.23% |           0      0.00%     19.23% |          15     28.85%     48.08% |           1      1.92%     50.00% |           0      0.00%     50.00% |           1      1.92%     51.92% |           0      0.00%     51.92% |           1      1.92%     53.85% |           1      1.92%     55.77% |           0      0.00%     55.77% |           0      0.00%     55.77% |           1      1.92%     57.69% |           0      0.00%     57.69% |           1      1.92%     59.62% |           1      1.92%     61.54% |          20     38.46%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           52                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          36     37.11%     37.11% |          61     62.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total           97                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          78     96.30%     96.30% |           3      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total           81                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            2                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |         282      6.35%      6.35% |         273      6.14%     12.49% |         203      4.57%     17.06% |         123      2.77%     19.82% |         118      2.66%     22.48% |         124      2.79%     25.27% |         195      4.39%     29.66% |         240      5.40%     35.06% |         130      2.93%     37.98% |         131      2.95%     40.93% |         242      5.45%     46.38% |         846     19.04%     65.41% |         876     19.71%     85.13% |         194      4.37%     89.49% |         288      6.48%     95.97% |         179      4.03%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total         4444                      
system.ruby.L2Cache_Controller.Mem_Ack   |         282      6.35%      6.35% |         273      6.14%     12.49% |         203      4.57%     17.06% |         123      2.77%     19.82% |         118      2.66%     22.48% |         124      2.79%     25.27% |         195      4.39%     29.66% |         240      5.40%     35.06% |         130      2.93%     37.98% |         131      2.95%     40.93% |         242      5.45%     46.38% |         846     19.04%     65.41% |         876     19.71%     85.13% |         194      4.37%     89.49% |         288      6.48%     95.97% |         179      4.03%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total         4444                      
system.ruby.L2Cache_Controller.Mem_Data  |         298      6.34%      6.34% |         289      6.15%     12.49% |         218      4.64%     17.12% |         139      2.96%     20.08% |         134      2.85%     22.93% |         140      2.98%     25.91% |         211      4.49%     30.40% |         256      5.45%     35.84% |         146      3.11%     38.95% |         147      3.13%     42.08% |         258      5.49%     47.56% |         862     18.34%     65.90% |         894     19.02%     84.92% |         210      4.47%     89.39% |         304      6.47%     95.85% |         195      4.15%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         4701                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          90      5.85%      5.85% |          91      5.91%     11.76% |          52      3.38%     15.14% |          37      2.40%     17.54% |          37      2.40%     19.95% |          28      1.82%     21.77% |          21      1.36%     23.13% |          51      3.31%     26.45% |          30      1.95%     28.40% |          34      2.21%     30.60% |          78      5.07%     35.67% |         124      8.06%     43.73% |         694     45.09%     88.82% |          56      3.64%     92.46% |          82      5.33%     97.79% |          34      2.21%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total         1539                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          84      5.32%      5.32% |          79      5.01%     10.33% |          75      4.75%     15.08% |          32      2.03%     17.11% |          33      2.09%     19.20% |          31      1.96%     21.17% |          47      2.98%     24.14% |          43      2.72%     26.87% |          34      2.15%     29.02% |          34      2.15%     31.18% |          80      5.07%     36.25% |         634     40.18%     76.43% |         120      7.60%     84.03% |          71      4.50%     88.53% |         102      6.46%     94.99% |          79      5.01%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         1578                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |         124      7.80%      7.80% |         119      7.48%     15.28% |          92      5.79%     21.07% |          70      4.40%     25.47% |          64      4.03%     29.50% |          81      5.09%     34.59% |         143      8.99%     43.58% |         162     10.19%     53.77% |          82      5.16%     58.93% |          79      4.97%     63.90% |         100      6.29%     70.19% |         106      6.67%     76.86% |          83      5.22%     82.08% |          83      5.22%     87.30% |         120      7.55%     94.84% |          82      5.16%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1590                      
system.ruby.L2Cache_Controller.NP.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.NP.L1_PUTX_old::total            1                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |          11     19.30%     19.30% |           0      0.00%     19.30% |           0      0.00%     19.30% |           0      0.00%     19.30% |           1      1.75%     21.05% |           0      0.00%     21.05% |          14     24.56%     45.61% |           0      0.00%     45.61% |           0      0.00%     45.61% |          11     19.30%     64.91% |          10     17.54%     82.46% |           0      0.00%     82.46% |           0      0.00%     82.46% |           0      0.00%     82.46% |          10     17.54%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           57                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           2     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           4     66.67%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            6                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         160      4.52%      4.52% |         148      4.18%      8.69% |         389     10.98%     19.67% |         139      3.92%     23.60% |          95      2.68%     26.28% |         362     10.22%     36.49% |         132      3.73%     40.22% |         152      4.29%     44.51% |         207      5.84%     50.35% |         238      6.72%     57.07% |         198      5.59%     62.66% |         166      4.69%     67.34% |         111      3.13%     70.48% |         386     10.89%     81.37% |         452     12.76%     94.13% |         208      5.87%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3543                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |           7     17.95%     17.95% |           0      0.00%     17.95% |          15     38.46%     56.41% |           0      0.00%     56.41% |           0      0.00%     56.41% |           0      0.00%     56.41% |           0      0.00%     56.41% |           0      0.00%     56.41% |           0      0.00%     56.41% |           0      0.00%     56.41% |           0      0.00%     56.41% |           1      2.56%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |          16     41.03%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           39                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total            5                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         116      7.77%      7.77% |         115      7.71%     15.48% |          84      5.63%     21.11% |          62      4.16%     25.27% |          59      3.95%     29.22% |          73      4.89%     34.12% |         134      8.98%     43.10% |         155     10.39%     53.49% |          74      4.96%     58.45% |          72      4.83%     63.27% |          95      6.37%     69.64% |         105      7.04%     76.68% |          81      5.43%     82.10% |          78      5.23%     87.33% |         114      7.64%     94.97% |          75      5.03%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         1492                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |           9     20.00%     20.00% |           0      0.00%     20.00% |          15     33.33%     53.33% |           0      0.00%     53.33% |           0      0.00%     53.33% |           0      0.00%     53.33% |           0      0.00%     53.33% |           0      0.00%     53.33% |           0      0.00%     53.33% |           0      0.00%     53.33% |           0      0.00%     53.33% |           1      2.22%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |          20     44.44%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           45                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total            7                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           1      7.69%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |          12     92.31%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           13                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            2                      
system.ruby.L2Cache_Controller.S_I.Ack   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           2     28.57%     42.86% |           0      0.00%     42.86% |           2     28.57%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total            7                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total            5                      
system.ruby.L2Cache_Controller.Unblock   |          10     19.23%     19.23% |           0      0.00%     19.23% |          15     28.85%     48.08% |           1      1.92%     50.00% |           0      0.00%     50.00% |           1      1.92%     51.92% |           0      0.00%     51.92% |           1      1.92%     53.85% |           1      1.92%     55.77% |           0      0.00%     55.77% |           0      0.00%     55.77% |           1      1.92%     57.69% |           0      0.00%     57.69% |           1      1.92%     59.62% |           1      1.92%     61.54% |          20     38.46%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           52                      
system.ruby.L2Cache_Controller.WB_Data   |          27      1.98%      1.98% |          11      0.81%      2.79% |          55      4.04%      6.82% |           0      0.00%      6.82% |           0      0.00%      6.82% |           1      0.07%      6.90% |           4      0.29%      7.19% |           9      0.66%      7.85% |           0      0.00%      7.85% |           1      0.07%      7.92% |          15      1.10%      9.02% |         582     42.70%     51.72% |         603     44.24%     95.96% |          22      1.61%     97.58% |          11      0.81%     98.39% |          22      1.61%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         1363                      
system.ruby.L2Cache_Controller.WB_Data_clean |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            5                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        20746                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       20746    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        20746                      
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples        25708                      
system.ruby.LD.latency_hist_seqr::mean      14.220126                      
system.ruby.LD.latency_hist_seqr::gmean      2.123085                      
system.ruby.LD.latency_hist_seqr::stdev     45.884171                      
system.ruby.LD.latency_hist_seqr         |       24830     96.58%     96.58% |         828      3.22%     99.81% |          15      0.06%     99.86% |           5      0.02%     99.88% |           7      0.03%     99.91% |          13      0.05%     99.96% |           2      0.01%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           8      0.03%    100.00%
system.ruby.LD.latency_hist_seqr::total         25708                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples         4962                      
system.ruby.LD.miss_latency_hist_seqr::mean    69.493148                      
system.ruby.LD.miss_latency_hist_seqr::gmean    49.432146                      
system.ruby.LD.miss_latency_hist_seqr::stdev    84.397816                      
system.ruby.LD.miss_latency_hist_seqr    |        4084     82.31%     82.31% |         828     16.69%     98.99% |          15      0.30%     99.29% |           5      0.10%     99.40% |           7      0.14%     99.54% |          13      0.26%     99.80% |           2      0.04%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           8      0.16%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4962                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          261                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         261    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          261                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          347                      
system.ruby.Load_Linked.latency_hist_seqr::mean    36.409222                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     2.823383                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   128.722355                      
system.ruby.Load_Linked.latency_hist_seqr |         326     93.95%     93.95% |           7      2.02%     95.97% |           2      0.58%     96.54% |           2      0.58%     97.12% |           5      1.44%     98.56% |           3      0.86%     99.42% |           1      0.29%     99.71% |           0      0.00%     99.71% |           1      0.29%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          347                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           86                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   143.872093                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean    65.887596                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   227.844932                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          65     75.58%     75.58% |           7      8.14%     83.72% |           2      2.33%     86.05% |           2      2.33%     88.37% |           5      5.81%     94.19% |           3      3.49%     97.67% |           1      1.16%     98.84% |           0      0.00%     98.84% |           1      1.16%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           86                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        16899                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       16899    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        16899                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples        19468                      
system.ruby.ST.latency_hist_seqr::mean      14.322170                      
system.ruby.ST.latency_hist_seqr::gmean      1.773378                      
system.ruby.ST.latency_hist_seqr::stdev     46.630394                      
system.ruby.ST.latency_hist_seqr         |       18550     95.28%     95.28% |         886      4.55%     99.84% |           5      0.03%     99.86% |           8      0.04%     99.90% |          11      0.06%     99.96% |           4      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           4      0.02%    100.00%
system.ruby.ST.latency_hist_seqr::total         19468                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples         2569                      
system.ruby.ST.miss_latency_hist_seqr::mean   101.956014                      
system.ruby.ST.miss_latency_hist_seqr::gmean    76.811898                      
system.ruby.ST.miss_latency_hist_seqr::stdev    87.364845                      
system.ruby.ST.miss_latency_hist_seqr    |        1651     64.27%     64.27% |         886     34.49%     98.75% |           5      0.19%     98.95% |           8      0.31%     99.26% |          11      0.43%     99.69% |           4      0.16%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           4      0.16%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2569                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          330                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                  60569                       # delay histogram for all message
system.ruby.delayHist::mean                 12.653387                       # delay histogram for all message
system.ruby.delayHist::gmean                11.484534                       # delay histogram for all message
system.ruby.delayHist::stdev                 5.937081                       # delay histogram for all message
system.ruby.delayHist                    |        8761     14.46%     14.46% |       39000     64.39%     78.85% |        9320     15.39%     94.24% |        2277      3.76%     98.00% |        1096      1.81%     99.81% |          71      0.12%     99.93% |          28      0.05%     99.97% |          13      0.02%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    60569                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         26107                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        11.895430                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       10.533609                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        6.702476                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        5378     20.60%     20.60% |       17152     65.70%     86.30% |        1027      3.93%     90.23% |        1615      6.19%     96.42% |         932      3.57%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           26107                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         31056                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        13.468122                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       12.517572                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        5.209896                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        2790      8.98%      8.98% |       19481     62.73%     71.71% |        7927     25.52%     97.24% |         595      1.92%     99.15% |         154      0.50%     99.65% |          66      0.21%     99.86% |          28      0.09%     99.95% |          12      0.04%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           31056                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples          3406                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        11.034351                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       10.156703                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        4.684620                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |         593     17.41%     17.41% |        2367     69.50%     86.91% |         366     10.75%     97.65% |          67      1.97%     99.62% |          10      0.29%     99.91% |           3      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total            3406                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.001047                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5671.547622                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.002033                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.707377                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001734                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.674082                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000986                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  6365.219665                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.001106                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  7507.049675                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.002154                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.609837                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001826                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.586389                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.001043                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  7798.655539                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.001110                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  7628.405950                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.002164                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.991090                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001829                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.936223                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.001051                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  7966.915374                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.001151                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  5491.467527                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.002243                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.876667                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001914                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.856033                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.001090                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  5794.720608                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       188910                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      188910    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       188910                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36556                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30985                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5571                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       124196                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       119755                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4441                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.150890                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   501.991615                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls           15                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.034298                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  1269.482376                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.001399                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  5857.199267                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.002685                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   965.423177                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.014570                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  7835.777790                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.030613                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62622.002966                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005220                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.747238                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses          598                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits          465                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses          133                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         1994                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         1946                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.002431                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   117.711636                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000382                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   236.218605                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000218                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  1927.816511                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000258                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   229.176907                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000186                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  1821.230624                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000480                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 14692.712666                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   117.675527                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses          550                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits          420                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses          130                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         1828                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         1777                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.002230                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    46.920430                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000393                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time    94.680743                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000219                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time   532.507379                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000242                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    86.824016                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000190                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time   826.710732                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000480                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5749.567741                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    46.886197                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses          492                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits          345                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses          147                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         1621                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         1573                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.001982                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    39.496540                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000414                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    79.726512                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000241                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time   473.597871                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000280                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    73.855773                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000204                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time   778.137748                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000480                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4796.728741                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000133                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    39.462307                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses          665                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits          525                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses          140                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         2247                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         2199                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.002731                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    32.330571                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000398                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    65.327983                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000225                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   386.832460                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000258                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    57.229279                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000193                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time   565.495404                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000480                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3876.063214                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000126                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    32.288834                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses          616                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits          483                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses          133                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         2070                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         2022                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.002519                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    25.075970                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000387                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    50.990885                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000219                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   263.113154                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000242                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    40.868209                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   438.864415                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000480                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2946.273867                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000119                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    25.036110                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses          593                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits          461                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          132                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         2007                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         1957                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           50                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.002439                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    17.467315                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000395                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    35.793271                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   158.392273                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    24.661423                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000190                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   336.097160                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000600                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1939.112120                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    17.429331                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses          637                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits          504                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          133                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         2461                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         2411                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           50                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.002906                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time    10.578962                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000402                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    22.007655                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000329                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   104.640704                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000211                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    16.663542                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000200                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   182.855801                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001441                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time  1128.652741                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time    10.540977                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses          675                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits          534                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses          141                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         2280                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         2232                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.002771                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   110.357619                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000394                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   221.428037                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000230                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  1536.223775                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000278                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   211.735384                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000192                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  2006.966684                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000480                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 13837.114386                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000128                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   110.322917                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses          670                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits          532                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses          138                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         2278                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         2230                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.002765                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   102.364897                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000388                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   205.563581                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000228                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  1374.486519                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000266                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   197.895839                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000195                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  2058.366483                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000480                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 12827.611658                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time   102.330664                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses          600                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits          464                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses          136                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         2012                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         1964                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.002450                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    94.693404                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000399                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   190.295625                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000215                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  1497.240727                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000255                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   176.588323                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000191                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  1224.182175                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000480                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 11793.498625                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    94.654950                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses          686                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits          538                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses          148                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         2333                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         2285                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.002831                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    86.840897                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000413                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   174.372082                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000232                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  1310.329959                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000281                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   168.402864                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000201                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  1264.061839                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000480                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10856.206136                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000133                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    86.804788                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses          659                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits          518                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses          141                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         2232                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         2184                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.002711                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    79.603178                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000400                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   159.923376                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000228                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time   958.580323                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000264                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   151.131100                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000198                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  1301.287738                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000480                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9927.497241                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000128                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    79.568945                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses          558                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits          430                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses          128                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         1855                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         1804                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.002263                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    71.319241                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000381                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   143.317985                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000222                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time   758.727568                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000245                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   136.523421                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000185                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  1292.045282                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000480                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8868.113626                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    71.285008                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses          634                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits          500                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses          134                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         2137                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         2088                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.002599                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    63.763108                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000385                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   128.218850                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000223                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time   733.608924                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000264                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   117.184541                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000188                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time   934.854922                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000480                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7893.005301                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000119                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    63.724654                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses          674                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits          532                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses          142                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         2295                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         2247                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.002785                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    54.784192                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000410                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   110.605224                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000227                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time   687.583253                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000267                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   100.124272                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000197                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time   896.192168                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000480                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6730.198378                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000128                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    54.747145                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000559                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   996.215603                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000159                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   478.636679                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.001041                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  5458.779141                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          665                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          341                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          324                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001744                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   682.202078                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000681                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  7167.565796                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000355                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3214.502166                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000542                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   997.000619                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000132                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   466.090019                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001307                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  7104.891132                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L2cache.demand_accesses          855                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          546                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          309                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.002313                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   671.239988                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000647                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  7009.416911                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000534                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  4075.454413                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000484                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   998.265836                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000150                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   480.779295                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000906                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time  9371.905887                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          649                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          383                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          266                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001689                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   659.189942                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000621                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  7955.488547                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000310                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time  6813.362156                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.001623                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.663297                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000763                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   483.997205                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.006015                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 11101.055185                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls          174                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses         1259                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          376                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          883                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles           11                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.003401                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   718.252331                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.002377                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  7939.099809                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000894                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time  7927.375679                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.001692                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.517192                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000767                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   482.739491                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.008482                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  9435.314003                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls          155                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses         1478                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          581                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          897                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           26                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.004143                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   673.043087                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.002403                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  9748.623646                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.001200                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time  6000.224628                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000394                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.772298                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   472.668868                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001474                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time  8721.489930                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses         1041                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          830                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          211                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.002616                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   784.876479                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000501                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  9679.512204                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000536                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time  6877.401471                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000570                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.610981                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000130                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   466.771867                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.001263                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 11205.515743                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl14.L2cache.demand_accesses          942                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          637                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          305                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.002341                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   725.629795                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000692                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  6914.362889                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000347                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time  7824.578418                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000366                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   997.909437                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000127                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   463.870496                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.013296                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 11029.907522                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          116                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          582                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          354                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          228                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           26                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001389                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   714.817767                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  7261.590014                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000264                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time  8576.816699                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000411                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.986870                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000159                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   470.665529                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.001074                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  7627.335347                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          853                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          614                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          239                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001998                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   730.028043                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000550                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 10042.660515                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000343                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time  5048.169233                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000261                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.822738                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000063                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   471.453828                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000957                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time  8601.064035                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          617                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          474                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          143                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001628                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   712.891335                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000307                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time  9846.037875                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000383                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time  5975.071749                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000251                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.184446                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000062                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   458.554989                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001233                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  5889.224554                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          743                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          602                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          141                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.002013                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   739.640036                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000292                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  8213.963351                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000548                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  4087.411612                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000263                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   998.930802                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000073                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   471.937311                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.001320                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  6822.415170                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          932                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          783                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          149                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.002278                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   755.343175                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  7999.602335                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000453                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time  5033.040089                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000396                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.123070                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000130                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   458.006321                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000752                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  8085.284460                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl6.L2cache.demand_accesses          523                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          304                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          219                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001353                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   705.451502                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000520                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  9066.856278                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000226                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time  5962.947608                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000480                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   991.393896                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000155                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   471.225451                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000853                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time  9393.408950                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          627                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          367                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          260                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001643                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   673.125152                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000627                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  8306.446141                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000277                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time  6743.344708                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000274                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   999.456960                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000082                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   543.446943                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000677                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  7076.128282                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          508                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          360                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          148                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.001258                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   681.898670                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000342                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  8982.260225                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000205                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time  4901.695712                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000276                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   999.285326                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   478.997768                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000680                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  8783.554981                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          523                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          376                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          147                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.001278                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   685.013880                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000329                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  8768.032394                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000193                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time  5851.799813                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples         201699                      
system.ruby.latency_hist_seqr::mean          6.039207                      
system.ruby.latency_hist_seqr::gmean         1.290909                      
system.ruby.latency_hist_seqr::stdev        29.864680                      
system.ruby.latency_hist_seqr            |      198267     98.30%     98.30% |        3286      1.63%     99.93% |          33      0.02%     99.94% |          23      0.01%     99.96% |          37      0.02%     99.97% |          26      0.01%     99.99% |           3      0.00%     99.99% |           0      0.00%     99.99% |           1      0.00%     99.99% |          23      0.01%    100.00%
system.ruby.latency_hist_seqr::total           201699                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples        12789                      
system.ruby.miss_latency_hist_seqr::mean    80.474783                      
system.ruby.miss_latency_hist_seqr::gmean    56.100735                      
system.ruby.miss_latency_hist_seqr::stdev    90.284075                      
system.ruby.miss_latency_hist_seqr       |        9357     73.16%     73.16% |        3286     25.69%     98.86% |          33      0.26%     99.12% |          23      0.18%     99.30% |          37      0.29%     99.59% |          26      0.20%     99.79% |           3      0.02%     99.81% |           0      0.00%     99.81% |           1      0.01%     99.82% |          23      0.18%    100.00%
system.ruby.miss_latency_hist_seqr::total        12789                      
system.ruby.network.average_flit_latency    13.219846                      
system.ruby.network.average_flit_network_latency    11.595253                      
system.ruby.network.average_flit_queueing_latency     1.624592                      
system.ruby.network.average_flit_vnet_latency |   12.669454                       |   11.521822                       |    9.133967                      
system.ruby.network.average_flit_vqueue_latency |    2.173574                       |    1.524974                       |    1.045234                      
system.ruby.network.average_hops             2.881965                      
system.ruby.network.average_packet_latency    13.147172                      
system.ruby.network.average_packet_network_latency    11.494729                      
system.ruby.network.average_packet_queueing_latency     1.652443                      
system.ruby.network.average_packet_vnet_latency |   11.087601                       |   12.489325                       |    9.133967                      
system.ruby.network.average_packet_vqueue_latency |    2.247938                       |    1.449186                       |    1.045234                      
system.ruby.network.avg_link_utilization     0.749951                      
system.ruby.network.avg_vc_load          |    0.109153     14.55%     14.55% |    0.019542      2.61%     17.16% |    0.004016      0.54%     17.70% |    0.003873      0.52%     18.21% |    0.003916      0.52%     18.73% |    0.003828      0.51%     19.24% |    0.003837      0.51%     19.76% |    0.003832      0.51%     20.27% |    0.399908     53.32%     73.59% |    0.057348      7.65%     81.24% |    0.020029      2.67%     83.91% |    0.015528      2.07%     85.98% |    0.014288      1.91%     87.89% |    0.013992      1.87%     89.75% |    0.014196      1.89%     91.64% |    0.013881      1.85%     93.49% |    0.039012      5.20%     98.70% |    0.002015      0.27%     98.97% |    0.001370      0.18%     99.15% |    0.001294      0.17%     99.32% |    0.001279      0.17%     99.49% |    0.001276      0.17%     99.66% |    0.001270      0.17%     99.83% |    0.001268      0.17%    100.00%
system.ruby.network.avg_vc_load::total       0.749951                      
system.ruby.network.ext_in_link_utilization       163800                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       163775                      
system.ruby.network.flit_network_latency |      421234                       |     1377814                       |       99953                      
system.ruby.network.flit_queueing_latency |       72267                       |      182361                       |       11438                      
system.ruby.network.flits_injected       |       33251     20.30%     20.30% |      119611     73.02%     93.32% |       10945      6.68%    100.00%
system.ruby.network.flits_injected::total       163807                      
system.ruby.network.flits_received       |       33248     20.30%     20.30% |      119583     73.02%     93.32% |       10943      6.68%    100.00%
system.ruby.network.flits_received::total       163774                      
system.ruby.network.int_link_utilization       472038                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      258075                       |      443396                       |       99953                      
system.ruby.network.packet_queueing_latency |       52323                       |       51449                       |       11438                      
system.ruby.network.packets_injected     |       23279     33.38%     33.38% |       35511     50.92%     84.30% |       10945     15.70%    100.00%
system.ruby.network.packets_injected::total        69735                      
system.ruby.network.packets_received     |       23276     33.38%     33.38% |       35502     50.92%     84.30% |       10943     15.70%    100.00%
system.ruby.network.packets_received::total        69721                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       107091                      
system.ruby.network.routers00.buffer_writes       107091                      
system.ruby.network.routers00.crossbar_activity       107091                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity       107537                      
system.ruby.network.routers00.sw_output_arbiter_activity       107091                      
system.ruby.network.routers01.buffer_reads        50810                      
system.ruby.network.routers01.buffer_writes        50810                      
system.ruby.network.routers01.crossbar_activity        50810                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        50952                      
system.ruby.network.routers01.sw_output_arbiter_activity        50810                      
system.ruby.network.routers02.buffer_reads        36700                      
system.ruby.network.routers02.buffer_writes        36700                      
system.ruby.network.routers02.crossbar_activity        36700                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        36894                      
system.ruby.network.routers02.sw_output_arbiter_activity        36700                      
system.ruby.network.routers03.buffer_reads        27584                      
system.ruby.network.routers03.buffer_writes        27584                      
system.ruby.network.routers03.crossbar_activity        27584                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        27819                      
system.ruby.network.routers03.sw_output_arbiter_activity        27584                      
system.ruby.network.routers04.buffer_reads        63938                      
system.ruby.network.routers04.buffer_writes        63938                      
system.ruby.network.routers04.crossbar_activity        63938                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        64524                      
system.ruby.network.routers04.sw_output_arbiter_activity        63938                      
system.ruby.network.routers05.buffer_reads        26594                      
system.ruby.network.routers05.buffer_writes        26594                      
system.ruby.network.routers05.crossbar_activity        26594                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        26637                      
system.ruby.network.routers05.sw_output_arbiter_activity        26594                      
system.ruby.network.routers06.buffer_reads        21217                      
system.ruby.network.routers06.buffer_writes        21217                      
system.ruby.network.routers06.crossbar_activity        21217                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        21282                      
system.ruby.network.routers06.sw_output_arbiter_activity        21217                      
system.ruby.network.routers07.buffer_reads        22836                      
system.ruby.network.routers07.buffer_writes        22836                      
system.ruby.network.routers07.crossbar_activity        22836                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        23296                      
system.ruby.network.routers07.sw_output_arbiter_activity        22836                      
system.ruby.network.routers08.buffer_reads        50120                      
system.ruby.network.routers08.buffer_writes        50120                      
system.ruby.network.routers08.crossbar_activity        50118                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        52588                      
system.ruby.network.routers08.sw_output_arbiter_activity        50118                      
system.ruby.network.routers09.buffer_reads        25157                      
system.ruby.network.routers09.buffer_writes        25157                      
system.ruby.network.routers09.crossbar_activity        25157                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        25363                      
system.ruby.network.routers09.sw_output_arbiter_activity        25157                      
system.ruby.network.routers10.buffer_reads        26466                      
system.ruby.network.routers10.buffer_writes        26466                      
system.ruby.network.routers10.crossbar_activity        26466                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        26802                      
system.ruby.network.routers10.sw_output_arbiter_activity        26466                      
system.ruby.network.routers11.buffer_reads        34402                      
system.ruby.network.routers11.buffer_writes        34402                      
system.ruby.network.routers11.crossbar_activity        34402                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        37947                      
system.ruby.network.routers11.sw_output_arbiter_activity        34402                      
system.ruby.network.routers12.buffer_reads        50853                      
system.ruby.network.routers12.buffer_writes        50853                      
system.ruby.network.routers12.crossbar_activity        50847                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        55170                      
system.ruby.network.routers12.sw_output_arbiter_activity        50847                      
system.ruby.network.routers13.buffer_reads        35277                      
system.ruby.network.routers13.buffer_writes        35277                      
system.ruby.network.routers13.crossbar_activity        35277                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        35610                      
system.ruby.network.routers13.sw_output_arbiter_activity        35277                      
system.ruby.network.routers14.buffer_reads        30193                      
system.ruby.network.routers14.buffer_writes        30193                      
system.ruby.network.routers14.crossbar_activity        30193                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        30419                      
system.ruby.network.routers14.sw_output_arbiter_activity        30193                      
system.ruby.network.routers15.buffer_reads        26591                      
system.ruby.network.routers15.buffer_writes        26591                      
system.ruby.network.routers15.crossbar_activity        26591                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        27746                      
system.ruby.network.routers15.sw_output_arbiter_activity        26591                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       201713                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      201713    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       201713                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    533110000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
