// Seed: 3530499717
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = !id_9;
  assign module_1.id_2 = 0;
  wire id_10;
  ;
  logic [1 'b0 : -1 'b0] id_11;
  ;
  always disable id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output supply0 id_2;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3
  );
  output wire id_1;
  assign id_2 = 1 - id_3;
  wor id_4;
  assign id_4 = -1 | 1;
  assign id_4 = 1;
  always @(*);
endmodule
