$date
	Thu May  6 01:03:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_tb $end
$var wire 1 ! cout_tb $end
$var wire 1 " sum_tb $end
$var wire 2 # sum2_tb [1:0] $end
$var wire 2 $ sum1_tb [1:0] $end
$var wire 1 % cout2_tb $end
$var wire 1 & cout1_tb $end
$var reg 1 ' a_tb $end
$var reg 1 ( b_tb $end
$var reg 1 ) c_tb $end
$scope module halfadd1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 2 * sum [1:0] $end
$var wire 1 & cout $end
$upscope $end
$scope module halfadd2 $end
$var wire 1 + a $end
$var wire 1 ) b $end
$var wire 2 , sum [1:0] $end
$var wire 1 % cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
0+
b0 *
0)
0(
0'
0&
0%
b0 $
b0 #
0"
0!
$end
#5
1"
b1 #
b1 ,
1+
b1 $
b1 *
1(
#10
0(
0&
1'
#15
0"
b0 #
b0 ,
0+
1!
b0 $
b0 *
1&
1(
#20
1"
b1 #
b1 ,
0!
1)
0(
0&
0'
#25
0"
1!
b0 #
b0 ,
1%
1+
b1 $
b1 *
1(
#30
0(
0&
1'
#35
1"
b1 #
b1 ,
0%
0+
b0 $
b0 *
1&
1(
#75
