
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter.v
# synth_design -part xc7z020clg484-3 -top b_left_shifter -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top b_left_shifter -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 58642 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.531 ; gain = 26.895 ; free physical = 247801 ; free virtual = 310501
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'b_left_shifter' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter.v:17]
WARNING: [Synth 8-567] referenced signal 'shift_in' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter.v:15]
INFO: [Synth 8-6155] done synthesizing module 'b_left_shifter' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 247338 ; free virtual = 310041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 247298 ; free virtual = 310004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 80.660 ; free physical = 247298 ; free virtual = 310003
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
WARNING: [Synth 8-327] inferring latch for variable 'shift_out_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter.v:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1570.301 ; gain = 96.664 ; free physical = 247343 ; free virtual = 310021
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  50 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module b_left_shifter 
Detailed RTL Component Info : 
+---Muxes : 
	  50 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1722.934 ; gain = 249.297 ; free physical = 247106 ; free virtual = 309767
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1722.934 ; gain = 249.297 ; free physical = 247105 ; free virtual = 309766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1722.934 ; gain = 249.297 ; free physical = 247102 ; free virtual = 309764
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.934 ; gain = 249.297 ; free physical = 247018 ; free virtual = 309680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.934 ; gain = 249.297 ; free physical = 247015 ; free virtual = 309677
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.934 ; gain = 249.297 ; free physical = 247012 ; free virtual = 309674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.934 ; gain = 249.297 ; free physical = 247012 ; free virtual = 309674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.934 ; gain = 249.297 ; free physical = 247009 ; free virtual = 309671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.934 ; gain = 249.297 ; free physical = 247008 ; free virtual = 309669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT3 |     9|
|3     |LUT4 |    18|
|4     |LUT5 |    22|
|5     |LUT6 |   100|
|6     |LD   |    48|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   200|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.934 ; gain = 249.297 ; free physical = 247005 ; free virtual = 309667
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.934 ; gain = 249.297 ; free physical = 247014 ; free virtual = 309676
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1722.934 ; gain = 249.297 ; free physical = 247022 ; free virtual = 309684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.094 ; gain = 0.000 ; free physical = 246804 ; free virtual = 309467
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 48 instances

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1849.094 ; gain = 375.555 ; free physical = 246845 ; free virtual = 309508
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2410.746 ; gain = 561.652 ; free physical = 245588 ; free virtual = 308252
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.746 ; gain = 0.000 ; free physical = 245587 ; free virtual = 308251
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.758 ; gain = 0.000 ; free physical = 245561 ; free virtual = 308225
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[2]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[3]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[4]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[5]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2496.793 ; gain = 0.000 ; free physical = 245285 ; free virtual = 307948

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 129102c7b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.793 ; gain = 0.000 ; free physical = 245281 ; free virtual = 307945

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 129102c7b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2496.793 ; gain = 0.000 ; free physical = 245331 ; free virtual = 307995
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 129102c7b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2496.793 ; gain = 0.000 ; free physical = 245330 ; free virtual = 307994
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 129102c7b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2496.793 ; gain = 0.000 ; free physical = 245331 ; free virtual = 307994
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 129102c7b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2496.793 ; gain = 0.000 ; free physical = 245330 ; free virtual = 307994
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 129102c7b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2496.793 ; gain = 0.000 ; free physical = 245327 ; free virtual = 307990
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 129102c7b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2496.793 ; gain = 0.000 ; free physical = 245327 ; free virtual = 307990
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.793 ; gain = 0.000 ; free physical = 245327 ; free virtual = 307991
Ending Logic Optimization Task | Checksum: 129102c7b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2496.793 ; gain = 0.000 ; free physical = 245327 ; free virtual = 307991

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 129102c7b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2496.793 ; gain = 0.000 ; free physical = 245321 ; free virtual = 307985

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 129102c7b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.793 ; gain = 0.000 ; free physical = 245320 ; free virtual = 307984

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.793 ; gain = 0.000 ; free physical = 245320 ; free virtual = 307984
Ending Netlist Obfuscation Task | Checksum: 129102c7b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.793 ; gain = 0.000 ; free physical = 245320 ; free virtual = 307984
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2496.793 ; gain = 0.000 ; free physical = 245320 ; free virtual = 307984
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 129102c7b
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module b_left_shifter ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2512.785 ; gain = 0.000 ; free physical = 245306 ; free virtual = 307970
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.785 ; gain = 0.000 ; free physical = 245306 ; free virtual = 307969
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.785 ; gain = 0.000 ; free physical = 245305 ; free virtual = 307968
Power optimization passes: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2512.785 ; gain = 0.000 ; free physical = 245305 ; free virtual = 307968
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[2]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[3]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[4]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[5]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2512.785 ; gain = 0.000 ; free physical = 245261 ; free virtual = 307924
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245263 ; free virtual = 307926


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design b_left_shifter ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 129102c7b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245262 ; free virtual = 307926
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 129102c7b
Power optimization: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2632.832 ; gain = 136.039 ; free physical = 245283 ; free virtual = 307947
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28417760 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 129102c7b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245321 ; free virtual = 307985
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 129102c7b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245321 ; free virtual = 307985
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 129102c7b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245323 ; free virtual = 307987
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 129102c7b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245323 ; free virtual = 307987
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 129102c7b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245322 ; free virtual = 307986

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245322 ; free virtual = 307986
Ending Netlist Obfuscation Task | Checksum: 129102c7b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245322 ; free virtual = 307986
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244921 ; free virtual = 307592
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8380a66d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244921 ; free virtual = 307592
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244920 ; free virtual = 307591

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8380a66d

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244914 ; free virtual = 307589

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 945017c8

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244911 ; free virtual = 307587

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 945017c8

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244911 ; free virtual = 307587
Phase 1 Placer Initialization | Checksum: 945017c8

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244910 ; free virtual = 307586

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 945017c8

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244910 ; free virtual = 307584
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: de5764cc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244982 ; free virtual = 307663

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: de5764cc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244982 ; free virtual = 307663

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14fd8828c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244982 ; free virtual = 307663

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 965b7520

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244982 ; free virtual = 307663

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 965b7520

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244984 ; free virtual = 307665

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1cbb5b164

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244967 ; free virtual = 307648

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1cbb5b164

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244963 ; free virtual = 307644

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1cbb5b164

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244960 ; free virtual = 307641
Phase 3 Detail Placement | Checksum: 1cbb5b164

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244960 ; free virtual = 307641

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1cbb5b164

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244954 ; free virtual = 307635

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cbb5b164

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244947 ; free virtual = 307628

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cbb5b164

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244942 ; free virtual = 307623

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244940 ; free virtual = 307621
Phase 4.4 Final Placement Cleanup | Checksum: 1cbb5b164

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244939 ; free virtual = 307620
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cbb5b164

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244937 ; free virtual = 307618
Ending Placer Task | Checksum: 124987c91

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244938 ; free virtual = 307619
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244958 ; free virtual = 307640
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[2]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[3]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[4]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[5]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244954 ; free virtual = 307635
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244959 ; free virtual = 307640
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 244903 ; free virtual = 307585
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a117d624 ConstDB: 0 ShapeSum: 8380a66d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "shift_in[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_value[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_value[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_value[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_value[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_value[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_value[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_value[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_value[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_value[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_value[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_value[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_value[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shift_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shift_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 7f724903

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245605 ; free virtual = 308334
Post Restoration Checksum: NetGraph: 358a44c7 NumContArr: 49e8043c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7f724903

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245596 ; free virtual = 308326

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7f724903

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245543 ; free virtual = 308273

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7f724903

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245542 ; free virtual = 308272
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 669c66fb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245549 ; free virtual = 308279
Phase 2 Router Initialization | Checksum: 85c678f8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245547 ; free virtual = 308276

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14a160c84

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245549 ; free virtual = 308279

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 14a160c84

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245549 ; free virtual = 308279
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 12372f5e3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245549 ; free virtual = 308279

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 9c252150

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245526 ; free virtual = 308257
Phase 4 Rip-up And Reroute | Checksum: 9c252150

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245525 ; free virtual = 308256

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 9c252150

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245521 ; free virtual = 308251

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9c252150

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245520 ; free virtual = 308250
Phase 5 Delay and Skew Optimization | Checksum: 9c252150

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245520 ; free virtual = 308250

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 9c252150

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245518 ; free virtual = 308248
Phase 6.1 Hold Fix Iter | Checksum: 9c252150

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245518 ; free virtual = 308248
Phase 6 Post Hold Fix | Checksum: 9c252150

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245517 ; free virtual = 308247

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00833592 %
  Global Horizontal Routing Utilization  = 0.00887424 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11bc1d537

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245520 ; free virtual = 308250

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11bc1d537

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245520 ; free virtual = 308250

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15daaf1e0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245519 ; free virtual = 308250

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 15daaf1e0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245519 ; free virtual = 308249
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245550 ; free virtual = 308280

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245550 ; free virtual = 308280
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245552 ; free virtual = 308282
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245549 ; free virtual = 308281
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.832 ; gain = 0.000 ; free physical = 245550 ; free virtual = 308281
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[1]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[2]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[3]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[4]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "shift_value[5]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2829.023 ; gain = 0.000 ; free physical = 247920 ; free virtual = 310544
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 22:47:31 2022...
