// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLMonitor_24(
  input         clock,
                reset,
                io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
                io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]   io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
                io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
                io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]   io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0]  io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [63:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [511:0] io_in_a_bits_data,	// src/main/scala/tilelink/Monitor.scala:17:14
  input         io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
                io_in_b_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
                io_in_b_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]   io_in_b_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]   io_in_b_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0]  io_in_b_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input         io_in_c_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
                io_in_c_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]   io_in_c_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
                io_in_c_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
                io_in_c_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]   io_in_c_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0]  io_in_c_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [511:0] io_in_c_bits_data,	// src/main/scala/tilelink/Monitor.scala:17:14
  input         io_in_c_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
                io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
                io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]   io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]   io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]   io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]   io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]   io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
  input         io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [511:0] io_in_d_bits_data,	// src/main/scala/tilelink/Monitor.scala:17:14
  input         io_in_d_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
                io_in_e_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]   io_in_e_bits_sink	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]  _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]  _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire         io_in_a_ready_0 = io_in_a_ready;
  wire         io_in_a_valid_0 = io_in_a_valid;
  wire [2:0]   io_in_a_bits_opcode_0 = io_in_a_bits_opcode;
  wire [2:0]   io_in_a_bits_param_0 = io_in_a_bits_param;
  wire [2:0]   io_in_a_bits_size_0 = io_in_a_bits_size;
  wire [4:0]   io_in_a_bits_source_0 = io_in_a_bits_source;
  wire [31:0]  io_in_a_bits_address_0 = io_in_a_bits_address;
  wire [63:0]  io_in_a_bits_mask_0 = io_in_a_bits_mask;
  wire [511:0] io_in_a_bits_data_0 = io_in_a_bits_data;
  wire         io_in_a_bits_corrupt_0 = io_in_a_bits_corrupt;
  wire         io_in_b_ready_0 = io_in_b_ready;
  wire         io_in_b_valid_0 = io_in_b_valid;
  wire [1:0]   io_in_b_bits_param_0 = io_in_b_bits_param;
  wire [4:0]   io_in_b_bits_source_0 = io_in_b_bits_source;
  wire [31:0]  io_in_b_bits_address_0 = io_in_b_bits_address;
  wire         io_in_c_ready_0 = io_in_c_ready;
  wire         io_in_c_valid_0 = io_in_c_valid;
  wire [2:0]   io_in_c_bits_opcode_0 = io_in_c_bits_opcode;
  wire [2:0]   io_in_c_bits_param_0 = io_in_c_bits_param;
  wire [2:0]   io_in_c_bits_size_0 = io_in_c_bits_size;
  wire [4:0]   io_in_c_bits_source_0 = io_in_c_bits_source;
  wire [31:0]  io_in_c_bits_address_0 = io_in_c_bits_address;
  wire [511:0] io_in_c_bits_data_0 = io_in_c_bits_data;
  wire         io_in_c_bits_corrupt_0 = io_in_c_bits_corrupt;
  wire         io_in_d_ready_0 = io_in_d_ready;
  wire         io_in_d_valid_0 = io_in_d_valid;
  wire [2:0]   io_in_d_bits_opcode_0 = io_in_d_bits_opcode;
  wire [1:0]   io_in_d_bits_param_0 = io_in_d_bits_param;
  wire [2:0]   io_in_d_bits_size_0 = io_in_d_bits_size;
  wire [4:0]   io_in_d_bits_source_0 = io_in_d_bits_source;
  wire [1:0]   io_in_d_bits_sink_0 = io_in_d_bits_sink;
  wire         io_in_d_bits_denied_0 = io_in_d_bits_denied;
  wire [511:0] io_in_d_bits_data_0 = io_in_d_bits_data;
  wire         io_in_d_bits_corrupt_0 = io_in_d_bits_corrupt;
  wire         io_in_e_valid_0 = io_in_e_valid;
  wire [1:0]   io_in_e_bits_sink_0 = io_in_e_bits_sink;
  wire         io_in_e_ready = 1'h1;
  wire         sink_ok = 1'h1;	// src/main/scala/tilelink/Monitor.scala:306:31
  wire         mask_acc_126 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_127 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_128 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_129 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_130 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_131 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_132 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_133 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_134 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_135 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_136 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_137 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_138 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_139 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_140 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_141 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_142 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_143 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_144 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_145 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_146 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_147 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_148 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_149 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_150 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_151 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_152 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_153 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_154 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_155 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_156 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_157 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_158 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_159 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_160 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_161 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_162 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_163 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_164 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_165 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_166 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_167 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_168 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_169 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_170 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_171 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_172 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_173 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_174 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_175 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_176 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_177 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_178 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_179 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_180 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_181 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_182 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_183 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_184 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_185 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_186 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_187 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_size_11 = 1'h1;	// src/main/scala/util/Misc.scala:209:26
  wire         mask_acc_188 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_189 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_190 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_191 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_192 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_193 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_194 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_195 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_196 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_197 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_198 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_199 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_200 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_201 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_202 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_203 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_204 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_205 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_206 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_207 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_208 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_209 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_210 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_211 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_212 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_213 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_214 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_215 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_216 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_217 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_218 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_219 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_220 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_221 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_222 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_223 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_224 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_225 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_226 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_227 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_228 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_229 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_230 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_231 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_232 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_233 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_234 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_235 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_236 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_237 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_238 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_239 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_240 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_241 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_242 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_243 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_244 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_245 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_246 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_247 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_248 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_249 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_250 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         mask_acc_251 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire         sink_ok_1 = 1'h1;	// src/main/scala/tilelink/Monitor.scala:364:31
  wire         a_first_last = 1'h1;	// src/main/scala/tilelink/Edges.scala:233:33
  wire         d_first_last = 1'h1;	// src/main/scala/tilelink/Edges.scala:233:33
  wire         b_first_last = 1'h1;	// src/main/scala/tilelink/Edges.scala:233:33
  wire         c_first_last = 1'h1;	// src/main/scala/tilelink/Edges.scala:233:33
  wire         a_first_last_1 = 1'h1;	// src/main/scala/tilelink/Edges.scala:233:33
  wire         d_first_last_1 = 1'h1;	// src/main/scala/tilelink/Edges.scala:233:33
  wire         c_first_last_1 = 1'h1;	// src/main/scala/tilelink/Edges.scala:233:33
  wire         d_first_last_2 = 1'h1;	// src/main/scala/tilelink/Edges.scala:233:33
  wire         d_first_last_3 = 1'h1;	// src/main/scala/tilelink/Edges.scala:233:33
  wire [2:0]   io_in_b_bits_opcode = 3'h6;
  wire [2:0]   io_in_b_bits_size = 3'h6;
  wire [2:0]   mask_sizeOH_shiftAmount_1 = 3'h6;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire         io_in_a_bits_user_amba_prot_bufferable = 1'h0;
  wire         io_in_a_bits_user_amba_prot_modifiable = 1'h0;
  wire         io_in_a_bits_user_amba_prot_readalloc = 1'h0;
  wire         io_in_a_bits_user_amba_prot_writealloc = 1'h0;
  wire         io_in_a_bits_user_amba_prot_privileged = 1'h0;
  wire         io_in_a_bits_user_amba_prot_secure = 1'h0;
  wire         io_in_a_bits_user_amba_prot_fetch = 1'h0;
  wire         io_in_b_bits_corrupt = 1'h0;
  wire         io_in_c_bits_user_amba_prot_bufferable = 1'h0;
  wire         io_in_c_bits_user_amba_prot_modifiable = 1'h0;
  wire         io_in_c_bits_user_amba_prot_readalloc = 1'h0;
  wire         io_in_c_bits_user_amba_prot_writealloc = 1'h0;
  wire         io_in_c_bits_user_amba_prot_privileged = 1'h0;
  wire         io_in_c_bits_user_amba_prot_secure = 1'h0;
  wire         io_in_c_bits_user_amba_prot_fetch = 1'h0;
  wire         mask_size_6 = 1'h0;	// src/main/scala/util/Misc.scala:209:26
  wire         mask_size_7 = 1'h0;	// src/main/scala/util/Misc.scala:209:26
  wire         mask_size_8 = 1'h0;	// src/main/scala/util/Misc.scala:209:26
  wire         mask_size_9 = 1'h0;	// src/main/scala/util/Misc.scala:209:26
  wire         mask_size_10 = 1'h0;	// src/main/scala/util/Misc.scala:209:26
  wire         a_first_beats1_decode = 1'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire         a_first_beats1 = 1'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire         a_first_count = 1'h0;	// src/main/scala/tilelink/Edges.scala:235:25
  wire         d_first_beats1_decode = 1'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire         d_first_beats1 = 1'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire         d_first_count = 1'h0;	// src/main/scala/tilelink/Edges.scala:235:25
  wire         b_first_beats1_decode = 1'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire         b_first_beats1_opdata = 1'h0;	// src/main/scala/tilelink/Edges.scala:98:28
  wire         b_first_beats1 = 1'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire         b_first_count = 1'h0;	// src/main/scala/tilelink/Edges.scala:235:25
  wire         c_first_beats1_decode = 1'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire         c_first_beats1 = 1'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire         c_first_count = 1'h0;	// src/main/scala/tilelink/Edges.scala:235:25
  wire         a_first_beats1_decode_1 = 1'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire         a_first_beats1_1 = 1'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire         a_first_count_1 = 1'h0;	// src/main/scala/tilelink/Edges.scala:235:25
  wire         d_first_beats1_decode_1 = 1'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire         d_first_beats1_1 = 1'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire         d_first_count_1 = 1'h0;	// src/main/scala/tilelink/Edges.scala:235:25
  wire         c_first_beats1_decode_1 = 1'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire         c_first_beats1_1 = 1'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire         c_first_count_1 = 1'h0;	// src/main/scala/tilelink/Edges.scala:235:25
  wire         d_first_beats1_decode_2 = 1'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire         d_first_beats1_2 = 1'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire         d_first_count_2 = 1'h0;	// src/main/scala/tilelink/Edges.scala:235:25
  wire         d_first_beats1_decode_3 = 1'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire         d_first_beats1_3 = 1'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire         d_first_count_3 = 1'h0;	// src/main/scala/tilelink/Edges.scala:235:25
  wire [63:0]  io_in_b_bits_mask = 64'hFFFFFFFFFFFFFFFF;
  wire [63:0]  mask_1 = 64'hFFFFFFFFFFFFFFFF;	// src/main/scala/util/Misc.scala:222:10
  wire [511:0] io_in_b_bits_data = 512'h0;
  wire [2:0]   responseMap_6 = 3'h4;	// src/main/scala/tilelink/Monitor.scala:640:42
  wire [2:0]   responseMap_7 = 3'h4;	// src/main/scala/tilelink/Monitor.scala:640:42
  wire [2:0]   responseMapSecondOption_7 = 3'h4;	// src/main/scala/tilelink/Monitor.scala:641:42
  wire [2:0]   responseMapSecondOption_6 = 3'h5;	// src/main/scala/tilelink/Monitor.scala:641:42
  wire [2:0]   responseMap_5 = 3'h2;	// src/main/scala/tilelink/Monitor.scala:640:42
  wire [2:0]   responseMapSecondOption_5 = 3'h2;	// src/main/scala/tilelink/Monitor.scala:641:42
  wire [2:0]   responseMap_2 = 3'h1;	// src/main/scala/tilelink/Monitor.scala:640:42
  wire [2:0]   responseMap_3 = 3'h1;	// src/main/scala/tilelink/Monitor.scala:640:42
  wire [2:0]   responseMap_4 = 3'h1;	// src/main/scala/tilelink/Monitor.scala:640:42
  wire [2:0]   responseMapSecondOption_2 = 3'h1;	// src/main/scala/tilelink/Monitor.scala:641:42
  wire [2:0]   responseMapSecondOption_3 = 3'h1;	// src/main/scala/tilelink/Monitor.scala:641:42
  wire [2:0]   responseMapSecondOption_4 = 3'h1;	// src/main/scala/tilelink/Monitor.scala:641:42
  wire [2:0]   responseMap_0 = 3'h0;	// src/main/scala/tilelink/Monitor.scala:640:42
  wire [2:0]   responseMap_1 = 3'h0;	// src/main/scala/tilelink/Monitor.scala:640:42
  wire [2:0]   responseMapSecondOption_0 = 3'h0;	// src/main/scala/tilelink/Monitor.scala:641:42
  wire [2:0]   responseMapSecondOption_1 = 3'h0;	// src/main/scala/tilelink/Monitor.scala:641:42
  wire [31:0]  mask_lo_1 = 32'hFFFFFFFF;	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]  mask_hi_1 = 32'hFFFFFFFF;	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]  mask_lo_lo_1 = 16'hFFFF;	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]  mask_lo_hi_1 = 16'hFFFF;	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]  mask_hi_lo_1 = 16'hFFFF;	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]  mask_hi_hi_1 = 16'hFFFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   mask_lo_lo_lo_1 = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   mask_lo_lo_hi_1 = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   mask_lo_hi_lo_1 = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   mask_lo_hi_hi_1 = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   mask_hi_lo_lo_1 = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   mask_hi_lo_hi_1 = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   mask_hi_hi_lo_1 = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   mask_hi_hi_hi_1 = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   mask_lo_lo_lo_lo_1 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   mask_lo_lo_lo_hi_1 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   mask_lo_lo_hi_lo_1 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   mask_lo_lo_hi_hi_1 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   mask_lo_hi_lo_lo_1 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   mask_lo_hi_lo_hi_1 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   mask_lo_hi_hi_lo_1 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   mask_lo_hi_hi_hi_1 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   mask_hi_lo_lo_lo_1 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   mask_hi_lo_lo_hi_1 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   mask_hi_lo_hi_lo_1 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   mask_hi_lo_hi_hi_1 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   mask_hi_hi_lo_lo_1 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   mask_hi_hi_lo_hi_1 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   mask_hi_hi_hi_lo_1 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   mask_hi_hi_hi_hi_1 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_lo_lo_lo_lo_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_lo_lo_lo_hi_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_lo_lo_hi_lo_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_lo_lo_hi_hi_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_lo_hi_lo_lo_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_lo_hi_lo_hi_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_lo_hi_hi_lo_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_lo_hi_hi_hi_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_hi_lo_lo_lo_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_hi_lo_lo_hi_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_hi_lo_hi_lo_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_hi_lo_hi_hi_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_hi_hi_lo_lo_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_hi_hi_lo_hi_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_hi_hi_hi_lo_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_hi_hi_hi_hi_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_lo_lo_lo_lo_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_lo_lo_lo_hi_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_lo_lo_hi_lo_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_lo_lo_hi_hi_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_lo_hi_lo_lo_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_lo_hi_lo_hi_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_lo_hi_hi_lo_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_lo_hi_hi_hi_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_hi_lo_lo_lo_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_hi_lo_lo_hi_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_hi_lo_hi_lo_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_hi_lo_hi_hi_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_hi_hi_lo_lo_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_hi_hi_lo_hi_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_hi_hi_hi_lo_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_hi_hi_hi_hi_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [5:0]   mask_sizeOH_1 = 6'h1;	// src/main/scala/util/Misc.scala:202:81
  wire [5:0]   is_aligned_mask_1 = 6'h3F;	// src/main/scala/util/package.scala:235:46
  wire [2:0]   mask_sizeOH_shiftAmount = io_in_a_bits_size_0;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire [2:0]   source_ok_uncommonBits = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   source_ok_uncommonBits_1 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_1 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_2 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_3 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_4 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_5 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_6 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_7 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_8 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_9 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_10 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_11 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_12 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_13 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_14 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_15 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_16 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_17 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_18 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_19 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_20 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_21 = io_in_a_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire         _source_ok_T_12 = io_in_a_bits_source_0 == 5'h14;	// src/main/scala/diplomacy/Parameters.scala:46:9
  wire         _source_ok_T_13 = io_in_a_bits_source_0 == 5'h15;	// src/main/scala/diplomacy/Parameters.scala:46:9
  wire         _source_ok_T_14 = io_in_a_bits_source_0 == 5'h16;	// src/main/scala/diplomacy/Parameters.scala:46:9
  wire         _source_ok_T_15 = io_in_a_bits_source_0 == 5'h10;	// src/main/scala/diplomacy/Parameters.scala:46:9
  wire         _source_ok_T_16 = io_in_a_bits_source_0 == 5'h11;	// src/main/scala/diplomacy/Parameters.scala:46:9
  wire         _source_ok_T_17 = io_in_a_bits_source_0 == 5'h12;	// src/main/scala/diplomacy/Parameters.scala:46:9
  wire         source_ok =
    ~(|(io_in_a_bits_source_0[4:3])) | io_in_a_bits_source_0[4:3] == 2'h1
    | _source_ok_T_12 | _source_ok_T_13 | _source_ok_T_14 | _source_ok_T_15
    | _source_ok_T_16 | _source_ok_T_17;	// src/main/scala/diplomacy/Parameters.scala:46:9, :54:{10,32}, src/main/scala/tilelink/Parameters.scala:1126:46
  wire [12:0]  _is_aligned_mask_T_1 = 13'h3F << io_in_a_bits_size_0;	// src/main/scala/util/package.scala:235:71
  wire [5:0]   is_aligned_mask = ~(_is_aligned_mask_T_1[5:0]);	// src/main/scala/util/package.scala:235:{46,71,76}
  wire         is_aligned = (io_in_a_bits_address_0[5:0] & is_aligned_mask) == 6'h0;	// src/main/scala/tilelink/Edges.scala:22:{16,24}, src/main/scala/util/package.scala:235:46
  wire [7:0]   _mask_sizeOH_T_1 = 8'h1 << mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [5:0]   mask_sizeOH = {_mask_sizeOH_T_1[5:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/util/Misc.scala:202:81
  wire         _mask_T = io_in_a_bits_size_0 > 3'h5;	// src/main/scala/util/Misc.scala:206:21
  wire         mask_size = mask_sizeOH[5];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire         mask_bit = io_in_a_bits_address_0[5];	// src/main/scala/util/Misc.scala:210:26
  wire         mask_eq_1 = mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_nbit = ~mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         mask_eq = mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc = _mask_T | mask_size & mask_eq;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire         mask_acc_1 = _mask_T | mask_size & mask_eq_1;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire         mask_size_1 = mask_sizeOH[4];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire         mask_bit_1 = io_in_a_bits_address_0[4];	// src/main/scala/util/Misc.scala:210:26
  wire         mask_nbit_1 = ~mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         mask_eq_2 = mask_eq & mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_2 = mask_acc | mask_size_1 & mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_3 = mask_eq & mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_3 = mask_acc | mask_size_1 & mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_4 = mask_eq_1 & mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_4 = mask_acc_1 | mask_size_1 & mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_5 = mask_eq_1 & mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_5 = mask_acc_1 | mask_size_1 & mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_size_2 = mask_sizeOH[3];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire         mask_bit_2 = io_in_a_bits_address_0[3];	// src/main/scala/util/Misc.scala:210:26
  wire         mask_nbit_2 = ~mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         mask_eq_6 = mask_eq_2 & mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_6 = mask_acc_2 | mask_size_2 & mask_eq_6;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_7 = mask_eq_2 & mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_7 = mask_acc_2 | mask_size_2 & mask_eq_7;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_8 = mask_eq_3 & mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_8 = mask_acc_3 | mask_size_2 & mask_eq_8;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_9 = mask_eq_3 & mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_9 = mask_acc_3 | mask_size_2 & mask_eq_9;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_10 = mask_eq_4 & mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_10 = mask_acc_4 | mask_size_2 & mask_eq_10;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_11 = mask_eq_4 & mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_11 = mask_acc_4 | mask_size_2 & mask_eq_11;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_12 = mask_eq_5 & mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_12 = mask_acc_5 | mask_size_2 & mask_eq_12;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_13 = mask_eq_5 & mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_13 = mask_acc_5 | mask_size_2 & mask_eq_13;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_size_3 = mask_sizeOH[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire         mask_bit_3 = io_in_a_bits_address_0[2];	// src/main/scala/util/Misc.scala:210:26
  wire         mask_nbit_3 = ~mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         mask_eq_14 = mask_eq_6 & mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_14 = mask_acc_6 | mask_size_3 & mask_eq_14;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_15 = mask_eq_6 & mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_15 = mask_acc_6 | mask_size_3 & mask_eq_15;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_16 = mask_eq_7 & mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_16 = mask_acc_7 | mask_size_3 & mask_eq_16;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_17 = mask_eq_7 & mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_17 = mask_acc_7 | mask_size_3 & mask_eq_17;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_18 = mask_eq_8 & mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_18 = mask_acc_8 | mask_size_3 & mask_eq_18;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_19 = mask_eq_8 & mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_19 = mask_acc_8 | mask_size_3 & mask_eq_19;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_20 = mask_eq_9 & mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_20 = mask_acc_9 | mask_size_3 & mask_eq_20;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_21 = mask_eq_9 & mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_21 = mask_acc_9 | mask_size_3 & mask_eq_21;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_22 = mask_eq_10 & mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_22 = mask_acc_10 | mask_size_3 & mask_eq_22;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_23 = mask_eq_10 & mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_23 = mask_acc_10 | mask_size_3 & mask_eq_23;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_24 = mask_eq_11 & mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_24 = mask_acc_11 | mask_size_3 & mask_eq_24;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_25 = mask_eq_11 & mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_25 = mask_acc_11 | mask_size_3 & mask_eq_25;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_26 = mask_eq_12 & mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_26 = mask_acc_12 | mask_size_3 & mask_eq_26;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_27 = mask_eq_12 & mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_27 = mask_acc_12 | mask_size_3 & mask_eq_27;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_28 = mask_eq_13 & mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_28 = mask_acc_13 | mask_size_3 & mask_eq_28;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_29 = mask_eq_13 & mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_29 = mask_acc_13 | mask_size_3 & mask_eq_29;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_size_4 = mask_sizeOH[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire         mask_bit_4 = io_in_a_bits_address_0[1];	// src/main/scala/util/Misc.scala:210:26
  wire         mask_nbit_4 = ~mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         mask_eq_30 = mask_eq_14 & mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_30 = mask_acc_14 | mask_size_4 & mask_eq_30;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_31 = mask_eq_14 & mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_31 = mask_acc_14 | mask_size_4 & mask_eq_31;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_32 = mask_eq_15 & mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_32 = mask_acc_15 | mask_size_4 & mask_eq_32;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_33 = mask_eq_15 & mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_33 = mask_acc_15 | mask_size_4 & mask_eq_33;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_34 = mask_eq_16 & mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_34 = mask_acc_16 | mask_size_4 & mask_eq_34;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_35 = mask_eq_16 & mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_35 = mask_acc_16 | mask_size_4 & mask_eq_35;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_36 = mask_eq_17 & mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_36 = mask_acc_17 | mask_size_4 & mask_eq_36;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_37 = mask_eq_17 & mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_37 = mask_acc_17 | mask_size_4 & mask_eq_37;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_38 = mask_eq_18 & mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_38 = mask_acc_18 | mask_size_4 & mask_eq_38;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_39 = mask_eq_18 & mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_39 = mask_acc_18 | mask_size_4 & mask_eq_39;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_40 = mask_eq_19 & mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_40 = mask_acc_19 | mask_size_4 & mask_eq_40;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_41 = mask_eq_19 & mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_41 = mask_acc_19 | mask_size_4 & mask_eq_41;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_42 = mask_eq_20 & mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_42 = mask_acc_20 | mask_size_4 & mask_eq_42;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_43 = mask_eq_20 & mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_43 = mask_acc_20 | mask_size_4 & mask_eq_43;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_44 = mask_eq_21 & mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_44 = mask_acc_21 | mask_size_4 & mask_eq_44;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_45 = mask_eq_21 & mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_45 = mask_acc_21 | mask_size_4 & mask_eq_45;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_46 = mask_eq_22 & mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_46 = mask_acc_22 | mask_size_4 & mask_eq_46;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_47 = mask_eq_22 & mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_47 = mask_acc_22 | mask_size_4 & mask_eq_47;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_48 = mask_eq_23 & mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_48 = mask_acc_23 | mask_size_4 & mask_eq_48;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_49 = mask_eq_23 & mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_49 = mask_acc_23 | mask_size_4 & mask_eq_49;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_50 = mask_eq_24 & mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_50 = mask_acc_24 | mask_size_4 & mask_eq_50;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_51 = mask_eq_24 & mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_51 = mask_acc_24 | mask_size_4 & mask_eq_51;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_52 = mask_eq_25 & mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_52 = mask_acc_25 | mask_size_4 & mask_eq_52;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_53 = mask_eq_25 & mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_53 = mask_acc_25 | mask_size_4 & mask_eq_53;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_54 = mask_eq_26 & mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_54 = mask_acc_26 | mask_size_4 & mask_eq_54;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_55 = mask_eq_26 & mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_55 = mask_acc_26 | mask_size_4 & mask_eq_55;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_56 = mask_eq_27 & mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_56 = mask_acc_27 | mask_size_4 & mask_eq_56;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_57 = mask_eq_27 & mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_57 = mask_acc_27 | mask_size_4 & mask_eq_57;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_58 = mask_eq_28 & mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_58 = mask_acc_28 | mask_size_4 & mask_eq_58;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_59 = mask_eq_28 & mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_59 = mask_acc_28 | mask_size_4 & mask_eq_59;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_60 = mask_eq_29 & mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_60 = mask_acc_29 | mask_size_4 & mask_eq_60;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_61 = mask_eq_29 & mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_61 = mask_acc_29 | mask_size_4 & mask_eq_61;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_size_5 = mask_sizeOH[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire         mask_bit_5 = io_in_a_bits_address_0[0];	// src/main/scala/util/Misc.scala:210:26
  wire         mask_nbit_5 = ~mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         mask_eq_62 = mask_eq_30 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_62 = mask_acc_30 | mask_size_5 & mask_eq_62;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_63 = mask_eq_30 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_63 = mask_acc_30 | mask_size_5 & mask_eq_63;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_64 = mask_eq_31 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_64 = mask_acc_31 | mask_size_5 & mask_eq_64;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_65 = mask_eq_31 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_65 = mask_acc_31 | mask_size_5 & mask_eq_65;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_66 = mask_eq_32 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_66 = mask_acc_32 | mask_size_5 & mask_eq_66;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_67 = mask_eq_32 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_67 = mask_acc_32 | mask_size_5 & mask_eq_67;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_68 = mask_eq_33 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_68 = mask_acc_33 | mask_size_5 & mask_eq_68;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_69 = mask_eq_33 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_69 = mask_acc_33 | mask_size_5 & mask_eq_69;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_70 = mask_eq_34 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_70 = mask_acc_34 | mask_size_5 & mask_eq_70;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_71 = mask_eq_34 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_71 = mask_acc_34 | mask_size_5 & mask_eq_71;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_72 = mask_eq_35 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_72 = mask_acc_35 | mask_size_5 & mask_eq_72;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_73 = mask_eq_35 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_73 = mask_acc_35 | mask_size_5 & mask_eq_73;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_74 = mask_eq_36 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_74 = mask_acc_36 | mask_size_5 & mask_eq_74;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_75 = mask_eq_36 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_75 = mask_acc_36 | mask_size_5 & mask_eq_75;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_76 = mask_eq_37 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_76 = mask_acc_37 | mask_size_5 & mask_eq_76;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_77 = mask_eq_37 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_77 = mask_acc_37 | mask_size_5 & mask_eq_77;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_78 = mask_eq_38 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_78 = mask_acc_38 | mask_size_5 & mask_eq_78;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_79 = mask_eq_38 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_79 = mask_acc_38 | mask_size_5 & mask_eq_79;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_80 = mask_eq_39 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_80 = mask_acc_39 | mask_size_5 & mask_eq_80;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_81 = mask_eq_39 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_81 = mask_acc_39 | mask_size_5 & mask_eq_81;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_82 = mask_eq_40 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_82 = mask_acc_40 | mask_size_5 & mask_eq_82;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_83 = mask_eq_40 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_83 = mask_acc_40 | mask_size_5 & mask_eq_83;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_84 = mask_eq_41 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_84 = mask_acc_41 | mask_size_5 & mask_eq_84;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_85 = mask_eq_41 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_85 = mask_acc_41 | mask_size_5 & mask_eq_85;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_86 = mask_eq_42 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_86 = mask_acc_42 | mask_size_5 & mask_eq_86;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_87 = mask_eq_42 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_87 = mask_acc_42 | mask_size_5 & mask_eq_87;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_88 = mask_eq_43 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_88 = mask_acc_43 | mask_size_5 & mask_eq_88;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_89 = mask_eq_43 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_89 = mask_acc_43 | mask_size_5 & mask_eq_89;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_90 = mask_eq_44 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_90 = mask_acc_44 | mask_size_5 & mask_eq_90;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_91 = mask_eq_44 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_91 = mask_acc_44 | mask_size_5 & mask_eq_91;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_92 = mask_eq_45 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_92 = mask_acc_45 | mask_size_5 & mask_eq_92;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_93 = mask_eq_45 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_93 = mask_acc_45 | mask_size_5 & mask_eq_93;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_94 = mask_eq_46 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_94 = mask_acc_46 | mask_size_5 & mask_eq_94;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_95 = mask_eq_46 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_95 = mask_acc_46 | mask_size_5 & mask_eq_95;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_96 = mask_eq_47 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_96 = mask_acc_47 | mask_size_5 & mask_eq_96;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_97 = mask_eq_47 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_97 = mask_acc_47 | mask_size_5 & mask_eq_97;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_98 = mask_eq_48 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_98 = mask_acc_48 | mask_size_5 & mask_eq_98;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_99 = mask_eq_48 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_99 = mask_acc_48 | mask_size_5 & mask_eq_99;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_100 = mask_eq_49 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_100 = mask_acc_49 | mask_size_5 & mask_eq_100;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_101 = mask_eq_49 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_101 = mask_acc_49 | mask_size_5 & mask_eq_101;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_102 = mask_eq_50 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_102 = mask_acc_50 | mask_size_5 & mask_eq_102;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_103 = mask_eq_50 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_103 = mask_acc_50 | mask_size_5 & mask_eq_103;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_104 = mask_eq_51 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_104 = mask_acc_51 | mask_size_5 & mask_eq_104;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_105 = mask_eq_51 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_105 = mask_acc_51 | mask_size_5 & mask_eq_105;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_106 = mask_eq_52 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_106 = mask_acc_52 | mask_size_5 & mask_eq_106;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_107 = mask_eq_52 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_107 = mask_acc_52 | mask_size_5 & mask_eq_107;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_108 = mask_eq_53 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_108 = mask_acc_53 | mask_size_5 & mask_eq_108;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_109 = mask_eq_53 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_109 = mask_acc_53 | mask_size_5 & mask_eq_109;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_110 = mask_eq_54 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_110 = mask_acc_54 | mask_size_5 & mask_eq_110;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_111 = mask_eq_54 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_111 = mask_acc_54 | mask_size_5 & mask_eq_111;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_112 = mask_eq_55 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_112 = mask_acc_55 | mask_size_5 & mask_eq_112;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_113 = mask_eq_55 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_113 = mask_acc_55 | mask_size_5 & mask_eq_113;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_114 = mask_eq_56 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_114 = mask_acc_56 | mask_size_5 & mask_eq_114;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_115 = mask_eq_56 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_115 = mask_acc_56 | mask_size_5 & mask_eq_115;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_116 = mask_eq_57 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_116 = mask_acc_57 | mask_size_5 & mask_eq_116;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_117 = mask_eq_57 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_117 = mask_acc_57 | mask_size_5 & mask_eq_117;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_118 = mask_eq_58 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_118 = mask_acc_58 | mask_size_5 & mask_eq_118;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_119 = mask_eq_58 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_119 = mask_acc_58 | mask_size_5 & mask_eq_119;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_120 = mask_eq_59 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_120 = mask_acc_59 | mask_size_5 & mask_eq_120;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_121 = mask_eq_59 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_121 = mask_acc_59 | mask_size_5 & mask_eq_121;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_122 = mask_eq_60 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_122 = mask_acc_60 | mask_size_5 & mask_eq_122;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_123 = mask_eq_60 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_123 = mask_acc_60 | mask_size_5 & mask_eq_123;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_124 = mask_eq_61 & mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_acc_124 = mask_acc_61 | mask_size_5 & mask_eq_124;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire         mask_eq_125 = mask_eq_61 & mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_acc_125 = mask_acc_61 | mask_size_5 & mask_eq_125;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]   mask_lo_lo_lo_lo_lo = {mask_acc_63, mask_acc_62};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]   mask_lo_lo_lo_lo_hi = {mask_acc_65, mask_acc_64};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]   mask_lo_lo_lo_lo = {mask_lo_lo_lo_lo_hi, mask_lo_lo_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_lo_lo_hi_lo = {mask_acc_67, mask_acc_66};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]   mask_lo_lo_lo_hi_hi = {mask_acc_69, mask_acc_68};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]   mask_lo_lo_lo_hi = {mask_lo_lo_lo_hi_hi, mask_lo_lo_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   mask_lo_lo_lo = {mask_lo_lo_lo_hi, mask_lo_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_lo_hi_lo_lo = {mask_acc_71, mask_acc_70};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]   mask_lo_lo_hi_lo_hi = {mask_acc_73, mask_acc_72};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]   mask_lo_lo_hi_lo = {mask_lo_lo_hi_lo_hi, mask_lo_lo_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_lo_hi_hi_lo = {mask_acc_75, mask_acc_74};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]   mask_lo_lo_hi_hi_hi = {mask_acc_77, mask_acc_76};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]   mask_lo_lo_hi_hi = {mask_lo_lo_hi_hi_hi, mask_lo_lo_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   mask_lo_lo_hi = {mask_lo_lo_hi_hi, mask_lo_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]  mask_lo_lo = {mask_lo_lo_hi, mask_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_hi_lo_lo_lo = {mask_acc_79, mask_acc_78};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]   mask_lo_hi_lo_lo_hi = {mask_acc_81, mask_acc_80};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]   mask_lo_hi_lo_lo = {mask_lo_hi_lo_lo_hi, mask_lo_hi_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_hi_lo_hi_lo = {mask_acc_83, mask_acc_82};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]   mask_lo_hi_lo_hi_hi = {mask_acc_85, mask_acc_84};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]   mask_lo_hi_lo_hi = {mask_lo_hi_lo_hi_hi, mask_lo_hi_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   mask_lo_hi_lo = {mask_lo_hi_lo_hi, mask_lo_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_hi_hi_lo_lo = {mask_acc_87, mask_acc_86};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]   mask_lo_hi_hi_lo_hi = {mask_acc_89, mask_acc_88};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]   mask_lo_hi_hi_lo = {mask_lo_hi_hi_lo_hi, mask_lo_hi_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_lo_hi_hi_hi_lo = {mask_acc_91, mask_acc_90};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]   mask_lo_hi_hi_hi_hi = {mask_acc_93, mask_acc_92};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]   mask_lo_hi_hi_hi = {mask_lo_hi_hi_hi_hi, mask_lo_hi_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   mask_lo_hi_hi = {mask_lo_hi_hi_hi, mask_lo_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]  mask_lo_hi = {mask_lo_hi_hi, mask_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]  mask_lo = {mask_lo_hi, mask_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_lo_lo_lo_lo = {mask_acc_95, mask_acc_94};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]   mask_hi_lo_lo_lo_hi = {mask_acc_97, mask_acc_96};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]   mask_hi_lo_lo_lo = {mask_hi_lo_lo_lo_hi, mask_hi_lo_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_lo_lo_hi_lo = {mask_acc_99, mask_acc_98};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]   mask_hi_lo_lo_hi_hi = {mask_acc_101, mask_acc_100};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]   mask_hi_lo_lo_hi = {mask_hi_lo_lo_hi_hi, mask_hi_lo_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   mask_hi_lo_lo = {mask_hi_lo_lo_hi, mask_hi_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_lo_hi_lo_lo = {mask_acc_103, mask_acc_102};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]   mask_hi_lo_hi_lo_hi = {mask_acc_105, mask_acc_104};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]   mask_hi_lo_hi_lo = {mask_hi_lo_hi_lo_hi, mask_hi_lo_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_lo_hi_hi_lo = {mask_acc_107, mask_acc_106};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]   mask_hi_lo_hi_hi_hi = {mask_acc_109, mask_acc_108};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]   mask_hi_lo_hi_hi = {mask_hi_lo_hi_hi_hi, mask_hi_lo_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   mask_hi_lo_hi = {mask_hi_lo_hi_hi, mask_hi_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]  mask_hi_lo = {mask_hi_lo_hi, mask_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_hi_lo_lo_lo = {mask_acc_111, mask_acc_110};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]   mask_hi_hi_lo_lo_hi = {mask_acc_113, mask_acc_112};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]   mask_hi_hi_lo_lo = {mask_hi_hi_lo_lo_hi, mask_hi_hi_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_hi_lo_hi_lo = {mask_acc_115, mask_acc_114};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]   mask_hi_hi_lo_hi_hi = {mask_acc_117, mask_acc_116};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]   mask_hi_hi_lo_hi = {mask_hi_hi_lo_hi_hi, mask_hi_hi_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   mask_hi_hi_lo = {mask_hi_hi_lo_hi, mask_hi_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_hi_hi_lo_lo = {mask_acc_119, mask_acc_118};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]   mask_hi_hi_hi_lo_hi = {mask_acc_121, mask_acc_120};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]   mask_hi_hi_hi_lo = {mask_hi_hi_hi_lo_hi, mask_hi_hi_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   mask_hi_hi_hi_hi_lo = {mask_acc_123, mask_acc_122};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]   mask_hi_hi_hi_hi_hi = {mask_acc_125, mask_acc_124};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]   mask_hi_hi_hi_hi = {mask_hi_hi_hi_hi_hi, mask_hi_hi_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   mask_hi_hi_hi = {mask_hi_hi_hi_hi, mask_hi_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]  mask_hi_hi = {mask_hi_hi_hi, mask_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]  mask_hi = {mask_hi_hi, mask_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [63:0]  mask = {mask_hi, mask_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [2:0]   source_ok_uncommonBits_2 = io_in_d_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   source_ok_uncommonBits_3 = io_in_d_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire         source_ok_1 =
    io_in_d_bits_source_0[4:3] == 2'h0 | io_in_d_bits_source_0[4:3] == 2'h1
    | io_in_d_bits_source_0 == 5'h14 | io_in_d_bits_source_0 == 5'h15
    | io_in_d_bits_source_0 == 5'h16 | io_in_d_bits_source_0 == 5'h10
    | io_in_d_bits_source_0 == 5'h11 | io_in_d_bits_source_0 == 5'h12;	// src/main/scala/diplomacy/Parameters.scala:46:9, :54:{10,32}, src/main/scala/tilelink/Parameters.scala:1126:46
  wire         _GEN = io_in_d_bits_opcode_0 == 3'h6;	// src/main/scala/tilelink/Monitor.scala:310:25
  wire         d_release_ack;	// src/main/scala/tilelink/Monitor.scala:670:46
  assign d_release_ack = _GEN;	// src/main/scala/tilelink/Monitor.scala:310:25, :670:46
  wire         d_release_ack_1;	// src/main/scala/tilelink/Monitor.scala:780:46
  assign d_release_ack_1 = _GEN;	// src/main/scala/tilelink/Monitor.scala:310:25, :780:46
  wire [2:0]   uncommonBits_22 = io_in_b_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_23 = io_in_b_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   legal_source_uncommonBits = io_in_b_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   legal_source_uncommonBits_1 = io_in_b_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_24 = io_in_b_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_25 = io_in_b_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire         _legal_source_T_12 = io_in_b_bits_source_0 == 5'h14;	// src/main/scala/diplomacy/Parameters.scala:46:9
  wire         _legal_source_T_15 = io_in_b_bits_source_0 == 5'h10;	// src/main/scala/diplomacy/Parameters.scala:46:9
  wire         is_aligned_1 = io_in_b_bits_address_0[5:0] == 6'h0;	// src/main/scala/tilelink/Edges.scala:22:{16,24}
  wire         mask_bit_6 = io_in_b_bits_address_0[5];	// src/main/scala/util/Misc.scala:210:26
  wire         mask_eq_127 = mask_bit_6;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_nbit_6 = ~mask_bit_6;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         mask_eq_126 = mask_nbit_6;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_bit_7 = io_in_b_bits_address_0[4];	// src/main/scala/util/Misc.scala:210:26
  wire         mask_nbit_7 = ~mask_bit_7;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         mask_eq_128 = mask_eq_126 & mask_nbit_7;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_129 = mask_eq_126 & mask_bit_7;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_130 = mask_eq_127 & mask_nbit_7;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_131 = mask_eq_127 & mask_bit_7;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_bit_8 = io_in_b_bits_address_0[3];	// src/main/scala/util/Misc.scala:210:26
  wire         mask_nbit_8 = ~mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         mask_eq_132 = mask_eq_128 & mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_133 = mask_eq_128 & mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_134 = mask_eq_129 & mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_135 = mask_eq_129 & mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_136 = mask_eq_130 & mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_137 = mask_eq_130 & mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_138 = mask_eq_131 & mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_139 = mask_eq_131 & mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_bit_9 = io_in_b_bits_address_0[2];	// src/main/scala/util/Misc.scala:210:26
  wire         mask_nbit_9 = ~mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         mask_eq_140 = mask_eq_132 & mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_141 = mask_eq_132 & mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_142 = mask_eq_133 & mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_143 = mask_eq_133 & mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_144 = mask_eq_134 & mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_145 = mask_eq_134 & mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_146 = mask_eq_135 & mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_147 = mask_eq_135 & mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_148 = mask_eq_136 & mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_149 = mask_eq_136 & mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_150 = mask_eq_137 & mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_151 = mask_eq_137 & mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_152 = mask_eq_138 & mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_153 = mask_eq_138 & mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_154 = mask_eq_139 & mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_155 = mask_eq_139 & mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_bit_10 = io_in_b_bits_address_0[1];	// src/main/scala/util/Misc.scala:210:26
  wire         mask_nbit_10 = ~mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         mask_eq_156 = mask_eq_140 & mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_157 = mask_eq_140 & mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_158 = mask_eq_141 & mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_159 = mask_eq_141 & mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_160 = mask_eq_142 & mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_161 = mask_eq_142 & mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_162 = mask_eq_143 & mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_163 = mask_eq_143 & mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_164 = mask_eq_144 & mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_165 = mask_eq_144 & mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_166 = mask_eq_145 & mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_167 = mask_eq_145 & mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_168 = mask_eq_146 & mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_169 = mask_eq_146 & mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_170 = mask_eq_147 & mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_171 = mask_eq_147 & mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_172 = mask_eq_148 & mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_173 = mask_eq_148 & mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_174 = mask_eq_149 & mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_175 = mask_eq_149 & mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_176 = mask_eq_150 & mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_177 = mask_eq_150 & mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_178 = mask_eq_151 & mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_179 = mask_eq_151 & mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_180 = mask_eq_152 & mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_181 = mask_eq_152 & mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_182 = mask_eq_153 & mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_183 = mask_eq_153 & mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_184 = mask_eq_154 & mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_185 = mask_eq_154 & mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_186 = mask_eq_155 & mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_187 = mask_eq_155 & mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_bit_11 = io_in_b_bits_address_0[0];	// src/main/scala/util/Misc.scala:210:26
  wire         mask_nbit_11 = ~mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         mask_eq_188 = mask_eq_156 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_189 = mask_eq_156 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_190 = mask_eq_157 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_191 = mask_eq_157 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_192 = mask_eq_158 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_193 = mask_eq_158 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_194 = mask_eq_159 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_195 = mask_eq_159 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_196 = mask_eq_160 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_197 = mask_eq_160 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_198 = mask_eq_161 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_199 = mask_eq_161 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_200 = mask_eq_162 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_201 = mask_eq_162 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_202 = mask_eq_163 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_203 = mask_eq_163 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_204 = mask_eq_164 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_205 = mask_eq_164 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_206 = mask_eq_165 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_207 = mask_eq_165 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_208 = mask_eq_166 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_209 = mask_eq_166 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_210 = mask_eq_167 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_211 = mask_eq_167 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_212 = mask_eq_168 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_213 = mask_eq_168 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_214 = mask_eq_169 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_215 = mask_eq_169 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_216 = mask_eq_170 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_217 = mask_eq_170 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_218 = mask_eq_171 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_219 = mask_eq_171 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_220 = mask_eq_172 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_221 = mask_eq_172 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_222 = mask_eq_173 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_223 = mask_eq_173 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_224 = mask_eq_174 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_225 = mask_eq_174 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_226 = mask_eq_175 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_227 = mask_eq_175 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_228 = mask_eq_176 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_229 = mask_eq_176 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_230 = mask_eq_177 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_231 = mask_eq_177 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_232 = mask_eq_178 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_233 = mask_eq_178 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_234 = mask_eq_179 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_235 = mask_eq_179 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_236 = mask_eq_180 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_237 = mask_eq_180 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_238 = mask_eq_181 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_239 = mask_eq_181 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_240 = mask_eq_182 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_241 = mask_eq_182 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_242 = mask_eq_183 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_243 = mask_eq_183 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_244 = mask_eq_184 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_245 = mask_eq_184 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_246 = mask_eq_185 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_247 = mask_eq_185 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_248 = mask_eq_186 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_249 = mask_eq_186 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         mask_eq_250 = mask_eq_187 & mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         mask_eq_251 = mask_eq_187 & mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         legal_source =
    ((_legal_source_T_12 ? 5'h14 : 5'h0) | (io_in_b_bits_source_0 == 5'h15 ? 5'h15 : 5'h0)
     | (io_in_b_bits_source_0 == 5'h16 ? 5'h16 : 5'h0)
     | (io_in_b_bits_source_0 == 5'h11 ? 5'h11 : 5'h0)
     | (io_in_b_bits_source_0 == 5'h12 ? 5'h12 : 5'h0)
     | {_legal_source_T_15,
        io_in_b_bits_source_0[4:3] == 2'h1,
        3'h0}) == io_in_b_bits_source_0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:46:9, :54:{10,32}, src/main/scala/tilelink/Monitor.scala:165:113
  wire [2:0]   source_ok_uncommonBits_4 = io_in_c_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   source_ok_uncommonBits_5 = io_in_c_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_26 = io_in_c_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_27 = io_in_c_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_28 = io_in_c_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_29 = io_in_c_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_30 = io_in_c_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_31 = io_in_c_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_32 = io_in_c_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_33 = io_in_c_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_34 = io_in_c_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   uncommonBits_35 = io_in_c_bits_source_0[2:0];	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire         _source_ok_T_60 = io_in_c_bits_source_0 == 5'h14;	// src/main/scala/diplomacy/Parameters.scala:46:9
  wire         _source_ok_T_61 = io_in_c_bits_source_0 == 5'h15;	// src/main/scala/diplomacy/Parameters.scala:46:9
  wire         _source_ok_T_62 = io_in_c_bits_source_0 == 5'h16;	// src/main/scala/diplomacy/Parameters.scala:46:9
  wire         _source_ok_T_63 = io_in_c_bits_source_0 == 5'h10;	// src/main/scala/diplomacy/Parameters.scala:46:9
  wire         _source_ok_T_64 = io_in_c_bits_source_0 == 5'h11;	// src/main/scala/diplomacy/Parameters.scala:46:9
  wire         _source_ok_T_65 = io_in_c_bits_source_0 == 5'h12;	// src/main/scala/diplomacy/Parameters.scala:46:9
  wire         source_ok_2 =
    ~(|(io_in_c_bits_source_0[4:3])) | io_in_c_bits_source_0[4:3] == 2'h1
    | _source_ok_T_60 | _source_ok_T_61 | _source_ok_T_62 | _source_ok_T_63
    | _source_ok_T_64 | _source_ok_T_65;	// src/main/scala/diplomacy/Parameters.scala:46:9, :54:{10,32}, src/main/scala/tilelink/Parameters.scala:1126:46
  wire [12:0]  _is_aligned_mask_T_7 = 13'h3F << io_in_c_bits_size_0;	// src/main/scala/util/package.scala:235:71
  wire [5:0]   is_aligned_mask_2 = ~(_is_aligned_mask_T_7[5:0]);	// src/main/scala/util/package.scala:235:{46,71,76}
  wire         is_aligned_2 = (io_in_c_bits_address_0[5:0] & is_aligned_mask_2) == 6'h0;	// src/main/scala/tilelink/Edges.scala:22:{16,24}, src/main/scala/util/package.scala:235:46
  wire         _a_first_T_1 = io_in_a_ready_0 & io_in_a_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         a_first_done;	// src/main/scala/tilelink/Edges.scala:234:22
  assign a_first_done = _a_first_T_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:234:22
  wire         a_first_done_1;	// src/main/scala/tilelink/Edges.scala:234:22
  assign a_first_done_1 = _a_first_T_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:234:22
  wire         a_first_beats1_opdata = ~(io_in_a_bits_opcode_0[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}
  reg          a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_first_counter1 = a_first_counter - 1'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire         a_first = ~a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [2:0]   opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]   param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [2:0]   size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [4:0]   source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [31:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  wire         _d_first_T_3 = io_in_d_ready_0 & io_in_d_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         d_first_done;	// src/main/scala/tilelink/Edges.scala:234:22
  assign d_first_done = _d_first_T_3;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:234:22
  wire         d_first_done_1;	// src/main/scala/tilelink/Edges.scala:234:22
  assign d_first_done_1 = _d_first_T_3;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:234:22
  wire         d_first_done_2;	// src/main/scala/tilelink/Edges.scala:234:22
  assign d_first_done_2 = _d_first_T_3;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:234:22
  wire         d_first_done_3;	// src/main/scala/tilelink/Edges.scala:234:22
  assign d_first_done_3 = _d_first_T_3;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:234:22
  wire         d_first_beats1_opdata = io_in_d_bits_opcode_0[0];	// src/main/scala/tilelink/Edges.scala:107:36
  wire         d_first_beats1_opdata_1 = io_in_d_bits_opcode_0[0];	// src/main/scala/tilelink/Edges.scala:107:36
  wire         d_first_beats1_opdata_2 = io_in_d_bits_opcode_0[0];	// src/main/scala/tilelink/Edges.scala:107:36
  wire         d_first_beats1_opdata_3 = io_in_d_bits_opcode_0[0];	// src/main/scala/tilelink/Edges.scala:107:36
  reg          d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_counter1 = d_first_counter - 1'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire         d_first = ~d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [2:0]   opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]   param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [2:0]   size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [4:0]   source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [1:0]   sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg          denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  wire         b_first_done = io_in_b_ready_0 & io_in_b_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:234:22
  reg          b_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         b_first_counter1 = b_first_counter - 1'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire         b_first = ~b_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [1:0]   param_2;	// src/main/scala/tilelink/Monitor.scala:408:22
  reg  [4:0]   source_2;	// src/main/scala/tilelink/Monitor.scala:410:22
  reg  [31:0]  address_1;	// src/main/scala/tilelink/Monitor.scala:411:22
  wire         _c_first_T_1 = io_in_c_ready_0 & io_in_c_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         c_first_done;	// src/main/scala/tilelink/Edges.scala:234:22
  assign c_first_done = _c_first_T_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:234:22
  wire         c_first_done_1;	// src/main/scala/tilelink/Edges.scala:234:22
  assign c_first_done_1 = _c_first_T_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:234:22
  wire         c_first_beats1_opdata = io_in_c_bits_opcode_0[0];	// src/main/scala/tilelink/Edges.scala:103:36
  wire         c_first_beats1_opdata_1 = io_in_c_bits_opcode_0[0];	// src/main/scala/tilelink/Edges.scala:103:36
  reg          c_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         c_first_counter1 = c_first_counter - 1'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire         c_first = ~c_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [2:0]   opcode_3;	// src/main/scala/tilelink/Monitor.scala:512:22
  reg  [2:0]   param_3;	// src/main/scala/tilelink/Monitor.scala:513:22
  reg  [2:0]   size_3;	// src/main/scala/tilelink/Monitor.scala:514:22
  reg  [4:0]   source_3;	// src/main/scala/tilelink/Monitor.scala:515:22
  reg  [31:0]  address_2;	// src/main/scala/tilelink/Monitor.scala:516:22
  reg  [22:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [91:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [91:0]  inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  wire         a_first_beats1_opdata_1 = ~(io_in_a_bits_opcode_0[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}
  reg          a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_first_counter1_1 = a_first_counter_1 - 1'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire         a_first_1 = ~a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg          d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_counter1_1 = d_first_counter_1 - 1'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire         d_first_1 = ~d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [91:0]  _GEN_0 = {85'h0, io_in_d_bits_source_0, 2'h0};	// src/main/scala/tilelink/Monitor.scala:634:44
  wire [91:0]  _a_opcode_lookup_T_1 = inflight_opcodes >> _GEN_0;	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [3:0]   a_opcode_lookup = {1'h0, _a_opcode_lookup_T_1[3:1]};	// src/main/scala/tilelink/Monitor.scala:632:35, :634:{21,44,152}
  wire [91:0]  _a_size_lookup_T_1 = inflight_sizes >> _GEN_0;	// src/main/scala/tilelink/Monitor.scala:615:33, :634:44, :638:40
  wire [3:0]   a_size_lookup = {1'h0, _a_size_lookup_T_1[3:1]};	// src/main/scala/tilelink/Monitor.scala:636:33, :638:{19,40,144}
  wire         _same_cycle_resp_T_1 = io_in_a_valid_0 & a_first_1;	// src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:648:26
  wire [31:0]  _GEN_1 = {27'h0, io_in_a_bits_source_0};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [31:0]  _a_set_wo_ready_T = 32'h1 << _GEN_1;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [22:0]  a_set_wo_ready = _same_cycle_resp_T_1 ? _a_set_wo_ready_T[22:0] : 23'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:624:34, :648:{26,71}, :649:22
  wire         _GEN_2 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire [31:0]  _a_set_T = 32'h1 << _GEN_1;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [22:0]  a_set = _GEN_2 ? _a_set_T[22:0] : 23'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:623:34, :652:{25,70}, :653:28
  wire [3:0]   a_opcodes_set_interm = _GEN_2 ? {io_in_a_bits_opcode_0, 1'h1} : 4'h0;	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}
  wire [3:0]   a_sizes_set_interm = _GEN_2 ? {io_in_a_bits_size_0, 1'h1} : 4'h0;	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}
  wire [258:0] _GEN_3 = {252'h0, io_in_a_bits_source_0, 2'h0};	// src/main/scala/tilelink/Monitor.scala:656:54
  wire [258:0] _a_opcodes_set_T_1 = {255'h0, a_opcodes_set_interm} << _GEN_3;	// src/main/scala/tilelink/Monitor.scala:643:40, :656:54
  wire [91:0]  a_opcodes_set = _GEN_2 ? _a_opcodes_set_T_1[91:0] : 92'h0;	// src/main/scala/tilelink/Monitor.scala:627:33, :652:{25,70}, :656:{28,54}
  wire [258:0] _a_sizes_set_T_1 = {255'h0, a_sizes_set_interm} << _GEN_3;	// src/main/scala/tilelink/Monitor.scala:645:38, :656:54, :657:52
  wire [91:0]  a_sizes_set = _GEN_2 ? _a_sizes_set_T_1[91:0] : 92'h0;	// src/main/scala/tilelink/Monitor.scala:629:31, :652:{25,70}, :657:{28,52}
  wire         _GEN_4 = io_in_d_valid_0 & d_first_1;	// src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:671:26
  wire         _GEN_5 = _GEN_4 & ~d_release_ack;	// src/main/scala/tilelink/Monitor.scala:670:46, :671:{26,71,74}
  wire [31:0]  _GEN_6 = {27'h0, io_in_d_bits_source_0};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [31:0]  _d_clr_wo_ready_T = 32'h1 << _GEN_6;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [22:0]  d_clr_wo_ready = _GEN_5 ? _d_clr_wo_ready_T[22:0] : 23'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:662:34, :671:{71,90}, :672:22
  wire         _GEN_7 = _d_first_T_3 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire [31:0]  _d_clr_T = 32'h1 << _GEN_6;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [22:0]  d_clr = _GEN_7 ? _d_clr_T[22:0] : 23'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:661:34, :675:{25,70,89}, :676:21
  wire [270:0] _GEN_8 = {264'h0, io_in_d_bits_source_0, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [270:0] _d_opcodes_clr_T_5 = 271'hF << _GEN_8;	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [91:0]  d_opcodes_clr = _GEN_7 ? _d_opcodes_clr_T_5[91:0] : 92'h0;	// src/main/scala/tilelink/Monitor.scala:665:33, :675:{25,70,89}, :677:{21,76}
  wire [270:0] _d_sizes_clr_T_5 = 271'hF << _GEN_8;	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [91:0]  d_sizes_clr = _GEN_7 ? _d_sizes_clr_T_5[91:0] : 92'h0;	// src/main/scala/tilelink/Monitor.scala:667:31, :675:{25,70,89}, :678:{21,74}
  wire         same_cycle_resp =
    _same_cycle_resp_T_1 & io_in_a_bits_source_0 == io_in_d_bits_source_0;	// src/main/scala/tilelink/Monitor.scala:648:26, :681:{88,113}
  reg  [31:0]  watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [22:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [91:0]  inflight_opcodes_1;	// src/main/scala/tilelink/Monitor.scala:724:35
  reg  [91:0]  inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg          c_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         c_first_counter1_1 = c_first_counter_1 - 1'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire         c_first_1 = ~c_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg          d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_counter1_2 = d_first_counter_2 - 1'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire         d_first_2 = ~d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [91:0]  _c_opcode_lookup_T_1 = inflight_opcodes_1 >> _GEN_0;	// src/main/scala/tilelink/Monitor.scala:634:44, :724:35, :746:44
  wire [3:0]   c_opcode_lookup = {1'h0, _c_opcode_lookup_T_1[3:1]};	// src/main/scala/tilelink/Monitor.scala:744:35, :746:{21,44,152}
  wire [91:0]  _c_size_lookup_T_1 = inflight_sizes_1 >> _GEN_0;	// src/main/scala/tilelink/Monitor.scala:634:44, :725:35, :747:42
  wire [3:0]   c_size_lookup = {1'h0, _c_size_lookup_T_1[3:1]};	// src/main/scala/tilelink/Monitor.scala:745:35, :747:{21,42,146}
  wire         _same_cycle_resp_T_3 = io_in_c_valid_0 & c_first_1;	// src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:756:26
  wire         _GEN_9 = io_in_c_bits_opcode_0[2] & io_in_c_bits_opcode_0[1];	// src/main/scala/tilelink/Edges.scala:69:{36,40,51}
  wire [31:0]  _GEN_10 = {27'h0, io_in_c_bits_source_0};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [31:0]  _c_set_wo_ready_T = 32'h1 << _GEN_10;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [22:0]  c_set_wo_ready =
    _same_cycle_resp_T_3 & _GEN_9 ? _c_set_wo_ready_T[22:0] : 23'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Edges.scala:69:40, src/main/scala/tilelink/Monitor.scala:736:34, :756:{26,37,71}, :757:22
  wire         _GEN_11 = _c_first_T_1 & c_first_1 & _GEN_9;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:69:40, :232:25, src/main/scala/tilelink/Monitor.scala:760:{25,36}
  wire [31:0]  _c_set_T = 32'h1 << _GEN_10;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [22:0]  c_set = _GEN_11 ? _c_set_T[22:0] : 23'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:735:34, :760:{25,36,70}, :761:28
  wire [3:0]   c_opcodes_set_interm = _GEN_11 ? {io_in_c_bits_opcode_0, 1'h1} : 4'h0;	// src/main/scala/tilelink/Monitor.scala:751:40, :760:{25,36,70}, :762:{28,61}
  wire [3:0]   c_sizes_set_interm = _GEN_11 ? {io_in_c_bits_size_0, 1'h1} : 4'h0;	// src/main/scala/tilelink/Monitor.scala:752:40, :760:{25,36,70}, :763:{28,59}
  wire [258:0] _GEN_12 = {252'h0, io_in_c_bits_source_0, 2'h0};	// src/main/scala/tilelink/Monitor.scala:764:54
  wire [258:0] _c_opcodes_set_T_1 = {255'h0, c_opcodes_set_interm} << _GEN_12;	// src/main/scala/tilelink/Monitor.scala:656:54, :751:40, :764:54
  wire [91:0]  c_opcodes_set = _GEN_11 ? _c_opcodes_set_T_1[91:0] : 92'h0;	// src/main/scala/tilelink/Monitor.scala:737:34, :760:{25,36,70}, :764:{28,54}
  wire [258:0] _c_sizes_set_T_1 = {255'h0, c_sizes_set_interm} << _GEN_12;	// src/main/scala/tilelink/Monitor.scala:656:54, :752:40, :764:54, :765:52
  wire [91:0]  c_sizes_set = _GEN_11 ? _c_sizes_set_T_1[91:0] : 92'h0;	// src/main/scala/tilelink/Monitor.scala:738:34, :760:{25,36,70}, :765:{28,52}
  wire         c_probe_ack =
    io_in_c_bits_opcode_0 == 3'h4 | io_in_c_bits_opcode_0 == 3'h5;	// src/main/scala/tilelink/Monitor.scala:769:{47,71,95}
  wire         _GEN_13 = io_in_d_valid_0 & d_first_2;	// src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:781:26
  wire         _GEN_14 = _GEN_13 & d_release_ack_1;	// src/main/scala/tilelink/Monitor.scala:780:46, :781:{26,71}
  wire [31:0]  _d_clr_wo_ready_T_1 = 32'h1 << _GEN_6;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [22:0]  d_clr_wo_ready_1 = _GEN_14 ? _d_clr_wo_ready_T_1[22:0] : 23'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:772:34, :781:{71,89}, :782:22
  wire         _GEN_15 = _d_first_T_3 & d_first_2 & d_release_ack_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:780:46, :785:{25,70}
  wire [31:0]  _d_clr_T_1 = 32'h1 << _GEN_6;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [22:0]  d_clr_1 = _GEN_15 ? _d_clr_T_1[22:0] : 23'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:771:34, :785:{25,70,88}, :786:21
  wire [270:0] _d_opcodes_clr_T_11 = 271'hF << _GEN_8;	// src/main/scala/tilelink/Monitor.scala:677:76, :787:76
  wire [91:0]  d_opcodes_clr_1 = _GEN_15 ? _d_opcodes_clr_T_11[91:0] : 92'h0;	// src/main/scala/tilelink/Monitor.scala:773:34, :785:{25,70,88}, :787:{21,76}
  wire [270:0] _d_sizes_clr_T_11 = 271'hF << _GEN_8;	// src/main/scala/tilelink/Monitor.scala:677:76, :788:74
  wire [91:0]  d_sizes_clr_1 = _GEN_15 ? _d_sizes_clr_T_11[91:0] : 92'h0;	// src/main/scala/tilelink/Monitor.scala:774:34, :785:{25,70,88}, :788:{21,74}
  wire         same_cycle_resp_1 =
    _same_cycle_resp_T_3 & io_in_c_bits_opcode_0[2] & io_in_c_bits_opcode_0[1]
    & io_in_c_bits_source_0 == io_in_d_bits_source_0;	// src/main/scala/tilelink/Edges.scala:69:{36,40,51}, src/main/scala/tilelink/Monitor.scala:756:26, :792:{55,88,113}
  reg  [31:0]  watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  reg  [3:0]   inflight_2;	// src/main/scala/tilelink/Monitor.scala:825:27
  reg          d_first_counter_3;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_counter1_3 = d_first_counter_3 - 1'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire         d_first_3 = ~d_first_counter_3;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire         _GEN_16 =
    _d_first_T_3 & d_first_3 & io_in_d_bits_opcode_0[2] & ~(io_in_d_bits_opcode_0[1]);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:72:{36,40,43,52}, :232:25, src/main/scala/tilelink/Monitor.scala:831:{25,36}
  wire [3:0]   _GEN_17 = {2'h0, io_in_d_bits_sink_0};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [3:0]   d_set = _GEN_16 ? 4'h1 << _GEN_17 : 4'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Edges.scala:72:40, src/main/scala/tilelink/Monitor.scala:830:25, :831:{25,36,70}, :832:13
  wire [3:0]   _GEN_18 = {2'h0, io_in_e_bits_sink_0};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [3:0]   e_clr = io_in_e_valid_0 ? 4'h1 << _GEN_18 : 4'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:836:25, :837:71, :838:13
  `ifndef SYNTHESIS	// src/main/scala/tilelink/Monitor.scala:42:11
    always @(posedge clock) begin	// src/main/scala/tilelink/Monitor.scala:42:11
      automatic logic [7:0][2:0] _GEN_19 =
        '{3'h4, 3'h5, 3'h2, 3'h1, 3'h1, 3'h1, 3'h0, 3'h0};
      automatic logic [7:0][2:0] _GEN_20 =
        '{3'h4, 3'h4, 3'h2, 3'h1, 3'h1, 3'h1, 3'h0, 3'h0};
      automatic logic            _GEN_21 =
        ~(|(io_in_a_bits_source_0[4:3])) | io_in_a_bits_source_0[4:3] == 2'h1
        | _source_ok_T_12 | _source_ok_T_13 | _source_ok_T_14 | _source_ok_T_15
        | _source_ok_T_16 | _source_ok_T_17;	// src/main/scala/diplomacy/Parameters.scala:46:9, :54:{10,32}, src/main/scala/tilelink/Parameters.scala:1162:43
      automatic logic            _GEN_22 =
        io_in_a_bits_size_0 != 3'h7 & io_in_a_bits_address_0[31];	// src/main/scala/diplomacy/Parameters.scala:92:38, src/main/scala/tilelink/Parameters.scala:671:54
      automatic logic            _GEN_23 = _GEN_21 & _GEN_22;	// src/main/scala/tilelink/Monitor.scala:82:72, src/main/scala/tilelink/Parameters.scala:671:54, :1162:43
      automatic logic            _GEN_24 =
        io_in_a_valid_0 & io_in_a_bits_opcode_0 == 3'h6 & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :81:{25,54}
      automatic logic            _GEN_25 = io_in_a_bits_size_0 == 3'h6;	// src/main/scala/diplomacy/Parameters.scala:91:44
      automatic logic            _GEN_26 =
        (_source_ok_T_12 & _GEN_25 | _source_ok_T_15 & _GEN_25)
        & io_in_a_bits_address_0[31];	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:46:9, :91:44, src/main/scala/tilelink/Monitor.scala:83:78
      automatic logic            _GEN_27 = io_in_a_bits_param_0 > 3'h2;	// src/main/scala/tilelink/Bundles.scala:111:27
      automatic logic            _GEN_28 = io_in_a_bits_mask_0 != 64'hFFFFFFFFFFFFFFFF;	// src/main/scala/tilelink/Monitor.scala:88:31
      automatic logic            _GEN_29 =
        io_in_a_valid_0 & (&io_in_a_bits_opcode_0) & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :92:{25,53}
      automatic logic            _GEN_30 =
        io_in_a_valid_0 & io_in_a_bits_opcode_0 == 3'h4 & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :104:{25,45}
      automatic logic            _GEN_31 = io_in_a_bits_mask_0 != mask;	// src/main/scala/tilelink/Monitor.scala:110:30, src/main/scala/util/Misc.scala:222:10
      automatic logic            _GEN_32 =
        io_in_a_valid_0 & io_in_a_bits_opcode_0 == 3'h0 & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :114:{25,53}
      automatic logic            _GEN_33 =
        io_in_a_valid_0 & io_in_a_bits_opcode_0 == 3'h1 & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :122:{25,56}
      automatic logic            _GEN_34 =
        io_in_a_valid_0 & io_in_a_bits_opcode_0 == 3'h2 & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :130:{25,56}
      automatic logic            _GEN_35 =
        io_in_a_valid_0 & io_in_a_bits_opcode_0 == 3'h3 & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :138:{25,53}
      automatic logic            _GEN_36 =
        io_in_a_valid_0 & io_in_a_bits_opcode_0 == 3'h5 & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :146:{25,46}
      automatic logic            _GEN_37 = io_in_d_valid_0 & _GEN & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :49:11, :310:{25,52}
      automatic logic            _GEN_38 = io_in_d_bits_size_0[2:1] != 2'h3;	// src/main/scala/tilelink/Monitor.scala:312:27
      automatic logic            _GEN_39 =
        io_in_d_valid_0 & io_in_d_bits_opcode_0 == 3'h4 & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :49:11, :318:{25,47}
      automatic logic            _GEN_40 = io_in_d_bits_param_0 == 2'h2;	// src/main/scala/tilelink/Monitor.scala:323:28
      automatic logic            _GEN_41 =
        io_in_d_valid_0 & io_in_d_bits_opcode_0 == 3'h5 & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :49:11, :328:{25,51}
      automatic logic            _GEN_42 =
        ~io_in_d_bits_denied_0 | io_in_d_bits_corrupt_0;	// src/main/scala/tilelink/Monitor.scala:334:{15,30}
      automatic logic            _GEN_43 =
        io_in_d_valid_0 & io_in_d_bits_opcode_0 == 3'h0 & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :49:11, :338:{25,51}
      automatic logic            _GEN_44 =
        io_in_d_valid_0 & io_in_d_bits_opcode_0 == 3'h1 & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :49:11, :346:{25,55}
      automatic logic            _GEN_45 =
        io_in_d_valid_0 & io_in_d_bits_opcode_0 == 3'h2 & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :49:11, :354:{25,49}
      automatic logic            _GEN_46 = io_in_b_valid_0 & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :49:11
      automatic logic            _GEN_47 =
        io_in_c_valid_0 & io_in_c_bits_opcode_0 == 3'h4 & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :242:{25,50}
      automatic logic            _GEN_48 = io_in_c_bits_size_0[2:1] != 2'h3;	// src/main/scala/tilelink/Monitor.scala:245:30
      automatic logic            _GEN_49 =
        io_in_c_valid_0 & io_in_c_bits_opcode_0 == 3'h5 & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :251:{25,54}
      automatic logic            _GEN_50 =
        (~(|(io_in_c_bits_source_0[4:3])) | io_in_c_bits_source_0[4:3] == 2'h1
         | _source_ok_T_60 | _source_ok_T_61 | _source_ok_T_62 | _source_ok_T_63
         | _source_ok_T_64 | _source_ok_T_65) & io_in_c_bits_size_0 != 3'h7
        & io_in_c_bits_address_0[31];	// src/main/scala/diplomacy/Parameters.scala:46:9, :54:{10,32}, :92:38, src/main/scala/tilelink/Monitor.scala:260:78, src/main/scala/tilelink/Parameters.scala:671:54, :1162:43
      automatic logic            _GEN_51 =
        io_in_c_valid_0 & io_in_c_bits_opcode_0 == 3'h6 & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :259:{25,49}
      automatic logic            _GEN_52 = io_in_c_bits_size_0 == 3'h6;	// src/main/scala/diplomacy/Parameters.scala:91:44
      automatic logic            _GEN_53 =
        (_source_ok_T_60 & _GEN_52 | _source_ok_T_63 & _GEN_52)
        & io_in_c_bits_address_0[31];	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:46:9, :91:44, src/main/scala/tilelink/Monitor.scala:261:78
      automatic logic            _GEN_54 =
        io_in_c_valid_0 & (&io_in_c_bits_opcode_0) & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :269:{25,53}
      automatic logic            _GEN_55 =
        io_in_c_valid_0 & io_in_c_bits_opcode_0 == 3'h0 & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :278:{25,51}
      automatic logic            _GEN_56 =
        io_in_c_valid_0 & io_in_c_bits_opcode_0 == 3'h1 & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :286:{25,55}
      automatic logic            _GEN_57 =
        io_in_c_valid_0 & io_in_c_bits_opcode_0 == 3'h2 & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :293:{25,49}
      automatic logic            _GEN_58 = io_in_a_valid_0 & ~a_first & ~reset;	// src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:42:11, :389:{19,22}
      automatic logic            _GEN_59 = io_in_d_valid_0 & ~d_first & ~reset;	// src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:42:11, :49:11, :541:{19,22}
      automatic logic            _GEN_60 = io_in_b_valid_0 & ~b_first & ~reset;	// src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:42:11, :412:{19,22}
      automatic logic            _GEN_61 = io_in_c_valid_0 & ~c_first & ~reset;	// src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:42:11, :517:{19,22}
      automatic logic [22:0]     _GEN_62 = {18'h0, io_in_d_bits_source_0};	// src/main/scala/tilelink/Monitor.scala:658:26, :682:25
      automatic logic            _GEN_63 = _GEN_5 & same_cycle_resp & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :49:11, :671:71, :681:88, :684:30
      automatic logic            _GEN_64 = _GEN_5 & ~same_cycle_resp & ~reset;	// src/main/scala/tilelink/Monitor.scala:42:11, :49:11, :671:71, :681:88, :684:30
      automatic logic [3:0]      _GEN_65 = {1'h0, io_in_d_bits_size_0};	// src/main/scala/tilelink/Monitor.scala:691:36
      automatic logic [22:0]     _GEN_66;	// src/main/scala/tilelink/Monitor.scala:658:26
      automatic logic [22:0]     _GEN_67;	// src/main/scala/tilelink/Monitor.scala:682:25
      automatic logic [22:0]     _GEN_68;	// src/main/scala/tilelink/Monitor.scala:766:26
      automatic logic [22:0]     _GEN_69;	// src/main/scala/tilelink/Monitor.scala:793:25
      automatic logic [3:0]      _GEN_70;	// src/main/scala/tilelink/Monitor.scala:833:23
      automatic logic [3:0]      _GEN_71;	// src/main/scala/tilelink/Monitor.scala:839:35
      if (_GEN_24 & ~_GEN_23) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :81:54, :82:72
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel carries AcquireBlock type which is unexpected using diplomatic parameters (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_24 & ~_GEN_26) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :81:54, :83:78
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel carries AcquireBlock from a client which does not support Probe (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_24 & ~source_ok) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :81:54, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel AcquireBlock carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_24 & ~_mask_T) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :81:54, src/main/scala/util/Misc.scala:206:21
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel AcquireBlock smaller than a beat (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_24 & ~is_aligned) begin	// src/main/scala/tilelink/Edges.scala:22:24, src/main/scala/tilelink/Monitor.scala:42:11, :81:54
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel AcquireBlock address not aligned to size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_24 & _GEN_27) begin	// src/main/scala/tilelink/Bundles.scala:111:27, src/main/scala/tilelink/Monitor.scala:42:11, :81:54
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel AcquireBlock carries invalid grow param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_24 & _GEN_28) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :81:54, :88:31
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel AcquireBlock contains invalid mask (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_24 & io_in_a_bits_corrupt_0) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :81:54
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel AcquireBlock is corrupt (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_29 & ~_GEN_23) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :82:72, :92:53
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel carries AcquirePerm type which is unexpected using diplomatic parameters (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_29 & ~_GEN_26) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :83:78, :92:53
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel carries AcquirePerm from a client which does not support Probe (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_29 & ~source_ok) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :92:53, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel AcquirePerm carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_29 & ~_mask_T) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :92:53, src/main/scala/util/Misc.scala:206:21
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel AcquirePerm smaller than a beat (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_29 & ~is_aligned) begin	// src/main/scala/tilelink/Edges.scala:22:24, src/main/scala/tilelink/Monitor.scala:42:11, :92:53
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel AcquirePerm address not aligned to size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_29 & _GEN_27) begin	// src/main/scala/tilelink/Bundles.scala:111:27, src/main/scala/tilelink/Monitor.scala:42:11, :92:53
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel AcquirePerm carries invalid grow param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_29 & ~(|io_in_a_bits_param_0)) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :92:53, :99:31
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel AcquirePerm requests NtoB (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_29 & _GEN_28) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :88:31, :92:53
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel AcquirePerm contains invalid mask (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_29 & io_in_a_bits_corrupt_0) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :92:53
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel AcquirePerm is corrupt (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_30 & ~_GEN_21) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :104:45, src/main/scala/tilelink/Parameters.scala:1162:43
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel carries Get type which master claims it can't emit (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_30 & ~_GEN_22) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :104:45, src/main/scala/tilelink/Parameters.scala:671:54
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel carries Get type which slave claims it can't support (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_30 & ~source_ok) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :104:45, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel Get carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_30 & ~is_aligned) begin	// src/main/scala/tilelink/Edges.scala:22:24, src/main/scala/tilelink/Monitor.scala:42:11, :104:45
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel Get address not aligned to size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_30 & (|io_in_a_bits_param_0)) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :99:31, :104:45
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel Get carries invalid param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_30 & _GEN_31) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :104:45, :110:30
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel Get contains invalid mask (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_30 & io_in_a_bits_corrupt_0) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :104:45
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel Get is corrupt (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_32 & ~_GEN_23) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :82:72, :114:53
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel carries PutFull type which is unexpected using diplomatic parameters (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_32 & ~source_ok) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :114:53, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel PutFull carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_32 & ~is_aligned) begin	// src/main/scala/tilelink/Edges.scala:22:24, src/main/scala/tilelink/Monitor.scala:42:11, :114:53
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel PutFull address not aligned to size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_32 & (|io_in_a_bits_param_0)) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :99:31, :114:53
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel PutFull carries invalid param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_32 & _GEN_31) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :110:30, :114:53
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel PutFull contains invalid mask (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_33 & ~_GEN_23) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :82:72, :122:56
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel carries PutPartial type which is unexpected using diplomatic parameters (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_33 & ~source_ok) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :122:56, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel PutPartial carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_33 & ~is_aligned) begin	// src/main/scala/tilelink/Edges.scala:22:24, src/main/scala/tilelink/Monitor.scala:42:11, :122:56
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel PutPartial address not aligned to size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_33 & (|io_in_a_bits_param_0)) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :99:31, :122:56
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel PutPartial carries invalid param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_33 & (|(io_in_a_bits_mask_0 & ~mask))) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :122:56, :127:{31,33,40}, src/main/scala/util/Misc.scala:222:10
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel PutPartial contains invalid mask (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_34) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :130:56
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel carries Arithmetic type which is unexpected using diplomatic parameters (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_34 & ~source_ok) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :130:56, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel Arithmetic carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_34 & ~is_aligned) begin	// src/main/scala/tilelink/Edges.scala:22:24, src/main/scala/tilelink/Monitor.scala:42:11, :130:56
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel Arithmetic address not aligned to size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_34 & io_in_a_bits_param_0 > 3'h4) begin	// src/main/scala/tilelink/Bundles.scala:141:33, src/main/scala/tilelink/Monitor.scala:42:11, :130:56
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel Arithmetic carries invalid opcode param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_34 & _GEN_31) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :110:30, :130:56
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel Arithmetic contains invalid mask (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_35) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :138:53
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel carries Logical type which is unexpected using diplomatic parameters (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_35 & ~source_ok) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :138:53, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel Logical carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_35 & ~is_aligned) begin	// src/main/scala/tilelink/Edges.scala:22:24, src/main/scala/tilelink/Monitor.scala:42:11, :138:53
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel Logical address not aligned to size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_35 & io_in_a_bits_param_0[2]) begin	// src/main/scala/tilelink/Bundles.scala:148:30, src/main/scala/tilelink/Monitor.scala:42:11, :138:53
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel Logical carries invalid opcode param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_35 & _GEN_31) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :110:30, :138:53
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel Logical contains invalid mask (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_36) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :146:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel carries Hint type which is unexpected using diplomatic parameters (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_36 & ~source_ok) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :146:46, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel Hint carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_36 & ~is_aligned) begin	// src/main/scala/tilelink/Edges.scala:22:24, src/main/scala/tilelink/Monitor.scala:42:11, :146:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel Hint address not aligned to size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_36 & (|(io_in_a_bits_param_0[2:1]))) begin	// src/main/scala/tilelink/Bundles.scala:161:28, src/main/scala/tilelink/Monitor.scala:42:11, :146:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel Hint carries invalid opcode param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_36 & _GEN_31) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :110:30, :146:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel Hint contains invalid mask (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_36 & io_in_a_bits_corrupt_0) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :146:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel Hint is corrupt (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (io_in_d_valid_0 & ~reset & (&io_in_d_bits_opcode_0)) begin	// src/main/scala/tilelink/Bundles.scala:45:24, src/main/scala/tilelink/Monitor.scala:42:11, :49:11
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel has invalid opcode (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_37 & ~source_ok_1) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :310:52, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel ReleaseAck carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_37 & _GEN_38) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :310:52, :312:27
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel ReleaseAck smaller than a beat (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_37 & (|io_in_d_bits_param_0)) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :310:52, :313:28
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel ReleaseeAck carries invalid param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_37 & io_in_d_bits_corrupt_0) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :310:52
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel ReleaseAck is corrupt (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_37 & io_in_d_bits_denied_0) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :310:52
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel ReleaseAck is denied (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_39 & ~source_ok_1) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :318:47, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel Grant carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_39 & _GEN_38) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :312:27, :318:47
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel Grant smaller than a beat (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_39 & (&io_in_d_bits_param_0)) begin	// src/main/scala/tilelink/Bundles.scala:105:26, src/main/scala/tilelink/Monitor.scala:49:11, :318:47
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel Grant carries invalid cap param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_39 & _GEN_40) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :318:47, :323:28
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel Grant carries toN param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_39 & io_in_d_bits_corrupt_0) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :318:47
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel Grant is corrupt (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_41 & ~source_ok_1) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :328:51, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel GrantData carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_41 & _GEN_38) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :312:27, :328:51
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel GrantData smaller than a beat (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_41 & (&io_in_d_bits_param_0)) begin	// src/main/scala/tilelink/Bundles.scala:105:26, src/main/scala/tilelink/Monitor.scala:49:11, :328:51
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel GrantData carries invalid cap param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_41 & _GEN_40) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :323:28, :328:51
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel GrantData carries toN param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_41 & ~_GEN_42) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :328:51, :334:30
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel GrantData is denied but not corrupt (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_43 & ~source_ok_1) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :338:51, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel AccessAck carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_43 & (|io_in_d_bits_param_0)) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :313:28, :338:51
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel AccessAck carries invalid param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_43 & io_in_d_bits_corrupt_0) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :338:51
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel AccessAck is corrupt (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_44 & ~source_ok_1) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :346:55, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel AccessAckData carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_44 & (|io_in_d_bits_param_0)) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :313:28, :346:55
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel AccessAckData carries invalid param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_44 & ~_GEN_42) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :334:30, :346:55
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel AccessAckData is denied but not corrupt (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_45 & ~source_ok_1) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :354:49, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel HintAck carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_45 & (|io_in_d_bits_param_0)) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :313:28, :354:49
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel HintAck carries invalid param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_45 & io_in_d_bits_corrupt_0) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :354:49
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel HintAck is corrupt (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_46
          & ~((_legal_source_T_12 | _legal_source_T_15)
              & io_in_b_bits_address_0[31])) begin	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:46:9, src/main/scala/tilelink/Monitor.scala:49:11, :168:75
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'B' channel carries Probe type which is unexpected using diplomatic parameters (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_46 & ~(io_in_b_bits_address_0[31])) begin	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/Monitor.scala:49:11
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'B' channel Probe carries unmanaged address (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_46 & ~legal_source) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :165:113
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'B' channel Probe carries source that is not first source (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_46 & ~is_aligned_1) begin	// src/main/scala/tilelink/Edges.scala:22:24, src/main/scala/tilelink/Monitor.scala:49:11
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'B' channel Probe address not aligned to size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_46 & (&io_in_b_bits_param_0)) begin	// src/main/scala/tilelink/Bundles.scala:105:26, src/main/scala/tilelink/Monitor.scala:49:11
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'B' channel Probe carries invalid cap param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_47 & ~(io_in_c_bits_address_0[31])) begin	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/Monitor.scala:42:11, :242:50
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel ProbeAck carries unmanaged address (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_47 & ~source_ok_2) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :242:50, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel ProbeAck carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_47 & _GEN_48) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :242:50, :245:30
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel ProbeAck smaller than a beat (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_47 & ~is_aligned_2) begin	// src/main/scala/tilelink/Edges.scala:22:24, src/main/scala/tilelink/Monitor.scala:42:11, :242:50
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel ProbeAck address not aligned to size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_47 & (&(io_in_c_bits_param_0[2:1]))) begin	// src/main/scala/tilelink/Bundles.scala:123:29, src/main/scala/tilelink/Monitor.scala:42:11, :242:50
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel ProbeAck carries invalid report param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_47 & io_in_c_bits_corrupt_0) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :242:50
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel ProbeAck is corrupt (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_49 & ~(io_in_c_bits_address_0[31])) begin	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/Monitor.scala:42:11, :251:54
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel ProbeAckData carries unmanaged address (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_49 & ~source_ok_2) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :251:54, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel ProbeAckData carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_49 & _GEN_48) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :245:30, :251:54
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel ProbeAckData smaller than a beat (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_49 & ~is_aligned_2) begin	// src/main/scala/tilelink/Edges.scala:22:24, src/main/scala/tilelink/Monitor.scala:42:11, :251:54
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel ProbeAckData address not aligned to size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_49 & (&(io_in_c_bits_param_0[2:1]))) begin	// src/main/scala/tilelink/Bundles.scala:123:29, src/main/scala/tilelink/Monitor.scala:42:11, :251:54
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel ProbeAckData carries invalid report param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_51 & ~_GEN_50) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :259:49, :260:78, src/main/scala/tilelink/Parameters.scala:671:54
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel carries Release type unsupported by manager (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_51 & ~_GEN_53) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :259:49, :261:78
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel carries Release from a client which does not support Probe (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_51 & ~source_ok_2) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :259:49, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel Release carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_51 & _GEN_48) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :245:30, :259:49
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel Release smaller than a beat (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_51 & ~is_aligned_2) begin	// src/main/scala/tilelink/Edges.scala:22:24, src/main/scala/tilelink/Monitor.scala:42:11, :259:49
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel Release address not aligned to size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_51 & (&(io_in_c_bits_param_0[2:1]))) begin	// src/main/scala/tilelink/Bundles.scala:123:29, src/main/scala/tilelink/Monitor.scala:42:11, :259:49
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel Release carries invalid report param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_51 & io_in_c_bits_corrupt_0) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :259:49
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel Release is corrupt (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_54 & ~_GEN_50) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :260:78, :269:53, src/main/scala/tilelink/Parameters.scala:671:54
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel carries ReleaseData type unsupported by manager (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_54 & ~_GEN_53) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :261:78, :269:53
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel carries Release from a client which does not support Probe (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_54 & ~source_ok_2) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :269:53, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel ReleaseData carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_54 & _GEN_48) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :245:30, :269:53
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel ReleaseData smaller than a beat (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_54 & ~is_aligned_2) begin	// src/main/scala/tilelink/Edges.scala:22:24, src/main/scala/tilelink/Monitor.scala:42:11, :269:53
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel ReleaseData address not aligned to size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_54 & (&(io_in_c_bits_param_0[2:1]))) begin	// src/main/scala/tilelink/Bundles.scala:123:29, src/main/scala/tilelink/Monitor.scala:42:11, :269:53
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel ReleaseData carries invalid report param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_55 & ~(io_in_c_bits_address_0[31])) begin	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/Monitor.scala:42:11, :278:51
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel AccessAck carries unmanaged address (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_55 & ~source_ok_2) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :278:51, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel AccessAck carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_55 & ~is_aligned_2) begin	// src/main/scala/tilelink/Edges.scala:22:24, src/main/scala/tilelink/Monitor.scala:42:11, :278:51
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel AccessAck address not aligned to size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_55 & (|io_in_c_bits_param_0)) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :278:51, :282:31
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel AccessAck carries invalid param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_55 & io_in_c_bits_corrupt_0) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :278:51
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel AccessAck is corrupt (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_56 & ~(io_in_c_bits_address_0[31])) begin	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/Monitor.scala:42:11, :286:55
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel AccessAckData carries unmanaged address (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_56 & ~source_ok_2) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :286:55, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel AccessAckData carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_56 & ~is_aligned_2) begin	// src/main/scala/tilelink/Edges.scala:22:24, src/main/scala/tilelink/Monitor.scala:42:11, :286:55
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel AccessAckData address not aligned to size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_56 & (|io_in_c_bits_param_0)) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :282:31, :286:55
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel AccessAckData carries invalid param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_57 & ~(io_in_c_bits_address_0[31])) begin	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/Monitor.scala:42:11, :293:49
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel HintAck carries unmanaged address (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_57 & ~source_ok_2) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :293:49, src/main/scala/tilelink/Parameters.scala:1126:46
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel HintAck carries invalid source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_57 & ~is_aligned_2) begin	// src/main/scala/tilelink/Edges.scala:22:24, src/main/scala/tilelink/Monitor.scala:42:11, :293:49
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel HintAck address not aligned to size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_57 & (|io_in_c_bits_param_0)) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :282:31, :293:49
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel HintAck carries invalid param (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_57 & io_in_c_bits_corrupt_0) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :293:49
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel HintAck is corrupt (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_58 & io_in_a_bits_opcode_0 != opcode) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :384:22, :389:19, :390:32
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel opcode changed within multibeat operation (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_58 & io_in_a_bits_param_0 != param) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :385:22, :389:19, :391:32
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel param changed within multibeat operation (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_58 & io_in_a_bits_size_0 != size) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :386:22, :389:19, :392:32
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel size changed within multibeat operation (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_58 & io_in_a_bits_source_0 != source) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :387:22, :389:19, :393:32
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel source changed within multibeat operation (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_58 & io_in_a_bits_address_0 != address) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :388:22, :389:19, :394:32
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel address changed with multibeat operation (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_59 & io_in_d_bits_opcode_0 != opcode_1) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :535:22, :541:19, :542:29
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel opcode changed within multibeat operation (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_59 & io_in_d_bits_param_0 != param_1) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :536:22, :541:19, :543:29
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel param changed within multibeat operation (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_59 & io_in_d_bits_size_0 != size_1) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :537:22, :541:19, :544:29
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel size changed within multibeat operation (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_59 & io_in_d_bits_source_0 != source_1) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :538:22, :541:19, :545:29
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel source changed within multibeat operation (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_59 & io_in_d_bits_sink_0 != sink) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :539:22, :541:19, :546:29
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel sink changed with multibeat operation (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_59 & io_in_d_bits_denied_0 != denied) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :540:22, :541:19, :547:29
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel denied changed with multibeat operation (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_60 & io_in_b_bits_param_0 != param_2) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :408:22, :412:19, :414:32
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'B' channel param changed within multibeat operation (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_60 & io_in_b_bits_source_0 != source_2) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :410:22, :412:19, :416:32
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'B' channel source changed within multibeat operation (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_60 & io_in_b_bits_address_0 != address_1) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :411:22, :412:19, :417:32
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'B' channel addresss changed with multibeat operation (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_61 & io_in_c_bits_opcode_0 != opcode_3) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :512:22, :517:19, :518:32
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel opcode changed within multibeat operation (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_61 & io_in_c_bits_param_0 != param_3) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :513:22, :517:19, :519:32
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel param changed within multibeat operation (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_61 & io_in_c_bits_size_0 != size_3) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :514:22, :517:19, :520:32
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel size changed within multibeat operation (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_61 & io_in_c_bits_source_0 != source_3) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :515:22, :517:19, :521:32
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel source changed within multibeat operation (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      if (_GEN_61 & io_in_c_bits_address_0 != address_2) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :516:22, :517:19, :522:32
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel address changed with multibeat operation (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      _GEN_66 = inflight >> io_in_a_bits_source_0;	// src/main/scala/tilelink/Monitor.scala:611:27, :658:26
      if (_GEN_2 & ~reset & _GEN_66[0]) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :652:25, :658:26
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'A' channel re-used a source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      _GEN_67 = inflight >> _GEN_62;	// src/main/scala/tilelink/Monitor.scala:611:27, :682:25
      if (_GEN_5 & ~reset & ~(_GEN_67[0] | same_cycle_resp)) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :49:11, :671:71, :681:88, :682:{25,49}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel acknowledged for nothing inflight (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_63
          & ~(io_in_d_bits_opcode_0 == _GEN_20[io_in_a_bits_opcode_0]
              | io_in_d_bits_opcode_0 == _GEN_19[io_in_a_bits_opcode_0])) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :684:30, :685:{38,77}, :686:39
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel contains improper opcode response (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_63 & io_in_a_bits_size_0 != io_in_d_bits_size_0) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :684:30, :687:36
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel contains improper response size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_64
          & ~(io_in_d_bits_opcode_0 == _GEN_20[a_opcode_lookup[2:0]]
              | io_in_d_bits_opcode_0 == _GEN_19[a_opcode_lookup[2:0]])) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :632:35, :684:30, :689:{38,72}, :690:38
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel contains improper opcode response (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_64 & _GEN_65 != a_size_lookup) begin	// src/main/scala/tilelink/Monitor.scala:49:11, :636:33, :684:30, :691:36
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel contains improper response size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_4 & a_first_1 & io_in_a_valid_0
          & io_in_a_bits_source_0 == io_in_d_bits_source_0 & ~d_release_ack & ~reset
          & ~(~io_in_d_ready_0 | io_in_a_ready_0)) begin	// src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:42:11, :49:11, :670:46, :671:{26,74}, :694:{36,47,65,90,116}, :695:{15,32}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: ready check\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (~reset & ~(a_set_wo_ready != d_clr_wo_ready | a_set_wo_ready == 23'h0)) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :49:11, :624:34, :662:34, :699:{29,48,67}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'A' and 'D' concurrent, despite minlatency 1 (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (~reset
          & ~(inflight == 23'h0 | _plusarg_reader_out == 32'h0
              | watchdog < _plusarg_reader_out)) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :611:27, :706:27, :709:{26,30,39,47,59}, src/main/scala/util/PlusArg.scala:80:11
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: TileLink timeout expired (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      _GEN_68 = inflight_1 >> io_in_c_bits_source_0;	// src/main/scala/tilelink/Monitor.scala:723:35, :766:26
      if (_GEN_11 & ~reset & _GEN_68[0]) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :760:{25,36}, :766:26
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'C' channel re-used a source ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      _GEN_69 = inflight_1 >> _GEN_62;	// src/main/scala/tilelink/Monitor.scala:682:25, :723:35, :793:25
      if (_GEN_14 & ~reset & ~(_GEN_69[0] | same_cycle_resp_1)) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :49:11, :781:71, :792:88, :793:{25,49}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel acknowledged for nothing inflight (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_14 & same_cycle_resp_1 & ~reset
          & io_in_d_bits_size_0 != io_in_c_bits_size_0) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :49:11, :781:71, :792:88, :794:30, :795:36
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel contains improper response size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_14 & ~same_cycle_resp_1 & ~reset & _GEN_65 != c_size_lookup) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :49:11, :691:36, :745:35, :781:71, :792:88, :794:30, :797:36
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel contains improper response size (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (_GEN_13 & c_first_1 & io_in_c_valid_0
          & io_in_c_bits_source_0 == io_in_d_bits_source_0 & d_release_ack_1
          & ~c_probe_ack & ~reset & ~(~io_in_d_ready_0 | io_in_c_ready_0)) begin	// src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:42:11, :49:11, :695:15, :769:71, :780:46, :781:26, :801:{36,47,65,90,116,133,136}, :802:32
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: ready check\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if ((|c_set_wo_ready) & ~reset & c_set_wo_ready == d_clr_wo_ready_1) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :49:11, :736:34, :772:34, :806:28, :807:31
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'C' and 'D' concurrent, despite minlatency 1 (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      if (~reset
          & ~(inflight_1 == 23'h0 | _plusarg_reader_1_out == 32'h0
              | watchdog_1 < _plusarg_reader_1_out)) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :723:35, :815:27, :818:{26,30,39,47,59}, src/main/scala/util/PlusArg.scala:80:11
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: TileLink timeout expired (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
      _GEN_70 = inflight_2 >> _GEN_17;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:825:27, :833:23
      if (_GEN_16 & ~reset & _GEN_70[0]) begin	// src/main/scala/tilelink/Edges.scala:72:40, src/main/scala/tilelink/Monitor.scala:42:11, :49:11, :831:{25,36}, :833:23
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $error("Assertion failed: 'D' channel re-used a sink ID (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:49 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:49:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:49:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:49:11
      end
      _GEN_71 = (d_set | inflight_2) >> _GEN_18;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:825:27, :830:25, :839:{24,35}
      if (io_in_e_valid_0 & ~reset & ~(_GEN_71[0])) begin	// src/main/scala/tilelink/Monitor.scala:42:11, :839:35
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $error("Assertion failed: 'E' channel acknowledged for nothing inflight (connected at src/main/scala/subsystem/BankedL2Params.scala:60:27)\n    at Monitor.scala:42 assert(cond, message)\n");	// src/main/scala/tilelink/Monitor.scala:42:11
        if (`STOP_COND_)	// src/main/scala/tilelink/Monitor.scala:42:11
          $fatal;	// src/main/scala/tilelink/Monitor.scala:42:11
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      b_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      c_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 23'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 92'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 92'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 23'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_opcodes_1 <= 92'h0;	// src/main/scala/tilelink/Monitor.scala:724:35
      inflight_sizes_1 <= 92'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      c_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_2 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      inflight_2 <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:825:27
      d_first_counter_3 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        a_first_counter <= ~a_first & a_first_counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28, :232:25, :237:21
        a_first_counter_1 <= ~a_first_1 & a_first_counter1_1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28, :232:25, :237:21
      end
      if (_d_first_T_3) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        d_first_counter <= ~d_first & d_first_counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28, :232:25, :237:21
        d_first_counter_1 <= ~d_first_1 & d_first_counter1_1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28, :232:25, :237:21
        d_first_counter_2 <= ~d_first_2 & d_first_counter1_2;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28, :232:25, :237:21
        d_first_counter_3 <= ~d_first_3 & d_first_counter1_3;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28, :232:25, :237:21
      end
      if (b_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:234:22
        b_first_counter <= ~b_first & b_first_counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28, :232:25, :237:21
      if (_c_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        c_first_counter <= ~c_first & c_first_counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28, :232:25, :237:21
        c_first_counter_1 <= ~c_first_1 & c_first_counter1_1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28, :232:25, :237:21
      end
      inflight <= (inflight | a_set) & ~d_clr;	// src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :661:34, :702:{27,36,38}
      inflight_opcodes <= (inflight_opcodes | a_opcodes_set) & ~d_opcodes_clr;	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :665:33, :703:{43,60,62}
      inflight_sizes <= (inflight_sizes | a_sizes_set) & ~d_sizes_clr;	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :667:31, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_3)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= (inflight_1 | c_set) & ~d_clr_1;	// src/main/scala/tilelink/Monitor.scala:723:35, :735:34, :771:34, :811:{35,44,46}
      inflight_opcodes_1 <= (inflight_opcodes_1 | c_opcodes_set) & ~d_opcodes_clr_1;	// src/main/scala/tilelink/Monitor.scala:724:35, :737:34, :773:34, :812:{43,60,62}
      inflight_sizes_1 <= (inflight_sizes_1 | c_sizes_set) & ~d_sizes_clr_1;	// src/main/scala/tilelink/Monitor.scala:725:35, :738:34, :774:34, :813:{41,56,58}
      if (_c_first_T_1 | _d_first_T_3)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:821:25
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      else	// src/main/scala/tilelink/Monitor.scala:821:25
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight_2 <= (inflight_2 | d_set) & ~e_clr;	// src/main/scala/tilelink/Monitor.scala:825:27, :830:25, :836:25, :844:{27,36,38}
    end
    if (_a_first_T_1 & a_first) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode_0;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param_0;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size_0;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source_0;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address_0;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_3 & d_first) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode_0;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param_0;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size_0;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source_0;	// src/main/scala/tilelink/Monitor.scala:538:22
      sink <= io_in_d_bits_sink_0;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied_0;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
    if (b_first_done & b_first) begin	// src/main/scala/tilelink/Edges.scala:232:25, :234:22, src/main/scala/tilelink/Monitor.scala:419:18
      param_2 <= io_in_b_bits_param_0;	// src/main/scala/tilelink/Monitor.scala:408:22
      source_2 <= io_in_b_bits_source_0;	// src/main/scala/tilelink/Monitor.scala:410:22
      address_1 <= io_in_b_bits_address_0;	// src/main/scala/tilelink/Monitor.scala:411:22
    end
    if (_c_first_T_1 & c_first) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:524:18
      opcode_3 <= io_in_c_bits_opcode_0;	// src/main/scala/tilelink/Monitor.scala:512:22
      param_3 <= io_in_c_bits_param_0;	// src/main/scala/tilelink/Monitor.scala:513:22
      size_3 <= io_in_c_bits_size_0;	// src/main/scala/tilelink/Monitor.scala:514:22
      source_3 <= io_in_c_bits_source_0;	// src/main/scala/tilelink/Monitor.scala:515:22
      address_2 <= io_in_c_bits_address_0;	// src/main/scala/tilelink/Monitor.scala:516:22
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:20];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h15; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        a_first_counter = _RANDOM[5'h0][0];	// src/main/scala/tilelink/Edges.scala:230:27
        opcode = _RANDOM[5'h0][3:1];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/Monitor.scala:384:22
        param = _RANDOM[5'h0][6:4];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/Monitor.scala:385:22
        size = _RANDOM[5'h0][9:7];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/Monitor.scala:386:22
        source = _RANDOM[5'h0][14:10];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/Monitor.scala:387:22
        address = {_RANDOM[5'h0][31:15], _RANDOM[5'h1][14:0]};	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/Monitor.scala:388:22
        d_first_counter = _RANDOM[5'h1][15];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/Monitor.scala:388:22
        opcode_1 = _RANDOM[5'h1][18:16];	// src/main/scala/tilelink/Monitor.scala:388:22, :535:22
        param_1 = _RANDOM[5'h1][20:19];	// src/main/scala/tilelink/Monitor.scala:388:22, :536:22
        size_1 = _RANDOM[5'h1][23:21];	// src/main/scala/tilelink/Monitor.scala:388:22, :537:22
        source_1 = _RANDOM[5'h1][28:24];	// src/main/scala/tilelink/Monitor.scala:388:22, :538:22
        sink = _RANDOM[5'h1][30:29];	// src/main/scala/tilelink/Monitor.scala:388:22, :539:22
        denied = _RANDOM[5'h1][31];	// src/main/scala/tilelink/Monitor.scala:388:22, :540:22
        b_first_counter = _RANDOM[5'h2][0];	// src/main/scala/tilelink/Edges.scala:230:27
        param_2 = _RANDOM[5'h2][5:4];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/Monitor.scala:408:22
        source_2 = _RANDOM[5'h2][13:9];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/Monitor.scala:410:22
        address_1 = {_RANDOM[5'h2][31:14], _RANDOM[5'h3][13:0]};	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/Monitor.scala:411:22
        c_first_counter = _RANDOM[5'h3][14];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/Monitor.scala:411:22
        opcode_3 = _RANDOM[5'h3][17:15];	// src/main/scala/tilelink/Monitor.scala:411:22, :512:22
        param_3 = _RANDOM[5'h3][20:18];	// src/main/scala/tilelink/Monitor.scala:411:22, :513:22
        size_3 = _RANDOM[5'h3][23:21];	// src/main/scala/tilelink/Monitor.scala:411:22, :514:22
        source_3 = _RANDOM[5'h3][28:24];	// src/main/scala/tilelink/Monitor.scala:411:22, :515:22
        address_2 = {_RANDOM[5'h3][31:29], _RANDOM[5'h4][28:0]};	// src/main/scala/tilelink/Monitor.scala:411:22, :516:22
        inflight = {_RANDOM[5'h4][31:29], _RANDOM[5'h5][19:0]};	// src/main/scala/tilelink/Monitor.scala:516:22, :611:27
        inflight_opcodes =
          {_RANDOM[5'h5][31:20], _RANDOM[5'h6], _RANDOM[5'h7], _RANDOM[5'h8][15:0]};	// src/main/scala/tilelink/Monitor.scala:611:27, :613:35
        inflight_sizes =
          {_RANDOM[5'h8][31:16], _RANDOM[5'h9], _RANDOM[5'hA], _RANDOM[5'hB][11:0]};	// src/main/scala/tilelink/Monitor.scala:613:35, :615:33
        a_first_counter_1 = _RANDOM[5'hB][12];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/Monitor.scala:615:33
        d_first_counter_1 = _RANDOM[5'hB][13];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/Monitor.scala:615:33
        watchdog = {_RANDOM[5'hB][31:14], _RANDOM[5'hC][13:0]};	// src/main/scala/tilelink/Monitor.scala:615:33, :706:27
        inflight_1 = {_RANDOM[5'hC][31:14], _RANDOM[5'hD][4:0]};	// src/main/scala/tilelink/Monitor.scala:706:27, :723:35
        inflight_opcodes_1 =
          {_RANDOM[5'hD][31:5], _RANDOM[5'hE], _RANDOM[5'hF], _RANDOM[5'h10][0]};	// src/main/scala/tilelink/Monitor.scala:723:35, :724:35
        inflight_sizes_1 = {_RANDOM[5'h10][31:1], _RANDOM[5'h11], _RANDOM[5'h12][28:0]};	// src/main/scala/tilelink/Monitor.scala:724:35, :725:35
        c_first_counter_1 = _RANDOM[5'h12][29];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/Monitor.scala:725:35
        d_first_counter_2 = _RANDOM[5'h12][30];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/Monitor.scala:725:35
        watchdog_1 = {_RANDOM[5'h12][31], _RANDOM[5'h13][30:0]};	// src/main/scala/tilelink/Monitor.scala:725:35, :815:27
        inflight_2 = {_RANDOM[5'h13][31], _RANDOM[5'h14][2:0]};	// src/main/scala/tilelink/Monitor.scala:815:27, :825:27
        d_first_counter_3 = _RANDOM[5'h14][3];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/Monitor.scala:825:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

