// Seed: 2444306033
module module_0;
  wire id_1;
  wire id_3;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1,
    output wire  id_2
);
  always id_0 <= 1;
  module_0 modCall_1 ();
  assign id_0 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    if (1) id_4 <= id_3;
  end
  module_0 modCall_1 ();
  wire id_7;
endmodule
