Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jan 17 05:20:45 2022
| Host         : YNB running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file tetris_timing_summary_routed.rpt -pb tetris_timing_summary_routed.pb -rpx tetris_timing_summary_routed.rpx -warn_on_violation
| Design       : tetris
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1627)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3578)
5. checking no_input_delay (5)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1627)
---------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: divs/div_reg[12]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: divs/div_reg[1]/Q (HIGH)

 There are 1275 register/latch pins with no clock driven by root clock pin: divs/div_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: music_inst/sc/clk_cnt_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3578)
---------------------------------------------------
 There are 3578 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.471        0.000                      0                  799        0.174        0.000                      0                  799        4.500        0.000                       0                   480  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.471        0.000                      0                  799        0.174        0.000                      0                  799        4.500        0.000                       0                   480  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 1.048ns (14.883%)  route 5.994ns (85.117%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.541     5.062    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  music_inst/cd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  music_inst/cd/counter_reg[8]/Q
                         net (fo=2, routed)           0.672     6.190    music_inst/cd/counter[8]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.314 f  music_inst/cd/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.427     6.742    music_inst/cd/counter[0]_i_7__2_n_1
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  music_inst/cd/counter[0]_i_5__2/O
                         net (fo=1, routed)           0.945     7.811    music_inst/cd/counter[0]_i_5__2_n_1
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.935 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.706     8.640    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.764 r  music_inst/cd/n_0_19522_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.507    10.271    n_0_19522_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.367 r  n_0_19522_BUFG_inst/O
                         net (fo=35, routed)          1.736    12.104    music_inst/cd/n_0_19522_BUFG
    SLICE_X43Y69         FDRE                                         r  music_inst/cd/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.426    14.767    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y69         FDRE                                         r  music_inst/cd/counter_reg[1]/C
                         clock pessimism              0.272    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X43Y69         FDRE (Setup_fdre_C_R)       -0.429    14.575    music_inst/cd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 1.048ns (14.883%)  route 5.994ns (85.117%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.541     5.062    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  music_inst/cd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  music_inst/cd/counter_reg[8]/Q
                         net (fo=2, routed)           0.672     6.190    music_inst/cd/counter[8]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.314 f  music_inst/cd/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.427     6.742    music_inst/cd/counter[0]_i_7__2_n_1
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  music_inst/cd/counter[0]_i_5__2/O
                         net (fo=1, routed)           0.945     7.811    music_inst/cd/counter[0]_i_5__2_n_1
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.935 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.706     8.640    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.764 r  music_inst/cd/n_0_19522_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.507    10.271    n_0_19522_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.367 r  n_0_19522_BUFG_inst/O
                         net (fo=35, routed)          1.736    12.104    music_inst/cd/n_0_19522_BUFG
    SLICE_X43Y69         FDRE                                         r  music_inst/cd/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.426    14.767    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y69         FDRE                                         r  music_inst/cd/counter_reg[2]/C
                         clock pessimism              0.272    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X43Y69         FDRE (Setup_fdre_C_R)       -0.429    14.575    music_inst/cd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 1.048ns (14.883%)  route 5.994ns (85.117%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.541     5.062    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  music_inst/cd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  music_inst/cd/counter_reg[8]/Q
                         net (fo=2, routed)           0.672     6.190    music_inst/cd/counter[8]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.314 f  music_inst/cd/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.427     6.742    music_inst/cd/counter[0]_i_7__2_n_1
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  music_inst/cd/counter[0]_i_5__2/O
                         net (fo=1, routed)           0.945     7.811    music_inst/cd/counter[0]_i_5__2_n_1
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.935 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.706     8.640    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.764 r  music_inst/cd/n_0_19522_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.507    10.271    n_0_19522_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.367 r  n_0_19522_BUFG_inst/O
                         net (fo=35, routed)          1.736    12.104    music_inst/cd/n_0_19522_BUFG
    SLICE_X43Y69         FDRE                                         r  music_inst/cd/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.426    14.767    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y69         FDRE                                         r  music_inst/cd/counter_reg[3]/C
                         clock pessimism              0.272    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X43Y69         FDRE (Setup_fdre_C_R)       -0.429    14.575    music_inst/cd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 1.048ns (14.883%)  route 5.994ns (85.117%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.541     5.062    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  music_inst/cd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  music_inst/cd/counter_reg[8]/Q
                         net (fo=2, routed)           0.672     6.190    music_inst/cd/counter[8]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.314 f  music_inst/cd/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.427     6.742    music_inst/cd/counter[0]_i_7__2_n_1
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  music_inst/cd/counter[0]_i_5__2/O
                         net (fo=1, routed)           0.945     7.811    music_inst/cd/counter[0]_i_5__2_n_1
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.935 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.706     8.640    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.764 r  music_inst/cd/n_0_19522_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.507    10.271    n_0_19522_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.367 r  n_0_19522_BUFG_inst/O
                         net (fo=35, routed)          1.736    12.104    music_inst/cd/n_0_19522_BUFG
    SLICE_X43Y69         FDRE                                         r  music_inst/cd/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.426    14.767    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y69         FDRE                                         r  music_inst/cd/counter_reg[4]/C
                         clock pessimism              0.272    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X43Y69         FDRE (Setup_fdre_C_R)       -0.429    14.575    music_inst/cd/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 1.048ns (14.887%)  route 5.992ns (85.113%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.541     5.062    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  music_inst/cd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  music_inst/cd/counter_reg[8]/Q
                         net (fo=2, routed)           0.672     6.190    music_inst/cd/counter[8]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.314 f  music_inst/cd/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.427     6.742    music_inst/cd/counter[0]_i_7__2_n_1
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  music_inst/cd/counter[0]_i_5__2/O
                         net (fo=1, routed)           0.945     7.811    music_inst/cd/counter[0]_i_5__2_n_1
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.935 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.706     8.640    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.764 r  music_inst/cd/n_0_19522_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.507    10.271    n_0_19522_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.367 r  n_0_19522_BUFG_inst/O
                         net (fo=35, routed)          1.734    12.102    music_inst/cd/n_0_19522_BUFG
    SLICE_X43Y71         FDRE                                         r  music_inst/cd/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.425    14.766    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  music_inst/cd/counter_reg[10]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X43Y71         FDRE (Setup_fdre_C_R)       -0.429    14.574    music_inst/cd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -12.102    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 1.048ns (14.887%)  route 5.992ns (85.113%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.541     5.062    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  music_inst/cd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  music_inst/cd/counter_reg[8]/Q
                         net (fo=2, routed)           0.672     6.190    music_inst/cd/counter[8]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.314 f  music_inst/cd/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.427     6.742    music_inst/cd/counter[0]_i_7__2_n_1
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  music_inst/cd/counter[0]_i_5__2/O
                         net (fo=1, routed)           0.945     7.811    music_inst/cd/counter[0]_i_5__2_n_1
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.935 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.706     8.640    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.764 r  music_inst/cd/n_0_19522_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.507    10.271    n_0_19522_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.367 r  n_0_19522_BUFG_inst/O
                         net (fo=35, routed)          1.734    12.102    music_inst/cd/n_0_19522_BUFG
    SLICE_X43Y71         FDRE                                         r  music_inst/cd/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.425    14.766    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  music_inst/cd/counter_reg[11]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X43Y71         FDRE (Setup_fdre_C_R)       -0.429    14.574    music_inst/cd/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -12.102    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 1.048ns (14.887%)  route 5.992ns (85.113%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.541     5.062    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  music_inst/cd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  music_inst/cd/counter_reg[8]/Q
                         net (fo=2, routed)           0.672     6.190    music_inst/cd/counter[8]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.314 f  music_inst/cd/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.427     6.742    music_inst/cd/counter[0]_i_7__2_n_1
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  music_inst/cd/counter[0]_i_5__2/O
                         net (fo=1, routed)           0.945     7.811    music_inst/cd/counter[0]_i_5__2_n_1
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.935 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.706     8.640    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.764 r  music_inst/cd/n_0_19522_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.507    10.271    n_0_19522_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.367 r  n_0_19522_BUFG_inst/O
                         net (fo=35, routed)          1.734    12.102    music_inst/cd/n_0_19522_BUFG
    SLICE_X43Y71         FDRE                                         r  music_inst/cd/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.425    14.766    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  music_inst/cd/counter_reg[12]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X43Y71         FDRE (Setup_fdre_C_R)       -0.429    14.574    music_inst/cd/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -12.102    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 1.048ns (14.887%)  route 5.992ns (85.113%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.541     5.062    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  music_inst/cd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  music_inst/cd/counter_reg[8]/Q
                         net (fo=2, routed)           0.672     6.190    music_inst/cd/counter[8]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.314 f  music_inst/cd/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.427     6.742    music_inst/cd/counter[0]_i_7__2_n_1
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  music_inst/cd/counter[0]_i_5__2/O
                         net (fo=1, routed)           0.945     7.811    music_inst/cd/counter[0]_i_5__2_n_1
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.935 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.706     8.640    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.764 r  music_inst/cd/n_0_19522_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.507    10.271    n_0_19522_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.367 r  n_0_19522_BUFG_inst/O
                         net (fo=35, routed)          1.734    12.102    music_inst/cd/n_0_19522_BUFG
    SLICE_X43Y71         FDRE                                         r  music_inst/cd/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.425    14.766    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  music_inst/cd/counter_reg[9]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X43Y71         FDRE (Setup_fdre_C_R)       -0.429    14.574    music_inst/cd/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -12.102    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 1.048ns (14.900%)  route 5.986ns (85.100%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.541     5.062    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  music_inst/cd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  music_inst/cd/counter_reg[8]/Q
                         net (fo=2, routed)           0.672     6.190    music_inst/cd/counter[8]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.314 f  music_inst/cd/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.427     6.742    music_inst/cd/counter[0]_i_7__2_n_1
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  music_inst/cd/counter[0]_i_5__2/O
                         net (fo=1, routed)           0.945     7.811    music_inst/cd/counter[0]_i_5__2_n_1
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.935 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.706     8.640    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.764 r  music_inst/cd/n_0_19522_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.507    10.271    n_0_19522_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.367 r  n_0_19522_BUFG_inst/O
                         net (fo=35, routed)          1.728    12.096    music_inst/cd/n_0_19522_BUFG
    SLICE_X43Y74         FDRE                                         r  music_inst/cd/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.420    14.761    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  music_inst/cd/counter_reg[21]/C
                         clock pessimism              0.272    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X43Y74         FDRE (Setup_fdre_C_R)       -0.429    14.569    music_inst/cd/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -12.096    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 1.048ns (14.900%)  route 5.986ns (85.100%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.541     5.062    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  music_inst/cd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  music_inst/cd/counter_reg[8]/Q
                         net (fo=2, routed)           0.672     6.190    music_inst/cd/counter[8]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.314 f  music_inst/cd/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.427     6.742    music_inst/cd/counter[0]_i_7__2_n_1
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  music_inst/cd/counter[0]_i_5__2/O
                         net (fo=1, routed)           0.945     7.811    music_inst/cd/counter[0]_i_5__2_n_1
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.935 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.706     8.640    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.764 r  music_inst/cd/n_0_19522_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.507    10.271    n_0_19522_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.367 r  n_0_19522_BUFG_inst/O
                         net (fo=35, routed)          1.728    12.096    music_inst/cd/n_0_19522_BUFG
    SLICE_X43Y74         FDRE                                         r  music_inst/cd/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.420    14.761    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  music_inst/cd/counter_reg[22]/C
                         clock pessimism              0.272    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X43Y74         FDRE (Setup_fdre_C_R)       -0.429    14.569    music_inst/cd/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -12.096    
  -------------------------------------------------------------------
                         slack                                  2.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 music_inst/sc/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/sc/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.756%)  route 0.093ns (33.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.590     1.473    music_inst/sc/clk_IBUF_BUFG
    SLICE_X4Y59          FDCE                                         r  music_inst/sc/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  music_inst/sc/clk_cnt_reg[4]/Q
                         net (fo=11, routed)          0.093     1.707    music_inst/sc/sel0[0]
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.045     1.752 r  music_inst/sc/clk_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.752    music_inst/sc/clk_cnt[5]_i_1__0_n_1
    SLICE_X5Y59          FDCE                                         r  music_inst/sc/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.860     1.988    music_inst/sc/clk_IBUF_BUFG
    SLICE_X5Y59          FDCE                                         r  music_inst/sc/clk_cnt_reg[5]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X5Y59          FDCE (Hold_fdce_C_D)         0.092     1.578    music_inst/sc/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.594     1.477    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y98          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.095     1.714    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count[3]
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.045     1.759 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.759    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X1Y98          FDPE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.864     1.992    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y98          FDPE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y98          FDPE (Hold_fdpe_C_D)         0.092     1.582    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.470%)  route 0.109ns (36.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.591     1.474    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y96          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.109     1.724    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X5Y96          LUT4 (Prop_lut4_I3_O)        0.048     1.772 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame[3]_i_1/O
                         net (fo=1, routed)           0.000     1.772    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/p_1_in[3]
    SLICE_X5Y96          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.861     1.989    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y96          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[3]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X5Y96          FDCE (Hold_fdce_C_D)         0.107     1.594    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.217%)  route 0.134ns (48.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.591     1.474    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y95          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.134     1.750    keypress_controller_inst/key_de/inst/inst/rx_data[2]
    SLICE_X4Y93          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.861     1.989    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X4Y93          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[2]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.070     1.560    keypress_controller_inst/key_de/inst/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.591     1.474    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y96          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[6]/Q
                         net (fo=3, routed)           0.135     1.750    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/p_0_in[5]
    SLICE_X5Y95          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.861     1.989    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y95          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X5Y95          FDCE (Hold_fdce_C_D)         0.066     1.556    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 music_inst/volume_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/volume_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.192ns (61.156%)  route 0.122ns (38.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.594     1.477    music_inst/clk_IBUF_BUFG
    SLICE_X1Y52          FDPE                                         r  music_inst/volume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  music_inst/volume_reg[0]/Q
                         net (fo=12, routed)          0.122     1.740    music_inst/opD/volume[0]
    SLICE_X0Y52          LUT5 (Prop_lut5_I2_O)        0.051     1.791 r  music_inst/opD/volume[2]_i_1/O
                         net (fo=1, routed)           0.000     1.791    music_inst/opD_n_2
    SLICE_X0Y52          FDCE                                         r  music_inst/volume_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.864     1.992    music_inst/clk_IBUF_BUFG
    SLICE_X0Y52          FDCE                                         r  music_inst/volume_reg[2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y52          FDCE (Hold_fdce_C_D)         0.107     1.597    music_inst/volume_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.594     1.477    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y98          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.120     1.738    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count[0]
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.045     1.783 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.783    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count[2]_i_1_n_0
    SLICE_X0Y98          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.864     1.992    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y98          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y98          FDCE (Hold_fdce_C_D)         0.091     1.581    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.594     1.477    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y98          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.121     1.739    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count[0]
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.045     1.784 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.784    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count[3]_i_1_n_0
    SLICE_X0Y98          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.864     1.992    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y98          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y98          FDCE (Hold_fdce_C_D)         0.092     1.582    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 music_inst/volume_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/volume_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.399%)  route 0.122ns (39.601%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.594     1.477    music_inst/clk_IBUF_BUFG
    SLICE_X1Y52          FDPE                                         r  music_inst/volume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  music_inst/volume_reg[0]/Q
                         net (fo=12, routed)          0.122     1.740    music_inst/opD/volume[0]
    SLICE_X0Y52          LUT5 (Prop_lut5_I2_O)        0.045     1.785 r  music_inst/opD/volume[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    music_inst/opD_n_3
    SLICE_X0Y52          FDPE                                         r  music_inst/volume_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.864     1.992    music_inst/clk_IBUF_BUFG
    SLICE_X0Y52          FDPE                                         r  music_inst/volume_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y52          FDPE (Hold_fdpe_C_D)         0.092     1.582    music_inst/volume_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/key_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.830%)  route 0.139ns (42.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.591     1.474    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X7Y94          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  keypress_controller_inst/key_de/inst/inst/key_in_reg[4]/Q
                         net (fo=2, routed)           0.139     1.754    keypress_controller_inst/key_de/key_in[4]
    SLICE_X5Y93          LUT2 (Prop_lut2_I1_O)        0.049     1.803 r  keypress_controller_inst/key_de/key[4]_i_1/O
                         net (fo=1, routed)           0.000     1.803    keypress_controller_inst/key_de/key0_in[4]
    SLICE_X5Y93          FDCE                                         r  keypress_controller_inst/key_de/key_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.861     1.989    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X5Y93          FDCE                                         r  keypress_controller_inst/key_de/key_reg[4]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X5Y93          FDCE (Hold_fdce_C_D)         0.107     1.597    keypress_controller_inst/key_de/key_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y28   divs/div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y30   divs/div_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y30   divs/div_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y31   divs/div_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y28   divs/div_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y28   divs/div_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y28   divs/div_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y29   divs/div_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y29   divs/div_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y69   music_inst/cd/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y69   music_inst/cd/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y69   music_inst/cd/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y69   music_inst/cd/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y69   music_inst/cd/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y70   music_inst/cd/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y70   music_inst/cd/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y70   music_inst/cd/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y70   music_inst/cd/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92    keypress_controller_inst/key_de/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   divs/div_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   divs/div_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y31   divs/div_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   divs/div_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   divs/div_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   divs/div_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   divs/div_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   divs/div_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   divs/div_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y72   music_inst/cd/counter_reg[13]/C



