Fitter report for uart_controller
Mon Jul 02 18:55:17 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Other Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon Jul 02 18:55:17 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; uart_controller                                 ;
; Top-level Entity Name              ; uart_controller                                 ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE6E22C7                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 176 / 6,272 ( 3 % )                             ;
;     Total combinational functions  ; 176 / 6,272 ( 3 % )                             ;
;     Dedicated logic registers      ; 106 / 6,272 ( 2 % )                             ;
; Total registers                    ; 106                                             ;
; Total pins                         ; 22 / 92 ( 24 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 16,384 / 276,480 ( 6 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C7                           ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; controls[4] ; Incomplete set of assignments ;
; rts         ; Incomplete set of assignments ;
; empty       ; Incomplete set of assignments ;
; data_out[0] ; Incomplete set of assignments ;
; data_out[1] ; Incomplete set of assignments ;
; data_out[2] ; Incomplete set of assignments ;
; data_out[3] ; Incomplete set of assignments ;
; data_out[4] ; Incomplete set of assignments ;
; data_out[5] ; Incomplete set of assignments ;
; data_out[6] ; Incomplete set of assignments ;
; data_out[7] ; Incomplete set of assignments ;
; clk         ; Incomplete set of assignments ;
; rst         ; Incomplete set of assignments ;
; rx          ; Incomplete set of assignments ;
; controls[3] ; Incomplete set of assignments ;
; controls[2] ; Incomplete set of assignments ;
; controls[5] ; Incomplete set of assignments ;
; controls[0] ; Incomplete set of assignments ;
; read        ; Incomplete set of assignments ;
; controls[6] ; Incomplete set of assignments ;
; controls[7] ; Incomplete set of assignments ;
; controls[1] ; Incomplete set of assignments ;
+-------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 347 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 347 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 337     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Nadi/Desktop/uart_controller/output_files/uart_controller.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 176 / 6,272 ( 3 % )      ;
;     -- Combinational with no register       ; 70                       ;
;     -- Register only                        ; 0                        ;
;     -- Combinational with a register        ; 106                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 57                       ;
;     -- 3 input functions                    ; 35                       ;
;     -- <=2 input functions                  ; 84                       ;
;     -- Register only                        ; 0                        ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 98                       ;
;     -- arithmetic mode                      ; 78                       ;
;                                             ;                          ;
; Total registers*                            ; 106 / 6,684 ( 2 % )      ;
;     -- Dedicated logic registers            ; 106 / 6,272 ( 2 % )      ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 13 / 392 ( 3 % )         ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 22 / 92 ( 24 % )         ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 2                        ;
; M9Ks                                        ; 2 / 30 ( 7 % )           ;
; Total block memory bits                     ; 16,384 / 276,480 ( 6 % ) ;
; Total block memory implementation bits      ; 18,432 / 276,480 ( 7 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )           ;
; PLLs                                        ; 0 / 2 ( 0 % )            ;
; Global clocks                               ; 2 / 10 ( 20 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%             ;
; Peak interconnect usage (total/H/V)         ; 2% / 2% / 1%             ;
; Maximum fan-out                             ; 88                       ;
; Highest non-global fan-out                  ; 72                       ;
; Total fan-out                               ; 948                      ;
; Average fan-out                             ; 2.79                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                       ;
+---------------------------------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                            ;
;                                             ;                    ;                                ;
; Total logic elements                        ; 176 / 6272 ( 3 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 70                 ; 0                              ;
;     -- Register only                        ; 0                  ; 0                              ;
;     -- Combinational with a register        ; 106                ; 0                              ;
;                                             ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                                ;
;     -- 4 input functions                    ; 57                 ; 0                              ;
;     -- 3 input functions                    ; 35                 ; 0                              ;
;     -- <=2 input functions                  ; 84                 ; 0                              ;
;     -- Register only                        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Logic elements by mode                      ;                    ;                                ;
;     -- normal mode                          ; 98                 ; 0                              ;
;     -- arithmetic mode                      ; 78                 ; 0                              ;
;                                             ;                    ;                                ;
; Total registers                             ; 106                ; 0                              ;
;     -- Dedicated logic registers            ; 106 / 6272 ( 2 % ) ; 0 / 6272 ( 0 % )               ;
;                                             ;                    ;                                ;
; Total LABs:  partially or completely used   ; 13 / 392 ( 3 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                              ;
; I/O pins                                    ; 22                 ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 16384              ; 0                              ;
; Total RAM block bits                        ; 18432              ; 0                              ;
; M9K                                         ; 2 / 30 ( 6 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )    ; 0 / 12 ( 0 % )                 ;
;                                             ;                    ;                                ;
; Connections                                 ;                    ;                                ;
;     -- Input Connections                    ; 0                  ; 0                              ;
;     -- Registered Input Connections         ; 0                  ; 0                              ;
;     -- Output Connections                   ; 0                  ; 0                              ;
;     -- Registered Output Connections        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Internal Connections                        ;                    ;                                ;
;     -- Total Connections                    ; 947                ; 5                              ;
;     -- Registered Connections               ; 319                ; 0                              ;
;                                             ;                    ;                                ;
; External Connections                        ;                    ;                                ;
;     -- Top                                  ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Partition Interface                         ;                    ;                                ;
;     -- Input Ports                          ; 13                 ; 0                              ;
;     -- Output Ports                         ; 9                  ; 0                              ;
;     -- Bidir Ports                          ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Registered Ports                            ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Port Connectivity                           ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 0                              ;
+---------------------------------------------+--------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk         ; 23    ; 1        ; 0            ; 11           ; 7            ; 92                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; controls[0] ; 77    ; 5        ; 34           ; 4            ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; controls[1] ; 89    ; 5        ; 34           ; 12           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; controls[2] ; 67    ; 4        ; 30           ; 0            ; 21           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; controls[3] ; 68    ; 4        ; 30           ; 0            ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; controls[4] ; 103   ; 6        ; 34           ; 18           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; controls[5] ; 69    ; 4        ; 30           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; controls[6] ; 87    ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; controls[7] ; 88    ; 5        ; 34           ; 12           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; read        ; 65    ; 4        ; 28           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rst         ; 86    ; 5        ; 34           ; 9            ; 0            ; 72                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rts         ; 1     ; 1        ; 0            ; 23           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rx          ; 76    ; 5        ; 34           ; 4            ; 21           ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; data_out[0] ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[1] ; 58    ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[2] ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[3] ; 80    ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[4] ; 64    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[5] ; 66    ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[6] ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[7] ; 55    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; empty       ; 75    ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; rst                     ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; controls[6]             ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; controls[4]             ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 6 / 11 ( 55 % )  ; 2.5V          ; --           ;
; 2        ; 0 / 8 ( 0 % )    ; 2.5V          ; --           ;
; 3        ; 0 / 11 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 11 / 14 ( 79 % ) ; 2.5V          ; --           ;
; 5        ; 8 / 13 ( 62 % )  ; 2.5V          ; --           ;
; 6        ; 2 / 10 ( 20 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 13 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; rts                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; data_out[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 55       ; 75         ; 4        ; data_out[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; data_out[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 59       ; 83         ; 4        ; data_out[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 60       ; 84         ; 4        ; data_out[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; data_out[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 65       ; 90         ; 4        ; read                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 66       ; 93         ; 4        ; data_out[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 67       ; 94         ; 4        ; controls[2]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 68       ; 96         ; 4        ; controls[3]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 69       ; 97         ; 4        ; controls[5]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; empty                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 76       ; 106        ; 5        ; rx                                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ; 107        ; 5        ; controls[0]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; data_out[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; rst                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 87       ; 121        ; 5        ; controls[6]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 88       ; 125        ; 5        ; controls[7]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 89       ; 126        ; 5        ; controls[1]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; controls[4]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                               ; Library Name ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |uart_controller                                   ; 176 (0)     ; 106 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 22   ; 0            ; 70 (0)       ; 0 (0)             ; 106 (0)          ; |uart_controller                                                                                                                                                                  ; work         ;
;    |baud_115200_generator:baud_115200_generator|   ; 11 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |uart_controller|baud_115200_generator:baud_115200_generator                                                                                                                      ; work         ;
;    |baud_19200_generator:baud_19200_generator|     ; 16 (16)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 12 (12)          ; |uart_controller|baud_19200_generator:baud_19200_generator                                                                                                                        ; work         ;
;    |baud_7200_generator:baud_7200_generator|       ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 13 (13)          ; |uart_controller|baud_7200_generator:baud_7200_generator                                                                                                                          ; work         ;
;    |baud_9600_generator:baud_9600_generator|       ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 13 (13)          ; |uart_controller|baud_9600_generator:baud_9600_generator                                                                                                                          ; work         ;
;    |fifo_controller:fifo_controller|               ; 52 (6)      ; 41 (6)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 41 (6)           ; |uart_controller|fifo_controller:fifo_controller                                                                                                                                  ; work         ;
;       |fifo:fifo|                                  ; 46 (0)      ; 35 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 35 (0)           ; |uart_controller|fifo_controller:fifo_controller|fifo:fifo                                                                                                                        ; work         ;
;          |scfifo:scfifo_component|                 ; 46 (0)      ; 35 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 35 (0)           ; |uart_controller|fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component                                                                                                ; work         ;
;             |scfifo_la31:auto_generated|           ; 46 (0)      ; 35 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 35 (0)           ; |uart_controller|fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated                                                                     ; work         ;
;                |a_dpfifo_sg31:dpfifo|              ; 46 (2)      ; 35 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (2)       ; 0 (0)             ; 35 (0)           ; |uart_controller|fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo                                                ; work         ;
;                   |a_fefifo_raf:fifo_state|        ; 22 (11)     ; 13 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (2)           ; |uart_controller|fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state                        ; work         ;
;                      |cntr_pp7:count_usedw|        ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |uart_controller|fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw   ; work         ;
;                   |cntr_dpb:rd_ptr_count|          ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |uart_controller|fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count                          ; work         ;
;                   |cntr_dpb:wr_ptr|                ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |uart_controller|fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr                                ; work         ;
;                   |dpram_e811:FIFOram|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uart_controller|fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram                             ; work         ;
;                      |altsyncram_e3k1:altsyncram1| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uart_controller|fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1 ; work         ;
;    |mux4_1:mux4_1|                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |uart_controller|mux4_1:mux4_1                                                                                                                                                    ; work         ;
;    |mux4_1_4bits:mux4_1_4bits|                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |uart_controller|mux4_1_4bits:mux4_1_4bits                                                                                                                                        ; work         ;
;    |uart_rx:uart_rx|                               ; 60 (60)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 18 (18)          ; |uart_controller|uart_rx:uart_rx                                                                                                                                                  ; work         ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; controls[4] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; rts         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; empty       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; rx          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; controls[3] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; controls[2] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; controls[5] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; controls[0] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; read        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; controls[6] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; controls[7] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; controls[1] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                              ;
+---------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                           ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------+-------------------+---------+
; controls[4]                                                   ;                   ;         ;
; rts                                                           ;                   ;         ;
; clk                                                           ;                   ;         ;
; rst                                                           ;                   ;         ;
;      - uart_rx:uart_rx|counter[3]                             ; 0                 ; 6       ;
;      - uart_rx:uart_rx|counter[2]                             ; 0                 ; 6       ;
;      - uart_rx:uart_rx|counter[1]                             ; 0                 ; 6       ;
;      - uart_rx:uart_rx|counter[0]                             ; 0                 ; 6       ;
;      - uart_rx:uart_rx|received_parity                        ; 0                 ; 6       ;
;      - uart_rx:uart_rx|ready                                  ; 0                 ; 6       ;
;      - baud_7200_generator:baud_7200_generator|clk_out        ; 0                 ; 6       ;
;      - baud_9600_generator:baud_9600_generator|clk_out        ; 0                 ; 6       ;
;      - baud_19200_generator:baud_19200_generator|clk_out      ; 0                 ; 6       ;
;      - baud_115200_generator:baud_115200_generator|clk_out    ; 0                 ; 6       ;
;      - uart_rx:uart_rx|data[0]                                ; 0                 ; 6       ;
;      - uart_rx:uart_rx|data[1]                                ; 0                 ; 6       ;
;      - uart_rx:uart_rx|data[2]                                ; 0                 ; 6       ;
;      - uart_rx:uart_rx|data[3]                                ; 0                 ; 6       ;
;      - uart_rx:uart_rx|data[4]                                ; 0                 ; 6       ;
;      - uart_rx:uart_rx|data[5]                                ; 0                 ; 6       ;
;      - uart_rx:uart_rx|data[6]                                ; 0                 ; 6       ;
;      - uart_rx:uart_rx|data[7]                                ; 0                 ; 6       ;
;      - uart_rx:uart_rx|state.receiving                        ; 0                 ; 6       ;
;      - uart_rx:uart_rx|state.done                             ; 0                 ; 6       ;
;      - baud_7200_generator:baud_7200_generator|counter[0]     ; 0                 ; 6       ;
;      - baud_7200_generator:baud_7200_generator|counter[1]     ; 0                 ; 6       ;
;      - baud_7200_generator:baud_7200_generator|counter[2]     ; 0                 ; 6       ;
;      - baud_7200_generator:baud_7200_generator|counter[3]     ; 0                 ; 6       ;
;      - baud_7200_generator:baud_7200_generator|counter[4]     ; 0                 ; 6       ;
;      - baud_7200_generator:baud_7200_generator|counter[5]     ; 0                 ; 6       ;
;      - baud_7200_generator:baud_7200_generator|counter[6]     ; 0                 ; 6       ;
;      - baud_7200_generator:baud_7200_generator|counter[7]     ; 0                 ; 6       ;
;      - baud_7200_generator:baud_7200_generator|counter[8]     ; 0                 ; 6       ;
;      - baud_7200_generator:baud_7200_generator|counter[9]     ; 0                 ; 6       ;
;      - baud_7200_generator:baud_7200_generator|counter[10]    ; 0                 ; 6       ;
;      - baud_7200_generator:baud_7200_generator|counter[11]    ; 0                 ; 6       ;
;      - baud_9600_generator:baud_9600_generator|counter[0]     ; 0                 ; 6       ;
;      - baud_9600_generator:baud_9600_generator|counter[1]     ; 0                 ; 6       ;
;      - baud_9600_generator:baud_9600_generator|counter[2]     ; 0                 ; 6       ;
;      - baud_9600_generator:baud_9600_generator|counter[3]     ; 0                 ; 6       ;
;      - baud_9600_generator:baud_9600_generator|counter[4]     ; 0                 ; 6       ;
;      - baud_9600_generator:baud_9600_generator|counter[5]     ; 0                 ; 6       ;
;      - baud_9600_generator:baud_9600_generator|counter[6]     ; 0                 ; 6       ;
;      - baud_9600_generator:baud_9600_generator|counter[7]     ; 0                 ; 6       ;
;      - baud_9600_generator:baud_9600_generator|counter[8]     ; 0                 ; 6       ;
;      - baud_9600_generator:baud_9600_generator|counter[9]     ; 0                 ; 6       ;
;      - baud_9600_generator:baud_9600_generator|counter[10]    ; 0                 ; 6       ;
;      - baud_9600_generator:baud_9600_generator|counter[11]    ; 0                 ; 6       ;
;      - baud_19200_generator:baud_19200_generator|counter[0]   ; 0                 ; 6       ;
;      - baud_19200_generator:baud_19200_generator|counter[1]   ; 0                 ; 6       ;
;      - baud_19200_generator:baud_19200_generator|counter[2]   ; 0                 ; 6       ;
;      - baud_19200_generator:baud_19200_generator|counter[3]   ; 0                 ; 6       ;
;      - baud_19200_generator:baud_19200_generator|counter[4]   ; 0                 ; 6       ;
;      - baud_19200_generator:baud_19200_generator|counter[5]   ; 0                 ; 6       ;
;      - baud_19200_generator:baud_19200_generator|counter[6]   ; 0                 ; 6       ;
;      - baud_19200_generator:baud_19200_generator|counter[7]   ; 0                 ; 6       ;
;      - baud_19200_generator:baud_19200_generator|counter[8]   ; 0                 ; 6       ;
;      - baud_19200_generator:baud_19200_generator|counter[9]   ; 0                 ; 6       ;
;      - baud_19200_generator:baud_19200_generator|counter[10]  ; 0                 ; 6       ;
;      - baud_115200_generator:baud_115200_generator|counter[1] ; 0                 ; 6       ;
;      - baud_115200_generator:baud_115200_generator|counter[2] ; 0                 ; 6       ;
;      - baud_115200_generator:baud_115200_generator|counter[3] ; 0                 ; 6       ;
;      - baud_115200_generator:baud_115200_generator|counter[4] ; 0                 ; 6       ;
;      - baud_115200_generator:baud_115200_generator|counter[5] ; 0                 ; 6       ;
;      - baud_115200_generator:baud_115200_generator|counter[6] ; 0                 ; 6       ;
;      - baud_115200_generator:baud_115200_generator|counter[7] ; 0                 ; 6       ;
;      - baud_115200_generator:baud_115200_generator|counter[0] ; 0                 ; 6       ;
;      - fifo_controller:fifo_controller|rdreq~0                ; 0                 ; 6       ;
;      - fifo_controller:fifo_controller|wrreq~0                ; 0                 ; 6       ;
;      - uart_rx:uart_rx|data~2                                 ; 0                 ; 6       ;
;      - fifo_controller:fifo_controller|state_2~6              ; 0                 ; 6       ;
;      - fifo_controller:fifo_controller|state~6                ; 0                 ; 6       ;
;      - fifo_controller:fifo_controller|state_2~7              ; 0                 ; 6       ;
;      - fifo_controller:fifo_controller|state~7                ; 0                 ; 6       ;
;      - uart_rx:uart_rx|state~10                               ; 0                 ; 6       ;
;      - uart_rx:uart_rx|state~14                               ; 0                 ; 6       ;
; rx                                                            ;                   ;         ;
;      - uart_rx:uart_rx|data~1                                 ; 1                 ; 6       ;
;      - uart_rx:uart_rx|data~3                                 ; 1                 ; 6       ;
;      - uart_rx:uart_rx|data~4                                 ; 1                 ; 6       ;
;      - uart_rx:uart_rx|data~5                                 ; 1                 ; 6       ;
;      - uart_rx:uart_rx|data~6                                 ; 1                 ; 6       ;
;      - uart_rx:uart_rx|data~7                                 ; 1                 ; 6       ;
;      - uart_rx:uart_rx|data~8                                 ; 1                 ; 6       ;
;      - uart_rx:uart_rx|data~9                                 ; 1                 ; 6       ;
;      - uart_rx:uart_rx|Selector8~1                            ; 1                 ; 6       ;
;      - uart_rx:uart_rx|state~10                               ; 1                 ; 6       ;
;      - uart_rx:uart_rx|Selector1~0                            ; 1                 ; 6       ;
;      - uart_rx:uart_rx|Selector1~1                            ; 1                 ; 6       ;
; controls[3]                                                   ;                   ;         ;
;      - uart_rx:uart_rx|Add0~2                                 ; 0                 ; 6       ;
;      - uart_rx:uart_rx|Add0~6                                 ; 0                 ; 6       ;
;      - uart_rx:uart_rx|Add3~6                                 ; 0                 ; 6       ;
;      - uart_rx:uart_rx|Add3~2                                 ; 0                 ; 6       ;
;      - uart_rx:uart_rx|LessThan0~0                            ; 0                 ; 6       ;
;      - mux4_1_4bits:mux4_1_4bits|Mux1~0                       ; 0                 ; 6       ;
; controls[2]                                                   ;                   ;         ;
;      - uart_rx:uart_rx|Add0~0                                 ; 1                 ; 6       ;
;      - uart_rx:uart_rx|Add0~2                                 ; 1                 ; 6       ;
;      - uart_rx:uart_rx|Add0~6                                 ; 1                 ; 6       ;
;      - uart_rx:uart_rx|Add3~6                                 ; 1                 ; 6       ;
;      - uart_rx:uart_rx|Add3~2                                 ; 1                 ; 6       ;
;      - uart_rx:uart_rx|Add3~0                                 ; 1                 ; 6       ;
;      - uart_rx:uart_rx|LessThan0~0                            ; 1                 ; 6       ;
;      - mux4_1_4bits:mux4_1_4bits|Mux1~0                       ; 1                 ; 6       ;
; controls[5]                                                   ;                   ;         ;
;      - uart_rx:uart_rx|Add0~0                                 ; 0                 ; 6       ;
; controls[0]                                                   ;                   ;         ;
;      - uart_rx:uart_rx|Add2~0                                 ; 1                 ; 6       ;
;      - uart_rx:uart_rx|Add2~2                                 ; 1                 ; 6       ;
;      - uart_rx:uart_rx|Add3~0                                 ; 1                 ; 6       ;
;      - uart_rx:uart_rx|Selector10~0                           ; 1                 ; 6       ;
;      - uart_rx:uart_rx|state~14                               ; 1                 ; 6       ;
;      - uart_rx:uart_rx|received_parity~0                      ; 1                 ; 6       ;
; read                                                          ;                   ;         ;
;      - fifo_controller:fifo_controller|state_2~6              ; 0                 ; 6       ;
;      - fifo_controller:fifo_controller|state_2~7              ; 0                 ; 6       ;
; controls[6]                                                   ;                   ;         ;
;      - mux4_1:mux4_1|Mux0~0                                   ; 0                 ; 0       ;
; controls[7]                                                   ;                   ;         ;
; controls[1]                                                   ;                   ;         ;
+---------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                          ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; baud_115200_generator:baud_115200_generator|LessThan0~1                                                                                       ; LCCOMB_X33_Y9_N2   ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; baud_19200_generator:baud_19200_generator|LessThan0~3                                                                                         ; LCCOMB_X32_Y10_N24 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; baud_7200_generator:baud_7200_generator|LessThan0~3                                                                                           ; LCCOMB_X31_Y10_N30 ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; baud_9600_generator:baud_9600_generator|LessThan0~3                                                                                           ; LCCOMB_X30_Y10_N30 ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                           ; PIN_23             ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                           ; PIN_23             ; 86      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|_~0 ; LCCOMB_X28_Y3_N6   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|valid_rreq                  ; LCCOMB_X29_Y3_N30  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|valid_wreq                  ; LCCOMB_X28_Y3_N4   ; 23      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; mux4_1:mux4_1|Mux0                                                                                                                            ; LCCOMB_X33_Y10_N2  ; 18      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; rst                                                                                                                                           ; PIN_86             ; 72      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx|data~2                                                                                                                        ; LCCOMB_X26_Y4_N22  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                   ;
+--------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name               ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                ; PIN_23            ; 86      ; 37                                   ; Global Clock         ; GCLK2            ; --                        ;
; mux4_1:mux4_1|Mux0 ; LCCOMB_X33_Y10_N2 ; 18      ; 2                                    ; Global Clock         ; GCLK9            ; --                        ;
+--------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                   ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rst~input                                                                                                                                                                              ; 72      ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|valid_wreq                                                           ; 25      ;
; uart_rx:uart_rx|counter[2]                                                                                                                                                             ; 15      ;
; uart_rx:uart_rx|counter[3]                                                                                                                                                             ; 14      ;
; uart_rx:uart_rx|counter[1]                                                                                                                                                             ; 14      ;
; uart_rx:uart_rx|counter[0]                                                                                                                                                             ; 14      ;
; baud_9600_generator:baud_9600_generator|LessThan0~3                                                                                                                                    ; 13      ;
; baud_7200_generator:baud_7200_generator|LessThan0~3                                                                                                                                    ; 13      ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|valid_rreq                                                           ; 13      ;
; rx~input                                                                                                                                                                               ; 12      ;
; baud_19200_generator:baud_19200_generator|LessThan0~3                                                                                                                                  ; 11      ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|_~0                                          ; 11      ;
; baud_115200_generator:baud_115200_generator|LessThan0~1                                                                                                                                ; 9       ;
; controls[2]~input                                                                                                                                                                      ; 8       ;
; uart_rx:uart_rx|data~2                                                                                                                                                                 ; 8       ;
; uart_rx:uart_rx|data~0                                                                                                                                                                 ; 8       ;
; uart_rx:uart_rx|state.receiving                                                                                                                                                        ; 7       ;
; controls[0]~input                                                                                                                                                                      ; 6       ;
; controls[3]~input                                                                                                                                                                      ; 6       ;
; uart_rx:uart_rx|state.idle                                                                                                                                                             ; 6       ;
; uart_rx:uart_rx|state~9                                                                                                                                                                ; 5       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_non_empty                                  ; 5       ;
; clk~input                                                                                                                                                                              ; 4       ;
; uart_rx:uart_rx|Selector8~0                                                                                                                                                            ; 4       ;
; uart_rx:uart_rx|Equal0~1                                                                                                                                                               ; 4       ;
; uart_rx:uart_rx|Equal0~0                                                                                                                                                               ; 4       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full                                       ; 4       ;
; fifo_controller:fifo_controller|wrreq                                                                                                                                                  ; 4       ;
; fifo_controller:fifo_controller|rdreq                                                                                                                                                  ; 4       ;
; uart_rx:uart_rx|Selector5~2                                                                                                                                                            ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[10]                            ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[9]                             ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[8]                             ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7]                             ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                             ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                             ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                             ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                             ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                             ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                             ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[0]                             ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                                  ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                                   ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                                   ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                                   ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                                   ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                                   ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                                   ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                                   ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                   ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                                   ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                                   ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[0]      ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[1]      ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[2]      ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[3]      ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[4]      ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[5]      ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[6]      ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7]      ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[8]      ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]      ; 3       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10]     ; 3       ;
; baud_19200_generator:baud_19200_generator|counter[10]                                                                                                                                  ; 3       ;
; baud_19200_generator:baud_19200_generator|counter[9]                                                                                                                                   ; 3       ;
; uart_rx:uart_rx|ready                                                                                                                                                                  ; 3       ;
; uart_rx:uart_rx|data[7]                                                                                                                                                                ; 3       ;
; uart_rx:uart_rx|data[6]                                                                                                                                                                ; 3       ;
; uart_rx:uart_rx|data[5]                                                                                                                                                                ; 3       ;
; uart_rx:uart_rx|data[4]                                                                                                                                                                ; 3       ;
; uart_rx:uart_rx|data[3]                                                                                                                                                                ; 3       ;
; uart_rx:uart_rx|data[2]                                                                                                                                                                ; 3       ;
; uart_rx:uart_rx|data[1]                                                                                                                                                                ; 3       ;
; uart_rx:uart_rx|data[0]                                                                                                                                                                ; 3       ;
; controls[7]~input                                                                                                                                                                      ; 2       ;
; read~input                                                                                                                                                                             ; 2       ;
; baud_19200_generator:baud_19200_generator|LessThan0~2                                                                                                                                  ; 2       ;
; uart_rx:uart_rx|Add4~0                                                                                                                                                                 ; 2       ;
; uart_rx:uart_rx|Equal0~2                                                                                                                                                               ; 2       ;
; mux4_1_4bits:mux4_1_4bits|Mux1~0                                                                                                                                                       ; 2       ;
; uart_rx:uart_rx|LessThan0~0                                                                                                                                                            ; 2       ;
; fifo_controller:fifo_controller|state.b                                                                                                                                                ; 2       ;
; fifo_controller:fifo_controller|state_2.b                                                                                                                                              ; 2       ;
; uart_rx:uart_rx|received_parity                                                                                                                                                        ; 2       ;
; baud_115200_generator:baud_115200_generator|counter[2]                                                                                                                                 ; 2       ;
; baud_115200_generator:baud_115200_generator|counter[1]                                                                                                                                 ; 2       ;
; baud_115200_generator:baud_115200_generator|counter[4]                                                                                                                                 ; 2       ;
; baud_115200_generator:baud_115200_generator|counter[3]                                                                                                                                 ; 2       ;
; baud_115200_generator:baud_115200_generator|counter[5]                                                                                                                                 ; 2       ;
; baud_115200_generator:baud_115200_generator|counter[7]                                                                                                                                 ; 2       ;
; baud_115200_generator:baud_115200_generator|counter[6]                                                                                                                                 ; 2       ;
; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                   ; 2       ;
; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                                   ; 2       ;
; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                                                   ; 2       ;
; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                   ; 2       ;
; baud_19200_generator:baud_19200_generator|counter[4]                                                                                                                                   ; 2       ;
; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                                   ; 2       ;
; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                                   ; 2       ;
; baud_19200_generator:baud_19200_generator|counter[5]                                                                                                                                   ; 2       ;
; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                                                   ; 2       ;
; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                     ; 2       ;
; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                     ; 2       ;
; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                     ; 2       ;
; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                                                     ; 2       ;
; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                                                     ; 2       ;
; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                                                     ; 2       ;
; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                                                     ; 2       ;
; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                     ; 2       ;
; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                     ; 2       ;
; baud_9600_generator:baud_9600_generator|counter[9]                                                                                                                                     ; 2       ;
; baud_9600_generator:baud_9600_generator|counter[10]                                                                                                                                    ; 2       ;
; baud_9600_generator:baud_9600_generator|counter[11]                                                                                                                                    ; 2       ;
; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                     ; 2       ;
; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                     ; 2       ;
; baud_7200_generator:baud_7200_generator|counter[1]                                                                                                                                     ; 2       ;
; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                                                     ; 2       ;
; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                     ; 2       ;
; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                     ; 2       ;
; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                                                     ; 2       ;
; baud_7200_generator:baud_7200_generator|counter[8]                                                                                                                                     ; 2       ;
; baud_7200_generator:baud_7200_generator|counter[7]                                                                                                                                     ; 2       ;
; baud_7200_generator:baud_7200_generator|counter[9]                                                                                                                                     ; 2       ;
; baud_7200_generator:baud_7200_generator|counter[11]                                                                                                                                    ; 2       ;
; baud_7200_generator:baud_7200_generator|counter[10]                                                                                                                                    ; 2       ;
; uart_rx:uart_rx|state.done                                                                                                                                                             ; 2       ;
; baud_115200_generator:baud_115200_generator|clk_out                                                                                                                                    ; 2       ;
; baud_19200_generator:baud_19200_generator|clk_out                                                                                                                                      ; 2       ;
; baud_9600_generator:baud_9600_generator|clk_out                                                                                                                                        ; 2       ;
; baud_7200_generator:baud_7200_generator|clk_out                                                                                                                                        ; 2       ;
; controls[1]~input                                                                                                                                                                      ; 1       ;
; controls[6]~input                                                                                                                                                                      ; 1       ;
; controls[5]~input                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx|Selector1~1                                                                                                                                                            ; 1       ;
; uart_rx:uart_rx|Selector1~0                                                                                                                                                            ; 1       ;
; mux4_1:mux4_1|Mux0~0                                                                                                                                                                   ; 1       ;
; uart_rx:uart_rx|Selector5~3                                                                                                                                                            ; 1       ;
; uart_rx:uart_rx|received_parity~1                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx|LessThan2~2                                                                                                                                                            ; 1       ;
; uart_rx:uart_rx|LessThan2~1                                                                                                                                                            ; 1       ;
; uart_rx:uart_rx|LessThan2~0                                                                                                                                                            ; 1       ;
; uart_rx:uart_rx|received_parity~0                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx|state~14                                                                                                                                                               ; 1       ;
; uart_rx:uart_rx|Selector10~0                                                                                                                                                           ; 1       ;
; uart_rx:uart_rx|state~13                                                                                                                                                               ; 1       ;
; uart_rx:uart_rx|state~12                                                                                                                                                               ; 1       ;
; uart_rx:uart_rx|state~11                                                                                                                                                               ; 1       ;
; uart_rx:uart_rx|state.checking                                                                                                                                                         ; 1       ;
; uart_rx:uart_rx|state~10                                                                                                                                                               ; 1       ;
; baud_115200_generator:baud_115200_generator|clk_out~0                                                                                                                                  ; 1       ;
; baud_115200_generator:baud_115200_generator|LessThan0~0                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|clk_out~0                                                                                                                                    ; 1       ;
; baud_19200_generator:baud_19200_generator|LessThan0~1                                                                                                                                  ; 1       ;
; baud_19200_generator:baud_19200_generator|LessThan0~0                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|clk_out~0                                                                                                                                      ; 1       ;
; baud_9600_generator:baud_9600_generator|LessThan0~2                                                                                                                                    ; 1       ;
; baud_9600_generator:baud_9600_generator|LessThan0~1                                                                                                                                    ; 1       ;
; baud_9600_generator:baud_9600_generator|LessThan0~0                                                                                                                                    ; 1       ;
; baud_7200_generator:baud_7200_generator|clk_out~0                                                                                                                                      ; 1       ;
; baud_7200_generator:baud_7200_generator|LessThan0~2                                                                                                                                    ; 1       ;
; baud_7200_generator:baud_7200_generator|LessThan0~1                                                                                                                                    ; 1       ;
; baud_7200_generator:baud_7200_generator|LessThan0~0                                                                                                                                    ; 1       ;
; fifo_controller:fifo_controller|state~7                                                                                                                                                ; 1       ;
; uart_rx:uart_rx|Selector0~0                                                                                                                                                            ; 1       ;
; fifo_controller:fifo_controller|state_2~7                                                                                                                                              ; 1       ;
; uart_rx:uart_rx|Selector8~1                                                                                                                                                            ; 1       ;
; uart_rx:uart_rx|Selector2~1                                                                                                                                                            ; 1       ;
; uart_rx:uart_rx|Selector2~0                                                                                                                                                            ; 1       ;
; uart_rx:uart_rx|Selector3~1                                                                                                                                                            ; 1       ;
; uart_rx:uart_rx|Selector3~0                                                                                                                                                            ; 1       ;
; uart_rx:uart_rx|Selector4~1                                                                                                                                                            ; 1       ;
; uart_rx:uart_rx|Selector4~0                                                                                                                                                            ; 1       ;
; fifo_controller:fifo_controller|state~6                                                                                                                                                ; 1       ;
; fifo_controller:fifo_controller|state.a                                                                                                                                                ; 1       ;
; fifo_controller:fifo_controller|state_2~6                                                                                                                                              ; 1       ;
; fifo_controller:fifo_controller|state_2.a                                                                                                                                              ; 1       ;
; uart_rx:uart_rx|data~9                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Decoder0~7                                                                                                                                                             ; 1       ;
; uart_rx:uart_rx|data~8                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Decoder0~6                                                                                                                                                             ; 1       ;
; uart_rx:uart_rx|data~7                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Decoder0~5                                                                                                                                                             ; 1       ;
; uart_rx:uart_rx|data~6                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Decoder0~4                                                                                                                                                             ; 1       ;
; uart_rx:uart_rx|data~5                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Decoder0~3                                                                                                                                                             ; 1       ;
; uart_rx:uart_rx|data~4                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Decoder0~2                                                                                                                                                             ; 1       ;
; uart_rx:uart_rx|data~3                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Decoder0~1                                                                                                                                                             ; 1       ;
; uart_rx:uart_rx|data~1                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Decoder0~0                                                                                                                                                             ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full~4                                     ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full~3                                     ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full~2                                     ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full~1                                     ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full~0                                     ; 1       ;
; fifo_controller:fifo_controller|wrreq~0                                                                                                                                                ; 1       ;
; fifo_controller:fifo_controller|rdreq~0                                                                                                                                                ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_non_empty~4                                ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_non_empty~3                                ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_non_empty~2                                ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_non_empty~1                                ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_non_empty~0                                ; 1       ;
; uart_rx:uart_rx|Add3~6                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Add3~5                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Add3~4                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Add3~3                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Add3~2                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Add3~1                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Add3~0                                                                                                                                                                 ; 1       ;
; baud_115200_generator:baud_115200_generator|counter[7]~22                                                                                                                              ; 1       ;
; baud_115200_generator:baud_115200_generator|counter[6]~21                                                                                                                              ; 1       ;
; baud_115200_generator:baud_115200_generator|counter[6]~20                                                                                                                              ; 1       ;
; baud_115200_generator:baud_115200_generator|counter[5]~19                                                                                                                              ; 1       ;
; baud_115200_generator:baud_115200_generator|counter[5]~18                                                                                                                              ; 1       ;
; baud_115200_generator:baud_115200_generator|counter[4]~17                                                                                                                              ; 1       ;
; baud_115200_generator:baud_115200_generator|counter[4]~16                                                                                                                              ; 1       ;
; baud_115200_generator:baud_115200_generator|counter[3]~15                                                                                                                              ; 1       ;
; baud_115200_generator:baud_115200_generator|counter[3]~14                                                                                                                              ; 1       ;
; baud_115200_generator:baud_115200_generator|counter[2]~13                                                                                                                              ; 1       ;
; baud_115200_generator:baud_115200_generator|counter[2]~12                                                                                                                              ; 1       ;
; baud_115200_generator:baud_115200_generator|counter[1]~11                                                                                                                              ; 1       ;
; baud_115200_generator:baud_115200_generator|counter[1]~10                                                                                                                              ; 1       ;
; baud_115200_generator:baud_115200_generator|counter[0]~9                                                                                                                               ; 1       ;
; baud_115200_generator:baud_115200_generator|counter[0]~8                                                                                                                               ; 1       ;
; baud_115200_generator:baud_115200_generator|counter[0]                                                                                                                                 ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[10]~31                                                                                                                               ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[9]~30                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[9]~29                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[8]~28                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[8]~27                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[7]~26                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[7]~25                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[6]~24                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[6]~23                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[5]~22                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[5]~21                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[4]~20                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[4]~19                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[3]~18                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[3]~17                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[2]~16                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[2]~15                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[1]~14                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[1]~13                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[0]~12                                                                                                                                ; 1       ;
; baud_19200_generator:baud_19200_generator|counter[0]~11                                                                                                                                ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[11]~34                                                                                                                                 ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[10]~33                                                                                                                                 ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[10]~32                                                                                                                                 ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[9]~31                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[9]~30                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[8]~29                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[8]~28                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[7]~27                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[7]~26                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[6]~25                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[6]~24                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[5]~23                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[5]~22                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[4]~21                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[4]~20                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[3]~19                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[3]~18                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[2]~17                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[2]~16                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[1]~15                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[1]~14                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[0]~13                                                                                                                                  ; 1       ;
; baud_9600_generator:baud_9600_generator|counter[0]~12                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[11]~34                                                                                                                                 ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[10]~33                                                                                                                                 ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[10]~32                                                                                                                                 ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[9]~31                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[9]~30                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[8]~29                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[8]~28                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[7]~27                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[7]~26                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[6]~25                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[6]~24                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[5]~23                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[5]~22                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[4]~21                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[4]~20                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[3]~19                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[3]~18                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[2]~17                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[2]~16                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[1]~15                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[1]~14                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[0]~13                                                                                                                                  ; 1       ;
; baud_7200_generator:baud_7200_generator|counter[0]~12                                                                                                                                  ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita10                            ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita9~COUT                        ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita9                             ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita8~COUT                        ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita8                             ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita7~COUT                        ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita7                             ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita6~COUT                        ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita6                             ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita5~COUT                        ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita5                             ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita4~COUT                        ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita4                             ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita3~COUT                        ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita3                             ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita2~COUT                        ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita2                             ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita1~COUT                        ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita1                             ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita0~COUT                        ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_comb_bita0                             ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita10                                  ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita9~COUT                              ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita9                                   ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita8~COUT                              ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita8                                   ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita7~COUT                              ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita7                                   ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita6~COUT                              ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita6                                   ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita5~COUT                              ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita5                                   ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita4~COUT                              ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita4                                   ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita3~COUT                              ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita3                                   ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita2~COUT                              ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita2                                   ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita1~COUT                              ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita1                                   ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita0~COUT                              ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_comb_bita0                                   ; 1       ;
; uart_rx:uart_rx|Add2~6                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Add2~5                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Add2~4                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Add0~6                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Add0~5                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Add0~4                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Add2~3                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Add2~2                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Add2~1                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Add2~0                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Add0~3                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Add0~2                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Add0~1                                                                                                                                                                 ; 1       ;
; uart_rx:uart_rx|Add0~0                                                                                                                                                                 ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita10     ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita9~COUT ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita9      ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita8~COUT ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita8      ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita7~COUT ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita7      ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita6~COUT ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita6      ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita5~COUT ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita5      ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita4~COUT ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita4      ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita3~COUT ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita3      ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita2~COUT ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita2      ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita1~COUT ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita1      ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita0~COUT ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_comb_bita0      ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|q_b[5]                ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|q_b[6]                ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|q_b[7]                ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|q_b[4]                ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|q_b[1]                ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|q_b[2]                ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|q_b[3]                ; 1       ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|q_b[0]                ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                        ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                     ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------+----------------------+-----------------+-----------------+
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; None ; M9K_X27_Y4_N0, M9K_X27_Y3_N0 ; Don't care           ; Old data        ; Old data        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 207 / 32,401 ( < 1 % ) ;
; C16 interconnects           ; 2 / 1,326 ( < 1 % )    ;
; C4 interconnects            ; 61 / 21,816 ( < 1 % )  ;
; Direct links                ; 55 / 32,401 ( < 1 % )  ;
; Global clocks               ; 2 / 10 ( 20 % )        ;
; Local interconnects         ; 141 / 10,320 ( 1 % )   ;
; R24 interconnects           ; 5 / 1,289 ( < 1 % )    ;
; R4 interconnects            ; 115 / 28,186 ( < 1 % ) ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.54) ; Number of LABs  (Total = 13) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 1                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 2                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 1                            ;
; 15                                          ; 4                            ;
; 16                                          ; 4                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.62) ; Number of LABs  (Total = 13) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 11                           ;
; 1 Clock enable                     ; 6                            ;
; 1 Sync. clear                      ; 3                            ;
; 2 Clocks                           ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 21.69) ; Number of LABs  (Total = 13) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 3                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 2                            ;
; 29                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.92) ; Number of LABs  (Total = 13) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 4                            ;
; 2                                               ; 0                            ;
; 3                                               ; 1                            ;
; 4                                               ; 0                            ;
; 5                                               ; 1                            ;
; 6                                               ; 0                            ;
; 7                                               ; 0                            ;
; 8                                               ; 0                            ;
; 9                                               ; 2                            ;
; 10                                              ; 0                            ;
; 11                                              ; 3                            ;
; 12                                              ; 1                            ;
; 13                                              ; 0                            ;
; 14                                              ; 0                            ;
; 15                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 7.85) ; Number of LABs  (Total = 13) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 6                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 1                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 1                            ;
; 15                                          ; 1                            ;
; 16                                          ; 0                            ;
; 17                                          ; 1                            ;
; 18                                          ; 0                            ;
; 19                                          ; 0                            ;
; 20                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 22        ; 0            ; 0            ; 22        ; 22        ; 0            ; 9            ; 0            ; 0            ; 13           ; 0            ; 9            ; 13           ; 0            ; 0            ; 0            ; 9            ; 0            ; 0            ; 0            ; 0            ; 0            ; 22        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 22           ; 22           ; 22           ; 22           ; 22           ; 0         ; 22           ; 22           ; 0         ; 0         ; 22           ; 13           ; 22           ; 22           ; 9            ; 22           ; 13           ; 9            ; 22           ; 22           ; 22           ; 13           ; 22           ; 22           ; 22           ; 22           ; 22           ; 0         ; 22           ; 22           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; controls[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rts                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; empty              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; controls[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; controls[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; controls[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; controls[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; controls[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; controls[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; controls[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                      ; Destination Register                                                                                                                                                                             ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1] ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; 0.231             ;
; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0] ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; 0.231             ;
; baud_19200_generator:baud_19200_generator|counter[9]                                                                                                 ; baud_19200_generator:baud_19200_generator|clk_out                                                                                                                                                ; 0.114             ;
; baud_19200_generator:baud_19200_generator|counter[10]                                                                                                ; baud_19200_generator:baud_19200_generator|clk_out                                                                                                                                                ; 0.031             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 4 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE6E22C7 for design "uart_controller"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22A7 is compatible
    Info (176445): Device EP4CE10E22C7 is compatible
    Info (176445): Device EP4CE10E22I7 is compatible
    Info (176445): Device EP4CE6E22A7 is compatible
    Info (176445): Device EP4CE6E22I7 is compatible
    Info (176445): Device EP4CE15E22C7 is compatible
    Info (176445): Device EP4CE15E22I7 is compatible
    Info (176445): Device EP4CE22E22A7 is compatible
    Info (176445): Device EP4CE22E22C7 is compatible
    Info (176445): Device EP4CE22E22I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 22 pins of 22 total pins
    Info (169086): Pin controls[4] not assigned to an exact location on the device
    Info (169086): Pin rts not assigned to an exact location on the device
    Info (169086): Pin empty not assigned to an exact location on the device
    Info (169086): Pin data_out[0] not assigned to an exact location on the device
    Info (169086): Pin data_out[1] not assigned to an exact location on the device
    Info (169086): Pin data_out[2] not assigned to an exact location on the device
    Info (169086): Pin data_out[3] not assigned to an exact location on the device
    Info (169086): Pin data_out[4] not assigned to an exact location on the device
    Info (169086): Pin data_out[5] not assigned to an exact location on the device
    Info (169086): Pin data_out[6] not assigned to an exact location on the device
    Info (169086): Pin data_out[7] not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin rst not assigned to an exact location on the device
    Info (169086): Pin rx not assigned to an exact location on the device
    Info (169086): Pin controls[3] not assigned to an exact location on the device
    Info (169086): Pin controls[2] not assigned to an exact location on the device
    Info (169086): Pin controls[5] not assigned to an exact location on the device
    Info (169086): Pin controls[0] not assigned to an exact location on the device
    Info (169086): Pin read not assigned to an exact location on the device
    Info (169086): Pin controls[6] not assigned to an exact location on the device
    Info (169086): Pin controls[7] not assigned to an exact location on the device
    Info (169086): Pin controls[1] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: mux4_1|Mux0  from: datac  to: combout
    Info (332098): Cell: mux4_1|Mux0~0  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node baud_7200_generator:baud_7200_generator|clk_out
        Info (176357): Destination node baud_9600_generator:baud_9600_generator|clk_out
        Info (176357): Destination node baud_19200_generator:baud_19200_generator|clk_out
        Info (176357): Destination node baud_115200_generator:baud_115200_generator|clk_out
Info (176353): Automatically promoted node mux4_1:mux4_1|Mux0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 21 (unused VREF, 2.5V VCCIO, 12 input, 9 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.48 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/Users/Nadi/Desktop/uart_controller/output_files/uart_controller.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4904 megabytes
    Info: Processing ended: Mon Jul 02 18:55:18 2018
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:10


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Nadi/Desktop/uart_controller/output_files/uart_controller.fit.smsg.


