#include "stm32f4xx.h"                  // Device header
#include "dac.h"

void DAC_Init()
{
	if (!(RCC->APB1ENR & RCC_APB1ENR_DACEN))
	{
		RCC->APB1ENR |= RCC_APB1ENR_DACEN;
	}
	
	if (!(RCC->AHB1ENR & RCC_AHB1ENR_GPIOAEN))
	{
		RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
	}
	
	/* PA4 is DAC output pin */
	GPIOA->MODER |= GPIO_MODER_MODE4_0 | GPIO_MODER_MODE4_1;
	
	/* DAC configuration */
	DAC->CR |= DAC_CR_DMAEN1;
	DAC->CR |= DAC_CR_TEN1;
	DAC->CR |= DAC_CR_EN1;
	
	/* DMA configure */
	if (!(RCC->AHB1ENR & RCC_AHB1ENR_DMA1EN))
	{
		RCC->AHB1ENR |= RCC_AHB1ENR_DMA1EN;
	}
	DMA1->HIFCR |= DMA_HIFCR_CTCIF5; //clear complete interrupt flag
	DMA1_Stream5->CR |= DMA_SxCR_CHSEL_0 | DMA_SxCR_CHSEL_1 | DMA_SxCR_CHSEL_2; //channel 7
	DMA1_Stream5->CR |= DMA_SxCR_PL_1; //high priority level
	DMA1_Stream5->CR |= DMA_SxCR_MSIZE_0; //16-bit
	DMA1_Stream5->CR |= DMA_SxCR_PSIZE_0; //16-bit
	DMA1_Stream5->CR |= DMA_SxCR_MINC; //memory increment
	DMA1_Stream5->CR |= DMA_SxCR_CIRC; //circular mode
	DMA1_Stream5->CR |= DMA_SxCR_DIR_0; //memory to periph
	DMA1_Stream5->CR |= DMA_SxCR_TCIE; //transfer complete interrupt enable
	NVIC_EnableIRQ(DMA1_Stream5_IRQn);
	
	/* TIM6 configure */
	if (!(RCC->APB1ENR & RCC_APB1ENR_TIM6EN))
	{
		RCC->APB1ENR |= RCC_APB1ENR_TIM6EN;
	}
	TIM6->PSC = 0;
	TIM6->CNT = 0;
	TIM6->ARR = 30-1; //Fapb1_tim = 72 MHz --> Ftim6 = 72/30 = 2.4 MHz
	TIM6->CR2 |= TIM_CR2_MMS_1;
}

void DAC_StartConv(const uint16_t *buff, uint32_t len)
{
	DMA1_Stream5->NDTR = len;
	DMA1_Stream5->PAR = (uint32_t)&DAC->DHR12R1;
	DMA1_Stream5->M0AR = (uint32_t)buff;
	DMA1_Stream5->CR |= DMA_SxCR_EN; //enable DMA
	TIM6->CR1 |= TIM_CR1_CEN;
}


void DAC_StopConv()
{
	TIM6->CR1 &= ~TIM_CR1_CEN;
	DMA1_Stream5->CR &= ~DMA_SxCR_EN;
	DAC->CR &= ~DAC_CR_EN1;
}

