# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../UART.srcs/sources_1/ip/fifo_8b/sim/fifo_8b.v" \
"../../../../UART.srcs/sources_1/new/UART/uart_loop_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
