--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/giorgio/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml registro.twx registro.ncd -o registro.twr registro.pcf

Design file:              registro.ncd
Physical constraint file: registro.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
enable      |    0.695(R)|    0.875(R)|clk_BUFGP         |   0.000|
valore_in<0>|    3.132(R)|   -0.799(R)|clk_BUFGP         |   0.000|
valore_in<1>|    3.132(R)|   -0.800(R)|clk_BUFGP         |   0.000|
valore_in<2>|   -0.148(R)|    1.295(R)|clk_BUFGP         |   0.000|
valore_in<3>|   -0.148(R)|    1.295(R)|clk_BUFGP         |   0.000|
valore_in<4>|   -0.182(R)|    1.326(R)|clk_BUFGP         |   0.000|
valore_in<5>|    0.354(R)|    0.896(R)|clk_BUFGP         |   0.000|
valore_in<6>|    0.333(R)|    0.910(R)|clk_BUFGP         |   0.000|
valore_in<7>|   -0.155(R)|    1.301(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
valore_out<0>|    6.681(R)|clk_BUFGP         |   0.000|
valore_out<1>|    6.681(R)|clk_BUFGP         |   0.000|
valore_out<2>|    5.764(R)|clk_BUFGP         |   0.000|
valore_out<3>|    5.764(R)|clk_BUFGP         |   0.000|
valore_out<4>|    5.776(R)|clk_BUFGP         |   0.000|
valore_out<5>|    5.774(R)|clk_BUFGP         |   0.000|
valore_out<6>|    5.760(R)|clk_BUFGP         |   0.000|
valore_out<7>|    5.763(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+


Analysis completed Tue Mar  5 15:16:42 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 333 MB



