{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695450340233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695450340234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 23 14:25:40 2023 " "Processing started: Sat Sep 23 14:25:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695450340234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1695450340234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mcu_top -c mcu_top " "Command: quartus_sta mcu_top -c mcu_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1695450340234 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1695450340279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1695450340685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695450340714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695450340714 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1695450341944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1695450341944 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1695450341944 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1695450341944 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_ep4_mcu_full_timing_constrain.sdc " "Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1695450342031 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1695450342033 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695450342033 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 25.000 found on PLL node: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 25.000 found on PLL node: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1695450342152 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695450342152 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695450342153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695450342153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "hse (Rise) hse (Rise) setup and hold " "From hse (Rise) to hse (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695450342153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Rise) setup and hold " "From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695450342153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Fall) setup and hold " "From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695450342153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695450342153 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1695450342153 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1695450342154 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1695450342162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.579 " "Worst-case setup slack is 5.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.579               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.579               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.576               0.000 hse  " "   15.576               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.687               0.000 altera_reserved_tck  " "   41.687               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.689               0.000 jtag_tck  " "   96.689               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695450342487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.332 " "Worst-case hold slack is 0.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 hse  " "    0.332               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.392               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 altera_reserved_tck  " "    0.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 jtag_tck  " "    0.445               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695450342546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 25.132 " "Worst-case recovery slack is 25.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.132               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   25.132               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.319               0.000 altera_reserved_tck  " "   94.319               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.308               0.000 jtag_tck  " "   96.308               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695450342563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.014 " "Worst-case removal slack is 1.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.014               0.000 altera_reserved_tck  " "    1.014               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.785               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.785               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.098               0.000 jtag_tck  " "    3.098               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695450342580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 12.049 " "Worst-case minimum pulse width slack is 12.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.049               0.000 hse  " "   12.049               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.328               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.328               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.566               0.000 altera_reserved_tck  " "   49.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.649               0.000 jtag_tck  " "   99.649               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450342586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695450342586 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 93 synchronizer chains. " "Report Metastability: Found 93 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695450342985 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 93 " "Number of Synchronizer Chains Found: 93" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695450342985 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695450342985 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695450342985 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 30.219 ns " "Worst Case Available Settling Time: 30.219 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695450342985 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695450342985 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695450342985 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1695450342990 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1695450343038 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1695450346079 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 25.000 found on PLL node: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 25.000 found on PLL node: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1695450347006 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695450347006 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695450347006 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695450347006 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "hse (Rise) hse (Rise) setup and hold " "From hse (Rise) to hse (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695450347006 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Rise) setup and hold " "From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695450347006 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Fall) setup and hold " "From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695450347006 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695450347006 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1695450347006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.263 " "Worst-case setup slack is 8.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.263               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.263               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.577               0.000 hse  " "   16.577               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.635               0.000 altera_reserved_tck  " "   42.635               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.986               0.000 jtag_tck  " "   96.986               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695450347186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.323               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 altera_reserved_tck  " "    0.341               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 hse  " "    0.341               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 jtag_tck  " "    0.368               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695450347249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 25.902 " "Worst-case recovery slack is 25.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.902               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   25.902               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.039               0.000 altera_reserved_tck  " "   95.039               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.704               0.000 jtag_tck  " "   96.704               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695450347270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.884 " "Worst-case removal slack is 0.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884               0.000 altera_reserved_tck  " "    0.884               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.558               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.558               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.624               0.000 jtag_tck  " "    2.624               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695450347292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 12.043 " "Worst-case minimum pulse width slack is 12.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.043               0.000 hse  " "   12.043               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.304               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.304               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.436               0.000 altera_reserved_tck  " "   49.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.753               0.000 jtag_tck  " "   99.753               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450347299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695450347299 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 93 synchronizer chains. " "Report Metastability: Found 93 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695450347716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 93 " "Number of Synchronizer Chains Found: 93" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695450347716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695450347716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695450347716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 30.346 ns " "Worst Case Available Settling Time: 30.346 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695450347716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695450347716 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695450347716 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1695450347722 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 25.000 found on PLL node: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 25.000 found on PLL node: u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1695450348271 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695450348271 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695450348271 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695450348271 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "hse (Rise) hse (Rise) setup and hold " "From hse (Rise) to hse (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695450348271 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Rise) setup and hold " "From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695450348271 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Fall) setup and hold " "From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695450348271 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1695450348271 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1695450348271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.002 " "Worst-case setup slack is 19.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.002               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.002               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.947               0.000 hse  " "   19.947               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.259               0.000 altera_reserved_tck  " "   46.259               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.985               0.000 jtag_tck  " "   98.985               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695450348341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.123 " "Worst-case hold slack is 0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 hse  " "    0.123               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.168               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 altera_reserved_tck  " "    0.169               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 jtag_tck  " "    0.170               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695450348414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.182 " "Worst-case recovery slack is 28.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.182               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   28.182               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.137               0.000 altera_reserved_tck  " "   97.137               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.719               0.000 jtag_tck  " "   98.719               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695450348433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.473 " "Worst-case removal slack is 0.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 altera_reserved_tck  " "    0.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.811               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.811               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.481               0.000 jtag_tck  " "    1.481               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695450348453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 11.689 " "Worst-case minimum pulse width slack is 11.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.689               0.000 hse  " "   11.689               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.367               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.367               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.460               0.000 altera_reserved_tck  " "   49.460               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.158               0.000 jtag_tck  " "   99.158               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695450348463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695450348463 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 93 synchronizer chains. " "Report Metastability: Found 93 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695450348906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 93 " "Number of Synchronizer Chains Found: 93" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695450348906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695450348906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695450348906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 30.796 ns " "Worst Case Available Settling Time: 30.796 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695450348906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695450348906 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695450348906 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695450349175 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695450349176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1320 " "Peak virtual memory: 1320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695450349362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 23 14:25:49 2023 " "Processing ended: Sat Sep 23 14:25:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695450349362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695450349362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695450349362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1695450349362 ""}
