
nios_test.elf:     file format elf32-littlenios2
nios_test.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000020

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00000240 memsz 0x00000240 flags r-x
    LOAD off    0x00001260 vaddr 0x00000260 paddr 0x00000264 align 2**12
         filesz 0x00000004 memsz 0x00000004 flags rw-
    LOAD off    0x00001268 vaddr 0x00000268 paddr 0x00000268 align 2**12
         filesz 0x00000000 memsz 0x0000000c flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00000228  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  00000248  00000248  00001248  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .rwdata       00000004  00000260  00000264  00001260  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  4 .bss          0000000c  00000268  00000268  00001268  2**2
                  ALLOC, SMALL_DATA
  5 .comment      00000023  00000000  00000000  00001264  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000168  00000000  00000000  00001288  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000001b6  00000000  00000000  000013f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00000a12  00000000  00000000  000015a6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000558  00000000  00000000  00001fb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00001569  00000000  00000000  00002510  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00000188  00000000  00000000  00003a7c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00000502  00000000  00000000  00003c04  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000011b  00000000  00000000  00004106  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_alt_sim_info 00000010  00000000  00000000  00004224  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000020  00000000  00000000  00004238  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .thread_model 00000003  00000000  00000000  00004f66  2**0
                  CONTENTS, READONLY
 17 .cpu          00000003  00000000  00000000  00004f69  2**0
                  CONTENTS, READONLY
 18 .qsys         00000001  00000000  00000000  00004f6c  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  00004f6d  2**0
                  CONTENTS, READONLY
 20 .stderr_dev   00000004  00000000  00000000  00004f6e  2**0
                  CONTENTS, READONLY
 21 .stdin_dev    00000004  00000000  00000000  00004f72  2**0
                  CONTENTS, READONLY
 22 .stdout_dev   00000004  00000000  00000000  00004f76  2**0
                  CONTENTS, READONLY
 23 .sopc_system_name 00000004  00000000  00000000  00004f7a  2**0
                  CONTENTS, READONLY
 24 .quartus_project_dir 00000018  00000000  00000000  00004f7e  2**0
                  CONTENTS, READONLY
 25 .sopcinfo     0002b8df  00000000  00000000  00004f96  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .text	00000000 .text
00000248 l    d  .rodata	00000000 .rodata
00000260 l    d  .rwdata	00000000 .rwdata
00000268 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000058 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 hello_world_small.c
00000000 l    df *ABS*	00000000 alt_load.c
000000d0 l     F .text	00000020 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_putstr.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 strlen.c
0000015c g     F .text	0000002c alt_main
00000264 g       *ABS*	00000000 __flash_rwdata_start
00000188 g     F .text	00000038 alt_putstr
00000000 g     F .entry	0000000c __reset
00000020 g       *ABS*	00000000 __flash_exceptions_start
0000026c g     O .bss	00000004 alt_argv
00008260 g       *ABS*	00000000 _gp
00000274 g       *ABS*	00000000 __bss_end
00000218 g     F .text	00000004 alt_dcache_flush_all
00000264 g       *ABS*	00000000 __ram_rwdata_end
00000260 g       *ABS*	00000000 __ram_rodata_end
00000274 g       *ABS*	00000000 end
00001000 g       *ABS*	00000000 __alt_stack_pointer
000001e4 g     F .text	00000034 altera_avalon_jtag_uart_write
00000020 g     F .text	0000003c _start
000001c0 g     F .text	00000004 alt_sys_init
00000260 g       *ABS*	00000000 __ram_rwdata_start
00000248 g       *ABS*	00000000 __ram_rodata_start
00000274 g       *ABS*	00000000 __alt_stack_base
00000268 g       *ABS*	00000000 __bss_start
0000005c g     F .text	00000074 main
00000000 g       *ABS*	00000000 __alt_mem_RAM
00000270 g     O .bss	00000004 alt_envp
00000260 g     O .rwdata	00000004 JTAG
00000248 g       *ABS*	00000000 __flash_rodata_start
000001c4 g     F .text	00000020 alt_irq_init
00000268 g     O .bss	00000004 alt_argc
00000020 g       *ABS*	00000000 __ram_exceptions_start
00000264 g       *ABS*	00000000 _edata
00000274 g       *ABS*	00000000 _end
00000020 g       *ABS*	00000000 __ram_exceptions_end
00000220 g     F .text	00000008 altera_nios2_qsys_irq_init
0000000c g       .entry	00000000 exit
00001000 g       *ABS*	00000000 __alt_data_end
0000000c g       .entry	00000000 _exit
00000228 g     F .text	00000020 strlen
0000021c g     F .text	00000004 alt_icache_flush_all
000000f0 g     F .text	0000006c alt_load



Disassembly of section .entry:

00000000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   0:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
   4:	08400814 	ori	at,at,32
    jmp r1
   8:	0800683a 	jmp	at

0000000c <_exit>:
	...

Disassembly of section .text:

00000020 <_start>:
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
  20:	06c00034 	movhi	sp,0
    ori sp, sp, %lo(__alt_stack_pointer)
  24:	dec40014 	ori	sp,sp,4096

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
  28:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
  2c:	d6a09814 	ori	gp,gp,33376
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
  30:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
  34:	10809a14 	ori	r2,r2,616

    movhi r3, %hi(__bss_end)
  38:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
  3c:	18c09d14 	ori	r3,r3,628

    beq r2, r3, 1f
  40:	10c00326 	beq	r2,r3,50 <_start+0x30>

0:
    stw zero, (r2)
  44:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
  48:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
  4c:	10fffd36 	bltu	r2,r3,44 <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
  50:	00000f00 	call	f0 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
  54:	000015c0 	call	15c <alt_main>

00000058 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
  58:	003fff06 	br	58 <alt_after_alt_main>

0000005c <main>:

#include "sys/alt_stdio.h"
#include "altera_avalon_pio_regs.h"
#include "system.h"
int main()
{ 
  5c:	defffe04 	addi	sp,sp,-8
	volatile unsigned int delay = 0;
  alt_putstr("Hello from Nios II!\n");
  60:	01000034 	movhi	r4,0
  64:	21009204 	addi	r4,r4,584

#include "sys/alt_stdio.h"
#include "altera_avalon_pio_regs.h"
#include "system.h"
int main()
{ 
  68:	dfc00115 	stw	ra,4(sp)
	volatile unsigned int delay = 0;
  6c:	d8000015 	stw	zero,0(sp)
  alt_putstr("Hello from Nios II!\n");
  70:	00001880 	call	188 <alt_putstr>
  74:	01800434 	movhi	r6,16
  78:	31bfff84 	addi	r6,r6,-2
  7c:	01080404 	movi	r4,8208
  80:	01400044 	movi	r5,1
  while(1)
  {
	  IOWR(PIO_BASE,0,0x00);
  84:	20000035 	stwio	zero,0(r4)
	  for(delay = 0; delay < 0xfffff; delay++);
  88:	d8000015 	stw	zero,0(sp)
  8c:	00000306 	br	9c <main+0x40>
  90:	d8800017 	ldw	r2,0(sp)
  94:	10800044 	addi	r2,r2,1
  98:	d8800015 	stw	r2,0(sp)
  9c:	d8800017 	ldw	r2,0(sp)
  a0:	30bffb2e 	bgeu	r6,r2,90 <main+0x34>
	  IOWR(PIO_BASE,0,0x01);
  a4:	21400035 	stwio	r5,0(r4)
  a8:	00c00434 	movhi	r3,16
  ac:	18ffff84 	addi	r3,r3,-2
	  for(delay = 0; delay < 0xfffff; delay++);
  b0:	d8000015 	stw	zero,0(sp)
  b4:	00000306 	br	c4 <main+0x68>
  b8:	d8800017 	ldw	r2,0(sp)
  bc:	10800044 	addi	r2,r2,1
  c0:	d8800015 	stw	r2,0(sp)
  c4:	d8800017 	ldw	r2,0(sp)
  c8:	18bffb2e 	bgeu	r3,r2,b8 <main+0x5c>
  cc:	003fed06 	br	84 <main+0x28>

000000d0 <alt_load_section>:

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  d0:	2900051e 	bne	r5,r4,e8 <alt_load_section+0x18>
  d4:	f800283a 	ret
  {
    while( to != end )
    {
      *to++ = *from++;
  d8:	20800017 	ldw	r2,0(r4)
  dc:	21000104 	addi	r4,r4,4
  e0:	28800015 	stw	r2,0(r5)
  e4:	29400104 	addi	r5,r5,4
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
  e8:	29bffb1e 	bne	r5,r6,d8 <alt_load_section+0x8>
  ec:	f800283a 	ret

000000f0 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
  f0:	deffff04 	addi	sp,sp,-4
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
  f4:	01000034 	movhi	r4,0
  f8:	21009904 	addi	r4,r4,612
  fc:	01400034 	movhi	r5,0
 100:	29409804 	addi	r5,r5,608
 104:	01800034 	movhi	r6,0
 108:	31809904 	addi	r6,r6,612
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 10c:	dfc00015 	stw	ra,0(sp)
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 110:	00000d00 	call	d0 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 114:	01000034 	movhi	r4,0
 118:	21000804 	addi	r4,r4,32
 11c:	01400034 	movhi	r5,0
 120:	29400804 	addi	r5,r5,32
 124:	01800034 	movhi	r6,0
 128:	31800804 	addi	r6,r6,32
 12c:	00000d00 	call	d0 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 130:	01000034 	movhi	r4,0
 134:	21009204 	addi	r4,r4,584
 138:	01400034 	movhi	r5,0
 13c:	29409204 	addi	r5,r5,584
 140:	01800034 	movhi	r6,0
 144:	31809804 	addi	r6,r6,608
 148:	00000d00 	call	d0 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 14c:	00002180 	call	218 <alt_dcache_flush_all>
  alt_icache_flush_all();
}
 150:	dfc00017 	ldw	ra,0(sp)
 154:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
 158:	000021c1 	jmpi	21c <alt_icache_flush_all>

0000015c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 15c:	deffff04 	addi	sp,sp,-4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 160:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 164:	dfc00015 	stw	ra,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 168:	00001c40 	call	1c4 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 16c:	00001c00 	call	1c0 <alt_sys_init>
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
 170:	d1200217 	ldw	r4,-32760(gp)
 174:	d1600317 	ldw	r5,-32756(gp)
 178:	d1a00417 	ldw	r6,-32752(gp)
  close(STDOUT_FILENO);
  exit (result);
#endif

  ALT_LOG_PRINT_BOOT("[alt_main.c] After main - we should not be here?.\r\n");
}
 17c:	dfc00017 	ldw	ra,0(sp)
 180:	dec00104 	addi	sp,sp,4
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
 184:	000005c1 	jmpi	5c <main>

00000188 <alt_putstr>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided fputs() routine.
 */
int 
alt_putstr(const char* str)
{
 188:	defffe04 	addi	sp,sp,-8
 18c:	dc000015 	stw	r16,0(sp)
 190:	dfc00115 	stw	ra,4(sp)
 194:	2021883a 	mov	r16,r4
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_WRITE_EXTERNS(ALT_STDOUT_DEV);
    return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, str, strlen(str), 0);
 198:	00002280 	call	228 <strlen>
 19c:	800b883a 	mov	r5,r16
 1a0:	100d883a 	mov	r6,r2
 1a4:	01000034 	movhi	r4,0
 1a8:	21009804 	addi	r4,r4,608
 1ac:	000f883a 	mov	r7,zero
#else
    return fputs(str, stdout);
#endif
}
 1b0:	dfc00117 	ldw	ra,4(sp)
 1b4:	dc000017 	ldw	r16,0(sp)
 1b8:	dec00204 	addi	sp,sp,8
int 
alt_putstr(const char* str)
{
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_WRITE_EXTERNS(ALT_STDOUT_DEV);
    return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, str, strlen(str), 0);
 1bc:	00001e41 	jmpi	1e4 <altera_avalon_jtag_uart_write>

000001c0 <alt_sys_init>:
 */

void alt_sys_init( void )
{
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG, JTAG);
}
 1c0:	f800283a 	ret

000001c4 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 1c4:	deffff04 	addi	sp,sp,-4
 1c8:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU, CPU);
 1cc:	00002200 	call	220 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 1d0:	00800044 	movi	r2,1
 1d4:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 1d8:	dfc00017 	ldw	ra,0(sp)
 1dc:	dec00104 	addi	sp,sp,4
 1e0:	f800283a 	ret

000001e4 <altera_avalon_jtag_uart_write>:
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  unsigned int base = sp->base;
 1e4:	21000017 	ldw	r4,0(r4)

  const char * end = ptr + count;
 1e8:	298f883a 	add	r7,r5,r6
 1ec:	20c00104 	addi	r3,r4,4
 1f0:	00000606 	br	20c <altera_avalon_jtag_uart_write+0x28>

  while (ptr < end)
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
 1f4:	18800037 	ldwio	r2,0(r3)
 1f8:	10bfffec 	andhi	r2,r2,65535
 1fc:	10000326 	beq	r2,zero,20c <altera_avalon_jtag_uart_write+0x28>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
 200:	28800007 	ldb	r2,0(r5)
 204:	29400044 	addi	r5,r5,1
 208:	20800035 	stwio	r2,0(r4)
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
 20c:	29fff936 	bltu	r5,r7,1f4 <altera_avalon_jtag_uart_write+0x10>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);

  return count;
}
 210:	3005883a 	mov	r2,r6
 214:	f800283a 	ret

00000218 <alt_dcache_flush_all>:
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 218:	f800283a 	ret

0000021c <alt_icache_flush_all>:
void alt_icache_flush_all (void)
{
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
 21c:	f800283a 	ret

00000220 <altera_nios2_qsys_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
 220:	000170fa 	wrctl	ienable,zero
}
 224:	f800283a 	ret

00000228 <strlen>:
 228:	20800007 	ldb	r2,0(r4)
 22c:	10000526 	beq	r2,zero,244 <strlen+0x1c>
 230:	2007883a 	mov	r3,r4
 234:	18c00044 	addi	r3,r3,1
 238:	18800007 	ldb	r2,0(r3)
 23c:	103ffd1e 	bne	r2,zero,234 <strlen+0xc>
 240:	1905c83a 	sub	r2,r3,r4
 244:	f800283a 	ret
