{
    "Albert Cohen": {
        "affiliation": "INRIA",
        "citedby": {
            "2017-09-03": 4632
        },
        "email": "@inria.fr",
        "hindex": 40,
        "hindex5y": 28,
        "i10index": 94,
        "i10index5y": 70,
        "interests": [
            "Programming Languages",
            "Compilation",
            "Parallel Programming",
            "Synchronous Languages",
            "Embedded Systems"
        ],
        "npubs": 428
    },
    "Allen Malony": {
        "affiliation": "University of Oregon",
        "citedby": {
            "2017-09-03": 6337
        },
        "email": "@cs.uoregon.edu",
        "hindex": 39,
        "hindex5y": 18,
        "i10index": 128,
        "i10index5y": 42,
        "interests": [
            "parallel computing",
            "performance analysis"
        ],
        "npubs": 355
    },
    "Amin Ansari": {
        "affiliation": "Qualcomm",
        "citedby": {
            "2017-09-03": 814
        },
        "email": "@qti.qualcomm.com",
        "hindex": 16,
        "hindex5y": 13,
        "i10index": 18,
        "i10index5y": 17,
        "interests": [
            "Computer Architecture",
            "Compression",
            "Deep Learning"
        ],
        "npubs": 44
    },
    "Amro Awad": {
        "affiliation": "Sandia National Laboratories",
        "citedby": {
            "2017-09-03": 37
        },
        "email": "@sandia.gov",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "Computer Architecture",
            "Hardware Security"
        ],
        "npubs": 10
    },
    "Ananth Grama": {
        "affiliation": "Purdue University",
        "citedby": {
            "2017-09-03": 10402
        },
        "email": "",
        "hindex": 40,
        "hindex5y": 28,
        "i10index": 86,
        "i10index5y": 54,
        "interests": [
            "Parallel Computing",
            "Distributed Computing",
            "Scientific Computing",
            "Computational Biology"
        ],
        "npubs": 312
    },
    "Andreas Kloeckner": {
        "affiliation": "University of Illinois at Urbana-Champaign",
        "citedby": {
            "2017-09-03": 917
        },
        "email": "@illinois.edu",
        "hindex": 9,
        "hindex5y": 9,
        "i10index": 8,
        "i10index5y": 8,
        "interests": [
            "Numerical Methods for PDEs",
            "High Performance Computing",
            "Software Tools and Languages"
        ],
        "npubs": 30
    },
    "Andrew Lumsdaine": {
        "affiliation": "Pacific Northwest National Lab/University of Washington",
        "citedby": {
            "2017-09-03": 16152
        },
        "email": "@uw.edu",
        "hindex": 52,
        "hindex5y": 42,
        "i10index": 173,
        "i10index5y": 111,
        "interests": [
            "High performance computing",
            "parallel computing",
            "programming languages"
        ],
        "npubs": 451
    },
    "Angeles G. Navarro": {
        "affiliation": "Universidad de Málaga",
        "citedby": {
            "2017-09-03": 376
        },
        "email": "@ac.uma.es",
        "hindex": 10,
        "hindex5y": 7,
        "i10index": 11,
        "i10index5y": 4,
        "interests": [
            "programming models",
            "parallelizing compilers",
            "multiprocessor architectures",
            "multimedia distributed systems"
        ],
        "npubs": 64
    },
    "Antonio Gonzalez": {
        "affiliation": "Universitat Politècnica de Catalunya",
        "citedby": {
            "2018-03-29": 13785
        },
        "email": "@ac.upc.edu",
        "hindex": 50,
        "hindex5y": 27,
        "i10index": 321,
        "i10index5y": 141,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 2403
    },
    "Antony Hosking": "",
    "Aravind Sukumaran-Rajam": {
        "citedby": {
            "2017-09-03": 42
        },
        "email": "",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [],
        "npubs": 10
    },
    "Arkaprava Basu": {
        "affiliation": "AMD Research",
        "citedby": {
            "2017-09-03": 2423
        },
        "email": "@amd.com",
        "hindex": 9,
        "hindex5y": 9,
        "i10index": 9,
        "i10index5y": 9,
        "interests": [
            "Computer Architecture",
            "Operating Systems"
        ],
        "npubs": 23
    },
    "Armando Solar-Lezama": {
        "affiliation": "MIT",
        "citedby": {
            "2017-09-03": 2115
        },
        "email": "@csail.mit.edu",
        "hindex": 19,
        "hindex5y": 19,
        "i10index": 32,
        "i10index5y": 32,
        "interests": [],
        "npubs": 89
    },
    "Arvind": {
        "affiliation": "MIT",
        "citedby": {
            "2017-09-03": 4154
        },
        "email": "@mit.edu",
        "hindex": 34,
        "hindex5y": 16,
        "i10index": 68,
        "i10index5y": 26,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 137
    },
    "Babak Falsafi": {
        "affiliation": "EPFL",
        "citedby": {
            "2017-09-03": 11354
        },
        "email": "@epfl.ch",
        "hindex": 53,
        "hindex5y": 40,
        "i10index": 108,
        "i10index5y": 86,
        "interests": [
            "Computer Architecture",
            "Cloud Computing",
            "Dark Silicon"
        ],
        "npubs": 259
    },
    "Basilio Fraguela": {
        "affiliation": "Universidade da Coruña",
        "citedby": {
            "2017-09-03": 1679
        },
        "email": "@udc.es",
        "hindex": 20,
        "hindex5y": 15,
        "i10index": 36,
        "i10index5y": 23,
        "interests": [
            "Computer Architecture",
            "Parallel Programming"
        ],
        "npubs": 94
    },
    "Bhargava Gopireddy": {
        "citedby": {
            "2018-03-29": 9
        },
        "email": "@illinois.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 3
    },
    "Bo Wu": {
        "affiliation": "Colorado School of Mines",
        "citedby": {
            "2017-09-03": 244
        },
        "email": "@mines.edu",
        "hindex": 8,
        "hindex5y": 8,
        "i10index": 8,
        "i10index5y": 8,
        "interests": [
            "Compiler Optimization",
            "Heterogeneous System",
            "Profiling"
        ],
        "npubs": 26
    },
    "Boris Grot": {
        "affiliation": "University of Edinburgh",
        "citedby": {
            "2017-09-03": 1544
        },
        "email": "@ed.ac.uk",
        "hindex": 17,
        "hindex5y": 16,
        "i10index": 20,
        "i10index5y": 20,
        "interests": [
            "Computer architecture",
            "memory systems",
            "interconnection networks"
        ],
        "npubs": 48
    },
    "Bruce R. Childers": "",
    "Changwan Hong": "",
    "Chris Cummins": {
        "citedby": {
            "2017-09-03": 20
        },
        "email": "@ed.ac.uk",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Machine Learning for Compilers"
        ],
        "npubs": 5
    },
    "Cristina Silvano": {
        "affiliation": "Politecnico di Milano",
        "citedby": {
            "2017-09-03": 3127
        },
        "email": "@polimi.it",
        "hindex": 29,
        "hindex5y": 19,
        "i10index": 75,
        "i10index5y": 47,
        "interests": [
            "Computer Architecture",
            "Design Space Exploration",
            "Embedded Systems",
            "Low-Power Design",
            "Reconfigurable Computing"
        ],
        "npubs": 230
    },
    "Daniel A. Jiménez": {
        "affiliation": "Texas A&M University",
        "citedby": {
            "2017-09-03": 2113
        },
        "email": "@acm.org",
        "hindex": 21,
        "hindex5y": 17,
        "i10index": 40,
        "i10index5y": 25,
        "interests": [
            "computer architecture",
            "compilers",
            "machine learning"
        ],
        "npubs": 88
    },
    "Daniel Mawhirter": "",
    "Daniel Sanchez": {
        "affiliation": "MIT",
        "citedby": {
            "2017-09-03": 1328
        },
        "email": "@csail.mit.edu",
        "hindex": 14,
        "hindex5y": 14,
        "i10index": 19,
        "i10index5y": 19,
        "interests": [
            "Computer Architecture",
            "Computer Systems"
        ],
        "npubs": 44
    },
    "David Gregg": {
        "affiliation": "Trinity College Dublin",
        "citedby": {
            "2017-09-03": 1200
        },
        "email": "@cs.tcd.ie",
        "hindex": 18,
        "hindex5y": 13,
        "i10index": 27,
        "i10index5y": 16,
        "interests": [
            "Compilers",
            "software development tools",
            "architecture",
            "low power computing"
        ],
        "npubs": 148
    },
    "David I. August": {
        "affiliation": "Princeton University",
        "citedby": {
            "2017-09-03": 6033
        },
        "email": "@princeton.edu",
        "hindex": 38,
        "hindex5y": 30,
        "i10index": 81,
        "i10index5y": 53,
        "interests": [
            "Compilers and Computer Architecture"
        ],
        "npubs": 158
    },
    "David Padua": {
        "affiliation": "UIUC",
        "citedby": {
            "2017-09-03": 12825
        },
        "email": "@illinois.edu",
        "hindex": 60,
        "hindex5y": 31,
        "i10index": 146,
        "i10index5y": 71,
        "interests": [
            "Compilers",
            "Parallel Computing"
        ],
        "npubs": 359
    },
    "Denis Barthou": {
        "affiliation": "Bordeaux INP",
        "citedby": {
            "2017-09-03": 918
        },
        "email": "@labri.fr",
        "hindex": 16,
        "hindex5y": 12,
        "i10index": 25,
        "i10index5y": 14,
        "interests": [
            "compilers",
            "high performance computing",
            "parallel computation",
            "heterogeneous architectures"
        ],
        "npubs": 114
    },
    "Dhabaleswar K. Panda": {
        "affiliation": "Ohio State University",
        "citedby": {
            "2017-09-03": 12720
        },
        "email": "@cse.ohio-state.edu",
        "hindex": 54,
        "hindex5y": 38,
        "i10index": 283,
        "i10index5y": 149,
        "interests": [],
        "npubs": 722
    },
    "Dimitrios Siakavaras": "",
    "Ding-Yong Hong": {
        "citedby": {
            "2017-09-03": 136
        },
        "email": "@sslab.cs.nthu.edu.tw",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 3,
        "i10index5y": 2,
        "interests": [
            "Dynamic Binary Translation",
            "Virtualization",
            "Compilers"
        ],
        "npubs": 16
    },
    "Djordje Jevdjic": {
        "affiliation": "University of Washington",
        "citedby": {
            "2017-09-03": 947
        },
        "email": "@epfl.ch",
        "hindex": 9,
        "hindex5y": 9,
        "i10index": 8,
        "i10index5y": 8,
        "interests": [
            "Computer Systems",
            "Computer Architecture",
            "Approximate Computing"
        ],
        "npubs": 18
    },
    "Dong Dai": {
        "citedby": {
            "2017-09-03": 94
        },
        "email": "@ttu.edu",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Distributed Computing",
            "High Performance Computing",
            "I/O",
            "Programming Model"
        ],
        "npubs": 40
    },
    "Edgar Solomonik": {
        "affiliation": "University of Illinois at Urbana-Champaign",
        "citedby": {
            "2017-09-03": 512
        },
        "email": "@illinois.edu",
        "hindex": 12,
        "hindex5y": 12,
        "i10index": 12,
        "i10index5y": 12,
        "interests": [
            "numerical algorithms",
            "parallel computing"
        ],
        "npubs": 34
    },
    "Erez Petrank": {
        "affiliation": "Technion",
        "citedby": {
            "2017-09-03": 4182
        },
        "email": "@cs.technion.ac.il",
        "hindex": 37,
        "hindex5y": 22,
        "i10index": 70,
        "i10index5y": 47,
        "interests": [],
        "npubs": 137
    },
    "Francois Irigoin": {
        "affiliation": "MINES Paris Tech",
        "citedby": {
            "2017-09-03": 2918
        },
        "email": "@mines-paristech.fr",
        "hindex": 23,
        "hindex5y": 13,
        "i10index": 34,
        "i10index5y": 17,
        "interests": [
            "informatique",
            "compilation",
            "analyse statique",
            "transformation de programme"
        ],
        "npubs": 116
    },
    "Frank Mueller": {
        "affiliation": "North Carolina State University",
        "citedby": {
            "2017-09-03": 9620
        },
        "email": "@cs.ncsu.edu",
        "hindex": 48,
        "hindex5y": 31,
        "i10index": 138,
        "i10index5y": 90,
        "interests": [
            "Parallel and Distributed Systems",
            "High-Performance Computing",
            "Embedded Systems",
            "Real-Time Systems",
            "Compilers"
        ],
        "npubs": 359
    },
    "Franz Franchetti": {
        "affiliation": "Carnegie Mellon University",
        "citedby": {
            "2017-09-03": 3069
        },
        "email": "@ece.cmu.edu",
        "hindex": 29,
        "hindex5y": 22,
        "i10index": 58,
        "i10index5y": 45,
        "interests": [
            "Autotuning",
            "compilers",
            "computer architecture 3D memory",
            "parallel architectures",
            "performance engineering"
        ],
        "npubs": 160
    },
    "Gabriel H. Loh": {
        "affiliation": "AMD Research",
        "citedby": {
            "2017-09-03": 6017
        },
        "email": "@amd.com",
        "hindex": 36,
        "hindex5y": 30,
        "i10index": 86,
        "i10index5y": 68,
        "interests": [
            "Computer architecture"
        ],
        "npubs": 228
    },
    "Gagan Agrawal": {
        "affiliation": "Ohio State University",
        "citedby": {
            "2017-09-03": 5123
        },
        "email": "@cse.ohio-state.edu",
        "hindex": 37,
        "hindex5y": 28,
        "i10index": 127,
        "i10index5y": 76,
        "interests": [
            "High performance and data-intensive computing"
        ],
        "npubs": 382
    },
    "George Karypis": {
        "affiliation": "University of Minnesota",
        "citedby": {
            "2017-09-03": 56011
        },
        "email": "@umn.edu",
        "hindex": 84,
        "hindex5y": 59,
        "i10index": 216,
        "i10index5y": 170,
        "interests": [
            "Data mining",
            "Parallel computing",
            "Recommender systems",
            "Learning analytics",
            "Chemical informatics"
        ],
        "npubs": 434
    },
    "Georgios Goumas": {
        "citedby": {
            "2017-09-03": 740
        },
        "email": "@cslab.ece.ntua.gr",
        "hindex": 15,
        "hindex5y": 13,
        "i10index": 22,
        "i10index5y": 13,
        "interests": [
            "Parallel processing",
            "High-performance computing",
            "Computer Architecture",
            "Parallel programming"
        ],
        "npubs": 66
    },
    "Hamid Tabani": {
        "citedby": {
            "2017-09-03": 29
        },
        "email": "@ac.upc.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 5
    },
    "Hugh Leather": {
        "affiliation": "University of Edinburgh",
        "citedby": {
            "2018-03-29": 452
        },
        "email": "@inf.ed.ac.uk",
        "hindex": 10,
        "hindex5y": 10,
        "i10index": 12,
        "i10index5y": 12,
        "interests": [
            "Machine Learning",
            "Compilers"
        ],
        "npubs": 35
    },
    "Hussein Elnawawy": "",
    "J. Nelson Amaral": {
        "affiliation": "University of Alberta",
        "citedby": {
            "2017-09-03": 1462
        },
        "email": "@ualberta.ca",
        "hindex": 18,
        "hindex5y": 13,
        "i10index": 45,
        "i10index5y": 22,
        "interests": [
            "Compiler Design and Implementation",
            "High Performance Computing",
            "Programming Languages"
        ],
        "npubs": 174
    },
    "Jaehyuk Huh": {
        "affiliation": "KAIST",
        "citedby": {
            "2017-09-03": 2106
        },
        "email": "@kaist.ac.kr",
        "hindex": 16,
        "hindex5y": 16,
        "i10index": 21,
        "i10index5y": 21,
        "interests": [
            "Computer Architecture",
            "Virtualization",
            "Security",
            "Cloud Computing"
        ],
        "npubs": 54
    },
    "Jaejin Lee": {
        "affiliation": "Seoul National University",
        "citedby": {
            "2018-03-29": 3434
        },
        "email": "@snu.ac.kr",
        "hindex": 30,
        "hindex5y": 19,
        "i10index": 51,
        "i10index5y": 38,
        "interests": [
            "Parallel processing",
            "Compilers",
            "Computer architectures",
            "Operating systems",
            "Heterogeneous computing"
        ],
        "npubs": 111
    },
    "James Tuck": {
        "citedby": {
            "2018-03-29": 1970
        },
        "email": "@ncsu.edu",
        "hindex": 17,
        "hindex5y": 12,
        "i10index": 22,
        "i10index5y": 16,
        "interests": [
            "Computer Architecture",
            "Compilers",
            "Programming Languages"
        ],
        "npubs": 62
    },
    "Jan-Jan Wu": {
        "affiliation": "Academia Sinica",
        "citedby": {
            "2017-09-03": 9338
        },
        "email": "@iis.sinica.edu.tw",
        "hindex": 25,
        "hindex5y": 20,
        "i10index": 74,
        "i10index5y": 51,
        "interests": [
            "parallel and distributed processing",
            "cloud computing and cloud databases",
            "virtualization",
            "dynamic binary translation"
        ],
        "npubs": 3000
    },
    "Javier Picorel": {
        "affiliation": "EPFL",
        "citedby": {
            "2017-09-03": 267
        },
        "email": "@epfl.ch",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Computer Architecture",
            "Computer Systems",
            "Memory Systems",
            "Dark Silicon"
        ],
        "npubs": 11
    },
    "Jinsung Kim": {
        "citedby": {
            "2017-09-03": 23
        },
        "email": "@osu.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Domain-Specific Compile/Runtime Optimization",
            "High Performance Computing",
            "Operating Systems",
            "Software Engineering"
        ],
        "npubs": 4
    },
    "Joel Emer": {
        "affiliation": "MIT/Nvidia",
        "citedby": {
            "2017-09-03": 10173
        },
        "email": "@csail.mit.edu",
        "hindex": 47,
        "hindex5y": 31,
        "i10index": 87,
        "i10index5y": 63,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 189
    },
    "John Cavazos": {
        "affiliation": "University of Delaware",
        "citedby": {
            "2017-09-03": 1981
        },
        "email": "@udel.edu",
        "hindex": 21,
        "hindex5y": 19,
        "i10index": 29,
        "i10index5y": 25,
        "interests": [
            "Compilers",
            "Machine Learning",
            "GPUs",
            "parallel programming"
        ],
        "npubs": 79
    },
    "Jonathan Jenkins": {
        "citedby": {
            "2018-03-29": 553
        },
        "email": "",
        "hindex": 14,
        "hindex5y": 12,
        "i10index": 17,
        "i10index5y": 13,
        "interests": [],
        "npubs": 65
    },
    "Jordi Tubella": "",
    "Jose Maria Arnau": {
        "citedby": {
            "2017-09-03": 87
        },
        "email": "@ac.upc.edu",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 13
    },
    "Jose Moreira": {
        "affiliation": "IBM Research",
        "citedby": {
            "2017-09-03": 5845
        },
        "email": "@us.ibm.com",
        "hindex": 42,
        "hindex5y": 20,
        "i10index": 102,
        "i10index5y": 42,
        "interests": [
            "Computer Architecture",
            "Parallel Computing",
            "Compilers"
        ],
        "npubs": 292
    },
    "Josep Torrellas": {
        "affiliation": "University of Illinois at Urbana-Champaign",
        "citedby": {
            "2017-09-03": 11228
        },
        "email": "@illinois.edu",
        "hindex": 57,
        "hindex5y": 35,
        "i10index": 155,
        "i10index5y": 101,
        "interests": [
            "Computer architecture",
            "parallel computing",
            "shared-memory architectures"
        ],
        "npubs": 338
    },
    "Joseph Izraelevitz": {
        "affiliation": "University of Rochester",
        "citedby": {
            "2017-09-03": 30
        },
        "email": "",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [],
        "npubs": 15
    },
    "Julio Sahuquillo": {
        "affiliation": "Universitat Politècnica de València",
        "citedby": {
            "2017-09-03": 1460
        },
        "email": "@disca.upv.es",
        "hindex": 17,
        "hindex5y": 14,
        "i10index": 42,
        "i10index5y": 22,
        "interests": [
            "Computer architecture",
            "memory systems",
            "system-aware scheduling"
        ],
        "npubs": 200
    },
    "Jun3 Yang": {
        "affiliation": "University of Pittsburgh",
        "citedby": {
            "2017-09-03": 4394
        },
        "email": "@pitt.edu",
        "hindex": 35,
        "hindex5y": 25,
        "i10index": 69,
        "i10index5y": 56,
        "interests": [
            "Computer Architecture",
            "Compiler Technology",
            "Electronic Design Automation"
        ],
        "npubs": 120
    },
    "Kei Hiraki": "",
    "Keshav Pingali": {
        "affiliation": "The University of Texas at Austin",
        "citedby": {
            "2017-09-03": 8478
        },
        "email": "@cs.utexas.edu",
        "hindex": 50,
        "hindex5y": 30,
        "i10index": 115,
        "i10index5y": 74,
        "interests": [
            "Programming languages",
            "parallel computing",
            "big-data computing"
        ],
        "npubs": 261
    },
    "Konstantinos Nikas": {
        "citedby": {
            "2017-09-03": 88
        },
        "email": "@cslab.ece.ntua.gr",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 3,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture",
            "Parallel programming models"
        ],
        "npubs": 15
    },
    "Lawrence Rauchwerger": {
        "affiliation": "Texas A&M University",
        "citedby": {
            "2017-09-03": 4036
        },
        "email": "@tamu.edu",
        "hindex": 32,
        "hindex5y": 21,
        "i10index": 66,
        "i10index5y": 40,
        "interests": [
            "parallel computing",
            "compilers",
            "parallel computers"
        ],
        "npubs": 184
    },
    "Lieven Eeckhout": {
        "affiliation": "UGENT",
        "citedby": {
            "2017-09-03": 6539
        },
        "email": "@ugent.be",
        "hindex": 43,
        "hindex5y": 33,
        "i10index": 110,
        "i10index5y": 86,
        "interests": [
            "Computer Architecture",
            "Hardware/Software Interface"
        ],
        "npubs": 357
    },
    "Lingxiang Xiang": {
        "affiliation": "Intel Corporation",
        "citedby": {
            "2017-09-03": 125
        },
        "email": "@intel.com",
        "hindex": 7,
        "hindex5y": 6,
        "i10index": 5,
        "i10index5y": 4,
        "interests": [],
        "npubs": 14
    },
    "Lizy K. John": {
        "affiliation": "University of Texas at Austin",
        "citedby": {
            "2017-09-03": 6712
        },
        "email": "@ece.utexas.edu",
        "hindex": 44,
        "hindex5y": 29,
        "i10index": 125,
        "i10index5y": 69,
        "interests": [
            "Computer Architecture",
            "performance Evaluation",
            "Workload Characterization"
        ],
        "npubs": 421
    },
    "Louis Jenkins": {
        "affiliation": "Bloomsburg University",
        "citedby": {
            "2018-03-29": -1
        },
        "email": "@huskies.bloomu.edu",
        "hindex": 0,
        "hindex5y": 0,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "High Performance Computing"
        ],
        "npubs": 1
    },
    "Maleen Abeydeera": {
        "affiliation": "MIT",
        "citedby": {
            "2018-02-15": 19
        },
        "email": "@mit.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [],
        "npubs": 8
    },
    "Manuel Hermenegildo": {
        "affiliation": "IMDEA Software Institute/T.U. Madrid (UPM)",
        "citedby": {
            "2017-09-03": 8248
        },
        "email": "@upm.es",
        "hindex": 51,
        "hindex5y": 17,
        "i10index": 169,
        "i10index5y": 48,
        "interests": [
            "Abstract interpretation-based program analysis",
            "verification",
            "debugging",
            "optimization",
            "programming language design and implementation"
        ],
        "npubs": 652
    },
    "Marc Snir": {
        "affiliation": "University of Illinois at Urbana-Champaign",
        "citedby": {
            "2017-09-03": 17119
        },
        "email": "@illinois.edu",
        "hindex": 57,
        "hindex5y": 30,
        "i10index": 128,
        "i10index5y": 73,
        "interests": [
            "Parallel Computing"
        ],
        "npubs": 305
    },
    "Maria E. Gómez": {
        "affiliation": "Universitat Politècnica de València",
        "citedby": {
            "2017-09-03": 1809
        },
        "email": "@disca.upv.es",
        "hindex": 21,
        "hindex5y": 16,
        "i10index": 40,
        "i10index5y": 31,
        "interests": [
            "Interconnection networks",
            "networks on chip",
            "cache hierarchy"
        ],
        "npubs": 211
    },
    "Mark C. Jeffrey": {
        "affiliation": "MIT",
        "citedby": {
            "2017-09-03": 61
        },
        "email": "@csail.mit.edu",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 2,
        "i10index5y": 1,
        "interests": [
            "parallel computing",
            "computer architecture"
        ],
        "npubs": 11
    },
    "María Jesús Garzarán": {
        "affiliation": "Intel/University of Illinois at Urbana-Champaign",
        "citedby": {
            "2017-09-03": 1643
        },
        "email": "@uiuc.edu",
        "hindex": 22,
        "hindex5y": 16,
        "i10index": 32,
        "i10index5y": 21,
        "interests": [
            "Parallel Programming",
            "autotuning"
        ],
        "npubs": 86
    },
    "Matthew Buland": "",
    "Michael Bond": {
        "affiliation": "Ohio State University",
        "citedby": {
            "2017-09-03": 1264
        },
        "email": "@cse.ohio-state.edu",
        "hindex": 18,
        "hindex5y": 18,
        "i10index": 23,
        "i10index5y": 22,
        "interests": [
            "Programming languages",
            "software systems"
        ],
        "npubs": 139
    },
    "Michael Burke": "",
    "Michael C. Huang": {
        "affiliation": "University of Rochester",
        "citedby": {
            "2017-09-03": 399
        },
        "email": "@ieee.org",
        "hindex": 12,
        "hindex5y": 10,
        "i10index": 12,
        "i10index5y": 10,
        "interests": [],
        "npubs": 43
    },
    "Michael L. Scott": {
        "affiliation": "University of Rochester",
        "citedby": {
            "2017-09-03": 12975
        },
        "email": "@cs.rochester.edu",
        "hindex": 55,
        "hindex5y": 36,
        "i10index": 144,
        "i10index5y": 79,
        "interests": [
            "Concurrency and Synchronization",
            "Parallel Computing",
            "Operating Systems",
            "Programming Languages",
            "Computer Architecture"
        ],
        "npubs": 275
    },
    "Michael Spear": {
        "affiliation": "Lehigh University",
        "citedby": {
            "2017-09-03": 2526
        },
        "email": "@cse.lehigh.edu",
        "hindex": 26,
        "hindex5y": 18,
        "i10index": 38,
        "i10index5y": 35,
        "interests": [
            "computer science"
        ],
        "npubs": 90
    },
    "Michel Dubois": "",
    "Mohammad Alshboul": {
        "citedby": {
            "2018-03-29": 5
        },
        "email": "@ncsu.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture and Systems",
            "Memory Systems",
            "Non-Volatile Memory"
        ],
        "npubs": 2
    },
    "Muralidaran Vijayaraghavan": {
        "affiliation": "MIT",
        "citedby": {
            "2017-09-03": 256
        },
        "email": "@csail.mit.edu",
        "hindex": 9,
        "hindex5y": 8,
        "i10index": 8,
        "i10index5y": 6,
        "interests": [
            "Computer Architecture",
            "Formal Verification",
            "Programming Languages",
            "Hardware synthesis"
        ],
        "npubs": 27
    },
    "Nachshon Cohen": {
        "affiliation": "EPFL",
        "citedby": {
            "2017-09-03": 61
        },
        "email": "@cs.technion.ac.il",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Parallel Data Structures",
            "Memory Mangement",
            "Systems"
        ],
        "npubs": 16
    },
    "Nathan Beckmann": {
        "affiliation": "CMU",
        "citedby": {
            "2017-09-03": 931
        },
        "email": "@cmu.edu",
        "hindex": 12,
        "hindex5y": 12,
        "i10index": 13,
        "i10index5y": 13,
        "interests": [
            "Computer systems",
            "Computer architecture",
            "Performance modeling/analysis"
        ],
        "npubs": 51
    },
    "Nectarios Koziris": {
        "affiliation": "National Technical University of Athens",
        "citedby": {
            "2017-09-03": 3296
        },
        "email": "@cslab.ece.ntua.gr",
        "hindex": 26,
        "hindex5y": 22,
        "i10index": 55,
        "i10index5y": 35,
        "interests": [
            "Parallel and Distributed Systems",
            "Computer Architecture",
            "Large Scale Data Management",
            "Scalable Storage"
        ],
        "npubs": 240
    },
    "Nick P. Johnson": "",
    "Nima Honarmand": {
        "affiliation": "Stony Brook University",
        "citedby": {
            "2017-09-03": 351
        },
        "email": "@cs.stonybrook.edu",
        "hindex": 9,
        "hindex5y": 6,
        "i10index": 7,
        "i10index5y": 6,
        "interests": [
            "Architecture",
            "Operating Systems",
            "Parallel Computer Architecture and Programmability",
            "VLSI CAD"
        ],
        "npubs": 20
    },
    "Nurit Moscovici": "",
    "P. Sadayappan": {
        "affiliation": "Ohio State University",
        "citedby": {
            "2017-09-03": 11961
        },
        "email": "@cse.ohio-state.edu",
        "hindex": 57,
        "hindex5y": 39,
        "i10index": 211,
        "i10index5y": 117,
        "interests": [
            "Optimizing compilers",
            "parallel and high-performance computing"
        ],
        "npubs": 523
    },
    "Pavlos Petoumenos": {
        "affiliation": "University of Edinburgh",
        "citedby": {
            "2017-09-03": 263
        },
        "email": "@inf.ed.ac.uk",
        "hindex": 8,
        "hindex5y": 7,
        "i10index": 8,
        "i10index5y": 4,
        "interests": [
            "Computer Architecture",
            "Compilers",
            "Machine Learning"
        ],
        "npubs": 22
    },
    "Per Stenström": {
        "affiliation": "Chalmers University of Technology",
        "citedby": {
            "2017-09-03": 7578
        },
        "email": "@chalmers.se",
        "hindex": 42,
        "hindex5y": 22,
        "i10index": 99,
        "i10index5y": 47,
        "interests": [
            "Computer architecture"
        ],
        "npubs": 335
    },
    "Philip Carns": {
        "citedby": {
            "2017-09-03": 2821
        },
        "email": "@mcs.anl.gov",
        "hindex": 19,
        "hindex5y": 17,
        "i10index": 27,
        "i10index5y": 25,
        "interests": [
            "HPC",
            "IO",
            "parallel file systems",
            "storage",
            "storage simulation"
        ],
        "npubs": 62
    },
    "Po-An Tsai": {
        "affiliation": "MIT",
        "citedby": {
            "2017-09-03": 32
        },
        "email": "@csail.mit.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "computer system",
            "computer architecture",
            "cloud computing"
        ],
        "npubs": 7
    },
    "Priyank Faldu": {
        "citedby": {
            "2017-09-03": 1
        },
        "email": "@ed.ac.uk",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Cache & Memory Subsystems",
            "Server Processors"
        ],
        "npubs": 4
    },
    "R. Govindarajan": {
        "affiliation": "Indian Institute of Science, Bangalore",
        "citedby": {
            "2017-09-03": 2689
        },
        "email": "@serc.iisc.ernet.in",
        "hindex": 27,
        "hindex5y": 17,
        "i10index": 64,
        "i10index5y": 33,
        "interests": [
            "Computer Architecture",
            "Compilers",
            "High performance computing"
        ],
        "npubs": 330
    },
    "Rafael Asenjo": {
        "affiliation": "Universidad de Málaga",
        "citedby": {
            "2017-09-03": 394
        },
        "email": "@uma.es",
        "hindex": 10,
        "hindex5y": 7,
        "i10index": 10,
        "i10index5y": 3,
        "interests": [
            "Parallel Programming",
            "Computer Architecture"
        ],
        "npubs": 80
    },
    "Raghavendra Pradyumna Pothukuchi": {
        "citedby": {
            "2018-03-29": 20
        },
        "email": "@illinois.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture",
            "Control Theory",
            "Resource management",
            "Systems"
        ],
        "npubs": 6
    },
    "Raj Parihar": {
        "affiliation": "Cadence Design Systems",
        "citedby": {
            "2017-09-03": 24
        },
        "email": "@cadence.com",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer architecture",
            "Helper threading",
            "Compilers",
            "Evolvable hardware",
            "Cryptographic hardware"
        ],
        "npubs": 17
    },
    "Rajiv Gupta": {
        "affiliation": "University of California, Riverside",
        "citedby": {
            "2017-09-03": 11063
        },
        "email": "@cs.ucr.edu",
        "hindex": 56,
        "hindex5y": 30,
        "i10index": 185,
        "i10index5y": 82,
        "interests": [
            "Compilers",
            "Parallel Computing",
            "Computer Architecture",
            "Software Engineering"
        ],
        "npubs": 318
    },
    "Reena Panda": {
        "citedby": {
            "2018-01-13": 65
        },
        "email": "@utexas.edu",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [],
        "npubs": 21
    },
    "Robert B. Ross": {
        "affiliation": "Argonne National Laboratory",
        "citedby": {
            "2017-09-03": 6345
        },
        "email": "@mcs.anl.gov",
        "hindex": 39,
        "hindex5y": 30,
        "i10index": 119,
        "i10index5y": 90,
        "interests": [
            "high-performance computing",
            "HPC system software",
            "parallel I/O and file systems"
        ],
        "npubs": 249
    },
    "Robert Van De Geijn": {
        "affiliation": "The University of Texas at Austin",
        "citedby": {
            "2017-09-03": 8102
        },
        "email": "@cs.utexas.edu",
        "hindex": 50,
        "hindex5y": 28,
        "i10index": 119,
        "i10index5y": 72,
        "interests": [
            "Dense Linear Algebra",
            "Libraries",
            "High-Performance Computing",
            "Parallel Computing"
        ],
        "npubs": 308
    },
    "Ron Cytron": "",
    "Ryan R. Newton": {
        "affiliation": "Indiana University",
        "citedby": {
            "2017-09-03": 2221
        },
        "email": "@indiana.edu",
        "hindex": 17,
        "hindex5y": 14,
        "i10index": 24,
        "i10index5y": 20,
        "interests": [
            "Programming Languages",
            "Parallelism",
            "Stream Processing"
        ],
        "npubs": 82
    },
    "Saeed Maleki": {
        "affiliation": "Microsoft Research",
        "citedby": {
            "2017-09-03": 190
        },
        "email": "@microsoft.com",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [],
        "npubs": 14
    },
    "Salvador Petit": {
        "citedby": {
            "2017-09-03": 658
        },
        "email": "@disca.upv.es",
        "hindex": 11,
        "hindex5y": 10,
        "i10index": 14,
        "i10index5y": 10,
        "interests": [],
        "npubs": 108
    },
    "Samuel Midkiff": {
        "affiliation": "Purdue University",
        "citedby": {
            "2017-09-03": 4735
        },
        "email": "",
        "hindex": 35,
        "hindex5y": 20,
        "i10index": 68,
        "i10index5y": 34,
        "interests": [],
        "npubs": 157
    },
    "Sanjay Rajopadhye": {
        "affiliation": "Colorado State University",
        "citedby": {
            "2017-09-03": 2915
        },
        "email": "@colostate.edu",
        "hindex": 28,
        "hindex5y": 16,
        "i10index": 74,
        "i10index5y": 30,
        "interests": [],
        "npubs": 209
    },
    "Sasa Misailovic": {
        "affiliation": "University of Illinois at Urbana-Champaign",
        "citedby": {
            "2017-09-03": 1616
        },
        "email": "@illinois.edu",
        "hindex": 17,
        "hindex5y": 17,
        "i10index": 20,
        "i10index5y": 20,
        "interests": [
            "Programming Languages",
            "Program Analysis",
            "Approximate Computing",
            "Software Engineering"
        ],
        "npubs": 30
    },
    "Seikwon Kim": {
        "citedby": {
            "2017-09-03": 3
        },
        "email": "",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [],
        "npubs": 2
    },
    "Seonyoung Lee": "",
    "Sergey Blagodurov": {
        "affiliation": "AMD Research",
        "citedby": {
            "2017-09-03": 1932
        },
        "email": "@sfu.ca",
        "hindex": 16,
        "hindex5y": 16,
        "i10index": 16,
        "i10index5y": 16,
        "interests": [
            "Big Data",
            "cloud",
            "datacenters",
            "High Performance Computing",
            "multicore"
        ],
        "npubs": 44
    },
    "Sergiy Popovych": "",
    "Sheng-Yu Fu": {
        "citedby": {
            "2018-03-29": 22
        },
        "email": "@csie.ntu.edu.tw",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Binary Translation",
            "SIMD",
            "Compiler"
        ],
        "npubs": 7
    },
    "Sizhuo Zhang": {
        "affiliation": "MIT",
        "citedby": {
            "2018-03-29": -1
        },
        "email": "@csail.mit.edu",
        "hindex": 0,
        "hindex5y": 0,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 8
    },
    "Srinivas Aluru": {
        "affiliation": "Georgia Tech",
        "citedby": {
            "2017-09-03": 7473
        },
        "email": "@cc.gatech.edu",
        "hindex": 37,
        "hindex5y": 25,
        "i10index": 87,
        "i10index5y": 56,
        "interests": [
            "Bioinformatics",
            "High performance Computing",
            "Parallel Algorithms and Applications",
            "Systems Biology"
        ],
        "npubs": 290
    },
    "Stephen R. Beard": "",
    "Suvinay Subramanian": {
        "citedby": {
            "2017-09-03": 205
        },
        "email": "@csail.mit.edu",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 7,
        "i10index5y": 7,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 11
    },
    "T. N. Vijaykumar": {
        "affiliation": "Purdue University",
        "citedby": {
            "2017-09-03": 9725
        },
        "email": "@ecn.purdue.edu",
        "hindex": 45,
        "hindex5y": 30,
        "i10index": 78,
        "i10index5y": 65,
        "interests": [
            "computer architecture",
            "computer networks"
        ],
        "npubs": 166
    },
    "Taehoon Kim": {
        "citedby": {
            "2018-03-29": 1
        },
        "email": "@kaist.ac.kr",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Memory Systems",
            "Security"
        ],
        "npubs": 3
    },
    "Taewook Oh": {
        "citedby": {
            "2017-09-03": 366
        },
        "email": "@fb.com",
        "hindex": 8,
        "hindex5y": 7,
        "i10index": 7,
        "i10index5y": 6,
        "interests": [
            "Compilers",
            "Computer Architecture"
        ],
        "npubs": 20
    },
    "Timothy G. Mattson": {
        "affiliation": "Intel",
        "citedby": {
            "2017-09-03": 3747
        },
        "email": "@intel.com",
        "hindex": 25,
        "hindex5y": 18,
        "i10index": 42,
        "i10index5y": 27,
        "interests": [
            "Parallel Computing",
            "OpenMP",
            "OpenCL",
            "Graphs as Linear Algebra",
            "Polystore DBMS"
        ],
        "npubs": 109
    },
    "Tingzhe Zhou": {
        "affiliation": "Lehigh University",
        "citedby": {
            "2017-09-03": 14
        },
        "email": "@lehigh.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Parallel computing",
            "Transactional memory",
            "Concurrent data structures"
        ],
        "npubs": 7
    },
    "Todd Gamblin": {
        "affiliation": "Lawrence Livermore National Laboratory",
        "citedby": {
            "2017-09-03": 927
        },
        "email": "@llnl.gov",
        "hindex": 19,
        "hindex5y": 18,
        "i10index": 31,
        "i10index5y": 30,
        "interests": [
            "Parallel computing",
            "performance tools",
            "performance modeling",
            "data analysis"
        ],
        "npubs": 131
    },
    "Ulya R. Karpuzcu": {
        "affiliation": "University of Minnesota at Twin Cities",
        "citedby": {
            "2017-09-03": 444
        },
        "email": "@umn.edu",
        "hindex": 9,
        "hindex5y": 9,
        "i10index": 9,
        "i10index5y": 9,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 21
    },
    "Uzi Vishkin": {
        "affiliation": "University of Maryland",
        "citedby": {
            "2017-09-03": 11795
        },
        "email": "@umd.edu",
        "hindex": 55,
        "hindex5y": 25,
        "i10index": 127,
        "i10index5y": 62,
        "interests": [
            "Parallel computing",
            "Parallel algorithms"
        ],
        "npubs": 249
    },
    "Vasileios Porpodas": {
        "affiliation": "Intel Corporation",
        "citedby": {
            "2017-09-03": 91
        },
        "email": "@cl.cam.ac.uk",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Compilers",
            "Computer Architecture"
        ],
        "npubs": 15
    },
    "Vicent Selfa": "",
    "Wei Han": "",
    "Wei-Chung Hsu": "",
    "Wonsun Ahn": {
        "affiliation": "University of Pittsburgh",
        "citedby": {
            "2017-09-03": 458
        },
        "email": "@cs.pitt.edu",
        "hindex": 8,
        "hindex5y": 8,
        "i10index": 8,
        "i10index5y": 8,
        "interests": [
            "Computer Architecture",
            "Compilers"
        ],
        "npubs": 18
    },
    "Xianwei Zhang": {
        "citedby": {
            "2017-09-03": 68
        },
        "email": "@cs.pitt.edu",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Computer Architecture",
            "Systems"
        ],
        "npubs": 13
    },
    "Xiaoming Li": {
        "affiliation": "University of Delaware",
        "citedby": {
            "2017-09-03": 10763
        },
        "email": "@udel.edu",
        "hindex": 17,
        "hindex5y": 16,
        "i10index": 328,
        "i10index5y": 203,
        "interests": [
            "software optimization",
            "hardware/software interface",
            "high-performance computing"
        ],
        "npubs": 2724
    },
    "Xipeng Shen": {
        "affiliation": "North Carolina State University",
        "citedby": {
            "2017-09-03": 3953
        },
        "email": "@ncsu.edu",
        "hindex": 26,
        "hindex5y": 22,
        "i10index": 51,
        "i10index5y": 39,
        "interests": [
            "Compiler",
            "High performance computing",
            "GPU",
            "Artificial intelligence",
            "Machine learning"
        ],
        "npubs": 187
    },
    "Yan Solihin": {
        "affiliation": "North Carolina State University",
        "citedby": {
            "2017-09-03": 4477
        },
        "email": "@ncsu.edu",
        "hindex": 30,
        "hindex5y": 24,
        "i10index": 55,
        "i10index5y": 45,
        "interests": [
            "Computer Architecture",
            "Computer Architecture Support for Security",
            "Workload Characterization",
            "Workload Cloning",
            "Performance Mode"
        ],
        "npubs": 180
    },
    "Yong Chen": {
        "affiliation": "Texas Tech University",
        "citedby": {
            "2017-09-03": 1316
        },
        "email": "@ttu.edu",
        "hindex": 19,
        "hindex5y": 15,
        "i10index": 39,
        "i10index5y": 37,
        "interests": [
            "Data-intensive computing",
            "high-performance computing",
            "parallel and distributed computing",
            "parallel I/O",
            "Cloud computing"
        ],
        "npubs": 116
    },
    "Youtao Zhang": {
        "citedby": {
            "2017-09-03": 4083
        },
        "email": "@cs.pitt.edu",
        "hindex": 30,
        "hindex5y": 24,
        "i10index": 60,
        "i10index5y": 51,
        "interests": [],
        "npubs": 112
    },
    "Yu-Ping Liu": {
        "affiliation": "National Taiwan University",
        "citedby": {
            "2018-03-29": 6
        },
        "email": "@csie.ntu.edu.tw",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Compiler",
            "Computer Architecture",
            "Runtime System"
        ],
        "npubs": 6
    },
    "Yunheung Paek": {
        "affiliation": "Seoul National University",
        "citedby": {
            "2017-09-03": 1949
        },
        "email": "@snu.ac.kr",
        "hindex": 21,
        "hindex5y": 18,
        "i10index": 40,
        "i10index5y": 21,
        "interests": [
            "Security",
            "Compiler",
            "Computer Architecture"
        ],
        "npubs": 180
    },
    "Zehra Sura": "",
    "Zheng Wang": {
        "citedby": {
            "2017-11-24": 851
        },
        "email": "@lancaster.ac.uk",
        "hindex": 13,
        "hindex5y": 11,
        "i10index": 13,
        "i10index5y": 12,
        "interests": [
            "Compiler",
            "code optimization",
            "parallelization",
            "parallel computing"
        ],
        "npubs": 64
    }
}
