{
    "vlsi.core.sram_generator_tool_path": [
        "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7"
    ],
    "vlsi.inputs.sram_parameters": [
        {
            "type": "sram",
            "name": "SRAM1RW1024x8",
            "vt": "SRAM",
            "depth": "1024",
            "width": 8,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW128x46",
            "vt": "SRAM",
            "depth": "128",
            "width": 46,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW128x48",
            "vt": "SRAM",
            "depth": "128",
            "width": 48,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW128x8",
            "vt": "SRAM",
            "depth": "128",
            "width": 8,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW256x128",
            "vt": "SRAM",
            "depth": "256",
            "width": 128,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW256x32",
            "vt": "SRAM",
            "depth": "256",
            "width": 32,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW256x46",
            "vt": "SRAM",
            "depth": "256",
            "width": 46,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW256x48",
            "vt": "SRAM",
            "depth": "256",
            "width": 48,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW256x8",
            "vt": "SRAM",
            "depth": "256",
            "width": 8,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW32x50",
            "vt": "SRAM",
            "depth": "32",
            "width": 50,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW512x128",
            "vt": "SRAM",
            "depth": "512",
            "width": 128,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW512x32",
            "vt": "SRAM",
            "depth": "512",
            "width": 32,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW512x8",
            "vt": "SRAM",
            "depth": "512",
            "width": 8,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW64x128",
            "vt": "SRAM",
            "depth": "64",
            "width": 128,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW64x32",
            "vt": "SRAM",
            "depth": "64",
            "width": 32,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW64x34",
            "vt": "SRAM",
            "depth": "64",
            "width": 34,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW64x8",
            "vt": "SRAM",
            "depth": "64",
            "width": 8,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW128x16",
            "vt": "SRAM",
            "depth": "128",
            "width": 16,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW128x32",
            "vt": "SRAM",
            "depth": "128",
            "width": 32,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW128x4",
            "vt": "SRAM",
            "depth": "128",
            "width": 4,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW128x8",
            "vt": "SRAM",
            "depth": "128",
            "width": 8,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW16x16",
            "vt": "SRAM",
            "depth": "16",
            "width": 16,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW16x32",
            "vt": "SRAM",
            "depth": "16",
            "width": 32,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW16x4",
            "vt": "SRAM",
            "depth": "16",
            "width": 4,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW16x8",
            "vt": "SRAM",
            "depth": "16",
            "width": 8,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW32x16",
            "vt": "SRAM",
            "depth": "32",
            "width": 16,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW32x22",
            "vt": "SRAM",
            "depth": "32",
            "width": 22,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW32x32",
            "vt": "SRAM",
            "depth": "32",
            "width": 32,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW32x39",
            "vt": "SRAM",
            "depth": "32",
            "width": 39,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW32x4",
            "vt": "SRAM",
            "depth": "32",
            "width": 4,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW32x8",
            "vt": "SRAM",
            "depth": "32",
            "width": 8,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW64x16",
            "vt": "SRAM",
            "depth": "64",
            "width": 16,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW64x32",
            "vt": "SRAM",
            "depth": "64",
            "width": 32,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW64x4",
            "vt": "SRAM",
            "depth": "64",
            "width": 4,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW64x8",
            "vt": "SRAM",
            "depth": "64",
            "width": 8,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        }
    ],
    "vlsi.core.synthesis_tool_path": [
        "/home/ff/eecs151/hammer-cadence-plugins/synthesis"
    ],
    "vlsi.core.par_tool_path": [
        "/home/ff/eecs151/hammer-cadence-plugins/par"
    ],
    "vlsi.core.sim_tool_path": [
        "/home/ff/eecs151/hammer-synopsys-plugins/sim"
    ],
    "vlsi.core.power_tool_path": [
        "/home/ff/eecs151/hammer-cadence-plugins/power"
    ],
    "vlsi.core.technology": "asap7",
    "vlsi.core.node": 7,
    "technology.asap7.tarball_dir": "/home/ff/eecs151/",
    "vlsi.core.max_threads": 4,
    "vlsi.inputs.supplies.VDD": "0.7 V",
    "vlsi.inputs.power_spec_mode": "auto",
    "vlsi.inputs.power_spec_type": "cpf",
    "vlsi.inputs.mmmc_corners": [
        {
            "name": "PVT_0P63V_100C",
            "type": "setup",
            "voltage": "0.63 V",
            "temp": "100 C"
        },
        {
            "name": "PVT_0P77V_0C",
            "type": "hold",
            "voltage": "0.77 V",
            "temp": "0 C"
        }
    ],
    "vlsi.inputs.dont_use_mode": "append",
    "vlsi.inputs.dont_use_list": [
        "BUFx16f_ASAP7_75t_R",
        "BUFx16f_ASAP7_75t_L",
        "BUFx16f_ASAP7_75t_SL",
        "BUFx16f_ASAP7_75t_SRAM"
    ],
    "vlsi.core.sram_generator_tool": "sram_compiler",
    "vlsi.core.synthesis_tool": "genus",
    "synthesis.genus.version": "191",
    "vlsi.core.par_tool": "innovus",
    "par.innovus.version": "191",
    "par.innovus.design_flow_effort": "standard",
    "par.inputs.gds_merge": true,
    "vlsi.core.drc_tool": "calibre",
    "vlsi.core.drc_tool_path": [
        "/home/ff/eecs151/hammer-mentor-plugins/drc"
    ],
    "vlsi.core.lvs_tool": "calibre",
    "vlsi.core.lvs_tool_path": [
        "/home/ff/eecs151/hammer-mentor-plugins/lvs"
    ],
    "drc.calibre.calibre_drc_bin": "/share/instsww/mgc/calibre2017/aoi_cal_2017.4_35.25/bin/calibre",
    "drc.calibre.calibredrv_bin": "/share/instsww/mgc/calibre2017/aoi_cal_2017.4_35.25/bin/calibredrv",
    "drc.calibre.MGC_HOME": "/shared/instsww/mgc",
    "lvs.calibre.calibre_lvs_bin": "/share/instsww/mgc/calibre2017/aoi_cal_2017.4_35.25/bin/calibre",
    "lvs.calibre.calibredrv_bin": "/share/instsww/mgc/calibre2017/aoi_cal_2017.4_35.25/bin/calibredrv",
    "lvs.calibre.v2lvs_bin": "/share/instsww/mgc/calibre2017/aoi_cal_2017.4_35.25/bin/v2lvs",
    "lvs.calibre.MGC_HOME": "/shared/instsww/mgc",
    "vlsi.core.sim_tool": "vcs",
    "sim.vcs.version": "P-2019.06",
    "vlsi.core.power_tool": "voltus",
    "power.voltus.version": "181",
    "vlsi.core.build_system": "make",
    "vlsi.technology.extra_libraries": [
        {
            "library": {
                "name": "SRAM1RW1024x8",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW1024x8_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x46",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x46_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x48",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x48_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x8",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x8_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x128",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x128_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x32",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x32_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x46",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x46_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x48",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x48_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x8",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x8_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW32x50",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW32x50_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x128",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x128_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x32",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x32_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x8",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x8_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x128",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x128_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x32",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x32_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x34",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x34_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x8",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x8_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x16",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x16_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x32",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x32_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x4",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x4_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x8",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x8_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x16",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x16_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x32",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x4",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x4_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x8",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x8_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x16",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x16_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x22",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x22_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x32",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x32_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x39",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x39_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x4",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x4_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x8",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x8_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x16",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x16_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x32",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x32_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x4",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x4_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x8",
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x8_PVT_0P63V_100C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x8",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW1024x8_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x46",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x46_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x48",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x48_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x8",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x8_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x128",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x128_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x32",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x32_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x46",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x46_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x48",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x48_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x8",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x8_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW32x50",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW32x50_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x128",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x128_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x32",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x32_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x8",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x8_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x128",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x128_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x32",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x32_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x34",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x34_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x8",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x8_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x16",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x16_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x32",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x32_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x4",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x4_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x8",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x8_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x16",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x16_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x32",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x4",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x4_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x8",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x8_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x16",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x16_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x22",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x22_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x32",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x32_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x39",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x39_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x4",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x4_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x8",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x8_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x16",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x16_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x32",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x32_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x4",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x4_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x8",
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "lef file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef",
                "gds file": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds",
                "nldm liberty file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x8_PVT_0P77V_0C.lib",
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "verilog sim": "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
            }
        }
    ],
    "clockPeriod": "0.9ns",
    "clockPeriodby5": "0.18",
    "verilogSrc": [
        "/home/ff/eecs151/verilog_lib/EECS151.v",
        "src/ALUdec.v",
        "src/ALU.v",
        "src/Cache.v",
        "src/Memory151.v",
        "src/Riscv151.v",
        "src/riscv_arbiter.v",
        "src/riscv_top.v",
        "src/ImmediateGenerator.v",
        "src/BranchComparator.v",
        "src/Adder.v",
        "src/ASel.v",
        "src/ASelMux.v",
        "src/BrUn.v",
        "src/BSel.v",
        "src/BSelMux.v",
        "src/CSR.v",
        "src/CSRSel.v",
        "src/Data1Sel.v",
        "src/Data2Sel.v",
        "src/DataSelMux.v",
        "src/FlipFlop.v",
        "src/ImmSel.v",
        "src/LdSel.v",
        "src/LdSelMux.v",
        "src/MemRW.v",
        "src/NOPSel.v",
        "src/NOPSelMux.v",
        "src/PCAddSignal.v",
        "src/PCFour.v",
        "src/PCSel.v",
        "src/PCSelMux.v",
        "src/RegFile.v",
        "src/RegWEn.v",
        "src/Stage1Module.v",
        "src/Stage2Module.v",
        "src/Stage3Module.v",
        "src/StoreSel.v",
        "src/StoreSelMux.v",
        "src/WBSel.v",
        "src/WBSelMux.v"
    ],
    "vlsi.inputs.clocks": [
        {
            "name": "clk",
            "period": "0.9ns",
            "uncertainty": "0.1ns"
        }
    ],
    "vlsi.inputs.delays": [
        {
            "name": "mem*",
            "clock": "clk",
            "direction": "input",
            "delay": "0.18"
        }
    ],
    "synthesis.inputs.top_module": "riscv_top",
    "synthesis.inputs.input_files": [
        "/home/ff/eecs151/verilog_lib/EECS151.v",
        "src/ALUdec.v",
        "src/ALU.v",
        "src/Cache.v",
        "src/Memory151.v",
        "src/Riscv151.v",
        "src/riscv_arbiter.v",
        "src/riscv_top.v",
        "src/ImmediateGenerator.v",
        "src/BranchComparator.v",
        "src/Adder.v",
        "src/ASel.v",
        "src/ASelMux.v",
        "src/BrUn.v",
        "src/BSel.v",
        "src/BSelMux.v",
        "src/CSR.v",
        "src/CSRSel.v",
        "src/Data1Sel.v",
        "src/Data2Sel.v",
        "src/DataSelMux.v",
        "src/FlipFlop.v",
        "src/ImmSel.v",
        "src/LdSel.v",
        "src/LdSelMux.v",
        "src/MemRW.v",
        "src/NOPSel.v",
        "src/NOPSelMux.v",
        "src/PCAddSignal.v",
        "src/PCFour.v",
        "src/PCSel.v",
        "src/PCSelMux.v",
        "src/RegFile.v",
        "src/RegWEn.v",
        "src/Stage1Module.v",
        "src/Stage2Module.v",
        "src/Stage3Module.v",
        "src/StoreSel.v",
        "src/StoreSelMux.v",
        "src/WBSel.v",
        "src/WBSelMux.v"
    ],
    "synthesis.outputs.output_files": [
        "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/riscv_top.mapped.v"
    ],
    "synthesis.outputs.sdc": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/riscv_top.mapped.sdc",
    "synthesis.outputs.seq_cells": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/find_regs_cells.json",
    "synthesis.outputs.all_regs": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/find_regs_paths.json",
    "synthesis.outputs.sdf_file": "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/riscv_top.mapped.sdf"
}