module PC (clk,reset,out);

input clk, reset;
output reg [31:0] out;

initial begin
 out=32'b0;
end
always @(in) begin
if(enable==1'b1)
    out=in;
   end
endmodule
