{
  "processor": "HP PA-7100LC",
  "manufacturer": "HP",
  "year": 1994,
  "schema_version": "1.0",
  "source": "PA-7100LC datasheet",
  "base_architecture": "pa7100",
  "base_timing_reference": "models/other/pa7100/timing/pa7100_timing.json",
  "timing_notes": "Low-cost variant with on-chip cache and integrated memory controller. Most ALU ops remain 1 cycle; load/store/branch higher latency due to simpler pipeline. On-chip cache reduces average memory latency but miss penalty is higher.",
  "instruction_count": 48,
  "instructions": [
    {"mnemonic": "ADD r,r,r", "opcode": "0x02", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition", "notes": "Integer add, same as PA-7100"},
    {"mnemonic": "ADDI imm,r,r", "opcode": "0x2C", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "condition", "notes": "Add immediate"},
    {"mnemonic": "SUB r,r,r", "opcode": "0x02", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition", "notes": "Integer subtract"},
    {"mnemonic": "SUBI imm,r,r", "opcode": "0x25", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "condition", "notes": "Subtract immediate"},
    {"mnemonic": "AND r,r,r", "opcode": "0x02", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition", "notes": "Logical AND"},
    {"mnemonic": "OR r,r,r", "opcode": "0x02", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition", "notes": "Logical OR"},
    {"mnemonic": "XOR r,r,r", "opcode": "0x02", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition", "notes": "Logical XOR"},
    {"mnemonic": "ANDCM r,r,r", "opcode": "0x02", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition", "notes": "AND complement"},
    {"mnemonic": "SHD r,r,sa,r", "opcode": "0x34", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition", "notes": "Shift double"},
    {"mnemonic": "VSHD r,r,r", "opcode": "0x34", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition", "notes": "Variable shift double"},
    {"mnemonic": "DEP r,p,l,r", "opcode": "0x35", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Deposit bits"},
    {"mnemonic": "ZDEP r,p,l,r", "opcode": "0x35", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Zero and deposit"},
    {"mnemonic": "EXTRU r,p,l,r", "opcode": "0x34", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition", "notes": "Extract unsigned"},
    {"mnemonic": "EXTRS r,p,l,r", "opcode": "0x34", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition", "notes": "Extract signed"},
    {"mnemonic": "COMCLR r,r,r", "opcode": "0x02", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition", "notes": "Compare and clear"},
    {"mnemonic": "LDW d(s,b),r", "opcode": "0x12", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Load word, 2 cycles (on-chip cache, simpler pipeline)"},
    {"mnemonic": "LDH d(s,b),r", "opcode": "0x11", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Load halfword"},
    {"mnemonic": "LDB d(s,b),r", "opcode": "0x10", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Load byte"},
    {"mnemonic": "LDWM d(s,b),r", "opcode": "0x13", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Load word and modify"},
    {"mnemonic": "LDO d(b),r", "opcode": "0x0D", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Load offset"},
    {"mnemonic": "LDIL imm,r", "opcode": "0x08", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load immediate left"},
    {"mnemonic": "STW r,d(s,b)", "opcode": "0x1A", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Store word, 2 cycles"},
    {"mnemonic": "STH r,d(s,b)", "opcode": "0x19", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Store halfword"},
    {"mnemonic": "STB r,d(s,b)", "opcode": "0x18", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Store byte"},
    {"mnemonic": "STWM r,d(s,b)", "opcode": "0x1B", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Store word and modify"},
    {"mnemonic": "BL target,r", "opcode": "0x3A", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch and link, 2 cycles (simpler branch prediction)"},
    {"mnemonic": "BV x(b)", "opcode": "0x3A", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Branch vectored"},
    {"mnemonic": "BE n(s,b)", "opcode": "0x38", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Branch external"},
    {"mnemonic": "BLE n(s,b)", "opcode": "0x39", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Branch and link external"},
    {"mnemonic": "MOVB r,r,target", "opcode": "0x32", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Move and branch"},
    {"mnemonic": "MOVIB imm,r,target", "opcode": "0x33", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Move immediate and branch"},
    {"mnemonic": "COMB r,r,target", "opcode": "0x20", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Compare and branch"},
    {"mnemonic": "COMIB imm,r,target", "opcode": "0x21", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Compare immediate and branch"},
    {"mnemonic": "ADDB r,r,target", "opcode": "0x28", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Add and branch"},
    {"mnemonic": "BB r,p,target", "opcode": "0x31", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Branch on bit"},
    {"mnemonic": "XMPYU fr,fr,fr", "opcode": "0x0E", "bytes": 4, "cycles": 3, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Fixed-point multiply, 3 cycles (slower FPU)"},
    {"mnemonic": "FMPYADD frd,fr,fr,fr,fr", "opcode": "0x06", "bytes": 4, "cycles": 3, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "FP multiply-add fused"},
    {"mnemonic": "DS r,r,r", "opcode": "0x02", "bytes": 4, "cycles": 14, "category": "divide", "addressing_mode": "register", "flags_affected": "condition", "notes": "Divide step, slightly slower than PA-7100"},
    {"mnemonic": "FADD,SGL fr,fr,fr", "opcode": "0x0C", "bytes": 4, "cycles": 2, "category": "float", "addressing_mode": "register", "flags_affected": "fpstatus", "notes": "FP single add"},
    {"mnemonic": "FADD,DBL fr,fr,fr", "opcode": "0x0C", "bytes": 4, "cycles": 2, "category": "float", "addressing_mode": "register", "flags_affected": "fpstatus", "notes": "FP double add"},
    {"mnemonic": "FMPY,SGL fr,fr,fr", "opcode": "0x0C", "bytes": 4, "cycles": 3, "category": "float", "addressing_mode": "register", "flags_affected": "fpstatus", "notes": "FP single multiply"},
    {"mnemonic": "FDIV,SGL fr,fr,fr", "opcode": "0x0C", "bytes": 4, "cycles": 10, "category": "float", "addressing_mode": "register", "flags_affected": "fpstatus", "notes": "FP single divide"},
    {"mnemonic": "FDIV,DBL fr,fr,fr", "opcode": "0x0C", "bytes": 4, "cycles": 18, "category": "float", "addressing_mode": "register", "flags_affected": "fpstatus", "notes": "FP double divide"},
    {"mnemonic": "NOP", "opcode": "0x08000240", "bytes": 4, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "BREAK imm", "opcode": "0x00", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Break for debugging"},
    {"mnemonic": "SYNC", "opcode": "0x00", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Synchronize caches"},
    {"mnemonic": "GATE target,r", "opcode": "0x3A", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Gateway privilege change"}
  ]
}
