// Seed: 4013344146
module module_0 ();
  wand [-1 : -1  ==  1 'd0] id_1;
  assign id_1 = id_1 ? id_1 : -1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input wand id_2
);
  genvar id_4;
  wire id_5;
  assign id_4 = id_4;
  parameter id_6 = 1'd0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    inout wire id_1,
    input wor id_2,
    input tri1 id_3,
    input supply0 id_4
);
  wire id_6;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  xor primCall (id_1, id_2, id_3, id_4, id_6);
endmodule
