{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702237211343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702237211344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 16:40:11 2023 " "Processing started: Sun Dec 10 16:40:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702237211344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237211344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237211345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702237212381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702237212381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador_TB-testbench " "Found design unit 1: Processador_TB-testbench" {  } { { "Processador_TB.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227064 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador_TB " "Found entity 1: Processador_TB" {  } { { "Processador_TB.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador32-rtl " "Found design unit 1: registrador32-rtl" {  } { { "registrador32.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/registrador32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227067 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador32 " "Found entity 1: registrador32" {  } { { "registrador32.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/registrador32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-BEV " "Found design unit 1: RAM-BEV" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/RAM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227071 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/RAM.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PORTA_AND-BEV " "Found design unit 1: PORTA_AND-BEV" {  } { { "PORTA_AND.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/PORTA_AND.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227074 ""} { "Info" "ISGN_ENTITY_NAME" "1 PORTA_AND " "Found entity 1: PORTA_AND" {  } { { "PORTA_AND.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/PORTA_AND.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227074 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1702237227078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Behavior " "Found design unit 1: mux-Behavior" {  } { { "mux.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227079 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_de_instrucoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_de_instrucoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMORIA_DE_INSTRUCOES-arch " "Found design unit 1: MEMORIA_DE_INSTRUCOES-arch" {  } { { "MEMORIA_DE_INSTRUCOES.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/MEMORIA_DE_INSTRUCOES.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227082 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMORIA_DE_INSTRUCOES " "Found entity 1: MEMORIA_DE_INSTRUCOES" {  } { { "MEMORIA_DE_INSTRUCOES.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/MEMORIA_DE_INSTRUCOES.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_imediato.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_imediato.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GERADOR_IMEDIATO-rtl " "Found design unit 1: GERADOR_IMEDIATO-rtl" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227087 ""} { "Info" "ISGN_ENTITY_NAME" "1 GERADOR_IMEDIATO " "Found entity 1: GERADOR_IMEDIATO" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador-arch " "Found design unit 1: deslocador-arch" {  } { { "deslocador.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/deslocador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227090 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador " "Found entity 1: deslocador" {  } { { "deslocador.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/deslocador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLADORA-rtl " "Found design unit 1: CONTROLADORA-rtl" {  } { { "controladora.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/controladora.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227094 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLADORA " "Found entity 1: CONTROLADORA" {  } { { "controladora.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/controladora.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_de_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_de_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BANCO_DE_REGISTRADORES-BEV " "Found design unit 1: BANCO_DE_REGISTRADORES-BEV" {  } { { "BANCO_DE_REGISTRADORES.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/BANCO_DE_REGISTRADORES.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227099 ""} { "Info" "ISGN_ENTITY_NAME" "1 BANCO_DE_REGISTRADORES " "Found entity 1: BANCO_DE_REGISTRADORES" {  } { { "BANCO_DE_REGISTRADORES.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/BANCO_DE_REGISTRADORES.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CONTROL-BEV " "Found design unit 1: ALU_CONTROL-BEV" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227103 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CONTROL " "Found entity 1: ALU_CONTROL" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "alu.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/alu.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227107 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "separador_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file separador_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEPARADOR_INSTRUCAO-rtl " "Found design unit 1: SEPARADOR_INSTRUCAO-rtl" {  } { { "SEPARADOR_INSTRUCAO.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/SEPARADOR_INSTRUCAO.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227110 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEPARADOR_INSTRUCAO " "Found entity 1: SEPARADOR_INSTRUCAO" {  } { { "SEPARADOR_INSTRUCAO.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/SEPARADOR_INSTRUCAO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma4-rtl " "Found design unit 1: soma4-rtl" {  } { { "soma4.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/soma4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227116 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma4 " "Found entity 1: soma4" {  } { { "soma4.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/soma4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador32-rtl " "Found design unit 1: somador32-rtl" {  } { { "somador32.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/somador32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227120 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador32 " "Found entity 1: somador32" {  } { { "somador32.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/somador32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-rtl " "Found design unit 1: Processador-rtl" {  } { { "Processador.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227124 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702237227124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702237227206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador32 somador32:somador " "Elaborating entity \"somador32\" for hierarchy \"somador32:somador\"" {  } { { "Processador.vhd" "somador" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237227251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma4 soma4:somaConst " "Elaborating entity \"soma4\" for hierarchy \"soma4:somaConst\"" {  } { { "Processador.vhd" "somaConst" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237227252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEPARADOR_INSTRUCAO SEPARADOR_INSTRUCAO:separador " "Elaborating entity \"SEPARADOR_INSTRUCAO\" for hierarchy \"SEPARADOR_INSTRUCAO:separador\"" {  } { { "Processador.vhd" "separador" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237227254 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INSTRUCAO SEPARADOR_INSTRUCAO.vhd(34) " "VHDL Process Statement warning at SEPARADOR_INSTRUCAO.vhd(34): signal \"INSTRUCAO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEPARADOR_INSTRUCAO.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/SEPARADOR_INSTRUCAO.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702237227255 "|Processador|SEPARADOR_INSTRUCAO:separador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INSTRUCAO SEPARADOR_INSTRUCAO.vhd(35) " "VHDL Process Statement warning at SEPARADOR_INSTRUCAO.vhd(35): signal \"INSTRUCAO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEPARADOR_INSTRUCAO.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/SEPARADOR_INSTRUCAO.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702237227255 "|Processador|SEPARADOR_INSTRUCAO:separador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INSTRUCAO SEPARADOR_INSTRUCAO.vhd(38) " "VHDL Process Statement warning at SEPARADOR_INSTRUCAO.vhd(38): signal \"INSTRUCAO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEPARADOR_INSTRUCAO.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/SEPARADOR_INSTRUCAO.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702237227255 "|Processador|SEPARADOR_INSTRUCAO:separador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INSTRUCAO SEPARADOR_INSTRUCAO.vhd(39) " "VHDL Process Statement warning at SEPARADOR_INSTRUCAO.vhd(39): signal \"INSTRUCAO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEPARADOR_INSTRUCAO.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/SEPARADOR_INSTRUCAO.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702237227255 "|Processador|SEPARADOR_INSTRUCAO:separador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU_1 " "Elaborating entity \"alu\" for hierarchy \"alu:ALU_1\"" {  } { { "Processador.vhd" "ALU_1" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237227256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CONTROL ALU_CONTROL:ALU_Ctrl " "Elaborating entity \"ALU_CONTROL\" for hierarchy \"ALU_CONTROL:ALU_Ctrl\"" {  } { { "Processador.vhd" "ALU_Ctrl" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237227258 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OPERATION ALU_CONTROL.vhd(20) " "VHDL Process Statement warning at ALU_CONTROL.vhd(20): inferring latch(es) for signal or variable \"OPERATION\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702237227258 "|Processador|ALU_CONTROL:ALU_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPERATION\[0\] ALU_CONTROL.vhd(20) " "Inferred latch for \"OPERATION\[0\]\" at ALU_CONTROL.vhd(20)" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227259 "|Processador|ALU_CONTROL:ALU_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPERATION\[1\] ALU_CONTROL.vhd(20) " "Inferred latch for \"OPERATION\[1\]\" at ALU_CONTROL.vhd(20)" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227259 "|Processador|ALU_CONTROL:ALU_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPERATION\[2\] ALU_CONTROL.vhd(20) " "Inferred latch for \"OPERATION\[2\]\" at ALU_CONTROL.vhd(20)" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227259 "|Processador|ALU_CONTROL:ALU_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPERATION\[3\] ALU_CONTROL.vhd(20) " "Inferred latch for \"OPERATION\[3\]\" at ALU_CONTROL.vhd(20)" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227259 "|Processador|ALU_CONTROL:ALU_Ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANCO_DE_REGISTRADORES BANCO_DE_REGISTRADORES:BANCO_REG " "Elaborating entity \"BANCO_DE_REGISTRADORES\" for hierarchy \"BANCO_DE_REGISTRADORES:BANCO_REG\"" {  } { { "Processador.vhd" "BANCO_REG" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237227259 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "quebra_linha BANCO_DE_REGISTRADORES.vhd(59) " "VHDL Variable Declaration warning at BANCO_DE_REGISTRADORES.vhd(59): used initial value expression for variable \"quebra_linha\" because variable was never assigned a value" {  } { { "BANCO_DE_REGISTRADORES.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/BANCO_DE_REGISTRADORES.vhd" 59 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1702237227272 "|Processador|BANCO_DE_REGISTRADORES:BANCO_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLADORA CONTROLADORA:CONTROLER " "Elaborating entity \"CONTROLADORA\" for hierarchy \"CONTROLADORA:CONTROLER\"" {  } { { "Processador.vhd" "CONTROLER" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237227273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador deslocador:desloc " "Elaborating entity \"deslocador\" for hierarchy \"deslocador:desloc\"" {  } { { "Processador.vhd" "desloc" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237227275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GERADOR_IMEDIATO GERADOR_IMEDIATO:GERA_IME " "Elaborating entity \"GERADOR_IMEDIATO\" for hierarchy \"GERADOR_IMEDIATO:GERA_IME\"" {  } { { "Processador.vhd" "GERA_IME" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237227276 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IMM Gerador_Imediato.vhd(20) " "VHDL Process Statement warning at Gerador_Imediato.vhd(20): inferring latch(es) for signal or variable \"IMM\", which holds its previous value in one or more paths through the process" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702237227277 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[12\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[12\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227277 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[13\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[13\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227277 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[14\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[14\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227277 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[15\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[15\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227277 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[16\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[16\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227277 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[17\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[17\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227277 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[18\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[18\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227277 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[19\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[19\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227277 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[20\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[20\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227277 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[21\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[21\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227277 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[22\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[22\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227277 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[23\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[23\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227277 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[24\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[24\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227277 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[25\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[25\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227277 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[26\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[26\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227277 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[27\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[27\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227278 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[28\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[28\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227278 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[29\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[29\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227278 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[30\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[30\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227278 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[31\] Gerador_Imediato.vhd(20) " "Inferred latch for \"IMM\[31\]\" at Gerador_Imediato.vhd(20)" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237227278 "|Processador|GERADOR_IMEDIATO:GERA_IME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORIA_DE_INSTRUCOES MEMORIA_DE_INSTRUCOES:MEM_INSTRU " "Elaborating entity \"MEMORIA_DE_INSTRUCOES\" for hierarchy \"MEMORIA_DE_INSTRUCOES:MEM_INSTRU\"" {  } { { "Processador.vhd" "MEM_INSTRU" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237227280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux_1 " "Elaborating entity \"mux\" for hierarchy \"mux:mux_1\"" {  } { { "Processador.vhd" "mux_1" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237227292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PORTA_AND PORTA_AND:PORTA_AND_1 " "Elaborating entity \"PORTA_AND\" for hierarchy \"PORTA_AND:PORTA_AND_1\"" {  } { { "Processador.vhd" "PORTA_AND_1" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237227309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:MEM_RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:MEM_RAM\"" {  } { { "Processador.vhd" "MEM_RAM" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237227331 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "quebra_linha RAM.vhd(54) " "VHDL Variable Declaration warning at RAM.vhd(54): used initial value expression for variable \"quebra_linha\" because variable was never assigned a value" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/RAM.vhd" 54 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1702237227334 "|Processador|RAM:MEM_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador32 registrador32:PC " "Elaborating entity \"registrador32\" for hierarchy \"registrador32:PC\"" {  } { { "Processador.vhd" "PC" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Processador.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237227585 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[3\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[3\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[2\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[2\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[1\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[1\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[0\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[0\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[4\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[4\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[5\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[5\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[6\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[6\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[7\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[7\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[8\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[8\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[9\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[9\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[10\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[10\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[11\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[11\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[12\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[12\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[13\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[13\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[14\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[14\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[15\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[15\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[16\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[16\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[17\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[17\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[18\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[18\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[19\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[19\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[20\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[20\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[21\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[21\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[22\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[22\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[23\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[23\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[24\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[24\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[25\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[25\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[26\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[26\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[27\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[27\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[28\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[28\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[29\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[29\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[30\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[30\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[31\] " "Converted tri-state buffer \"GERADOR_IMEDIATO:GERA_IME\|IMEDIATO\[31\]\" feeding internal logic into a wire" {  } { { "Gerador_Imediato.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/Gerador_Imediato.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU_CONTROL:ALU_Ctrl\|OPERATION\[0\] " "Converted tri-state buffer \"ALU_CONTROL:ALU_Ctrl\|OPERATION\[0\]\" feeding internal logic into a wire" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU_CONTROL:ALU_Ctrl\|OPERATION\[1\] " "Converted tri-state buffer \"ALU_CONTROL:ALU_Ctrl\|OPERATION\[1\]\" feeding internal logic into a wire" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU_CONTROL:ALU_Ctrl\|OPERATION\[2\] " "Converted tri-state buffer \"ALU_CONTROL:ALU_Ctrl\|OPERATION\[2\]\" feeding internal logic into a wire" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU_CONTROL:ALU_Ctrl\|OPERATION\[3\] " "Converted tri-state buffer \"ALU_CONTROL:ALU_Ctrl\|OPERATION\[3\]\" feeding internal logic into a wire" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702237228251 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1702237228251 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2 8 0 1 1 " "2 out of 8 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "6 7 " "Addresses ranging from 6 to 7 are not initialized" {  } { { "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/db/Processador.ram0_MEMORIA_DE_INSTRUCOES_1860d8d0.hdl.mif" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/db/Processador.ram0_MEMORIA_DE_INSTRUCOES_1860d8d0.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1702237228989 ""}  } { { "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/db/Processador.ram0_MEMORIA_DE_INSTRUCOES_1860d8d0.hdl.mif" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/db/Processador.ram0_MEMORIA_DE_INSTRUCOES_1860d8d0.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1702237228989 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "MEMORIA_DE_INSTRUCOES:MEM_INSTRU\|MI " "RAM logic \"MEMORIA_DE_INSTRUCOES:MEM_INSTRU\|MI\" is uninferred because MIF is not supported for the selected family" {  } { { "MEMORIA_DE_INSTRUCOES.vhd" "MI" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/MEMORIA_DE_INSTRUCOES.vhd" 23 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1702237229057 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1702237229057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_CONTROL:ALU_Ctrl\|OPERATION\[1\]\$latch " "Latch ALU_CONTROL:ALU_Ctrl\|OPERATION\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registrador32:PC\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal registrador32:PC\|q\[1\]" {  } { { "registrador32.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/registrador32.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702237232825 ""}  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702237232825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_CONTROL:ALU_Ctrl\|OPERATION\[2\]\$latch " "Latch ALU_CONTROL:ALU_Ctrl\|OPERATION\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registrador32:PC\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal registrador32:PC\|q\[0\]" {  } { { "registrador32.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/registrador32.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702237232825 ""}  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702237232825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_CONTROL:ALU_Ctrl\|OPERATION\[3\]\$latch " "Latch ALU_CONTROL:ALU_Ctrl\|OPERATION\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registrador32:PC\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal registrador32:PC\|q\[1\]" {  } { { "registrador32.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/registrador32.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702237232825 ""}  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702237232825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_CONTROL:ALU_Ctrl\|OPERATION\[0\]\$latch " "Latch ALU_CONTROL:ALU_Ctrl\|OPERATION\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registrador32:PC\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal registrador32:PC\|q\[1\]" {  } { { "registrador32.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/registrador32.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702237232825 ""}  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702237232825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_CONTROL:ALU_Ctrl\|OPERATION\[2\]\$latch " "LATCH primitive \"ALU_CONTROL:ALU_Ctrl\|OPERATION\[2\]\$latch\" is permanently enabled" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702237233267 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_CONTROL:ALU_Ctrl\|OPERATION\[3\]\$latch " "LATCH primitive \"ALU_CONTROL:ALU_Ctrl\|OPERATION\[3\]\$latch\" is permanently enabled" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702237233267 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_CONTROL:ALU_Ctrl\|OPERATION\[0\]\$latch " "LATCH primitive \"ALU_CONTROL:ALU_Ctrl\|OPERATION\[0\]\$latch\" is permanently enabled" {  } { { "ALU_CONTROL.vhd" "" { Text "C:/Users/Henrique Fantini/Desktop/trabalho AOC/SingleCycle/ALU_CONTROL.vhd" 20 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702237233267 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702237234122 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "512 " "512 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702237235886 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702237236302 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702237236302 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4040 " "Implemented 4040 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702237236643 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702237236643 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4007 " "Implemented 4007 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702237236643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702237236643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702237236689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 16:40:36 2023 " "Processing ended: Sun Dec 10 16:40:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702237236689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702237236689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702237236689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702237236689 ""}
