Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Apr 28 10:08:42 2025
| Host         : DESKTOP-NDA5VSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Spartan_SWS_timing_summary_routed.rpt -pb Spartan_SWS_timing_summary_routed.pb -rpx Spartan_SWS_timing_summary_routed.rpx -warn_on_violation
| Design       : Spartan_SWS
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     61.828        0.000                      0                 4544        0.061        0.000                      0                 4544       41.160        0.000                       0                  2280  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        61.828        0.000                      0                 4544        0.061        0.000                      0                 4544       41.160        0.000                       0                  2280  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       61.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             61.828ns  (required time - arrival time)
  Source:                 UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[137][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.268ns  (logic 2.632ns (12.376%)  route 18.636ns (87.624%))
  Logic Levels:           12  (LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 88.109 - 83.330 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.549     5.076    UUT_SWS/DMA_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.478     5.554 f  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/Q
                         net (fo=3, routed)           0.830     6.384    UUT_SWS/DMA_CP/byte_counter_rx_reg_n_0_[9]
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.296     6.680 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_38/O
                         net (fo=1, routed)           0.590     7.270    UUT_SWS/DMA_CP/contents_ram[6][7]_i_38_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.394 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_28/O
                         net (fo=1, routed)           0.643     8.037    UUT_SWS/DMA_CP/contents_ram[6][7]_i_28_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.161 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_14/O
                         net (fo=1, routed)           1.124     9.285    UUT_SWS/CPU_CP/contents_ram_reg[6][7]_0
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.409 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_4/O
                         net (fo=586, routed)         5.535    14.944    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_91_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I4_O)        0.124    15.068 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_93/O
                         net (fo=1, routed)           0.000    15.068    UUT_SWS/RAM_CP/contents_ram[6][1]_i_93_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I0_O)      0.209    15.277 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44/O
                         net (fo=1, routed)           0.000    15.277    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    15.365 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19/O
                         net (fo=1, routed)           1.363    16.728    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.319    17.047 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_9/O
                         net (fo=1, routed)           0.000    17.047    UUT_SWS/RAM_CP/contents_ram[6][1]_i_9_n_0
    SLICE_X25Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    17.259 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6/O
                         net (fo=1, routed)           0.000    17.259    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6_n_0
    SLICE_X25Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    17.353 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_4/O
                         net (fo=1, routed)           0.794    18.147    UUT_SWS/CPU_CP/contents_ram[255]_9[1]
    SLICE_X23Y26         LUT6 (Prop_lut6_I0_O)        0.316    18.463 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_2/O
                         net (fo=1, routed)           0.469    18.932    UUT_SWS/CPU_CP/contents_ram[6][1]_i_2_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    19.056 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_1/O
                         net (fo=260, routed)         7.288    26.344    UUT_SWS/RAM_CP/D[1]
    SLICE_X13Y53         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[137][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.432    88.109    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[137][1]/C
                         clock pessimism              0.179    88.288    
                         clock uncertainty           -0.035    88.253    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)       -0.081    88.172    UUT_SWS/RAM_CP/contents_ram_reg[137][1]
  -------------------------------------------------------------------
                         required time                         88.172    
                         arrival time                         -26.344    
  -------------------------------------------------------------------
                         slack                                 61.828    

Slack (MET) :             61.839ns  (required time - arrival time)
  Source:                 UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[139][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.259ns  (logic 2.632ns (12.381%)  route 18.627ns (87.619%))
  Logic Levels:           12  (LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 88.111 - 83.330 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.549     5.076    UUT_SWS/DMA_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.478     5.554 f  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/Q
                         net (fo=3, routed)           0.830     6.384    UUT_SWS/DMA_CP/byte_counter_rx_reg_n_0_[9]
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.296     6.680 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_38/O
                         net (fo=1, routed)           0.590     7.270    UUT_SWS/DMA_CP/contents_ram[6][7]_i_38_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.394 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_28/O
                         net (fo=1, routed)           0.643     8.037    UUT_SWS/DMA_CP/contents_ram[6][7]_i_28_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.161 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_14/O
                         net (fo=1, routed)           1.124     9.285    UUT_SWS/CPU_CP/contents_ram_reg[6][7]_0
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.409 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_4/O
                         net (fo=586, routed)         5.535    14.944    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_91_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I4_O)        0.124    15.068 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_93/O
                         net (fo=1, routed)           0.000    15.068    UUT_SWS/RAM_CP/contents_ram[6][1]_i_93_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I0_O)      0.209    15.277 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44/O
                         net (fo=1, routed)           0.000    15.277    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    15.365 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19/O
                         net (fo=1, routed)           1.363    16.728    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.319    17.047 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_9/O
                         net (fo=1, routed)           0.000    17.047    UUT_SWS/RAM_CP/contents_ram[6][1]_i_9_n_0
    SLICE_X25Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    17.259 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6/O
                         net (fo=1, routed)           0.000    17.259    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6_n_0
    SLICE_X25Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    17.353 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_4/O
                         net (fo=1, routed)           0.794    18.147    UUT_SWS/CPU_CP/contents_ram[255]_9[1]
    SLICE_X23Y26         LUT6 (Prop_lut6_I0_O)        0.316    18.463 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_2/O
                         net (fo=1, routed)           0.469    18.932    UUT_SWS/CPU_CP/contents_ram[6][1]_i_2_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    19.056 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_1/O
                         net (fo=260, routed)         7.279    26.335    UUT_SWS/RAM_CP/D[1]
    SLICE_X11Y51         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[139][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.434    88.111    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X11Y51         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[139][1]/C
                         clock pessimism              0.179    88.290    
                         clock uncertainty           -0.035    88.255    
    SLICE_X11Y51         FDRE (Setup_fdre_C_D)       -0.081    88.174    UUT_SWS/RAM_CP/contents_ram_reg[139][1]
  -------------------------------------------------------------------
                         required time                         88.174    
                         arrival time                         -26.335    
  -------------------------------------------------------------------
                         slack                                 61.839    

Slack (MET) :             61.864ns  (required time - arrival time)
  Source:                 UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[132][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.268ns  (logic 2.632ns (12.376%)  route 18.636ns (87.624%))
  Logic Levels:           12  (LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 88.109 - 83.330 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.549     5.076    UUT_SWS/DMA_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.478     5.554 f  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/Q
                         net (fo=3, routed)           0.830     6.384    UUT_SWS/DMA_CP/byte_counter_rx_reg_n_0_[9]
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.296     6.680 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_38/O
                         net (fo=1, routed)           0.590     7.270    UUT_SWS/DMA_CP/contents_ram[6][7]_i_38_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.394 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_28/O
                         net (fo=1, routed)           0.643     8.037    UUT_SWS/DMA_CP/contents_ram[6][7]_i_28_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.161 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_14/O
                         net (fo=1, routed)           1.124     9.285    UUT_SWS/CPU_CP/contents_ram_reg[6][7]_0
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.409 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_4/O
                         net (fo=586, routed)         5.535    14.944    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_91_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I4_O)        0.124    15.068 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_93/O
                         net (fo=1, routed)           0.000    15.068    UUT_SWS/RAM_CP/contents_ram[6][1]_i_93_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I0_O)      0.209    15.277 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44/O
                         net (fo=1, routed)           0.000    15.277    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    15.365 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19/O
                         net (fo=1, routed)           1.363    16.728    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.319    17.047 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_9/O
                         net (fo=1, routed)           0.000    17.047    UUT_SWS/RAM_CP/contents_ram[6][1]_i_9_n_0
    SLICE_X25Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    17.259 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6/O
                         net (fo=1, routed)           0.000    17.259    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6_n_0
    SLICE_X25Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    17.353 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_4/O
                         net (fo=1, routed)           0.794    18.147    UUT_SWS/CPU_CP/contents_ram[255]_9[1]
    SLICE_X23Y26         LUT6 (Prop_lut6_I0_O)        0.316    18.463 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_2/O
                         net (fo=1, routed)           0.469    18.932    UUT_SWS/CPU_CP/contents_ram[6][1]_i_2_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    19.056 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_1/O
                         net (fo=260, routed)         7.288    26.344    UUT_SWS/RAM_CP/D[1]
    SLICE_X12Y53         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[132][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.432    88.109    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X12Y53         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[132][1]/C
                         clock pessimism              0.179    88.288    
                         clock uncertainty           -0.035    88.253    
    SLICE_X12Y53         FDRE (Setup_fdre_C_D)       -0.045    88.208    UUT_SWS/RAM_CP/contents_ram_reg[132][1]
  -------------------------------------------------------------------
                         required time                         88.208    
                         arrival time                         -26.344    
  -------------------------------------------------------------------
                         slack                                 61.864    

Slack (MET) :             62.006ns  (required time - arrival time)
  Source:                 UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[133][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.079ns  (logic 2.632ns (12.486%)  route 18.447ns (87.514%))
  Logic Levels:           12  (LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 88.110 - 83.330 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.549     5.076    UUT_SWS/DMA_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.478     5.554 f  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/Q
                         net (fo=3, routed)           0.830     6.384    UUT_SWS/DMA_CP/byte_counter_rx_reg_n_0_[9]
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.296     6.680 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_38/O
                         net (fo=1, routed)           0.590     7.270    UUT_SWS/DMA_CP/contents_ram[6][7]_i_38_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.394 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_28/O
                         net (fo=1, routed)           0.643     8.037    UUT_SWS/DMA_CP/contents_ram[6][7]_i_28_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.161 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_14/O
                         net (fo=1, routed)           1.124     9.285    UUT_SWS/CPU_CP/contents_ram_reg[6][7]_0
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.409 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_4/O
                         net (fo=586, routed)         5.535    14.944    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_91_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I4_O)        0.124    15.068 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_93/O
                         net (fo=1, routed)           0.000    15.068    UUT_SWS/RAM_CP/contents_ram[6][1]_i_93_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I0_O)      0.209    15.277 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44/O
                         net (fo=1, routed)           0.000    15.277    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    15.365 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19/O
                         net (fo=1, routed)           1.363    16.728    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.319    17.047 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_9/O
                         net (fo=1, routed)           0.000    17.047    UUT_SWS/RAM_CP/contents_ram[6][1]_i_9_n_0
    SLICE_X25Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    17.259 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6/O
                         net (fo=1, routed)           0.000    17.259    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6_n_0
    SLICE_X25Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    17.353 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_4/O
                         net (fo=1, routed)           0.794    18.147    UUT_SWS/CPU_CP/contents_ram[255]_9[1]
    SLICE_X23Y26         LUT6 (Prop_lut6_I0_O)        0.316    18.463 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_2/O
                         net (fo=1, routed)           0.469    18.932    UUT_SWS/CPU_CP/contents_ram[6][1]_i_2_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    19.056 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_1/O
                         net (fo=260, routed)         7.099    26.155    UUT_SWS/RAM_CP/D[1]
    SLICE_X13Y50         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[133][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.433    88.110    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[133][1]/C
                         clock pessimism              0.179    88.289    
                         clock uncertainty           -0.035    88.254    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)       -0.093    88.161    UUT_SWS/RAM_CP/contents_ram_reg[133][1]
  -------------------------------------------------------------------
                         required time                         88.161    
                         arrival time                         -26.155    
  -------------------------------------------------------------------
                         slack                                 62.006    

Slack (MET) :             62.015ns  (required time - arrival time)
  Source:                 UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[130][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.118ns  (logic 2.632ns (12.463%)  route 18.486ns (87.537%))
  Logic Levels:           12  (LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 88.110 - 83.330 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.549     5.076    UUT_SWS/DMA_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.478     5.554 f  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/Q
                         net (fo=3, routed)           0.830     6.384    UUT_SWS/DMA_CP/byte_counter_rx_reg_n_0_[9]
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.296     6.680 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_38/O
                         net (fo=1, routed)           0.590     7.270    UUT_SWS/DMA_CP/contents_ram[6][7]_i_38_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.394 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_28/O
                         net (fo=1, routed)           0.643     8.037    UUT_SWS/DMA_CP/contents_ram[6][7]_i_28_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.161 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_14/O
                         net (fo=1, routed)           1.124     9.285    UUT_SWS/CPU_CP/contents_ram_reg[6][7]_0
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.409 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_4/O
                         net (fo=586, routed)         5.535    14.944    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_91_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I4_O)        0.124    15.068 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_93/O
                         net (fo=1, routed)           0.000    15.068    UUT_SWS/RAM_CP/contents_ram[6][1]_i_93_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I0_O)      0.209    15.277 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44/O
                         net (fo=1, routed)           0.000    15.277    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    15.365 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19/O
                         net (fo=1, routed)           1.363    16.728    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.319    17.047 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_9/O
                         net (fo=1, routed)           0.000    17.047    UUT_SWS/RAM_CP/contents_ram[6][1]_i_9_n_0
    SLICE_X25Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    17.259 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6/O
                         net (fo=1, routed)           0.000    17.259    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6_n_0
    SLICE_X25Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    17.353 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_4/O
                         net (fo=1, routed)           0.794    18.147    UUT_SWS/CPU_CP/contents_ram[255]_9[1]
    SLICE_X23Y26         LUT6 (Prop_lut6_I0_O)        0.316    18.463 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_2/O
                         net (fo=1, routed)           0.469    18.932    UUT_SWS/CPU_CP/contents_ram[6][1]_i_2_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    19.056 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_1/O
                         net (fo=260, routed)         7.138    26.194    UUT_SWS/RAM_CP/D[1]
    SLICE_X12Y52         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[130][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.433    88.110    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[130][1]/C
                         clock pessimism              0.179    88.289    
                         clock uncertainty           -0.035    88.254    
    SLICE_X12Y52         FDRE (Setup_fdre_C_D)       -0.045    88.209    UUT_SWS/RAM_CP/contents_ram_reg[130][1]
  -------------------------------------------------------------------
                         required time                         88.209    
                         arrival time                         -26.194    
  -------------------------------------------------------------------
                         slack                                 62.015    

Slack (MET) :             62.109ns  (required time - arrival time)
  Source:                 UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[141][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.987ns  (logic 2.632ns (12.541%)  route 18.355ns (87.459%))
  Logic Levels:           12  (LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 88.109 - 83.330 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.549     5.076    UUT_SWS/DMA_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.478     5.554 f  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/Q
                         net (fo=3, routed)           0.830     6.384    UUT_SWS/DMA_CP/byte_counter_rx_reg_n_0_[9]
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.296     6.680 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_38/O
                         net (fo=1, routed)           0.590     7.270    UUT_SWS/DMA_CP/contents_ram[6][7]_i_38_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.394 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_28/O
                         net (fo=1, routed)           0.643     8.037    UUT_SWS/DMA_CP/contents_ram[6][7]_i_28_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.161 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_14/O
                         net (fo=1, routed)           1.124     9.285    UUT_SWS/CPU_CP/contents_ram_reg[6][7]_0
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.409 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_4/O
                         net (fo=586, routed)         5.535    14.944    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_91_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I4_O)        0.124    15.068 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_93/O
                         net (fo=1, routed)           0.000    15.068    UUT_SWS/RAM_CP/contents_ram[6][1]_i_93_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I0_O)      0.209    15.277 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44/O
                         net (fo=1, routed)           0.000    15.277    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    15.365 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19/O
                         net (fo=1, routed)           1.363    16.728    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.319    17.047 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_9/O
                         net (fo=1, routed)           0.000    17.047    UUT_SWS/RAM_CP/contents_ram[6][1]_i_9_n_0
    SLICE_X25Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    17.259 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6/O
                         net (fo=1, routed)           0.000    17.259    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6_n_0
    SLICE_X25Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    17.353 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_4/O
                         net (fo=1, routed)           0.794    18.147    UUT_SWS/CPU_CP/contents_ram[255]_9[1]
    SLICE_X23Y26         LUT6 (Prop_lut6_I0_O)        0.316    18.463 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_2/O
                         net (fo=1, routed)           0.469    18.932    UUT_SWS/CPU_CP/contents_ram[6][1]_i_2_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    19.056 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_1/O
                         net (fo=260, routed)         7.007    26.063    UUT_SWS/RAM_CP/D[1]
    SLICE_X15Y53         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[141][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.432    88.109    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X15Y53         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[141][1]/C
                         clock pessimism              0.179    88.288    
                         clock uncertainty           -0.035    88.253    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)       -0.081    88.172    UUT_SWS/RAM_CP/contents_ram_reg[141][1]
  -------------------------------------------------------------------
                         required time                         88.172    
                         arrival time                         -26.063    
  -------------------------------------------------------------------
                         slack                                 62.109    

Slack (MET) :             62.194ns  (required time - arrival time)
  Source:                 UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[128][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.941ns  (logic 2.632ns (12.568%)  route 18.309ns (87.432%))
  Logic Levels:           12  (LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 88.110 - 83.330 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.549     5.076    UUT_SWS/DMA_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.478     5.554 f  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/Q
                         net (fo=3, routed)           0.830     6.384    UUT_SWS/DMA_CP/byte_counter_rx_reg_n_0_[9]
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.296     6.680 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_38/O
                         net (fo=1, routed)           0.590     7.270    UUT_SWS/DMA_CP/contents_ram[6][7]_i_38_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.394 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_28/O
                         net (fo=1, routed)           0.643     8.037    UUT_SWS/DMA_CP/contents_ram[6][7]_i_28_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.161 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_14/O
                         net (fo=1, routed)           1.124     9.285    UUT_SWS/CPU_CP/contents_ram_reg[6][7]_0
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.409 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_4/O
                         net (fo=586, routed)         5.535    14.944    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_91_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I4_O)        0.124    15.068 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_93/O
                         net (fo=1, routed)           0.000    15.068    UUT_SWS/RAM_CP/contents_ram[6][1]_i_93_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I0_O)      0.209    15.277 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44/O
                         net (fo=1, routed)           0.000    15.277    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    15.365 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19/O
                         net (fo=1, routed)           1.363    16.728    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.319    17.047 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_9/O
                         net (fo=1, routed)           0.000    17.047    UUT_SWS/RAM_CP/contents_ram[6][1]_i_9_n_0
    SLICE_X25Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    17.259 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6/O
                         net (fo=1, routed)           0.000    17.259    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6_n_0
    SLICE_X25Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    17.353 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_4/O
                         net (fo=1, routed)           0.794    18.147    UUT_SWS/CPU_CP/contents_ram[255]_9[1]
    SLICE_X23Y26         LUT6 (Prop_lut6_I0_O)        0.316    18.463 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_2/O
                         net (fo=1, routed)           0.469    18.932    UUT_SWS/CPU_CP/contents_ram[6][1]_i_2_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    19.056 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_1/O
                         net (fo=260, routed)         6.961    26.017    UUT_SWS/RAM_CP/D[1]
    SLICE_X12Y51         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[128][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.433    88.110    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X12Y51         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[128][1]/C
                         clock pessimism              0.179    88.289    
                         clock uncertainty           -0.035    88.254    
    SLICE_X12Y51         FDRE (Setup_fdre_C_D)       -0.043    88.211    UUT_SWS/RAM_CP/contents_ram_reg[128][1]
  -------------------------------------------------------------------
                         required time                         88.211    
                         arrival time                         -26.017    
  -------------------------------------------------------------------
                         slack                                 62.194    

Slack (MET) :             62.342ns  (required time - arrival time)
  Source:                 UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[143][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.808ns  (logic 2.632ns (12.649%)  route 18.176ns (87.351%))
  Logic Levels:           12  (LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 88.110 - 83.330 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.549     5.076    UUT_SWS/DMA_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.478     5.554 f  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/Q
                         net (fo=3, routed)           0.830     6.384    UUT_SWS/DMA_CP/byte_counter_rx_reg_n_0_[9]
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.296     6.680 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_38/O
                         net (fo=1, routed)           0.590     7.270    UUT_SWS/DMA_CP/contents_ram[6][7]_i_38_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.394 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_28/O
                         net (fo=1, routed)           0.643     8.037    UUT_SWS/DMA_CP/contents_ram[6][7]_i_28_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.161 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_14/O
                         net (fo=1, routed)           1.124     9.285    UUT_SWS/CPU_CP/contents_ram_reg[6][7]_0
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.409 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_4/O
                         net (fo=586, routed)         5.535    14.944    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_91_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I4_O)        0.124    15.068 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_93/O
                         net (fo=1, routed)           0.000    15.068    UUT_SWS/RAM_CP/contents_ram[6][1]_i_93_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I0_O)      0.209    15.277 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44/O
                         net (fo=1, routed)           0.000    15.277    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    15.365 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19/O
                         net (fo=1, routed)           1.363    16.728    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.319    17.047 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_9/O
                         net (fo=1, routed)           0.000    17.047    UUT_SWS/RAM_CP/contents_ram[6][1]_i_9_n_0
    SLICE_X25Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    17.259 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6/O
                         net (fo=1, routed)           0.000    17.259    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6_n_0
    SLICE_X25Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    17.353 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_4/O
                         net (fo=1, routed)           0.794    18.147    UUT_SWS/CPU_CP/contents_ram[255]_9[1]
    SLICE_X23Y26         LUT6 (Prop_lut6_I0_O)        0.316    18.463 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_2/O
                         net (fo=1, routed)           0.469    18.932    UUT_SWS/CPU_CP/contents_ram[6][1]_i_2_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    19.056 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_1/O
                         net (fo=260, routed)         6.828    25.884    UUT_SWS/RAM_CP/D[1]
    SLICE_X14Y51         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[143][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.433    88.110    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[143][1]/C
                         clock pessimism              0.179    88.289    
                         clock uncertainty           -0.035    88.254    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)       -0.028    88.226    UUT_SWS/RAM_CP/contents_ram_reg[143][1]
  -------------------------------------------------------------------
                         required time                         88.226    
                         arrival time                         -25.884    
  -------------------------------------------------------------------
                         slack                                 62.342    

Slack (MET) :             62.364ns  (required time - arrival time)
  Source:                 UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[140][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.770ns  (logic 2.632ns (12.672%)  route 18.138ns (87.328%))
  Logic Levels:           12  (LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 88.109 - 83.330 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.549     5.076    UUT_SWS/DMA_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.478     5.554 f  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/Q
                         net (fo=3, routed)           0.830     6.384    UUT_SWS/DMA_CP/byte_counter_rx_reg_n_0_[9]
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.296     6.680 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_38/O
                         net (fo=1, routed)           0.590     7.270    UUT_SWS/DMA_CP/contents_ram[6][7]_i_38_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.394 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_28/O
                         net (fo=1, routed)           0.643     8.037    UUT_SWS/DMA_CP/contents_ram[6][7]_i_28_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.161 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_14/O
                         net (fo=1, routed)           1.124     9.285    UUT_SWS/CPU_CP/contents_ram_reg[6][7]_0
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.409 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_4/O
                         net (fo=586, routed)         5.535    14.944    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_91_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I4_O)        0.124    15.068 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_93/O
                         net (fo=1, routed)           0.000    15.068    UUT_SWS/RAM_CP/contents_ram[6][1]_i_93_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I0_O)      0.209    15.277 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44/O
                         net (fo=1, routed)           0.000    15.277    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    15.365 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19/O
                         net (fo=1, routed)           1.363    16.728    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.319    17.047 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_9/O
                         net (fo=1, routed)           0.000    17.047    UUT_SWS/RAM_CP/contents_ram[6][1]_i_9_n_0
    SLICE_X25Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    17.259 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6/O
                         net (fo=1, routed)           0.000    17.259    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6_n_0
    SLICE_X25Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    17.353 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_4/O
                         net (fo=1, routed)           0.794    18.147    UUT_SWS/CPU_CP/contents_ram[255]_9[1]
    SLICE_X23Y26         LUT6 (Prop_lut6_I0_O)        0.316    18.463 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_2/O
                         net (fo=1, routed)           0.469    18.932    UUT_SWS/CPU_CP/contents_ram[6][1]_i_2_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    19.056 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_1/O
                         net (fo=260, routed)         6.790    25.846    UUT_SWS/RAM_CP/D[1]
    SLICE_X14Y53         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[140][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.432    88.109    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[140][1]/C
                         clock pessimism              0.179    88.288    
                         clock uncertainty           -0.035    88.253    
    SLICE_X14Y53         FDRE (Setup_fdre_C_D)       -0.043    88.210    UUT_SWS/RAM_CP/contents_ram_reg[140][1]
  -------------------------------------------------------------------
                         required time                         88.210    
                         arrival time                         -25.846    
  -------------------------------------------------------------------
                         slack                                 62.364    

Slack (MET) :             62.475ns  (required time - arrival time)
  Source:                 UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[138][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.610ns  (logic 2.632ns (12.771%)  route 17.978ns (87.229%))
  Logic Levels:           12  (LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 88.110 - 83.330 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.549     5.076    UUT_SWS/DMA_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.478     5.554 f  UUT_SWS/DMA_CP/byte_counter_rx_reg[9]/Q
                         net (fo=3, routed)           0.830     6.384    UUT_SWS/DMA_CP/byte_counter_rx_reg_n_0_[9]
    SLICE_X12Y20         LUT4 (Prop_lut4_I3_O)        0.296     6.680 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_38/O
                         net (fo=1, routed)           0.590     7.270    UUT_SWS/DMA_CP/contents_ram[6][7]_i_38_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.394 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_28/O
                         net (fo=1, routed)           0.643     8.037    UUT_SWS/DMA_CP/contents_ram[6][7]_i_28_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.161 f  UUT_SWS/DMA_CP/contents_ram[6][7]_i_14/O
                         net (fo=1, routed)           1.124     9.285    UUT_SWS/CPU_CP/contents_ram_reg[6][7]_0
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.409 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_4/O
                         net (fo=586, routed)         5.535    14.944    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_91_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I4_O)        0.124    15.068 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_93/O
                         net (fo=1, routed)           0.000    15.068    UUT_SWS/RAM_CP/contents_ram[6][1]_i_93_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I0_O)      0.209    15.277 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44/O
                         net (fo=1, routed)           0.000    15.277    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_44_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    15.365 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19/O
                         net (fo=1, routed)           1.363    16.728    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_19_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.319    17.047 r  UUT_SWS/RAM_CP/contents_ram[6][1]_i_9/O
                         net (fo=1, routed)           0.000    17.047    UUT_SWS/RAM_CP/contents_ram[6][1]_i_9_n_0
    SLICE_X25Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    17.259 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6/O
                         net (fo=1, routed)           0.000    17.259    UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_6_n_0
    SLICE_X25Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    17.353 r  UUT_SWS/RAM_CP/contents_ram_reg[6][1]_i_4/O
                         net (fo=1, routed)           0.794    18.147    UUT_SWS/CPU_CP/contents_ram[255]_9[1]
    SLICE_X23Y26         LUT6 (Prop_lut6_I0_O)        0.316    18.463 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_2/O
                         net (fo=1, routed)           0.469    18.932    UUT_SWS/CPU_CP/contents_ram[6][1]_i_2_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I4_O)        0.124    19.056 r  UUT_SWS/CPU_CP/contents_ram[6][1]_i_1/O
                         net (fo=260, routed)         6.630    25.686    UUT_SWS/RAM_CP/D[1]
    SLICE_X15Y52         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[138][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.433    88.110    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X15Y52         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[138][1]/C
                         clock pessimism              0.179    88.289    
                         clock uncertainty           -0.035    88.254    
    SLICE_X15Y52         FDRE (Setup_fdre_C_D)       -0.093    88.161    UUT_SWS/RAM_CP/contents_ram_reg[138][1]
  -------------------------------------------------------------------
                         required time                         88.161    
                         arrival time                         -25.686    
  -------------------------------------------------------------------
                         slack                                 62.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.888%)  route 0.131ns (48.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.555     1.445    UUT_SWS/RS232_CP/Shift_Register/CLK_SOURCE_IBUF_BUFG
    SLICE_X25Y20         FDCE                                         r  UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[0]/Q
                         net (fo=1, routed)           0.131     1.717    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X1Y8          RAMB18E1                                     r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.864     1.999    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y8          RAMB18E1                                     r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.500    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.155     1.655    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.234%)  route 0.127ns (49.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.555     1.445    UUT_SWS/RS232_CP/Shift_Register/CLK_SOURCE_IBUF_BUFG
    SLICE_X25Y20         FDCE                                         r  UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[6]/Q
                         net (fo=2, routed)           0.127     1.700    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X1Y8          RAMB18E1                                     r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.864     1.999    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y8          RAMB18E1                                     r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.500    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.102     1.602    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.234%)  route 0.127ns (49.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.555     1.445    UUT_SWS/RS232_CP/Shift_Register/CLK_SOURCE_IBUF_BUFG
    SLICE_X25Y20         FDCE                                         r  UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[7]/Q
                         net (fo=2, routed)           0.127     1.700    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X1Y8          RAMB18E1                                     r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.864     1.999    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y8          RAMB18E1                                     r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.500    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.102     1.602    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.036%)  route 0.172ns (54.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.555     1.445    UUT_SWS/RS232_CP/Shift_Register/CLK_SOURCE_IBUF_BUFG
    SLICE_X25Y20         FDCE                                         r  UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[1]/Q
                         net (fo=2, routed)           0.172     1.758    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X1Y8          RAMB18E1                                     r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.864     1.999    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y8          RAMB18E1                                     r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.500    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.655    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.610%)  route 0.234ns (62.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.556     1.446    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y19         FDRE                                         r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.234     1.821    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]
    RAMB18_X1Y8          RAMB18E1                                     r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.861     1.996    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y8          RAMB18E1                                     r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.497    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.680    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.513%)  route 0.235ns (62.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.556     1.446    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y19         FDRE                                         r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y19         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=3, routed)           0.235     1.822    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[5]
    RAMB18_X1Y8          RAMB18E1                                     r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.861     1.996    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y8          RAMB18E1                                     r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.497    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.680    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.480%)  route 0.235ns (62.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.556     1.446    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y19         FDRE                                         r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y19         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.235     1.822    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]
    RAMB18_X1Y8          RAMB18E1                                     r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.861     1.996    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y8          RAMB18E1                                     r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.497    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.680    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.576%)  route 0.240ns (59.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.556     1.446    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y19         FDRE                                         r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.240     1.850    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]
    RAMB18_X1Y8          RAMB18E1                                     r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.864     1.999    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y8          RAMB18E1                                     r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.520    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.703    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.103%)  route 0.183ns (58.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.555     1.445    UUT_SWS/RS232_CP/Shift_Register/CLK_SOURCE_IBUF_BUFG
    SLICE_X25Y20         FDCE                                         r  UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[5]/Q
                         net (fo=2, routed)           0.183     1.756    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X1Y8          RAMB18E1                                     r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.864     1.999    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y8          RAMB18E1                                     r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.500    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.102     1.602    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (60.975%)  route 0.090ns (39.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.556     1.446    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y19         FDSE                                         r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=8, routed)           0.090     1.677    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X25Y19         FDRE                                         r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.824     1.958    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y19         FDRE                                         r  UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.512     1.446    
    SLICE_X25Y19         FDRE (Hold_fdre_C_D)         0.075     1.521    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CLK_SOURCE }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X1Y8    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.330      80.386     RAMB18_X1Y8    UUT_SWS/RS232_CP/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  CLK_SOURCE_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         83.330      82.330     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.330      82.330     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.330      82.330     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.330      82.330     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.330      82.330     SLICE_X21Y26   UUT_SWS/ALU_CP/a_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.330      82.330     SLICE_X21Y26   UUT_SWS/ALU_CP/a_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.330      82.330     SLICE_X21Y26   UUT_SWS/ALU_CP/a_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.670      41.170     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.670      41.170     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.670      41.170     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.670      41.170     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.670      41.170     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.670      41.170     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.670      41.170     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.670      41.170     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.670      41.170     SLICE_X21Y26   UUT_SWS/ALU_CP/a_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.670      41.170     SLICE_X21Y26   UUT_SWS/ALU_CP/a_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X23Y25   UUT_SWS/ALU_CP/a_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X21Y26   UUT_SWS/ALU_CP/a_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X21Y26   UUT_SWS/ALU_CP/a_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT_SWS/RS232_CP/Transmitter/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.528ns  (logic 4.282ns (50.210%)  route 4.246ns (49.790%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.543     5.070    UUT_SWS/RS232_CP/Transmitter/CLK_SOURCE_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  UUT_SWS/RS232_CP/Transmitter/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.518     5.588 r  UUT_SWS/RS232_CP/Transmitter/data_count_reg[1]/Q
                         net (fo=7, routed)           0.996     6.584    UUT_SWS/RS232_CP/Transmitter/data_count_reg_n_0_[1]
    SLICE_X9Y24          LUT6 (Prop_lut6_I2_O)        0.124     6.708 r  UUT_SWS/RS232_CP/Transmitter/UART_TX_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.867     7.575    UUT_SWS/RS232_CP/Transmitter/UART_TX_OBUF_inst_i_2_n_0
    SLICE_X8Y24          LUT5 (Prop_lut5_I2_O)        0.124     7.699 r  UUT_SWS/RS232_CP/Transmitter/UART_TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.383    10.082    UART_TX_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516    13.598 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000    13.598    UART_TX
    L12                                                               r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT_SWS/RAM_CP/contents_ram_reg[6][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 3.983ns (67.815%)  route 1.890ns (32.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.616     5.143    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X39Y26         FDCE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[6][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.456     5.599 r  UUT_SWS/RAM_CP/contents_ram_reg[6][0]_lopt_replica/Q
                         net (fo=1, routed)           1.890     7.489    lopt
    E2                   OBUF (Prop_obuf_I_O)         3.527    11.016 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.016    LED[0]
    E2                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT_SWS/RAM_CP/contents_ram_reg[8][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.851ns  (logic 3.969ns (67.837%)  route 1.882ns (32.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.614     5.141    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X41Y24         FDCE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[8][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  UUT_SWS/RAM_CP/contents_ram_reg[8][0]_lopt_replica/Q
                         net (fo=1, routed)           1.882     7.479    lopt_2
    J1                   OBUF (Prop_obuf_I_O)         3.513    10.992 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.992    LED[2]
    J1                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT_SWS/RAM_CP/contents_ram_reg[7][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.836ns  (logic 3.968ns (67.994%)  route 1.868ns (32.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.614     5.141    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[7][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  UUT_SWS/RAM_CP/contents_ram_reg[7][0]_lopt_replica/Q
                         net (fo=1, routed)           1.868     7.465    lopt_1
    K1                   OBUF (Prop_obuf_I_O)         3.512    10.977 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.977    LED[1]
    K1                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT_SWS/RAM_CP/contents_ram_reg[8][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 1.355ns (76.608%)  route 0.414ns (23.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.580     1.470    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X41Y24         FDCE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[8][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  UUT_SWS/RAM_CP/contents_ram_reg[8][0]_lopt_replica/Q
                         net (fo=1, routed)           0.414     2.025    lopt_2
    J1                   OBUF (Prop_obuf_I_O)         1.214     3.238 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.238    LED[2]
    J1                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT_SWS/RAM_CP/contents_ram_reg[7][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.354ns (76.502%)  route 0.416ns (23.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.580     1.470    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[7][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  UUT_SWS/RAM_CP/contents_ram_reg[7][0]_lopt_replica/Q
                         net (fo=1, routed)           0.416     2.027    lopt_1
    K1                   OBUF (Prop_obuf_I_O)         1.213     3.240 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.240    LED[1]
    K1                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT_SWS/RAM_CP/contents_ram_reg[6][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.369ns (76.043%)  route 0.431ns (23.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.581     1.471    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X39Y26         FDCE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[6][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  UUT_SWS/RAM_CP/contents_ram_reg[6][0]_lopt_replica/Q
                         net (fo=1, routed)           0.431     2.043    lopt
    E2                   OBUF (Prop_obuf_I_O)         1.228     3.271 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.271    LED[0]
    E2                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT_SWS/RS232_CP/Transmitter/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.426ns (59.963%)  route 0.952ns (40.037%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.550     1.440    UUT_SWS/RS232_CP/Transmitter/CLK_SOURCE_IBUF_BUFG
    SLICE_X8Y24          FDCE                                         r  UUT_SWS/RS232_CP/Transmitter/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDCE (Prop_fdce_C_Q)         0.164     1.604 r  UUT_SWS/RS232_CP/Transmitter/FSM_sequential_current_state_reg[1]/Q
                         net (fo=14, routed)          0.260     1.864    UUT_SWS/RS232_CP/Transmitter/current_state[1]
    SLICE_X8Y24          LUT5 (Prop_lut5_I1_O)        0.045     1.909 r  UUT_SWS/RS232_CP/Transmitter/UART_TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.692     2.601    UART_TX_OBUF
    L12                  OBUF (Prop_obuf_I_O)         1.217     3.818 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000     3.818    UART_TX
    L12                                                               r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2299 Endpoints
Min Delay          2299 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[219][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.280ns  (logic 1.588ns (15.444%)  route 8.692ns (84.556%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         6.666     8.130    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X16Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.254 r  UUT_SWS/CPU_CP/contents_ram[219][7]_i_1/O
                         net (fo=8, routed)           2.026    10.280    UUT_SWS/RAM_CP/contents_ram_reg[219][0]_0[0]
    SLICE_X8Y28          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[219][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.430     4.778    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[219][7]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[82][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.227ns  (logic 1.588ns (15.524%)  route 8.639ns (84.476%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         7.075     8.539    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X17Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.663 r  UUT_SWS/CPU_CP/contents_ram[82][7]_i_1/O
                         net (fo=8, routed)           1.564    10.227    UUT_SWS/RAM_CP/contents_ram_reg[82][0]_0[0]
    SLICE_X8Y37          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[82][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.438     4.786    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[82][5]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[82][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.227ns  (logic 1.588ns (15.524%)  route 8.639ns (84.476%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         7.075     8.539    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X17Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.663 r  UUT_SWS/CPU_CP/contents_ram[82][7]_i_1/O
                         net (fo=8, routed)           1.564    10.227    UUT_SWS/RAM_CP/contents_ram_reg[82][0]_0[0]
    SLICE_X8Y37          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[82][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.438     4.786    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[82][6]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[219][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.091ns  (logic 1.588ns (15.733%)  route 8.503ns (84.267%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         6.666     8.130    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X16Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.254 r  UUT_SWS/CPU_CP/contents_ram[219][7]_i_1/O
                         net (fo=8, routed)           1.837    10.091    UUT_SWS/RAM_CP/contents_ram_reg[219][0]_0[0]
    SLICE_X9Y28          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[219][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.430     4.778    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[219][0]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[82][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.080ns  (logic 1.588ns (15.751%)  route 8.492ns (84.249%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         7.075     8.539    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X17Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.663 r  UUT_SWS/CPU_CP/contents_ram[82][7]_i_1/O
                         net (fo=8, routed)           1.417    10.080    UUT_SWS/RAM_CP/contents_ram_reg[82][0]_0[0]
    SLICE_X11Y37         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[82][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.439     4.787    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[82][2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[148][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.974ns  (logic 1.588ns (15.918%)  route 8.386ns (84.082%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         7.438     8.901    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.025 r  UUT_SWS/CPU_CP/contents_ram[148][7]_i_1/O
                         net (fo=8, routed)           0.948     9.974    UUT_SWS/RAM_CP/contents_ram_reg[148][0]_0[0]
    SLICE_X20Y33         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[148][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.437     4.785    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X20Y33         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[148][1]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[148][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.974ns  (logic 1.588ns (15.918%)  route 8.386ns (84.082%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         7.438     8.901    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.025 r  UUT_SWS/CPU_CP/contents_ram[148][7]_i_1/O
                         net (fo=8, routed)           0.948     9.974    UUT_SWS/RAM_CP/contents_ram_reg[148][0]_0[0]
    SLICE_X20Y33         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[148][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.437     4.785    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X20Y33         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[148][2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[148][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.974ns  (logic 1.588ns (15.918%)  route 8.386ns (84.082%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         7.438     8.901    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.025 r  UUT_SWS/CPU_CP/contents_ram[148][7]_i_1/O
                         net (fo=8, routed)           0.948     9.974    UUT_SWS/RAM_CP/contents_ram_reg[148][0]_0[0]
    SLICE_X20Y33         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[148][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.437     4.785    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X20Y33         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[148][4]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[148][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.974ns  (logic 1.588ns (15.918%)  route 8.386ns (84.082%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         7.438     8.901    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.025 r  UUT_SWS/CPU_CP/contents_ram[148][7]_i_1/O
                         net (fo=8, routed)           0.948     9.974    UUT_SWS/RAM_CP/contents_ram_reg[148][0]_0[0]
    SLICE_X20Y33         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[148][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.437     4.785    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X20Y33         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[148][5]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[148][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.974ns  (logic 1.588ns (15.918%)  route 8.386ns (84.082%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         7.438     8.901    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.025 r  UUT_SWS/CPU_CP/contents_ram[148][7]_i_1/O
                         net (fo=8, routed)           0.948     9.974    UUT_SWS/RAM_CP/contents_ram_reg[148][0]_0[0]
    SLICE_X20Y33         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[148][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        1.437     4.785    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X20Y33         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[148][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[33][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.277ns (28.358%)  route 0.699ns (71.642%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         0.582     0.813    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.858 r  UUT_SWS/CPU_CP/contents_ram[33][7]_i_1/O
                         net (fo=8, routed)           0.117     0.975    UUT_SWS/RAM_CP/contents_ram_reg[33][0]_0[0]
    SLICE_X38Y34         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[33][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.858     1.992    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[33][0]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[33][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.277ns (28.358%)  route 0.699ns (71.642%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         0.582     0.813    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.858 r  UUT_SWS/CPU_CP/contents_ram[33][7]_i_1/O
                         net (fo=8, routed)           0.117     0.975    UUT_SWS/RAM_CP/contents_ram_reg[33][0]_0[0]
    SLICE_X38Y34         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[33][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.858     1.992    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[33][1]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[33][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.277ns (28.358%)  route 0.699ns (71.642%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         0.582     0.813    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.858 r  UUT_SWS/CPU_CP/contents_ram[33][7]_i_1/O
                         net (fo=8, routed)           0.117     0.975    UUT_SWS/RAM_CP/contents_ram_reg[33][0]_0[0]
    SLICE_X38Y34         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[33][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.858     1.992    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[33][2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[33][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.277ns (28.358%)  route 0.699ns (71.642%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         0.582     0.813    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.858 r  UUT_SWS/CPU_CP/contents_ram[33][7]_i_1/O
                         net (fo=8, routed)           0.117     0.975    UUT_SWS/RAM_CP/contents_ram_reg[33][0]_0[0]
    SLICE_X38Y34         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[33][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.858     1.992    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[33][3]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[33][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.277ns (28.358%)  route 0.699ns (71.642%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         0.582     0.813    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.858 r  UUT_SWS/CPU_CP/contents_ram[33][7]_i_1/O
                         net (fo=8, routed)           0.117     0.975    UUT_SWS/RAM_CP/contents_ram_reg[33][0]_0[0]
    SLICE_X38Y34         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[33][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.858     1.992    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[33][4]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[33][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.277ns (28.358%)  route 0.699ns (71.642%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         0.582     0.813    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.858 r  UUT_SWS/CPU_CP/contents_ram[33][7]_i_1/O
                         net (fo=8, routed)           0.117     0.975    UUT_SWS/RAM_CP/contents_ram_reg[33][0]_0[0]
    SLICE_X38Y34         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[33][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.858     1.992    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[33][5]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[33][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.277ns (28.358%)  route 0.699ns (71.642%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         0.582     0.813    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.858 r  UUT_SWS/CPU_CP/contents_ram[33][7]_i_1/O
                         net (fo=8, routed)           0.117     0.975    UUT_SWS/RAM_CP/contents_ram_reg[33][0]_0[0]
    SLICE_X38Y34         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[33][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.858     1.992    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[33][6]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[33][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.277ns (28.358%)  route 0.699ns (71.642%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         0.582     0.813    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.858 r  UUT_SWS/CPU_CP/contents_ram[33][7]_i_1/O
                         net (fo=8, routed)           0.117     0.975    UUT_SWS/RAM_CP/contents_ram_reg[33][0]_0[0]
    SLICE_X38Y34         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[33][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.858     1.992    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[33][7]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[32][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.277ns (27.412%)  route 0.732ns (72.588%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         0.615     0.847    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X36Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.892 r  UUT_SWS/CPU_CP/contents_ram[32][7]_i_1/O
                         net (fo=8, routed)           0.117     1.009    UUT_SWS/RAM_CP/contents_ram_reg[32][0]_0[0]
    SLICE_X38Y33         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[32][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.857     1.991    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[32][0]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[32][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.277ns (27.412%)  route 0.732ns (72.588%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=543, routed)         0.615     0.847    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X36Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.892 r  UUT_SWS/CPU_CP/contents_ram[32][7]_i_1/O
                         net (fo=8, routed)           0.117     1.009    UUT_SWS/RAM_CP/contents_ram_reg[32][0]_0[0]
    SLICE_X38Y33         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[32][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2279, routed)        0.857     1.991    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[32][1]/C





