#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Aug 30 19:55:58 2023
# Process ID: 17088
# Current directory: C:/Jeonghyun/GIT/Vivado_prj_manager/TCL_main
# Command line: vivado.exe -mode batch -source C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_00\RFSoC_Main\RFSoC_Main.tcl
# Log file: C:/Jeonghyun/GIT/Vivado_prj_manager/TCL_main/vivado.log
# Journal file: C:/Jeonghyun/GIT/Vivado_prj_manager/TCL_main\vivado.jou
#-----------------------------------------------------------
source {C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_00\RFSoC_Main\RFSoC_Main.tcl}
update_compile_order -fileset sources_1
open_bd_design {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/RFSoC_Main/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd}
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/DAC_Controller_0/s_axi} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins DAC_Controller_0/s_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/TimeController_0/s_axi} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins TimeController_0/s_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/usp_rf_data_converter_0/s_axi} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins usp_rf_data_converter_0/s_axi]
endgroup
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s0_axis_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins TimeController_0/auto_start] [get_bd_pins DAC_Controller_0/auto_start]
connect_bd_net [get_bd_pins TimeController_0/counter] [get_bd_pins DAC_Controller_0/counter]
connect_bd_net [get_bd_pins DAC_Controller_0/m00_axis_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_intf_net [get_bd_intf_pins DAC_Controller_0/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s00_axis]
