<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>RAM.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xbr/data/xc2c256.chp</devFile><mfdFile>RAM.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date="11-23-2021" design="RAM" device="XC2C256" eqnType="1" pkg="TQ144" speed="-6" status="1" statusStr="Successful" swVersion="P.20131013" time="  3:19PM" version="1.0"/><inputs id="clk_wpis" userloc="P124"/><inputs id="rd_not_wr" userloc="P143"/><inputs id="not_e" userloc="P39"/><inputs id="magistrala_we0_SPECSIG"/><inputs id="magistrala_we1_SPECSIG"/><inputs id="magistrala_we2_SPECSIG"/><inputs id="magistrala_we3_SPECSIG"/><pin id="FB1_MC3_PIN143" iostd="LVCMOS18" iostyle="KPR" pinnum="143" signal="rd_not_wr" use="I"/><pin id="FB1_MC4_PIN142" pinnum="142" signal="ram_9_0" use="b_SPECSIG"/><pin id="FB1_MC6_PIN140" pinnum="140" signal="ram_8_0" use="b_SPECSIG"/><pin id="FB1_MC12_PIN139" pinnum="139" signal="ram_7_0" use="b_SPECSIG"/><pin id="FB1_MC13_PIN138" pinnum="138" signal="ram_6_0" use="b_SPECSIG"/><pin id="FB1_MC14_PIN137" pinnum="137" signal="ram_5_0" use="b_SPECSIG"/><pin id="FB2_MC1_PIN2" pinnum="2"/><pin id="FB2_MC3_PIN3" iostd="LVCMOS18" iostyle="KPR" pinnum="3" signal="magistrala_we0_SPECSIG" use="I"/><pin id="FB2_MC4_PIN4" pinnum="4" signal="ram_8_1" use="b_SPECSIG"/><pin id="FB2_MC5_PIN5" iostd="LVCMOS18" iostyle="KPR" pinnum="5" signal="magistrala_we1_SPECSIG" use="I"/><pin id="FB2_MC12_PIN6" pinnum="6" signal="ram_6_1" use="b_SPECSIG"/><pin id="FB2_MC13_PIN7" iostd="LVCMOS18" iostyle="KPR" pinnum="7" signal="magistrala_we2_SPECSIG" use="I"/><pin id="FB2_MC14_PIN9" pinnum="9" signal="ram_4_1" use="b_SPECSIG"/><pin id="FB2_MC15_PIN10" iostd="LVCMOS18" iostyle="KPR" pinnum="10" signal="magistrala_we3_SPECSIG" use="I"/><pin id="FB3_MC1_PIN136" pinnum="136"/><pin id="FB3_MC2_PIN135" pinnum="135"/><pin id="FB3_MC3_PIN134" pinnum="134" signal="ram_15_1" use="b_SPECSIG"/><pin id="FB3_MC5_PIN133" pinnum="133" signal="ram_12_2" use="b_SPECSIG"/><pin id="FB3_MC14_PIN132" pinnum="132" signal="ram_11_2" use="b_SPECSIG"/><pin id="FB3_MC16_PIN131" pinnum="131" signal="ram_10_2" use="b_SPECSIG"/><pin id="FB4_MC1_PIN11" pinnum="11"/><pin id="FB4_MC2_PIN12" pinnum="12"/><pin id="FB4_MC3_PIN13" pinnum="13" signal="ram_15_2" use="b_SPECSIG"/><pin id="FB4_MC4_PIN14" pinnum="14" signal="ram_12_3" use="b_SPECSIG"/><pin id="FB4_MC5_PIN15" pinnum="15" signal="ram_11_3" use="b_SPECSIG"/><pin id="FB4_MC6_PIN16" pinnum="16" signal="ram_10_3" use="b_SPECSIG"/><pin id="FB4_MC12_PIN17" pinnum="17" signal="ram_9_3" use="b_SPECSIG"/><pin id="FB4_MC14_PIN18" pinnum="18" signal="ram_8_3" use="b_SPECSIG"/><pin id="FB5_MC2_PIN33" pinnum="33"/><pin id="FB5_MC4_PIN32" pinnum="32"/><pin id="FB5_MC5_PIN31" pinnum="31"/><pin id="FB5_MC6_PIN30" pinnum="30"/><pin id="FB5_MC14_PIN28" pinnum="28"/><pin id="FB6_MC1_PIN34" pinnum="34"/><pin id="FB6_MC2_PIN35" pinnum="35"/><pin id="FB6_MC4_PIN38" pinnum="38"/><pin id="FB6_MC12_PIN39" iostd="LVCMOS18" iostyle="KPR" pinnum="39" signal="not_e" use="I"/><pin id="FB6_MC13_PIN40" pinnum="40"/><pin id="FB6_MC14_PIN41" pinnum="41"/><pin id="FB6_MC15_PIN42" pinnum="42"/><pin id="FB6_MC16_PIN43" pinnum="43"/><pin id="FB7_MC5_PIN26" pinnum="26"/><pin id="FB7_MC6_PIN25" pinnum="25"/><pin id="FB7_MC11_PIN24" pinnum="24"/><pin id="FB7_MC12_PIN23" pinnum="23"/><pin id="FB7_MC13_PIN22" pinnum="22"/><pin id="FB7_MC14_PIN21" pinnum="21"/><pin id="FB7_MC15_PIN20" pinnum="20"/><pin id="FB7_MC16_PIN19" pinnum="19"/><pin id="FB8_MC1_PIN44" pinnum="44"/><pin id="FB8_MC2_PIN45" pinnum="45"/><pin id="FB8_MC3_PIN46" pinnum="46"/><pin id="FB8_MC5_PIN48" pinnum="48"/><pin id="FB8_MC6_PIN49" pinnum="49"/><pin id="FB8_MC11_PIN50" pinnum="50"/><pin id="FB8_MC12_PIN51" pinnum="51"/><pin id="FB8_MC13_PIN52" pinnum="52"/><pin id="FB9_MC1_PIN112" pinnum="112"/><pin id="FB9_MC2_PIN113" pinnum="113"/><pin id="FB9_MC4_PIN114" pinnum="114"/><pin id="FB9_MC6_PIN115" pinnum="115"/><pin id="FB9_MC12_PIN116" pinnum="116"/><pin id="FB9_MC13_PIN117" pinnum="117"/><pin id="FB9_MC14_PIN118" pinnum="118"/><pin id="FB9_MC15_PIN119" pinnum="119"/><pin id="FB10_MC1_PIN111" pinnum="111"/><pin id="FB10_MC2_PIN110" pinnum="110"/><pin id="FB10_MC3_PIN107" pinnum="107"/><pin id="FB10_MC4_PIN106" pinnum="106"/><pin id="FB10_MC5_PIN105" pinnum="105"/><pin id="FB10_MC6_PIN104" iostd="LVCMOS18" pinnum="104" signal="magistrala_wy3_SPECSIG" use="O"/><pin id="FB10_MC12_PIN103" pinnum="103"/><pin id="FB10_MC14_PIN102" iostd="LVCMOS18" pinnum="102" signal="magistrala_wy2_SPECSIG" use="O"/><pin id="FB10_MC16_PIN101" pinnum="101"/><pin id="FB11_MC5_PIN120" pinnum="120"/><pin id="FB11_MC6_PIN121" pinnum="121"/><pin id="FB11_MC11_PIN124" iostd="LVCMOS18" iostyle="KPR" pinnum="124" signal="clk_wpis" use="I"/><pin id="FB11_MC12_PIN125" pinnum="125"/><pin id="FB11_MC13_PIN126" pinnum="126"/><pin id="FB11_MC14_PIN128" pinnum="128"/><pin id="FB11_MC15_PIN129" pinnum="129"/><pin id="FB11_MC16_PIN130" pinnum="130"/><pin id="FB12_MC2_PIN100" iostd="LVCMOS18" pinnum="100" signal="magistrala_wy1_SPECSIG" use="O"/><pin id="FB12_MC11_PIN98" pinnum="98"/><pin id="FB12_MC12_PIN97" iostd="LVCMOS18" pinnum="97" signal="magistrala_wy0_SPECSIG" use="O"/><pin id="FB12_MC13_PIN96" pinnum="96"/><pin id="FB12_MC14_PIN95" pinnum="95"/><pin id="FB12_MC15_PIN94" pinnum="94"/><pin id="FB13_MC1_PIN75" pinnum="75"/><pin id="FB13_MC2_PIN76" pinnum="76"/><pin id="FB13_MC3_PIN77" pinnum="77"/><pin id="FB13_MC5_PIN78" pinnum="78"/><pin id="FB13_MC6_PIN79" pinnum="79"/><pin id="FB13_MC12_PIN80" pinnum="80"/><pin id="FB13_MC13_PIN81" pinnum="81"/><pin id="FB13_MC14_PIN82" pinnum="82"/><pin id="FB14_MC1_PIN74" pinnum="74"/><pin id="FB14_MC2_PIN71" pinnum="71"/><pin id="FB14_MC3_PIN70" pinnum="70"/><pin id="FB14_MC4_PIN69" iostd="LVCMOS18" pinnum="69" signal="empty_half_full2_SPECSIG" use="O"/><pin id="FB14_MC6_PIN68" iostd="LVCMOS18" pinnum="68" signal="empty_half_full1_SPECSIG" use="O"/><pin id="FB14_MC13_PIN66" iostd="LVCMOS18" pinnum="66" signal="empty_half_full0_SPECSIG" use="O"/><pin id="FB14_MC14_PIN64" pinnum="64"/><pin id="FB14_MC16_PIN61" pinnum="61"/><pin id="FB15_MC2_PIN83" pinnum="83"/><pin id="FB15_MC11_PIN85" pinnum="85"/><pin id="FB15_MC12_PIN86" pinnum="86"/><pin id="FB15_MC13_PIN87" pinnum="87"/><pin id="FB15_MC14_PIN88" pinnum="88"/><pin id="FB15_MC15_PIN91" pinnum="91"/><pin id="FB15_MC16_PIN92" pinnum="92"/><pin id="FB16_MC5_PIN60" pinnum="60"/><pin id="FB16_MC6_PIN59" pinnum="59"/><pin id="FB16_MC11_PIN58" pinnum="58"/><pin id="FB16_MC12_PIN57" pinnum="57"/><pin id="FB16_MC13_PIN56" pinnum="56"/><pin id="FB16_MC15_PIN54" pinnum="54"/><pin id="FB16_MC16_PIN53" pinnum="53"/><pin id="FB_PIN8" pinnum="8" use="VCCAUX"/><pin id="FB_PIN27" pinnum="27" use="VCCIO-1.8"/><pin id="FB_PIN37" pinnum="37" use="VCC"/><pin id="FB_PIN55" pinnum="55" use="VCCIO-1.8"/><pin id="FB_PIN73" pinnum="73" use="VCCIO-1.8"/><pin id="FB_PIN84" pinnum="84" use="VCC"/><pin id="FB_PIN93" pinnum="93" use="VCCIO-1.8"/><pin id="FB_PIN109" pinnum="109" use="VCCIO-1.8"/><pin id="FB_PIN127" pinnum="127" use="VCCIO-1.8"/><pin id="FB_PIN141" pinnum="141" use="VCCIO-1.8"/><pin id="FB_PIN1" pinnum="1" use="VCC"/><fblock id="FB1" pinUse="1"><macrocell id="FB1_MC1" sigUse="8" signal="ram_4_0"><eq_pterm ptindx="FB1_26"/><eq_pterm ptindx="FB1_25"/><eq_pterm ptindx="FB1_28"/><eq_pterm ptindx="FB1_27"/></macrocell><macrocell id="FB1_MC2" sigUse="8" signal="ram_3_0"><eq_pterm ptindx="FB1_22"/><eq_pterm ptindx="FB1_21"/><eq_pterm ptindx="FB1_24"/><eq_pterm ptindx="FB1_23"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN143" sigUse="8" signal="ram_10_0"><eq_pterm ptindx="FB1_50"/><eq_pterm ptindx="FB1_49"/><eq_pterm ptindx="FB1_51"/><eq_pterm ptindx="FB1_52"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN142" sigUse="8" signal="ram_9_0"><eq_pterm ptindx="FB1_45"/><eq_pterm ptindx="FB1_46"/><eq_pterm ptindx="FB1_48"/><eq_pterm ptindx="FB1_47"/></macrocell><macrocell id="FB1_MC5" sigUse="8" signal="ram_2_0"><eq_pterm ptindx="FB1_18"/><eq_pterm ptindx="FB1_17"/><eq_pterm ptindx="FB1_20"/><eq_pterm ptindx="FB1_19"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN140" sigUse="8" signal="ram_8_0"><eq_pterm ptindx="FB1_42"/><eq_pterm ptindx="FB1_41"/><eq_pterm ptindx="FB1_44"/><eq_pterm ptindx="FB1_43"/></macrocell><macrocell id="FB1_MC7" sigUse="8" signal="ram_1_0"><eq_pterm ptindx="FB1_14"/><eq_pterm ptindx="FB1_13"/><eq_pterm ptindx="FB1_16"/><eq_pterm ptindx="FB1_15"/></macrocell><macrocell id="FB1_MC8" sigUse="8" signal="ram_0_0"><eq_pterm ptindx="FB1_10"/><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_11"/></macrocell><macrocell id="FB1_MC9" sigUse="5" signal="licznik0_SPECSIG"><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_8"/></macrocell><macrocell id="FB1_MC10" sigUse="6" signal="licznik1_SPECSIG"><eq_pterm ptindx="FB1_6"/><eq_pterm ptindx="FB1_5"/></macrocell><macrocell id="FB1_MC11" sigUse="7" signal="licznik2_SPECSIG"><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_2"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN139" sigUse="8" signal="ram_7_0"><eq_pterm ptindx="FB1_38"/><eq_pterm ptindx="FB1_37"/><eq_pterm ptindx="FB1_40"/><eq_pterm ptindx="FB1_39"/></macrocell><macrocell id="FB1_MC13" pin="FB1_MC13_PIN138" sigUse="8" signal="ram_6_0"><eq_pterm ptindx="FB1_34"/><eq_pterm ptindx="FB1_33"/><eq_pterm ptindx="FB1_36"/><eq_pterm ptindx="FB1_35"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN137" sigUse="8" signal="ram_5_0"><eq_pterm ptindx="FB1_30"/><eq_pterm ptindx="FB1_29"/><eq_pterm ptindx="FB1_32"/><eq_pterm ptindx="FB1_31"/></macrocell><macrocell id="FB1_MC15" sigUse="9" signal="licznik3_SPECSIG"><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/></macrocell><macrocell id="FB1_MC16" sigUse="4" signal="empty_half_full_wew_cmp_eq0001"><eq_pterm ptindx="FB1_55"/></macrocell><fbinput id="FB1_I1" signal="clk_wpis"/><fbinput id="FB1_I2" signal="empty_half_full2_SPECSIG"/><fbinput id="FB1_I3" signal="empty_half_full_wew_cmp_eq0001"/><fbinput id="FB1_I4" signal="licznik0_SPECSIG"/><fbinput id="FB1_I5" signal="licznik1_SPECSIG"/><fbinput id="FB1_I6" signal="licznik2_SPECSIG"/><fbinput id="FB1_I7" signal="licznik3_SPECSIG"/><fbinput id="FB1_I8" signal="magistrala_we0_SPECSIG"/><fbinput id="FB1_I9" signal="not_e"/><fbinput id="FB1_I10" signal="ram_0_0"/><fbinput id="FB1_I11" signal="ram_10_0"/><fbinput id="FB1_I12" signal="ram_11_0"/><fbinput id="FB1_I13" signal="ram_1_0"/><fbinput id="FB1_I14" signal="ram_2_0"/><fbinput id="FB1_I15" signal="ram_3_0"/><fbinput id="FB1_I16" signal="ram_4_0"/><fbinput id="FB1_I17" signal="ram_5_0"/><fbinput id="FB1_I18" signal="ram_6_0"/><fbinput id="FB1_I19" signal="ram_7_0"/><fbinput id="FB1_I20" signal="ram_8_0"/><fbinput id="FB1_I21" signal="ram_9_0"/><fbinput id="FB1_I22" signal="rd_not_wr"/><PAL><pterm id="FB1_0"><signal id="licznik0_SPECSIG" negated="ON"/><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="licznik1_SPECSIG" negated="ON"/><signal id="licznik2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_1"><signal id="licznik0_SPECSIG"/><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="licznik1_SPECSIG"/><signal id="licznik2_SPECSIG"/><signal id="licznik3_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2"><signal id="licznik0_SPECSIG" negated="ON"/><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="licznik1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_3"><signal id="licznik0_SPECSIG"/><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="licznik1_SPECSIG"/></pterm><pterm id="FB1_4"><signal id="clk_wpis"/></pterm><pterm id="FB1_5"><signal id="licznik0_SPECSIG" negated="ON"/><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/></pterm><pterm id="FB1_6"><signal id="licznik0_SPECSIG"/><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/></pterm><pterm id="FB1_7"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/></pterm><pterm id="FB1_8"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/></pterm><pterm id="FB1_9"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_0_0" negated="ON"/><signal id="ram_1_0"/></pterm><pterm id="FB1_10"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_0_0"/><signal id="ram_1_0" negated="ON"/></pterm><pterm id="FB1_11"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="magistrala_we0_SPECSIG" negated="ON"/><signal id="ram_0_0"/></pterm><pterm id="FB1_12"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="magistrala_we0_SPECSIG"/><signal id="ram_0_0" negated="ON"/></pterm><pterm id="FB1_13"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_1_0" negated="ON"/><signal id="ram_2_0"/></pterm><pterm id="FB1_14"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_1_0"/><signal id="ram_2_0" negated="ON"/></pterm><pterm id="FB1_15"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_0_0" negated="ON"/><signal id="ram_1_0"/></pterm><pterm id="FB1_16"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_0_0"/><signal id="ram_1_0" negated="ON"/></pterm><pterm id="FB1_17"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_2_0" negated="ON"/><signal id="ram_3_0"/></pterm><pterm id="FB1_18"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_2_0"/><signal id="ram_3_0" negated="ON"/></pterm><pterm id="FB1_19"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_1_0" negated="ON"/><signal id="ram_2_0"/></pterm><pterm id="FB1_20"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_1_0"/><signal id="ram_2_0" negated="ON"/></pterm><pterm id="FB1_21"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_3_0" negated="ON"/><signal id="ram_4_0"/></pterm><pterm id="FB1_22"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_3_0"/><signal id="ram_4_0" negated="ON"/></pterm><pterm id="FB1_23"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_2_0" negated="ON"/><signal id="ram_3_0"/></pterm><pterm id="FB1_24"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_2_0"/><signal id="ram_3_0" negated="ON"/></pterm><pterm id="FB1_25"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_4_0" negated="ON"/><signal id="ram_5_0"/></pterm><pterm id="FB1_26"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_4_0"/><signal id="ram_5_0" negated="ON"/></pterm><pterm id="FB1_27"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_3_0" negated="ON"/><signal id="ram_4_0"/></pterm><pterm id="FB1_28"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_3_0"/><signal id="ram_4_0" negated="ON"/></pterm><pterm id="FB1_29"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_5_0" negated="ON"/><signal id="ram_6_0"/></pterm><pterm id="FB1_30"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_5_0"/><signal id="ram_6_0" negated="ON"/></pterm><pterm id="FB1_31"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_4_0" negated="ON"/><signal id="ram_5_0"/></pterm><pterm id="FB1_32"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_4_0"/><signal id="ram_5_0" negated="ON"/></pterm><pterm id="FB1_33"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_6_0" negated="ON"/><signal id="ram_7_0"/></pterm><pterm id="FB1_34"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_6_0"/><signal id="ram_7_0" negated="ON"/></pterm><pterm id="FB1_35"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_5_0" negated="ON"/><signal id="ram_6_0"/></pterm><pterm id="FB1_36"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_5_0"/><signal id="ram_6_0" negated="ON"/></pterm><pterm id="FB1_37"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_7_0" negated="ON"/><signal id="ram_8_0"/></pterm><pterm id="FB1_38"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_7_0"/><signal id="ram_8_0" negated="ON"/></pterm><pterm id="FB1_39"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_6_0" negated="ON"/><signal id="ram_7_0"/></pterm><pterm id="FB1_40"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_6_0"/><signal id="ram_7_0" negated="ON"/></pterm><pterm id="FB1_41"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_8_0" negated="ON"/><signal id="ram_9_0"/></pterm><pterm id="FB1_42"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_8_0"/><signal id="ram_9_0" negated="ON"/></pterm><pterm id="FB1_43"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_7_0" negated="ON"/><signal id="ram_8_0"/></pterm><pterm id="FB1_44"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_7_0"/><signal id="ram_8_0" negated="ON"/></pterm><pterm id="FB1_45"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_9_0"/><signal id="ram_10_0" negated="ON"/></pterm><pterm id="FB1_46"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_9_0" negated="ON"/><signal id="ram_10_0"/></pterm><pterm id="FB1_47"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_8_0" negated="ON"/><signal id="ram_9_0"/></pterm><pterm id="FB1_48"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_8_0"/><signal id="ram_9_0" negated="ON"/></pterm><pterm id="FB1_49"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_10_0" negated="ON"/><signal id="ram_11_0"/></pterm><pterm id="FB1_50"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_10_0"/><signal id="ram_11_0" negated="ON"/></pterm><pterm id="FB1_51"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_9_0"/><signal id="ram_10_0" negated="ON"/></pterm><pterm id="FB1_52"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_9_0" negated="ON"/><signal id="ram_10_0"/></pterm><pterm id="FB1_55"><signal id="licznik0_SPECSIG"/><signal id="licznik1_SPECSIG"/><signal id="licznik2_SPECSIG"/><signal id="licznik3_SPECSIG"/></pterm></PAL><bct id="FB1_bct4" use="CTC"><eq_pterm ptindx="FB1_4"/></bct><equation id="ram_4_0" regUse="TFF"><d2><eq_pterm ptindx="FB1_26"/><eq_pterm ptindx="FB1_25"/><eq_pterm ptindx="FB1_28"/><eq_pterm ptindx="FB1_27"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_3_0" regUse="TFF"><d2><eq_pterm ptindx="FB1_22"/><eq_pterm ptindx="FB1_21"/><eq_pterm ptindx="FB1_24"/><eq_pterm ptindx="FB1_23"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_10_0" regUse="TFF"><d2><eq_pterm ptindx="FB1_50"/><eq_pterm ptindx="FB1_49"/><eq_pterm ptindx="FB1_51"/><eq_pterm ptindx="FB1_52"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_9_0" regUse="TFF"><d2><eq_pterm ptindx="FB1_45"/><eq_pterm ptindx="FB1_46"/><eq_pterm ptindx="FB1_48"/><eq_pterm ptindx="FB1_47"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_2_0" regUse="TFF"><d2><eq_pterm ptindx="FB1_18"/><eq_pterm ptindx="FB1_17"/><eq_pterm ptindx="FB1_20"/><eq_pterm ptindx="FB1_19"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_8_0" regUse="TFF"><d2><eq_pterm ptindx="FB1_42"/><eq_pterm ptindx="FB1_41"/><eq_pterm ptindx="FB1_44"/><eq_pterm ptindx="FB1_43"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_1_0" regUse="TFF"><d2><eq_pterm ptindx="FB1_14"/><eq_pterm ptindx="FB1_13"/><eq_pterm ptindx="FB1_16"/><eq_pterm ptindx="FB1_15"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_0_0" regUse="TFF"><d2><eq_pterm ptindx="FB1_10"/><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_11"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="licznik0_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_8"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="licznik1_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB1_6"/><eq_pterm ptindx="FB1_5"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="licznik2_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_2"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_7_0" regUse="TFF"><d2><eq_pterm ptindx="FB1_38"/><eq_pterm ptindx="FB1_37"/><eq_pterm ptindx="FB1_40"/><eq_pterm ptindx="FB1_39"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_6_0" regUse="TFF"><d2><eq_pterm ptindx="FB1_34"/><eq_pterm ptindx="FB1_33"/><eq_pterm ptindx="FB1_36"/><eq_pterm ptindx="FB1_35"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_5_0" regUse="TFF"><d2><eq_pterm ptindx="FB1_30"/><eq_pterm ptindx="FB1_29"/><eq_pterm ptindx="FB1_32"/><eq_pterm ptindx="FB1_31"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="licznik3_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="empty_half_full_wew_cmp_eq0001"><d1><eq_pterm ptindx="FB1_55"/></d1></equation></fblock><fblock id="FB2" pinUse="4"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN2"/><macrocell id="FB2_MC2" sigUse="8" signal="ram_2_1"><eq_pterm ptindx="FB2_27"/><eq_pterm ptindx="FB2_26"/><eq_pterm ptindx="FB2_29"/><eq_pterm ptindx="FB2_28"/></macrocell><macrocell id="FB2_MC3" pin="FB2_MC3_PIN3"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN4" sigUse="8" signal="ram_8_1"><eq_pterm ptindx="FB2_51"/><eq_pterm ptindx="FB2_50"/><eq_pterm ptindx="FB2_53"/><eq_pterm ptindx="FB2_52"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN5" sigUse="8" signal="ram_7_1"><eq_pterm ptindx="FB2_47"/><eq_pterm ptindx="FB2_46"/><eq_pterm ptindx="FB2_49"/><eq_pterm ptindx="FB2_48"/></macrocell><macrocell id="FB2_MC6" sigUse="8" signal="ram_1_1"><eq_pterm ptindx="FB2_23"/><eq_pterm ptindx="FB2_22"/><eq_pterm ptindx="FB2_25"/><eq_pterm ptindx="FB2_24"/></macrocell><macrocell id="FB2_MC7" sigUse="8" signal="ram_0_1"><eq_pterm ptindx="FB2_19"/><eq_pterm ptindx="FB2_18"/><eq_pterm ptindx="FB2_21"/><eq_pterm ptindx="FB2_20"/></macrocell><macrocell id="FB2_MC8" sigUse="8" signal="ram_14_0"><eq_pterm ptindx="FB2_15"/><eq_pterm ptindx="FB2_14"/><eq_pterm ptindx="FB2_17"/><eq_pterm ptindx="FB2_16"/></macrocell><macrocell id="FB2_MC9" sigUse="8" signal="ram_11_0"><eq_pterm ptindx="FB2_11"/><eq_pterm ptindx="FB2_10"/><eq_pterm ptindx="FB2_13"/><eq_pterm ptindx="FB2_12"/></macrocell><macrocell id="FB2_MC10" sigUse="8" signal="ram_12_0"><eq_pterm ptindx="FB2_7"/><eq_pterm ptindx="FB2_6"/><eq_pterm ptindx="FB2_9"/><eq_pterm ptindx="FB2_8"/></macrocell><macrocell id="FB2_MC11" sigUse="8" signal="ram_13_0"><eq_pterm ptindx="FB2_2"/><eq_pterm ptindx="FB2_1"/><eq_pterm ptindx="FB2_5"/><eq_pterm ptindx="FB2_3"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN6" sigUse="8" signal="ram_6_1"><eq_pterm ptindx="FB2_43"/><eq_pterm ptindx="FB2_42"/><eq_pterm ptindx="FB2_45"/><eq_pterm ptindx="FB2_44"/></macrocell><macrocell id="FB2_MC13" pin="FB2_MC13_PIN7" sigUse="8" signal="ram_5_1"><eq_pterm ptindx="FB2_39"/><eq_pterm ptindx="FB2_38"/><eq_pterm ptindx="FB2_41"/><eq_pterm ptindx="FB2_40"/></macrocell><macrocell id="FB2_MC14" pin="FB2_MC14_PIN9" sigUse="8" signal="ram_4_1"><eq_pterm ptindx="FB2_35"/><eq_pterm ptindx="FB2_34"/><eq_pterm ptindx="FB2_37"/><eq_pterm ptindx="FB2_36"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN10" sigUse="8" signal="ram_3_1"><eq_pterm ptindx="FB2_31"/><eq_pterm ptindx="FB2_30"/><eq_pterm ptindx="FB2_33"/><eq_pterm ptindx="FB2_32"/></macrocell><macrocell id="FB2_MC16" sigUse="5" signal="ram_15_0"><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_55"/></macrocell><fbinput id="FB2_I1" signal="clk_wpis"/><fbinput id="FB2_I2" signal="empty_half_full2_SPECSIG"/><fbinput id="FB2_I3" signal="empty_half_full_wew_cmp_eq0001"/><fbinput id="FB2_I4" signal="magistrala_we1_SPECSIG"/><fbinput id="FB2_I5" signal="not_e"/><fbinput id="FB2_I6" signal="ram_0_1"/><fbinput id="FB2_I7" signal="ram_10_0"/><fbinput id="FB2_I8" signal="ram_11_0"/><fbinput id="FB2_I9" signal="ram_12_0"/><fbinput id="FB2_I10" signal="ram_13_0"/><fbinput id="FB2_I11" signal="ram_14_0"/><fbinput id="FB2_I12" signal="ram_15_0"/><fbinput id="FB2_I13" signal="ram_1_1"/><fbinput id="FB2_I14" signal="ram_2_1"/><fbinput id="FB2_I15" signal="ram_3_1"/><fbinput id="FB2_I16" signal="ram_4_1"/><fbinput id="FB2_I17" signal="ram_5_1"/><fbinput id="FB2_I18" signal="ram_6_1"/><fbinput id="FB2_I19" signal="ram_7_1"/><fbinput id="FB2_I20" signal="ram_8_1"/><fbinput id="FB2_I21" signal="ram_9_1"/><fbinput id="FB2_I22" signal="rd_not_wr"/><PAL><pterm id="FB2_0"><signal id="ram_14_0"/></pterm><pterm id="FB2_1"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_13_0" negated="ON"/><signal id="ram_14_0"/></pterm><pterm id="FB2_2"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_13_0"/><signal id="ram_14_0" negated="ON"/></pterm><pterm id="FB2_3"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_12_0" negated="ON"/><signal id="ram_13_0"/></pterm><pterm id="FB2_4"><signal id="clk_wpis"/></pterm><pterm id="FB2_5"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_12_0"/><signal id="ram_13_0" negated="ON"/></pterm><pterm id="FB2_6"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_12_0" negated="ON"/><signal id="ram_13_0"/></pterm><pterm id="FB2_7"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_12_0"/><signal id="ram_13_0" negated="ON"/></pterm><pterm id="FB2_8"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_11_0" negated="ON"/><signal id="ram_12_0"/></pterm><pterm id="FB2_9"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_11_0"/><signal id="ram_12_0" negated="ON"/></pterm><pterm id="FB2_10"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_11_0" negated="ON"/><signal id="ram_12_0"/></pterm><pterm id="FB2_11"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_11_0"/><signal id="ram_12_0" negated="ON"/></pterm><pterm id="FB2_12"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_10_0" negated="ON"/><signal id="ram_11_0"/></pterm><pterm id="FB2_13"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_10_0"/><signal id="ram_11_0" negated="ON"/></pterm><pterm id="FB2_14"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_14_0" negated="ON"/><signal id="ram_15_0"/></pterm><pterm id="FB2_15"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_14_0"/><signal id="ram_15_0" negated="ON"/></pterm><pterm id="FB2_16"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_13_0" negated="ON"/><signal id="ram_14_0"/></pterm><pterm id="FB2_17"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_13_0"/><signal id="ram_14_0" negated="ON"/></pterm><pterm id="FB2_18"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_0_1" negated="ON"/><signal id="ram_1_1"/></pterm><pterm id="FB2_19"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_0_1"/><signal id="ram_1_1" negated="ON"/></pterm><pterm id="FB2_20"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="magistrala_we1_SPECSIG" negated="ON"/><signal id="ram_0_1"/></pterm><pterm id="FB2_21"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="magistrala_we1_SPECSIG"/><signal id="ram_0_1" negated="ON"/></pterm><pterm id="FB2_22"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_1_1" negated="ON"/><signal id="ram_2_1"/></pterm><pterm id="FB2_23"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_1_1"/><signal id="ram_2_1" negated="ON"/></pterm><pterm id="FB2_24"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_0_1" negated="ON"/><signal id="ram_1_1"/></pterm><pterm id="FB2_25"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_0_1"/><signal id="ram_1_1" negated="ON"/></pterm><pterm id="FB2_26"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_2_1" negated="ON"/><signal id="ram_3_1"/></pterm><pterm id="FB2_27"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_2_1"/><signal id="ram_3_1" negated="ON"/></pterm><pterm id="FB2_28"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_1_1" negated="ON"/><signal id="ram_2_1"/></pterm><pterm id="FB2_29"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_1_1"/><signal id="ram_2_1" negated="ON"/></pterm><pterm id="FB2_30"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_3_1" negated="ON"/><signal id="ram_4_1"/></pterm><pterm id="FB2_31"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_3_1"/><signal id="ram_4_1" negated="ON"/></pterm><pterm id="FB2_32"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_2_1" negated="ON"/><signal id="ram_3_1"/></pterm><pterm id="FB2_33"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_2_1"/><signal id="ram_3_1" negated="ON"/></pterm><pterm id="FB2_34"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_4_1" negated="ON"/><signal id="ram_5_1"/></pterm><pterm id="FB2_35"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_4_1"/><signal id="ram_5_1" negated="ON"/></pterm><pterm id="FB2_36"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_3_1" negated="ON"/><signal id="ram_4_1"/></pterm><pterm id="FB2_37"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_3_1"/><signal id="ram_4_1" negated="ON"/></pterm><pterm id="FB2_38"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_5_1" negated="ON"/><signal id="ram_6_1"/></pterm><pterm id="FB2_39"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_5_1"/><signal id="ram_6_1" negated="ON"/></pterm><pterm id="FB2_40"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_4_1" negated="ON"/><signal id="ram_5_1"/></pterm><pterm id="FB2_41"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_4_1"/><signal id="ram_5_1" negated="ON"/></pterm><pterm id="FB2_42"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_6_1" negated="ON"/><signal id="ram_7_1"/></pterm><pterm id="FB2_43"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_6_1"/><signal id="ram_7_1" negated="ON"/></pterm><pterm id="FB2_44"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_5_1" negated="ON"/><signal id="ram_6_1"/></pterm><pterm id="FB2_45"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_5_1"/><signal id="ram_6_1" negated="ON"/></pterm><pterm id="FB2_46"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_7_1" negated="ON"/><signal id="ram_8_1"/></pterm><pterm id="FB2_47"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_7_1"/><signal id="ram_8_1" negated="ON"/></pterm><pterm id="FB2_48"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_6_1" negated="ON"/><signal id="ram_7_1"/></pterm><pterm id="FB2_49"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_6_1"/><signal id="ram_7_1" negated="ON"/></pterm><pterm id="FB2_50"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_8_1" negated="ON"/><signal id="ram_9_1"/></pterm><pterm id="FB2_51"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_8_1"/><signal id="ram_9_1" negated="ON"/></pterm><pterm id="FB2_52"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_7_1" negated="ON"/><signal id="ram_8_1"/></pterm><pterm id="FB2_53"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_7_1"/><signal id="ram_8_1" negated="ON"/></pterm><pterm id="FB2_55"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/></pterm></PAL><bct id="FB2_bct4" use="CTC"><eq_pterm ptindx="FB2_4"/></bct><equation id="ram_2_1" regUse="TFF"><d2><eq_pterm ptindx="FB2_27"/><eq_pterm ptindx="FB2_26"/><eq_pterm ptindx="FB2_29"/><eq_pterm ptindx="FB2_28"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_8_1" regUse="TFF"><d2><eq_pterm ptindx="FB2_51"/><eq_pterm ptindx="FB2_50"/><eq_pterm ptindx="FB2_53"/><eq_pterm ptindx="FB2_52"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_7_1" regUse="TFF"><d2><eq_pterm ptindx="FB2_47"/><eq_pterm ptindx="FB2_46"/><eq_pterm ptindx="FB2_49"/><eq_pterm ptindx="FB2_48"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_1_1" regUse="TFF"><d2><eq_pterm ptindx="FB2_23"/><eq_pterm ptindx="FB2_22"/><eq_pterm ptindx="FB2_25"/><eq_pterm ptindx="FB2_24"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_0_1" regUse="TFF"><d2><eq_pterm ptindx="FB2_19"/><eq_pterm ptindx="FB2_18"/><eq_pterm ptindx="FB2_21"/><eq_pterm ptindx="FB2_20"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_14_0" regUse="TFF"><d2><eq_pterm ptindx="FB2_15"/><eq_pterm ptindx="FB2_14"/><eq_pterm ptindx="FB2_17"/><eq_pterm ptindx="FB2_16"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_11_0" regUse="TFF"><d2><eq_pterm ptindx="FB2_11"/><eq_pterm ptindx="FB2_10"/><eq_pterm ptindx="FB2_13"/><eq_pterm ptindx="FB2_12"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_12_0" regUse="TFF"><d2><eq_pterm ptindx="FB2_7"/><eq_pterm ptindx="FB2_6"/><eq_pterm ptindx="FB2_9"/><eq_pterm ptindx="FB2_8"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_13_0" regUse="TFF"><d2><eq_pterm ptindx="FB2_2"/><eq_pterm ptindx="FB2_1"/><eq_pterm ptindx="FB2_5"/><eq_pterm ptindx="FB2_3"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_6_1" regUse="TFF"><d2><eq_pterm ptindx="FB2_43"/><eq_pterm ptindx="FB2_42"/><eq_pterm ptindx="FB2_45"/><eq_pterm ptindx="FB2_44"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_5_1" regUse="TFF"><d2><eq_pterm ptindx="FB2_39"/><eq_pterm ptindx="FB2_38"/><eq_pterm ptindx="FB2_41"/><eq_pterm ptindx="FB2_40"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_4_1" regUse="TFF"><d2><eq_pterm ptindx="FB2_35"/><eq_pterm ptindx="FB2_34"/><eq_pterm ptindx="FB2_37"/><eq_pterm ptindx="FB2_36"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_3_1" regUse="TFF"><d2><eq_pterm ptindx="FB2_31"/><eq_pterm ptindx="FB2_30"/><eq_pterm ptindx="FB2_33"/><eq_pterm ptindx="FB2_32"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_15_0" regUse="DEFF"><d2><eq_pterm ptindx="FB2_0"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><ce><eq_pterm ptindx="FB2_55"/></ce><prld ptindx="GND"/></equation></fblock><fblock id="FB3" pinUse="0"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN136"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN135"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN134" sigUse="5" signal="ram_15_1"><eq_pterm ptindx="FB3_54"/><eq_pterm ptindx="FB3_16"/></macrocell><macrocell id="FB3_MC4" sigUse="8" signal="ram_9_2"><eq_pterm ptindx="FB3_38"/><eq_pterm ptindx="FB3_39"/><eq_pterm ptindx="FB3_41"/><eq_pterm ptindx="FB3_40"/></macrocell><macrocell id="FB3_MC5" pin="FB3_MC5_PIN133" sigUse="8" signal="ram_12_2"><eq_pterm ptindx="FB3_51"/><eq_pterm ptindx="FB3_50"/><eq_pterm ptindx="FB3_53"/><eq_pterm ptindx="FB3_52"/></macrocell><macrocell id="FB3_MC6" sigUse="8" signal="ram_8_2"><eq_pterm ptindx="FB3_35"/><eq_pterm ptindx="FB3_34"/><eq_pterm ptindx="FB3_37"/><eq_pterm ptindx="FB3_36"/></macrocell><macrocell id="FB3_MC7" sigUse="8" signal="ram_7_2"><eq_pterm ptindx="FB3_31"/><eq_pterm ptindx="FB3_30"/><eq_pterm ptindx="FB3_33"/><eq_pterm ptindx="FB3_32"/></macrocell><macrocell id="FB3_MC8" sigUse="8" signal="ram_6_2"><eq_pterm ptindx="FB3_27"/><eq_pterm ptindx="FB3_26"/><eq_pterm ptindx="FB3_29"/><eq_pterm ptindx="FB3_28"/></macrocell><macrocell id="FB3_MC9" sigUse="8" signal="ram_5_2"><eq_pterm ptindx="FB3_23"/><eq_pterm ptindx="FB3_22"/><eq_pterm ptindx="FB3_25"/><eq_pterm ptindx="FB3_24"/></macrocell><macrocell id="FB3_MC10" sigUse="8" signal="ram_4_2"><eq_pterm ptindx="FB3_19"/><eq_pterm ptindx="FB3_18"/><eq_pterm ptindx="FB3_21"/><eq_pterm ptindx="FB3_20"/></macrocell><macrocell id="FB3_MC11" sigUse="8" signal="ram_3_2"><eq_pterm ptindx="FB3_14"/><eq_pterm ptindx="FB3_13"/><eq_pterm ptindx="FB3_17"/><eq_pterm ptindx="FB3_15"/></macrocell><macrocell id="FB3_MC12" sigUse="8" signal="ram_2_2"><eq_pterm ptindx="FB3_10"/><eq_pterm ptindx="FB3_9"/><eq_pterm ptindx="FB3_12"/><eq_pterm ptindx="FB3_11"/></macrocell><macrocell id="FB3_MC13" sigUse="8" signal="ram_1_2"><eq_pterm ptindx="FB3_6"/><eq_pterm ptindx="FB3_5"/><eq_pterm ptindx="FB3_8"/><eq_pterm ptindx="FB3_7"/></macrocell><macrocell id="FB3_MC14" pin="FB3_MC14_PIN132" sigUse="8" signal="ram_11_2"><eq_pterm ptindx="FB3_47"/><eq_pterm ptindx="FB3_46"/><eq_pterm ptindx="FB3_49"/><eq_pterm ptindx="FB3_48"/></macrocell><macrocell id="FB3_MC15" sigUse="8" signal="ram_0_2"><eq_pterm ptindx="FB3_1"/><eq_pterm ptindx="FB3_0"/><eq_pterm ptindx="FB3_3"/><eq_pterm ptindx="FB3_2"/></macrocell><macrocell id="FB3_MC16" pin="FB3_MC16_PIN131" sigUse="8" signal="ram_10_2"><eq_pterm ptindx="FB3_43"/><eq_pterm ptindx="FB3_42"/><eq_pterm ptindx="FB3_44"/><eq_pterm ptindx="FB3_45"/></macrocell><fbinput id="FB3_I1" signal="clk_wpis"/><fbinput id="FB3_I2" signal="empty_half_full2_SPECSIG"/><fbinput id="FB3_I3" signal="empty_half_full_wew_cmp_eq0001"/><fbinput id="FB3_I4" signal="magistrala_we2_SPECSIG"/><fbinput id="FB3_I5" signal="not_e"/><fbinput id="FB3_I6" signal="ram_0_2"/><fbinput id="FB3_I7" signal="ram_10_2"/><fbinput id="FB3_I8" signal="ram_11_2"/><fbinput id="FB3_I9" signal="ram_12_2"/><fbinput id="FB3_I10" signal="ram_13_2"/><fbinput id="FB3_I11" signal="ram_14_1"/><fbinput id="FB3_I12" signal="ram_1_2"/><fbinput id="FB3_I13" signal="ram_2_2"/><fbinput id="FB3_I14" signal="ram_3_2"/><fbinput id="FB3_I15" signal="ram_4_2"/><fbinput id="FB3_I16" signal="ram_5_2"/><fbinput id="FB3_I17" signal="ram_6_2"/><fbinput id="FB3_I18" signal="ram_7_2"/><fbinput id="FB3_I19" signal="ram_8_2"/><fbinput id="FB3_I20" signal="ram_9_2"/><fbinput id="FB3_I21" signal="rd_not_wr"/><PAL><pterm id="FB3_0"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_0_2" negated="ON"/><signal id="ram_1_2"/></pterm><pterm id="FB3_1"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_0_2"/><signal id="ram_1_2" negated="ON"/></pterm><pterm id="FB3_2"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="magistrala_we2_SPECSIG" negated="ON"/><signal id="ram_0_2"/></pterm><pterm id="FB3_3"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="magistrala_we2_SPECSIG"/><signal id="ram_0_2" negated="ON"/></pterm><pterm id="FB3_4"><signal id="clk_wpis"/></pterm><pterm id="FB3_5"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_1_2" negated="ON"/><signal id="ram_2_2"/></pterm><pterm id="FB3_6"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_1_2"/><signal id="ram_2_2" negated="ON"/></pterm><pterm id="FB3_7"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_0_2" negated="ON"/><signal id="ram_1_2"/></pterm><pterm id="FB3_8"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_0_2"/><signal id="ram_1_2" negated="ON"/></pterm><pterm id="FB3_9"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_2_2" negated="ON"/><signal id="ram_3_2"/></pterm><pterm id="FB3_10"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_2_2"/><signal id="ram_3_2" negated="ON"/></pterm><pterm id="FB3_11"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_1_2" negated="ON"/><signal id="ram_2_2"/></pterm><pterm id="FB3_12"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_1_2"/><signal id="ram_2_2" negated="ON"/></pterm><pterm id="FB3_13"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_3_2" negated="ON"/><signal id="ram_4_2"/></pterm><pterm id="FB3_14"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_3_2"/><signal id="ram_4_2" negated="ON"/></pterm><pterm id="FB3_15"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_2_2" negated="ON"/><signal id="ram_3_2"/></pterm><pterm id="FB3_16"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/></pterm><pterm id="FB3_17"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_2_2"/><signal id="ram_3_2" negated="ON"/></pterm><pterm id="FB3_18"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_4_2" negated="ON"/><signal id="ram_5_2"/></pterm><pterm id="FB3_19"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_4_2"/><signal id="ram_5_2" negated="ON"/></pterm><pterm id="FB3_20"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_3_2" negated="ON"/><signal id="ram_4_2"/></pterm><pterm id="FB3_21"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_3_2"/><signal id="ram_4_2" negated="ON"/></pterm><pterm id="FB3_22"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_5_2" negated="ON"/><signal id="ram_6_2"/></pterm><pterm id="FB3_23"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_5_2"/><signal id="ram_6_2" negated="ON"/></pterm><pterm id="FB3_24"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_4_2" negated="ON"/><signal id="ram_5_2"/></pterm><pterm id="FB3_25"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_4_2"/><signal id="ram_5_2" negated="ON"/></pterm><pterm id="FB3_26"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_6_2" negated="ON"/><signal id="ram_7_2"/></pterm><pterm id="FB3_27"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_6_2"/><signal id="ram_7_2" negated="ON"/></pterm><pterm id="FB3_28"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_5_2" negated="ON"/><signal id="ram_6_2"/></pterm><pterm id="FB3_29"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_5_2"/><signal id="ram_6_2" negated="ON"/></pterm><pterm id="FB3_30"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_7_2" negated="ON"/><signal id="ram_8_2"/></pterm><pterm id="FB3_31"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_7_2"/><signal id="ram_8_2" negated="ON"/></pterm><pterm id="FB3_32"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_6_2" negated="ON"/><signal id="ram_7_2"/></pterm><pterm id="FB3_33"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_6_2"/><signal id="ram_7_2" negated="ON"/></pterm><pterm id="FB3_34"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_8_2" negated="ON"/><signal id="ram_9_2"/></pterm><pterm id="FB3_35"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_8_2"/><signal id="ram_9_2" negated="ON"/></pterm><pterm id="FB3_36"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_7_2" negated="ON"/><signal id="ram_8_2"/></pterm><pterm id="FB3_37"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_7_2"/><signal id="ram_8_2" negated="ON"/></pterm><pterm id="FB3_38"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_9_2"/><signal id="ram_10_2" negated="ON"/></pterm><pterm id="FB3_39"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_9_2" negated="ON"/><signal id="ram_10_2"/></pterm><pterm id="FB3_40"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_8_2" negated="ON"/><signal id="ram_9_2"/></pterm><pterm id="FB3_41"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_8_2"/><signal id="ram_9_2" negated="ON"/></pterm><pterm id="FB3_42"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_10_2" negated="ON"/><signal id="ram_11_2"/></pterm><pterm id="FB3_43"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_10_2"/><signal id="ram_11_2" negated="ON"/></pterm><pterm id="FB3_44"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_9_2"/><signal id="ram_10_2" negated="ON"/></pterm><pterm id="FB3_45"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_9_2" negated="ON"/><signal id="ram_10_2"/></pterm><pterm id="FB3_46"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_11_2" negated="ON"/><signal id="ram_12_2"/></pterm><pterm id="FB3_47"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_11_2"/><signal id="ram_12_2" negated="ON"/></pterm><pterm id="FB3_48"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_10_2" negated="ON"/><signal id="ram_11_2"/></pterm><pterm id="FB3_49"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_10_2"/><signal id="ram_11_2" negated="ON"/></pterm><pterm id="FB3_50"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_12_2" negated="ON"/><signal id="ram_13_2"/></pterm><pterm id="FB3_51"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_12_2"/><signal id="ram_13_2" negated="ON"/></pterm><pterm id="FB3_52"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_11_2" negated="ON"/><signal id="ram_12_2"/></pterm><pterm id="FB3_53"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_11_2"/><signal id="ram_12_2" negated="ON"/></pterm><pterm id="FB3_54"><signal id="ram_14_1"/></pterm></PAL><bct id="FB3_bct4" use="CTC"><eq_pterm ptindx="FB3_4"/></bct><equation id="ram_15_1" regUse="DEFF"><d2><eq_pterm ptindx="FB3_54"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><ce><eq_pterm ptindx="FB3_16"/></ce><prld ptindx="GND"/></equation><equation id="ram_9_2" regUse="TFF"><d2><eq_pterm ptindx="FB3_38"/><eq_pterm ptindx="FB3_39"/><eq_pterm ptindx="FB3_41"/><eq_pterm ptindx="FB3_40"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_12_2" regUse="TFF"><d2><eq_pterm ptindx="FB3_51"/><eq_pterm ptindx="FB3_50"/><eq_pterm ptindx="FB3_53"/><eq_pterm ptindx="FB3_52"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_8_2" regUse="TFF"><d2><eq_pterm ptindx="FB3_35"/><eq_pterm ptindx="FB3_34"/><eq_pterm ptindx="FB3_37"/><eq_pterm ptindx="FB3_36"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_7_2" regUse="TFF"><d2><eq_pterm ptindx="FB3_31"/><eq_pterm ptindx="FB3_30"/><eq_pterm ptindx="FB3_33"/><eq_pterm ptindx="FB3_32"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_6_2" regUse="TFF"><d2><eq_pterm ptindx="FB3_27"/><eq_pterm ptindx="FB3_26"/><eq_pterm ptindx="FB3_29"/><eq_pterm ptindx="FB3_28"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_5_2" regUse="TFF"><d2><eq_pterm ptindx="FB3_23"/><eq_pterm ptindx="FB3_22"/><eq_pterm ptindx="FB3_25"/><eq_pterm ptindx="FB3_24"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_4_2" regUse="TFF"><d2><eq_pterm ptindx="FB3_19"/><eq_pterm ptindx="FB3_18"/><eq_pterm ptindx="FB3_21"/><eq_pterm ptindx="FB3_20"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_3_2" regUse="TFF"><d2><eq_pterm ptindx="FB3_14"/><eq_pterm ptindx="FB3_13"/><eq_pterm ptindx="FB3_17"/><eq_pterm ptindx="FB3_15"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_2_2" regUse="TFF"><d2><eq_pterm ptindx="FB3_10"/><eq_pterm ptindx="FB3_9"/><eq_pterm ptindx="FB3_12"/><eq_pterm ptindx="FB3_11"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_1_2" regUse="TFF"><d2><eq_pterm ptindx="FB3_6"/><eq_pterm ptindx="FB3_5"/><eq_pterm ptindx="FB3_8"/><eq_pterm ptindx="FB3_7"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_11_2" regUse="TFF"><d2><eq_pterm ptindx="FB3_47"/><eq_pterm ptindx="FB3_46"/><eq_pterm ptindx="FB3_49"/><eq_pterm ptindx="FB3_48"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_0_2" regUse="TFF"><d2><eq_pterm ptindx="FB3_1"/><eq_pterm ptindx="FB3_0"/><eq_pterm ptindx="FB3_3"/><eq_pterm ptindx="FB3_2"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_10_2" regUse="TFF"><d2><eq_pterm ptindx="FB3_43"/><eq_pterm ptindx="FB3_42"/><eq_pterm ptindx="FB3_44"/><eq_pterm ptindx="FB3_45"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB4" pinUse="0"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN11"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN12"/><macrocell id="FB4_MC3" pin="FB4_MC3_PIN13" sigUse="5" signal="ram_15_2"><eq_pterm ptindx="FB4_54"/><eq_pterm ptindx="FB4_16"/></macrocell><macrocell id="FB4_MC4" pin="FB4_MC4_PIN14" sigUse="8" signal="ram_12_3"><eq_pterm ptindx="FB4_51"/><eq_pterm ptindx="FB4_50"/><eq_pterm ptindx="FB4_53"/><eq_pterm ptindx="FB4_52"/></macrocell><macrocell id="FB4_MC5" pin="FB4_MC5_PIN15" sigUse="8" signal="ram_11_3"><eq_pterm ptindx="FB4_47"/><eq_pterm ptindx="FB4_46"/><eq_pterm ptindx="FB4_49"/><eq_pterm ptindx="FB4_48"/></macrocell><macrocell id="FB4_MC6" pin="FB4_MC6_PIN16" sigUse="8" signal="ram_10_3"><eq_pterm ptindx="FB4_43"/><eq_pterm ptindx="FB4_42"/><eq_pterm ptindx="FB4_44"/><eq_pterm ptindx="FB4_45"/></macrocell><macrocell id="FB4_MC7" sigUse="8" signal="ram_7_3"><eq_pterm ptindx="FB4_31"/><eq_pterm ptindx="FB4_30"/><eq_pterm ptindx="FB4_33"/><eq_pterm ptindx="FB4_32"/></macrocell><macrocell id="FB4_MC8" sigUse="8" signal="ram_6_3"><eq_pterm ptindx="FB4_27"/><eq_pterm ptindx="FB4_26"/><eq_pterm ptindx="FB4_29"/><eq_pterm ptindx="FB4_28"/></macrocell><macrocell id="FB4_MC9" sigUse="8" signal="ram_5_3"><eq_pterm ptindx="FB4_23"/><eq_pterm ptindx="FB4_22"/><eq_pterm ptindx="FB4_25"/><eq_pterm ptindx="FB4_24"/></macrocell><macrocell id="FB4_MC10" sigUse="8" signal="ram_4_3"><eq_pterm ptindx="FB4_19"/><eq_pterm ptindx="FB4_18"/><eq_pterm ptindx="FB4_21"/><eq_pterm ptindx="FB4_20"/></macrocell><macrocell id="FB4_MC11" sigUse="8" signal="ram_3_3"><eq_pterm ptindx="FB4_14"/><eq_pterm ptindx="FB4_13"/><eq_pterm ptindx="FB4_17"/><eq_pterm ptindx="FB4_15"/></macrocell><macrocell id="FB4_MC12" pin="FB4_MC12_PIN17" sigUse="8" signal="ram_9_3"><eq_pterm ptindx="FB4_38"/><eq_pterm ptindx="FB4_39"/><eq_pterm ptindx="FB4_41"/><eq_pterm ptindx="FB4_40"/></macrocell><macrocell id="FB4_MC13" sigUse="8" signal="ram_2_3"><eq_pterm ptindx="FB4_10"/><eq_pterm ptindx="FB4_9"/><eq_pterm ptindx="FB4_12"/><eq_pterm ptindx="FB4_11"/></macrocell><macrocell id="FB4_MC14" pin="FB4_MC14_PIN18" sigUse="8" signal="ram_8_3"><eq_pterm ptindx="FB4_35"/><eq_pterm ptindx="FB4_34"/><eq_pterm ptindx="FB4_37"/><eq_pterm ptindx="FB4_36"/></macrocell><macrocell id="FB4_MC15" sigUse="8" signal="ram_1_3"><eq_pterm ptindx="FB4_6"/><eq_pterm ptindx="FB4_5"/><eq_pterm ptindx="FB4_8"/><eq_pterm ptindx="FB4_7"/></macrocell><macrocell id="FB4_MC16" sigUse="8" signal="ram_0_3"><eq_pterm ptindx="FB4_1"/><eq_pterm ptindx="FB4_0"/><eq_pterm ptindx="FB4_3"/><eq_pterm ptindx="FB4_2"/></macrocell><fbinput id="FB4_I1" signal="clk_wpis"/><fbinput id="FB4_I2" signal="empty_half_full2_SPECSIG"/><fbinput id="FB4_I3" signal="empty_half_full_wew_cmp_eq0001"/><fbinput id="FB4_I4" signal="magistrala_we3_SPECSIG"/><fbinput id="FB4_I5" signal="not_e"/><fbinput id="FB4_I6" signal="ram_0_3"/><fbinput id="FB4_I7" signal="ram_10_3"/><fbinput id="FB4_I8" signal="ram_11_3"/><fbinput id="FB4_I9" signal="ram_12_3"/><fbinput id="FB4_I10" signal="ram_13_3"/><fbinput id="FB4_I11" signal="ram_14_2"/><fbinput id="FB4_I12" signal="ram_1_3"/><fbinput id="FB4_I13" signal="ram_2_3"/><fbinput id="FB4_I14" signal="ram_3_3"/><fbinput id="FB4_I15" signal="ram_4_3"/><fbinput id="FB4_I16" signal="ram_5_3"/><fbinput id="FB4_I17" signal="ram_6_3"/><fbinput id="FB4_I18" signal="ram_7_3"/><fbinput id="FB4_I19" signal="ram_8_3"/><fbinput id="FB4_I20" signal="ram_9_3"/><fbinput id="FB4_I21" signal="rd_not_wr"/><PAL><pterm id="FB4_0"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_0_3" negated="ON"/><signal id="ram_1_3"/></pterm><pterm id="FB4_1"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_0_3"/><signal id="ram_1_3" negated="ON"/></pterm><pterm id="FB4_2"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="magistrala_we3_SPECSIG" negated="ON"/><signal id="ram_0_3"/></pterm><pterm id="FB4_3"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="magistrala_we3_SPECSIG"/><signal id="ram_0_3" negated="ON"/></pterm><pterm id="FB4_4"><signal id="clk_wpis"/></pterm><pterm id="FB4_5"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_1_3" negated="ON"/><signal id="ram_2_3"/></pterm><pterm id="FB4_6"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_1_3"/><signal id="ram_2_3" negated="ON"/></pterm><pterm id="FB4_7"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_0_3" negated="ON"/><signal id="ram_1_3"/></pterm><pterm id="FB4_8"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_0_3"/><signal id="ram_1_3" negated="ON"/></pterm><pterm id="FB4_9"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_2_3" negated="ON"/><signal id="ram_3_3"/></pterm><pterm id="FB4_10"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_2_3"/><signal id="ram_3_3" negated="ON"/></pterm><pterm id="FB4_11"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_1_3" negated="ON"/><signal id="ram_2_3"/></pterm><pterm id="FB4_12"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_1_3"/><signal id="ram_2_3" negated="ON"/></pterm><pterm id="FB4_13"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_3_3" negated="ON"/><signal id="ram_4_3"/></pterm><pterm id="FB4_14"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_3_3"/><signal id="ram_4_3" negated="ON"/></pterm><pterm id="FB4_15"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_2_3" negated="ON"/><signal id="ram_3_3"/></pterm><pterm id="FB4_16"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/></pterm><pterm id="FB4_17"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_2_3"/><signal id="ram_3_3" negated="ON"/></pterm><pterm id="FB4_18"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_4_3" negated="ON"/><signal id="ram_5_3"/></pterm><pterm id="FB4_19"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_4_3"/><signal id="ram_5_3" negated="ON"/></pterm><pterm id="FB4_20"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_3_3" negated="ON"/><signal id="ram_4_3"/></pterm><pterm id="FB4_21"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_3_3"/><signal id="ram_4_3" negated="ON"/></pterm><pterm id="FB4_22"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_5_3" negated="ON"/><signal id="ram_6_3"/></pterm><pterm id="FB4_23"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_5_3"/><signal id="ram_6_3" negated="ON"/></pterm><pterm id="FB4_24"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_4_3" negated="ON"/><signal id="ram_5_3"/></pterm><pterm id="FB4_25"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_4_3"/><signal id="ram_5_3" negated="ON"/></pterm><pterm id="FB4_26"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_6_3" negated="ON"/><signal id="ram_7_3"/></pterm><pterm id="FB4_27"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_6_3"/><signal id="ram_7_3" negated="ON"/></pterm><pterm id="FB4_28"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_5_3" negated="ON"/><signal id="ram_6_3"/></pterm><pterm id="FB4_29"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_5_3"/><signal id="ram_6_3" negated="ON"/></pterm><pterm id="FB4_30"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_7_3" negated="ON"/><signal id="ram_8_3"/></pterm><pterm id="FB4_31"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_7_3"/><signal id="ram_8_3" negated="ON"/></pterm><pterm id="FB4_32"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_6_3" negated="ON"/><signal id="ram_7_3"/></pterm><pterm id="FB4_33"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_6_3"/><signal id="ram_7_3" negated="ON"/></pterm><pterm id="FB4_34"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_8_3" negated="ON"/><signal id="ram_9_3"/></pterm><pterm id="FB4_35"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_8_3"/><signal id="ram_9_3" negated="ON"/></pterm><pterm id="FB4_36"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_7_3" negated="ON"/><signal id="ram_8_3"/></pterm><pterm id="FB4_37"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_7_3"/><signal id="ram_8_3" negated="ON"/></pterm><pterm id="FB4_38"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_9_3"/><signal id="ram_10_3" negated="ON"/></pterm><pterm id="FB4_39"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_9_3" negated="ON"/><signal id="ram_10_3"/></pterm><pterm id="FB4_40"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_8_3" negated="ON"/><signal id="ram_9_3"/></pterm><pterm id="FB4_41"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_8_3"/><signal id="ram_9_3" negated="ON"/></pterm><pterm id="FB4_42"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_10_3" negated="ON"/><signal id="ram_11_3"/></pterm><pterm id="FB4_43"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_10_3"/><signal id="ram_11_3" negated="ON"/></pterm><pterm id="FB4_44"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_9_3"/><signal id="ram_10_3" negated="ON"/></pterm><pterm id="FB4_45"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_9_3" negated="ON"/><signal id="ram_10_3"/></pterm><pterm id="FB4_46"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_11_3" negated="ON"/><signal id="ram_12_3"/></pterm><pterm id="FB4_47"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_11_3"/><signal id="ram_12_3" negated="ON"/></pterm><pterm id="FB4_48"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_10_3" negated="ON"/><signal id="ram_11_3"/></pterm><pterm id="FB4_49"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_10_3"/><signal id="ram_11_3" negated="ON"/></pterm><pterm id="FB4_50"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_12_3" negated="ON"/><signal id="ram_13_3"/></pterm><pterm id="FB4_51"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_12_3"/><signal id="ram_13_3" negated="ON"/></pterm><pterm id="FB4_52"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_11_3" negated="ON"/><signal id="ram_12_3"/></pterm><pterm id="FB4_53"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_11_3"/><signal id="ram_12_3" negated="ON"/></pterm><pterm id="FB4_54"><signal id="ram_14_2"/></pterm></PAL><bct id="FB4_bct4" use="CTC"><eq_pterm ptindx="FB4_4"/></bct><equation id="ram_15_2" regUse="DEFF"><d2><eq_pterm ptindx="FB4_54"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><ce><eq_pterm ptindx="FB4_16"/></ce><prld ptindx="GND"/></equation><equation id="ram_12_3" regUse="TFF"><d2><eq_pterm ptindx="FB4_51"/><eq_pterm ptindx="FB4_50"/><eq_pterm ptindx="FB4_53"/><eq_pterm ptindx="FB4_52"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_11_3" regUse="TFF"><d2><eq_pterm ptindx="FB4_47"/><eq_pterm ptindx="FB4_46"/><eq_pterm ptindx="FB4_49"/><eq_pterm ptindx="FB4_48"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_10_3" regUse="TFF"><d2><eq_pterm ptindx="FB4_43"/><eq_pterm ptindx="FB4_42"/><eq_pterm ptindx="FB4_44"/><eq_pterm ptindx="FB4_45"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_7_3" regUse="TFF"><d2><eq_pterm ptindx="FB4_31"/><eq_pterm ptindx="FB4_30"/><eq_pterm ptindx="FB4_33"/><eq_pterm ptindx="FB4_32"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_6_3" regUse="TFF"><d2><eq_pterm ptindx="FB4_27"/><eq_pterm ptindx="FB4_26"/><eq_pterm ptindx="FB4_29"/><eq_pterm ptindx="FB4_28"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_5_3" regUse="TFF"><d2><eq_pterm ptindx="FB4_23"/><eq_pterm ptindx="FB4_22"/><eq_pterm ptindx="FB4_25"/><eq_pterm ptindx="FB4_24"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_4_3" regUse="TFF"><d2><eq_pterm ptindx="FB4_19"/><eq_pterm ptindx="FB4_18"/><eq_pterm ptindx="FB4_21"/><eq_pterm ptindx="FB4_20"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_3_3" regUse="TFF"><d2><eq_pterm ptindx="FB4_14"/><eq_pterm ptindx="FB4_13"/><eq_pterm ptindx="FB4_17"/><eq_pterm ptindx="FB4_15"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_9_3" regUse="TFF"><d2><eq_pterm ptindx="FB4_38"/><eq_pterm ptindx="FB4_39"/><eq_pterm ptindx="FB4_41"/><eq_pterm ptindx="FB4_40"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_2_3" regUse="TFF"><d2><eq_pterm ptindx="FB4_10"/><eq_pterm ptindx="FB4_9"/><eq_pterm ptindx="FB4_12"/><eq_pterm ptindx="FB4_11"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_8_3" regUse="TFF"><d2><eq_pterm ptindx="FB4_35"/><eq_pterm ptindx="FB4_34"/><eq_pterm ptindx="FB4_37"/><eq_pterm ptindx="FB4_36"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_1_3" regUse="TFF"><d2><eq_pterm ptindx="FB4_6"/><eq_pterm ptindx="FB4_5"/><eq_pterm ptindx="FB4_8"/><eq_pterm ptindx="FB4_7"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_0_3" regUse="TFF"><d2><eq_pterm ptindx="FB4_1"/><eq_pterm ptindx="FB4_0"/><eq_pterm ptindx="FB4_3"/><eq_pterm ptindx="FB4_2"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB5" pinUse="0"><macrocell id="FB5_MC1" sigUse="5" signal="ram_15_3"><eq_pterm ptindx="FB5_42"/><eq_pterm ptindx="FB5_10"/></macrocell><macrocell id="FB5_MC2" pin="FB5_MC2_PIN33"/><macrocell id="FB5_MC3" sigUse="8" signal="ram_14_3"><eq_pterm ptindx="FB5_39"/><eq_pterm ptindx="FB5_38"/><eq_pterm ptindx="FB5_41"/><eq_pterm ptindx="FB5_40"/></macrocell><macrocell id="FB5_MC4" pin="FB5_MC4_PIN32"/><macrocell id="FB5_MC5" pin="FB5_MC5_PIN31"/><macrocell id="FB5_MC6" pin="FB5_MC6_PIN30"/><macrocell id="FB5_MC7" sigUse="8" signal="ram_13_3"><eq_pterm ptindx="FB5_35"/><eq_pterm ptindx="FB5_34"/><eq_pterm ptindx="FB5_37"/><eq_pterm ptindx="FB5_36"/></macrocell><macrocell id="FB5_MC8" sigUse="8" signal="ram_14_2"><eq_pterm ptindx="FB5_31"/><eq_pterm ptindx="FB5_30"/><eq_pterm ptindx="FB5_33"/><eq_pterm ptindx="FB5_32"/></macrocell><macrocell id="FB5_MC9" sigUse="8" signal="ram_13_2"><eq_pterm ptindx="FB5_27"/><eq_pterm ptindx="FB5_26"/><eq_pterm ptindx="FB5_29"/><eq_pterm ptindx="FB5_28"/></macrocell><macrocell id="FB5_MC10" sigUse="8" signal="ram_9_1"><eq_pterm ptindx="FB5_22"/><eq_pterm ptindx="FB5_23"/><eq_pterm ptindx="FB5_25"/><eq_pterm ptindx="FB5_24"/></macrocell><macrocell id="FB5_MC11" sigUse="8" signal="ram_14_1"><eq_pterm ptindx="FB5_19"/><eq_pterm ptindx="FB5_18"/><eq_pterm ptindx="FB5_21"/><eq_pterm ptindx="FB5_20"/></macrocell><macrocell id="FB5_MC12" sigUse="8" signal="ram_13_1"><eq_pterm ptindx="FB5_15"/><eq_pterm ptindx="FB5_14"/><eq_pterm ptindx="FB5_17"/><eq_pterm ptindx="FB5_16"/></macrocell><macrocell id="FB5_MC13" sigUse="8" signal="ram_12_1"><eq_pterm ptindx="FB5_11"/><eq_pterm ptindx="FB5_9"/><eq_pterm ptindx="FB5_13"/><eq_pterm ptindx="FB5_12"/></macrocell><macrocell id="FB5_MC14" pin="FB5_MC14_PIN28"/><macrocell id="FB5_MC15" sigUse="8" signal="ram_11_1"><eq_pterm ptindx="FB5_6"/><eq_pterm ptindx="FB5_5"/><eq_pterm ptindx="FB5_8"/><eq_pterm ptindx="FB5_7"/></macrocell><macrocell id="FB5_MC16" sigUse="8" signal="ram_10_1"><eq_pterm ptindx="FB5_1"/><eq_pterm ptindx="FB5_0"/><eq_pterm ptindx="FB5_2"/><eq_pterm ptindx="FB5_3"/></macrocell><fbinput id="FB5_I1" signal="clk_wpis"/><fbinput id="FB5_I2" signal="empty_half_full2_SPECSIG"/><fbinput id="FB5_I3" signal="empty_half_full_wew_cmp_eq0001"/><fbinput id="FB5_I4" signal="not_e"/><fbinput id="FB5_I5" signal="ram_10_1"/><fbinput id="FB5_I6" signal="ram_11_1"/><fbinput id="FB5_I7" signal="ram_12_1"/><fbinput id="FB5_I8" signal="ram_12_2"/><fbinput id="FB5_I9" signal="ram_12_3"/><fbinput id="FB5_I10" signal="ram_13_1"/><fbinput id="FB5_I11" signal="ram_13_2"/><fbinput id="FB5_I12" signal="ram_13_3"/><fbinput id="FB5_I13" signal="ram_14_1"/><fbinput id="FB5_I14" signal="ram_14_2"/><fbinput id="FB5_I15" signal="ram_14_3"/><fbinput id="FB5_I16" signal="ram_15_1"/><fbinput id="FB5_I17" signal="ram_15_2"/><fbinput id="FB5_I18" signal="ram_15_3"/><fbinput id="FB5_I19" signal="ram_8_1"/><fbinput id="FB5_I20" signal="ram_9_1"/><fbinput id="FB5_I21" signal="rd_not_wr"/><PAL><pterm id="FB5_0"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_10_1" negated="ON"/><signal id="ram_11_1"/></pterm><pterm id="FB5_1"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_10_1"/><signal id="ram_11_1" negated="ON"/></pterm><pterm id="FB5_2"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_9_1"/><signal id="ram_10_1" negated="ON"/></pterm><pterm id="FB5_3"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_9_1" negated="ON"/><signal id="ram_10_1"/></pterm><pterm id="FB5_4"><signal id="clk_wpis"/></pterm><pterm id="FB5_5"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_11_1" negated="ON"/><signal id="ram_12_1"/></pterm><pterm id="FB5_6"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_11_1"/><signal id="ram_12_1" negated="ON"/></pterm><pterm id="FB5_7"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_10_1" negated="ON"/><signal id="ram_11_1"/></pterm><pterm id="FB5_8"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_10_1"/><signal id="ram_11_1" negated="ON"/></pterm><pterm id="FB5_9"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_12_1" negated="ON"/><signal id="ram_13_1"/></pterm><pterm id="FB5_10"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/></pterm><pterm id="FB5_11"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_12_1"/><signal id="ram_13_1" negated="ON"/></pterm><pterm id="FB5_12"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_11_1" negated="ON"/><signal id="ram_12_1"/></pterm><pterm id="FB5_13"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_11_1"/><signal id="ram_12_1" negated="ON"/></pterm><pterm id="FB5_14"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_13_1" negated="ON"/><signal id="ram_14_1"/></pterm><pterm id="FB5_15"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_13_1"/><signal id="ram_14_1" negated="ON"/></pterm><pterm id="FB5_16"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_12_1" negated="ON"/><signal id="ram_13_1"/></pterm><pterm id="FB5_17"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_12_1"/><signal id="ram_13_1" negated="ON"/></pterm><pterm id="FB5_18"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_14_1" negated="ON"/><signal id="ram_15_1"/></pterm><pterm id="FB5_19"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_14_1"/><signal id="ram_15_1" negated="ON"/></pterm><pterm id="FB5_20"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_13_1" negated="ON"/><signal id="ram_14_1"/></pterm><pterm id="FB5_21"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_13_1"/><signal id="ram_14_1" negated="ON"/></pterm><pterm id="FB5_22"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_9_1"/><signal id="ram_10_1" negated="ON"/></pterm><pterm id="FB5_23"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_9_1" negated="ON"/><signal id="ram_10_1"/></pterm><pterm id="FB5_24"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_8_1" negated="ON"/><signal id="ram_9_1"/></pterm><pterm id="FB5_25"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_8_1"/><signal id="ram_9_1" negated="ON"/></pterm><pterm id="FB5_26"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_13_2" negated="ON"/><signal id="ram_14_2"/></pterm><pterm id="FB5_27"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_13_2"/><signal id="ram_14_2" negated="ON"/></pterm><pterm id="FB5_28"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_12_2" negated="ON"/><signal id="ram_13_2"/></pterm><pterm id="FB5_29"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_12_2"/><signal id="ram_13_2" negated="ON"/></pterm><pterm id="FB5_30"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_14_2" negated="ON"/><signal id="ram_15_2"/></pterm><pterm id="FB5_31"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_14_2"/><signal id="ram_15_2" negated="ON"/></pterm><pterm id="FB5_32"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_13_2" negated="ON"/><signal id="ram_14_2"/></pterm><pterm id="FB5_33"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_13_2"/><signal id="ram_14_2" negated="ON"/></pterm><pterm id="FB5_34"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_13_3" negated="ON"/><signal id="ram_14_3"/></pterm><pterm id="FB5_35"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_13_3"/><signal id="ram_14_3" negated="ON"/></pterm><pterm id="FB5_36"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_12_3" negated="ON"/><signal id="ram_13_3"/></pterm><pterm id="FB5_37"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_12_3"/><signal id="ram_13_3" negated="ON"/></pterm><pterm id="FB5_38"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_14_3" negated="ON"/><signal id="ram_15_3"/></pterm><pterm id="FB5_39"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="empty_half_full2_SPECSIG"/><signal id="ram_14_3"/><signal id="ram_15_3" negated="ON"/></pterm><pterm id="FB5_40"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_13_3" negated="ON"/><signal id="ram_14_3"/></pterm><pterm id="FB5_41"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="ram_13_3"/><signal id="ram_14_3" negated="ON"/></pterm><pterm id="FB5_42"><signal id="ram_14_3"/></pterm></PAL><bct id="FB5_bct4" use="CTC"><eq_pterm ptindx="FB5_4"/></bct><equation id="ram_15_3" regUse="DEFF"><d2><eq_pterm ptindx="FB5_42"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><ce><eq_pterm ptindx="FB5_10"/></ce><prld ptindx="GND"/></equation><equation id="ram_14_3" regUse="TFF"><d2><eq_pterm ptindx="FB5_39"/><eq_pterm ptindx="FB5_38"/><eq_pterm ptindx="FB5_41"/><eq_pterm ptindx="FB5_40"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_13_3" regUse="TFF"><d2><eq_pterm ptindx="FB5_35"/><eq_pterm ptindx="FB5_34"/><eq_pterm ptindx="FB5_37"/><eq_pterm ptindx="FB5_36"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_14_2" regUse="TFF"><d2><eq_pterm ptindx="FB5_31"/><eq_pterm ptindx="FB5_30"/><eq_pterm ptindx="FB5_33"/><eq_pterm ptindx="FB5_32"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_13_2" regUse="TFF"><d2><eq_pterm ptindx="FB5_27"/><eq_pterm ptindx="FB5_26"/><eq_pterm ptindx="FB5_29"/><eq_pterm ptindx="FB5_28"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_9_1" regUse="TFF"><d2><eq_pterm ptindx="FB5_22"/><eq_pterm ptindx="FB5_23"/><eq_pterm ptindx="FB5_25"/><eq_pterm ptindx="FB5_24"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_14_1" regUse="TFF"><d2><eq_pterm ptindx="FB5_19"/><eq_pterm ptindx="FB5_18"/><eq_pterm ptindx="FB5_21"/><eq_pterm ptindx="FB5_20"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_13_1" regUse="TFF"><d2><eq_pterm ptindx="FB5_15"/><eq_pterm ptindx="FB5_14"/><eq_pterm ptindx="FB5_17"/><eq_pterm ptindx="FB5_16"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_12_1" regUse="TFF"><d2><eq_pterm ptindx="FB5_11"/><eq_pterm ptindx="FB5_9"/><eq_pterm ptindx="FB5_13"/><eq_pterm ptindx="FB5_12"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_11_1" regUse="TFF"><d2><eq_pterm ptindx="FB5_6"/><eq_pterm ptindx="FB5_5"/><eq_pterm ptindx="FB5_8"/><eq_pterm ptindx="FB5_7"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="ram_10_1" regUse="TFF"><d2><eq_pterm ptindx="FB5_1"/><eq_pterm ptindx="FB5_0"/><eq_pterm ptindx="FB5_2"/><eq_pterm ptindx="FB5_3"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB6" pinUse="1"><macrocell id="FB6_MC1" pin="FB6_MC1_PIN34"/><macrocell id="FB6_MC2" pin="FB6_MC2_PIN35"/><macrocell id="FB6_MC3"/><macrocell id="FB6_MC4" pin="FB6_MC4_PIN38"/><macrocell id="FB6_MC5"/><macrocell id="FB6_MC6"/><macrocell id="FB6_MC7"/><macrocell id="FB6_MC8"/><macrocell id="FB6_MC9"/><macrocell id="FB6_MC10"/><macrocell id="FB6_MC11"/><macrocell id="FB6_MC12" pin="FB6_MC12_PIN39"/><macrocell id="FB6_MC13" pin="FB6_MC13_PIN40"/><macrocell id="FB6_MC14" pin="FB6_MC14_PIN41"/><macrocell id="FB6_MC15" pin="FB6_MC15_PIN42"/><macrocell id="FB6_MC16" pin="FB6_MC16_PIN43"/><PAL/></fblock><fblock id="FB7" pinUse="0"><macrocell id="FB7_MC1"/><macrocell id="FB7_MC2"/><macrocell id="FB7_MC3"/><macrocell id="FB7_MC4"/><macrocell id="FB7_MC5" pin="FB7_MC5_PIN26"/><macrocell id="FB7_MC6" pin="FB7_MC6_PIN25"/><macrocell id="FB7_MC7"/><macrocell id="FB7_MC8"/><macrocell id="FB7_MC9"/><macrocell id="FB7_MC10"/><macrocell id="FB7_MC11" pin="FB7_MC11_PIN24"/><macrocell id="FB7_MC12" pin="FB7_MC12_PIN23"/><macrocell id="FB7_MC13" pin="FB7_MC13_PIN22"/><macrocell id="FB7_MC14" pin="FB7_MC14_PIN21"/><macrocell id="FB7_MC15" pin="FB7_MC15_PIN20"/><macrocell id="FB7_MC16" pin="FB7_MC16_PIN19"/><PAL/></fblock><fblock id="FB8" pinUse="0"><macrocell id="FB8_MC1" pin="FB8_MC1_PIN44"/><macrocell id="FB8_MC2" pin="FB8_MC2_PIN45"/><macrocell id="FB8_MC3" pin="FB8_MC3_PIN46"/><macrocell id="FB8_MC4"/><macrocell id="FB8_MC5" pin="FB8_MC5_PIN48"/><macrocell id="FB8_MC6" pin="FB8_MC6_PIN49"/><macrocell id="FB8_MC7"/><macrocell id="FB8_MC8"/><macrocell id="FB8_MC9"/><macrocell id="FB8_MC10"/><macrocell id="FB8_MC11" pin="FB8_MC11_PIN50"/><macrocell id="FB8_MC12" pin="FB8_MC12_PIN51"/><macrocell id="FB8_MC13" pin="FB8_MC13_PIN52"/><macrocell id="FB8_MC14"/><macrocell id="FB8_MC15"/><macrocell id="FB8_MC16"/><PAL/></fblock><fblock id="FB9" pinUse="0"><macrocell id="FB9_MC1" pin="FB9_MC1_PIN112"/><macrocell id="FB9_MC2" pin="FB9_MC2_PIN113"/><macrocell id="FB9_MC3"/><macrocell id="FB9_MC4" pin="FB9_MC4_PIN114"/><macrocell id="FB9_MC5"/><macrocell id="FB9_MC6" pin="FB9_MC6_PIN115"/><macrocell id="FB9_MC7"/><macrocell id="FB9_MC8"/><macrocell id="FB9_MC9"/><macrocell id="FB9_MC10"/><macrocell id="FB9_MC11"/><macrocell id="FB9_MC12" pin="FB9_MC12_PIN116"/><macrocell id="FB9_MC13" pin="FB9_MC13_PIN117"/><macrocell id="FB9_MC14" pin="FB9_MC14_PIN118"/><macrocell id="FB9_MC15" pin="FB9_MC15_PIN119"/><macrocell id="FB9_MC16"/><PAL/></fblock><fblock id="FB10" pinUse="2"><macrocell id="FB10_MC1" pin="FB10_MC1_PIN111"/><macrocell id="FB10_MC2" pin="FB10_MC2_PIN110"/><macrocell id="FB10_MC3" pin="FB10_MC3_PIN107"/><macrocell id="FB10_MC4" pin="FB10_MC4_PIN106"/><macrocell id="FB10_MC5" pin="FB10_MC5_PIN105"/><macrocell id="FB10_MC6" pin="FB10_MC6_PIN104" sigUse="4" signal="magistrala_wy3_SPECSIG"><eq_pterm ptindx="FB10_3"/><eq_pterm ptindx="FB10_2"/></macrocell><macrocell id="FB10_MC7"/><macrocell id="FB10_MC8"/><macrocell id="FB10_MC9"/><macrocell id="FB10_MC10"/><macrocell id="FB10_MC11"/><macrocell id="FB10_MC12" pin="FB10_MC12_PIN103"/><macrocell id="FB10_MC13"/><macrocell id="FB10_MC14" pin="FB10_MC14_PIN102" sigUse="4" signal="magistrala_wy2_SPECSIG"><eq_pterm ptindx="FB10_1"/><eq_pterm ptindx="FB10_0"/></macrocell><macrocell id="FB10_MC15"/><macrocell id="FB10_MC16" pin="FB10_MC16_PIN101"/><fbinput id="FB10_I1" signal="magistrala_we2_SPECSIG"/><fbinput id="FB10_I2" signal="magistrala_we3_SPECSIG"/><fbinput id="FB10_I3" signal="not_e"/><fbinput id="FB10_I4" signal="ram_0_2"/><fbinput id="FB10_I5" signal="ram_0_3"/><fbinput id="FB10_I6" signal="rd_not_wr"/><PAL><pterm id="FB10_0"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="magistrala_we2_SPECSIG"/></pterm><pterm id="FB10_1"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="ram_0_2"/></pterm><pterm id="FB10_2"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="magistrala_we3_SPECSIG"/></pterm><pterm id="FB10_3"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="ram_0_3"/></pterm></PAL><equation id="magistrala_wy3_SPECSIG"><d2><eq_pterm ptindx="FB10_3"/><eq_pterm ptindx="FB10_2"/></d2></equation><equation id="magistrala_wy2_SPECSIG"><d2><eq_pterm ptindx="FB10_1"/><eq_pterm ptindx="FB10_0"/></d2></equation></fblock><fblock id="FB11" pinUse="1"><macrocell id="FB11_MC1"/><macrocell id="FB11_MC2"/><macrocell id="FB11_MC3"/><macrocell id="FB11_MC4"/><macrocell id="FB11_MC5" pin="FB11_MC5_PIN120"/><macrocell id="FB11_MC6" pin="FB11_MC6_PIN121"/><macrocell id="FB11_MC7"/><macrocell id="FB11_MC8"/><macrocell id="FB11_MC9"/><macrocell id="FB11_MC10"/><macrocell id="FB11_MC11" pin="FB11_MC11_PIN124"/><macrocell id="FB11_MC12" pin="FB11_MC12_PIN125"/><macrocell id="FB11_MC13" pin="FB11_MC13_PIN126"/><macrocell id="FB11_MC14" pin="FB11_MC14_PIN128"/><macrocell id="FB11_MC15" pin="FB11_MC15_PIN129"/><macrocell id="FB11_MC16" pin="FB11_MC16_PIN130"/><PAL/></fblock><fblock id="FB12" pinUse="2"><macrocell id="FB12_MC1"/><macrocell id="FB12_MC2" pin="FB12_MC2_PIN100" sigUse="4" signal="magistrala_wy1_SPECSIG"><eq_pterm ptindx="FB12_3"/><eq_pterm ptindx="FB12_2"/></macrocell><macrocell id="FB12_MC3"/><macrocell id="FB12_MC4"/><macrocell id="FB12_MC5"/><macrocell id="FB12_MC6"/><macrocell id="FB12_MC7"/><macrocell id="FB12_MC8"/><macrocell id="FB12_MC9"/><macrocell id="FB12_MC10"/><macrocell id="FB12_MC11" pin="FB12_MC11_PIN98"/><macrocell id="FB12_MC12" pin="FB12_MC12_PIN97" sigUse="4" signal="magistrala_wy0_SPECSIG"><eq_pterm ptindx="FB12_1"/><eq_pterm ptindx="FB12_0"/></macrocell><macrocell id="FB12_MC13" pin="FB12_MC13_PIN96"/><macrocell id="FB12_MC14" pin="FB12_MC14_PIN95"/><macrocell id="FB12_MC15" pin="FB12_MC15_PIN94"/><macrocell id="FB12_MC16"/><fbinput id="FB12_I1" signal="magistrala_we0_SPECSIG"/><fbinput id="FB12_I2" signal="magistrala_we1_SPECSIG"/><fbinput id="FB12_I3" signal="not_e"/><fbinput id="FB12_I4" signal="ram_0_0"/><fbinput id="FB12_I5" signal="ram_0_1"/><fbinput id="FB12_I6" signal="rd_not_wr"/><PAL><pterm id="FB12_0"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="magistrala_we0_SPECSIG"/></pterm><pterm id="FB12_1"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="ram_0_0"/></pterm><pterm id="FB12_2"><signal id="rd_not_wr" negated="ON"/><signal id="not_e" negated="ON"/><signal id="magistrala_we1_SPECSIG"/></pterm><pterm id="FB12_3"><signal id="rd_not_wr"/><signal id="not_e" negated="ON"/><signal id="ram_0_1"/></pterm></PAL><equation id="magistrala_wy1_SPECSIG"><d2><eq_pterm ptindx="FB12_3"/><eq_pterm ptindx="FB12_2"/></d2></equation><equation id="magistrala_wy0_SPECSIG"><d2><eq_pterm ptindx="FB12_1"/><eq_pterm ptindx="FB12_0"/></d2></equation></fblock><fblock id="FB13" pinUse="0"><macrocell id="FB13_MC1" pin="FB13_MC1_PIN75"/><macrocell id="FB13_MC2" pin="FB13_MC2_PIN76"/><macrocell id="FB13_MC3" pin="FB13_MC3_PIN77"/><macrocell id="FB13_MC4"/><macrocell id="FB13_MC5" pin="FB13_MC5_PIN78"/><macrocell id="FB13_MC6" pin="FB13_MC6_PIN79"/><macrocell id="FB13_MC7"/><macrocell id="FB13_MC8"/><macrocell id="FB13_MC9"/><macrocell id="FB13_MC10"/><macrocell id="FB13_MC11"/><macrocell id="FB13_MC12" pin="FB13_MC12_PIN80"/><macrocell id="FB13_MC13" pin="FB13_MC13_PIN81"/><macrocell id="FB13_MC14" pin="FB13_MC14_PIN82"/><macrocell id="FB13_MC15"/><macrocell id="FB13_MC16"/><PAL/></fblock><fblock id="FB14" pinUse="3"><macrocell id="FB14_MC1" pin="FB14_MC1_PIN74"/><macrocell id="FB14_MC2" pin="FB14_MC2_PIN71"/><macrocell id="FB14_MC3" pin="FB14_MC3_PIN70"/><macrocell id="FB14_MC4" pin="FB14_MC4_PIN69" sigUse="4" signal="empty_half_full2_SPECSIG"><eq_pterm ptindx="FB14_19"/></macrocell><macrocell id="FB14_MC5"/><macrocell id="FB14_MC6" pin="FB14_MC6_PIN68" sigUse="2" signal="empty_half_full1_SPECSIG"><eq_pterm ptindx="FB14_25"/></macrocell><macrocell id="FB14_MC7"/><macrocell id="FB14_MC8"/><macrocell id="FB14_MC9"/><macrocell id="FB14_MC10"/><macrocell id="FB14_MC11"/><macrocell id="FB14_MC12"/><macrocell id="FB14_MC13" pin="FB14_MC13_PIN66" sigUse="2" signal="empty_half_full0_SPECSIG"><eq_pterm ptindx="FB14_46"/></macrocell><macrocell id="FB14_MC14" pin="FB14_MC14_PIN64"/><macrocell id="FB14_MC15"/><macrocell id="FB14_MC16" pin="FB14_MC16_PIN61"/><fbinput id="FB14_I1" signal="empty_half_full2_SPECSIG"/><fbinput id="FB14_I2" signal="empty_half_full_wew_cmp_eq0001"/><fbinput id="FB14_I3" signal="licznik0_SPECSIG"/><fbinput id="FB14_I4" signal="licznik1_SPECSIG"/><fbinput id="FB14_I5" signal="licznik2_SPECSIG"/><fbinput id="FB14_I6" signal="licznik3_SPECSIG"/><PAL><pterm id="FB14_19"><signal id="licznik0_SPECSIG" negated="ON"/><signal id="licznik1_SPECSIG" negated="ON"/><signal id="licznik2_SPECSIG" negated="ON"/><signal id="licznik3_SPECSIG" negated="ON"/></pterm><pterm id="FB14_25"><signal id="empty_half_full_wew_cmp_eq0001" negated="ON"/><signal id="licznik3_SPECSIG"/></pterm><pterm id="FB14_46"><signal id="empty_half_full2_SPECSIG"/><signal id="empty_half_full_wew_cmp_eq0001"/></pterm></PAL><equation id="empty_half_full2_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB14_19"/></d1></equation><equation id="empty_half_full1_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB14_25"/></d1></equation><equation id="empty_half_full0_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB14_46"/></d1></equation></fblock><fblock id="FB15" pinUse="0"><macrocell id="FB15_MC1"/><macrocell id="FB15_MC2" pin="FB15_MC2_PIN83"/><macrocell id="FB15_MC3"/><macrocell id="FB15_MC4"/><macrocell id="FB15_MC5"/><macrocell id="FB15_MC6"/><macrocell id="FB15_MC7"/><macrocell id="FB15_MC8"/><macrocell id="FB15_MC9"/><macrocell id="FB15_MC10"/><macrocell id="FB15_MC11" pin="FB15_MC11_PIN85"/><macrocell id="FB15_MC12" pin="FB15_MC12_PIN86"/><macrocell id="FB15_MC13" pin="FB15_MC13_PIN87"/><macrocell id="FB15_MC14" pin="FB15_MC14_PIN88"/><macrocell id="FB15_MC15" pin="FB15_MC15_PIN91"/><macrocell id="FB15_MC16" pin="FB15_MC16_PIN92"/><PAL/></fblock><fblock id="FB16" pinUse="0"><macrocell id="FB16_MC1"/><macrocell id="FB16_MC2"/><macrocell id="FB16_MC3"/><macrocell id="FB16_MC4"/><macrocell id="FB16_MC5" pin="FB16_MC5_PIN60"/><macrocell id="FB16_MC6" pin="FB16_MC6_PIN59"/><macrocell id="FB16_MC7"/><macrocell id="FB16_MC8"/><macrocell id="FB16_MC9"/><macrocell id="FB16_MC10"/><macrocell id="FB16_MC11" pin="FB16_MC11_PIN58"/><macrocell id="FB16_MC12" pin="FB16_MC12_PIN57"/><macrocell id="FB16_MC13" pin="FB16_MC13_PIN56"/><macrocell id="FB16_MC14"/><macrocell id="FB16_MC15" pin="FB16_MC15_PIN54"/><macrocell id="FB16_MC16" pin="FB16_MC16_PIN53"/><PAL/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'RAM.ise'.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c256-6-TQ144" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/><specSig signal="magistrala_we0_SPECSIG" value="magistrala_we&lt;0&gt;"/><specSig signal="magistrala_we1_SPECSIG" value="magistrala_we&lt;1&gt;"/><specSig signal="magistrala_we2_SPECSIG" value="magistrala_we&lt;2&gt;"/><specSig signal="magistrala_we3_SPECSIG" value="magistrala_we&lt;3&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="magistrala_wy3_SPECSIG" value="magistrala_wy&lt;3&gt;"/><specSig signal="magistrala_wy2_SPECSIG" value="magistrala_wy&lt;2&gt;"/><specSig signal="magistrala_wy1_SPECSIG" value="magistrala_wy&lt;1&gt;"/><specSig signal="magistrala_wy0_SPECSIG" value="magistrala_wy&lt;0&gt;"/><specSig signal="empty_half_full2_SPECSIG" value="empty_half_full&lt;2&gt;"/><specSig signal="empty_half_full1_SPECSIG" value="empty_half_full&lt;1&gt;"/><specSig signal="empty_half_full0_SPECSIG" value="empty_half_full&lt;0&gt;"/><specSig signal="licznik0_SPECSIG" value="licznik&lt;0&gt;"/><specSig signal="licznik1_SPECSIG" value="licznik&lt;1&gt;"/><specSig signal="licznik2_SPECSIG" value="licznik&lt;2&gt;"/><specSig signal="licznik3_SPECSIG" value="licznik&lt;3&gt;"/></document>
