Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [\clk_divider(division=1000)\]
Compiling architecture design_1_clk_divider_0_1_arch of entity xil_defaultlib.design_1_clk_divider_0_1 [design_1_clk_divider_0_1_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=62.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.demodulator [demodulator_default]
Compiling architecture design_1_demodulator_0_0_arch of entity xil_defaultlib.design_1_demodulator_0_0 [design_1_demodulator_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_buffer [\fifo_buffer(depth=16)\]
Compiling architecture design_1_fifo_buffer_0_0_arch of entity xil_defaultlib.design_1_fifo_buffer_0_0 [design_1_fifo_buffer_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.resetting_timer [resetting_timer_default]
Compiling architecture design_1_resetting_timer_0_0_arch of entity xil_defaultlib.design_1_resetting_timer_0_0 [design_1_resetting_timer_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.seven_segment_controller [seven_segment_controller_default]
Compiling architecture design_1_seven_segment_contro_0_0_arch of entity xil_defaultlib.design_1_seven_segment_contro_0_0 [design_1_seven_segment_contro_0_...]
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper
Built simulation snapshot design_1_wrapper_behav
