Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: R8_uC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "R8_uC.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "R8_uC"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : R8_uC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\proj proc final\R8_synthesis\Util_package.vhd" into library work
Parsing package <Util_package>.
Parsing package body <Util_package>.
Parsing VHDL file "D:\proj proc final\R8_synthesis\PriorityEncoder.vhd" into library work
Parsing entity <PriorityEncoder>.
Parsing architecture <behavioural> of entity <priorityencoder>.
Parsing VHDL file "D:\proj proc final\R8_synthesis\UART_TX.vhd" into library work
Parsing entity <UART_TX>.
Parsing architecture <behavioral> of entity <uart_tx>.
Parsing VHDL file "D:\proj proc final\R8_synthesis\UART_RX.vhd" into library work
Parsing entity <UART_RX>.
Parsing architecture <behavioral> of entity <uart_rx>.
Parsing VHDL file "D:\proj proc final\R8_synthesis\Timer.vhd" into library work
Parsing entity <Timer>.
Parsing architecture <Behavioral> of entity <timer>.
Parsing VHDL file "D:\proj proc final\R8_synthesis\ResetSynchronizer.vhd" into library work
Parsing entity <ResetSynchonizer>.
Parsing architecture <behavioral> of entity <resetsynchonizer>.
Parsing VHDL file "D:\proj proc final\R8_synthesis\R8.vhd" into library work
Parsing entity <R8>.
Parsing architecture <behavioral> of entity <r8>.
Parsing VHDL file "D:\proj proc final\R8_synthesis\Memory_ROM.vhd" into library work
Parsing entity <Memory_ROM>.
Parsing architecture <BlockRAM> of entity <memory_rom>.
Parsing VHDL file "D:\proj proc final\R8_synthesis\Memory.vhd" into library work
Parsing entity <Memory>.
Parsing architecture <BlockRAM> of entity <memory>.
Parsing VHDL file "D:\proj proc final\R8_synthesis\InterruptController.vhd" into library work
Parsing entity <InterruptController>.
Parsing architecture <Behavioral> of entity <interruptcontroller>.
Parsing VHDL file "D:\proj proc final\R8_synthesis\ClockManager.vhd" into library work
Parsing entity <ClockManager>.
Parsing architecture <xilinx> of entity <clockmanager>.
Parsing VHDL file "D:\proj proc final\R8_synthesis\BidirectionalPort.vhd" into library work
Parsing entity <BidirectionalPort>.
Parsing architecture <Behavioral> of entity <bidirectionalport>.
Parsing VHDL file "D:\proj proc final\R8_synthesis\R8_uC.vhd" into library work
Parsing entity <R8_uC>.
Parsing architecture <structural> of entity <r8_uc>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <R8_uC> (architecture <structural>) from library <work>.

Elaborating entity <R8> (architecture <behavioral>) from library <work>.

Elaborating entity <Memory> (architecture <BlockRAM>) with generics from library <work>.

Elaborating entity <Memory_ROM> (architecture <BlockRAM>) with generics from library <work>.

Elaborating entity <BidirectionalPort> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <InterruptController> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PriorityEncoder> (architecture <behavioural>) from library <work>.

Elaborating entity <UART_TX> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <UART_RX> (architecture <behavioral>) from library <work>.

Elaborating entity <Timer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ClockManager> (architecture <xilinx>) from library <work>.

Elaborating entity <ResetSynchonizer> (architecture <behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <R8_uC>.
    Related source file is "D:\proj proc final\R8_synthesis\R8_uC.vhd".
INFO:Xst:3210 - "D:\proj proc final\R8_synthesis\R8_uC.vhd" line 167: Output port <clk_div2> of the instance <CLOCK_MANAGER> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <current_signal>.
    Found 1-bit register for signal <mode_rst>.
    Found 1-bit register for signal <last_signal>.
    Found 1-bit register for signal <state>.
    Found 1-bit tristate buffer for signal <data_portA<15>> created at line 220
    Found 1-bit tristate buffer for signal <data_portA<14>> created at line 220
    Found 1-bit tristate buffer for signal <data_portA<13>> created at line 220
    Found 1-bit tristate buffer for signal <data_portA<12>> created at line 220
    Found 1-bit tristate buffer for signal <data_portA<11>> created at line 220
    Found 1-bit tristate buffer for signal <data_portA<10>> created at line 220
    Found 1-bit tristate buffer for signal <data_portA<9>> created at line 220
    Found 1-bit tristate buffer for signal <data_portA<8>> created at line 220
    Found 1-bit tristate buffer for signal <data_portA<7>> created at line 220
    Found 1-bit tristate buffer for signal <data_portA<6>> created at line 220
    Found 1-bit tristate buffer for signal <data_portA<5>> created at line 220
    Found 1-bit tristate buffer for signal <data_portA<4>> created at line 220
    Found 1-bit tristate buffer for signal <data_portA<3>> created at line 220
    Found 1-bit tristate buffer for signal <data_portA<2>> created at line 220
    Found 1-bit tristate buffer for signal <data_portA<1>> created at line 220
    Found 1-bit tristate buffer for signal <data_portA<0>> created at line 220
    Found 1-bit tristate buffer for signal <data_PIC<7>> created at line 223
    Found 1-bit tristate buffer for signal <data_PIC<6>> created at line 223
    Found 1-bit tristate buffer for signal <data_PIC<5>> created at line 223
    Found 1-bit tristate buffer for signal <data_PIC<4>> created at line 223
    Found 1-bit tristate buffer for signal <data_PIC<3>> created at line 223
    Found 1-bit tristate buffer for signal <data_PIC<2>> created at line 223
    Found 1-bit tristate buffer for signal <data_PIC<1>> created at line 223
    Found 1-bit tristate buffer for signal <data_PIC<0>> created at line 223
    Found 1-bit tristate buffer for signal <data_Timer<15>> created at line 226
    Found 1-bit tristate buffer for signal <data_Timer<14>> created at line 226
    Found 1-bit tristate buffer for signal <data_Timer<13>> created at line 226
    Found 1-bit tristate buffer for signal <data_Timer<12>> created at line 226
    Found 1-bit tristate buffer for signal <data_Timer<11>> created at line 226
    Found 1-bit tristate buffer for signal <data_Timer<10>> created at line 226
    Found 1-bit tristate buffer for signal <data_Timer<9>> created at line 226
    Found 1-bit tristate buffer for signal <data_Timer<8>> created at line 226
    Found 1-bit tristate buffer for signal <data_Timer<7>> created at line 226
    Found 1-bit tristate buffer for signal <data_Timer<6>> created at line 226
    Found 1-bit tristate buffer for signal <data_Timer<5>> created at line 226
    Found 1-bit tristate buffer for signal <data_Timer<4>> created at line 226
    Found 1-bit tristate buffer for signal <data_Timer<3>> created at line 226
    Found 1-bit tristate buffer for signal <data_Timer<2>> created at line 226
    Found 1-bit tristate buffer for signal <data_Timer<1>> created at line 226
    Found 1-bit tristate buffer for signal <data_Timer<0>> created at line 226
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal data_Timer<15> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal data_Timer<9> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal data_portA<15> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal data_portA<9> may hinder XST clustering optimizations.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred  40 Tristate(s).
Unit <R8_uC> synthesized.

Synthesizing Unit <R8>.
    Related source file is "D:\proj proc final\R8_synthesis\R8.vhd".
    Found 16-bit register for signal <registerFile<0>>.
    Found 16-bit register for signal <registerFile<1>>.
    Found 16-bit register for signal <registerFile<2>>.
    Found 16-bit register for signal <registerFile<3>>.
    Found 16-bit register for signal <registerFile<4>>.
    Found 16-bit register for signal <registerFile<5>>.
    Found 16-bit register for signal <registerFile<6>>.
    Found 16-bit register for signal <registerFile<7>>.
    Found 16-bit register for signal <registerFile<8>>.
    Found 16-bit register for signal <registerFile<9>>.
    Found 16-bit register for signal <registerFile<10>>.
    Found 16-bit register for signal <registerFile<11>>.
    Found 16-bit register for signal <registerFile<12>>.
    Found 16-bit register for signal <registerFile<13>>.
    Found 16-bit register for signal <registerFile<14>>.
    Found 16-bit register for signal <registerFile<15>>.
    Found 16-bit register for signal <regPC>.
    Found 16-bit register for signal <regALU>.
    Found 16-bit register for signal <regIR>.
    Found 16-bit register for signal <regA>.
    Found 16-bit register for signal <regB>.
    Found 16-bit register for signal <regHigh>.
    Found 16-bit register for signal <regLow>.
    Found 16-bit register for signal <regISRA>.
    Found 16-bit register for signal <regTSRA>.
    Found 4-bit register for signal <regFlags>.
    Found 8-bit register for signal <regCause>.
    Found 5-bit register for signal <currentState>.
    Found 16-bit register for signal <regSP>.
    Found 1-bit register for signal <TrapStatus>.
    Found 1-bit register for signal <InterruptionStatus>.
    Found 1-bit register for signal <TrapRequest>.
    Found finite state machine <FSM_0> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 26                                             |
    | Transitions        | 145                                            |
    | Inputs             | 19                                             |
    | Outputs            | 20                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | sidle                                          |
    | Power Up State     | sidle                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <regPC[15]_GND_7_o_add_140_OUT> created at line 1241.
    Found 16-bit adder for signal <negativeA<15:0>> created at line 1253.
    Found 16-bit adder for signal <negativeB<15:0>> created at line 1253.
    Found 17-bit adder for signal <opA[16]_opB[16]_add_457_OUT> created at line 515.
    Found 17-bit adder for signal <negativeA[16]_opB[16]_add_458_OUT> created at line 514.
    Found 17-bit adder for signal <opA[16]_negativeB[16]_add_460_OUT> created at line 513.
    Found 17-bit adder for signal <opB[16]_GND_7_o_add_462_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_7_o_GND_7_o_sub_289_OUT<15:0>> created at line 1308.
    Found 16x16-bit multiplier for signal <regA[15]_regB[15]_MuLt_435_OUT> created at line 498.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <registerFile>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <registerFile>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 16-bit 16-to-1 multiplexer for signal <RS1[3]_registerFile[15][15]_wide_mux_147_OUT> created at line 272.
    Found 16-bit 16-to-1 multiplexer for signal <RS2[3]_registerFile[15][15]_wide_mux_517_OUT> created at line 545.
    Found 17-bit 14-to-1 multiplexer for signal <_n1007> created at line 114.
    Found 4-bit comparator lessequal for signal <n0085> created at line 212
    Summary:
	inferred   1 Multiplier(s).
	inferred   8 Adder/Subtractor(s).
	inferred 431 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 166 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <R8> synthesized.

Synthesizing Unit <mod_16u_16u>.
    Related source file is "".
    Found 32-bit adder for signal <n0956> created at line 0.
    Found 32-bit adder for signal <GND_8_o_b[15]_add_1_OUT> created at line 0.
    Found 31-bit adder for signal <n0960> created at line 0.
    Found 31-bit adder for signal <GND_8_o_b[15]_add_3_OUT> created at line 0.
    Found 30-bit adder for signal <n0964> created at line 0.
    Found 30-bit adder for signal <GND_8_o_b[15]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <n0968> created at line 0.
    Found 29-bit adder for signal <GND_8_o_b[15]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <n0972> created at line 0.
    Found 28-bit adder for signal <GND_8_o_b[15]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <n0976> created at line 0.
    Found 27-bit adder for signal <GND_8_o_b[15]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <n0980> created at line 0.
    Found 26-bit adder for signal <GND_8_o_b[15]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <n0984> created at line 0.
    Found 25-bit adder for signal <GND_8_o_b[15]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <n0988> created at line 0.
    Found 24-bit adder for signal <GND_8_o_b[15]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <n0992> created at line 0.
    Found 23-bit adder for signal <GND_8_o_b[15]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n0996> created at line 0.
    Found 22-bit adder for signal <GND_8_o_b[15]_add_21_OUT> created at line 0.
    Found 21-bit adder for signal <n1000> created at line 0.
    Found 21-bit adder for signal <GND_8_o_b[15]_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n1004> created at line 0.
    Found 20-bit adder for signal <GND_8_o_b[15]_add_25_OUT> created at line 0.
    Found 19-bit adder for signal <n1008> created at line 0.
    Found 19-bit adder for signal <GND_8_o_b[15]_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n1012> created at line 0.
    Found 18-bit adder for signal <GND_8_o_b[15]_add_29_OUT> created at line 0.
    Found 17-bit adder for signal <n1016> created at line 0.
    Found 17-bit adder for signal <GND_8_o_b[15]_add_31_OUT> created at line 0.
    Found 16-bit adder for signal <n1020> created at line 0.
    Found 16-bit adder for signal <a[15]_b[15]_add_33_OUT[15:0]> created at line 0.
    Found 32-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  34 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 242 Multiplexer(s).
Unit <mod_16u_16u> synthesized.

Synthesizing Unit <div_16s_16s>.
    Related source file is "".
    Found 16-bit subtractor for signal <a[15]_unary_minus_1_OUT> created at line 0.
    Found 16-bit subtractor for signal <b[15]_unary_minus_3_OUT> created at line 0.
    Found 32-bit adder for signal <n1002> created at line 0.
    Found 32-bit adder for signal <GND_9_o_b[15]_add_5_OUT> created at line 0.
    Found 31-bit adder for signal <n1006> created at line 0.
    Found 31-bit adder for signal <GND_9_o_b[15]_add_7_OUT> created at line 0.
    Found 30-bit adder for signal <n1010> created at line 0.
    Found 30-bit adder for signal <GND_9_o_b[15]_add_9_OUT> created at line 0.
    Found 29-bit adder for signal <n1014> created at line 0.
    Found 29-bit adder for signal <GND_9_o_b[15]_add_11_OUT> created at line 0.
    Found 28-bit adder for signal <n1018> created at line 0.
    Found 28-bit adder for signal <GND_9_o_b[15]_add_13_OUT> created at line 0.
    Found 27-bit adder for signal <n1022> created at line 0.
    Found 27-bit adder for signal <GND_9_o_b[15]_add_15_OUT> created at line 0.
    Found 26-bit adder for signal <n1026> created at line 0.
    Found 26-bit adder for signal <GND_9_o_b[15]_add_17_OUT> created at line 0.
    Found 25-bit adder for signal <n1030> created at line 0.
    Found 25-bit adder for signal <GND_9_o_b[15]_add_19_OUT> created at line 0.
    Found 24-bit adder for signal <n1034> created at line 0.
    Found 24-bit adder for signal <GND_9_o_b[15]_add_21_OUT> created at line 0.
    Found 23-bit adder for signal <n1038> created at line 0.
    Found 23-bit adder for signal <GND_9_o_b[15]_add_23_OUT> created at line 0.
    Found 22-bit adder for signal <n1042> created at line 0.
    Found 22-bit adder for signal <GND_9_o_b[15]_add_25_OUT> created at line 0.
    Found 21-bit adder for signal <n1046> created at line 0.
    Found 21-bit adder for signal <GND_9_o_b[15]_add_27_OUT> created at line 0.
    Found 20-bit adder for signal <n1050> created at line 0.
    Found 20-bit adder for signal <GND_9_o_b[15]_add_29_OUT> created at line 0.
    Found 19-bit adder for signal <n1054> created at line 0.
    Found 19-bit adder for signal <GND_9_o_b[15]_add_31_OUT> created at line 0.
    Found 18-bit adder for signal <n1058> created at line 0.
    Found 18-bit adder for signal <GND_9_o_b[15]_add_33_OUT> created at line 0.
    Found 17-bit adder for signal <n1062> created at line 0.
    Found 17-bit adder for signal <GND_9_o_b[15]_add_35_OUT> created at line 0.
    Found 17-bit adder for signal <GND_9_o_BUS_0001_add_38_OUT[16:0]> created at line 0.
    Found 32-bit comparator greater for signal <BUS_0001_INV_918_o> created at line 0
    Found 31-bit comparator greater for signal <BUS_0002_INV_917_o> created at line 0
    Found 30-bit comparator greater for signal <BUS_0003_INV_916_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0004_INV_915_o> created at line 0
    Found 28-bit comparator greater for signal <BUS_0005_INV_914_o> created at line 0
    Found 27-bit comparator greater for signal <BUS_0006_INV_913_o> created at line 0
    Found 26-bit comparator greater for signal <BUS_0007_INV_912_o> created at line 0
    Found 25-bit comparator greater for signal <BUS_0008_INV_911_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0009_INV_910_o> created at line 0
    Found 23-bit comparator greater for signal <BUS_0010_INV_909_o> created at line 0
    Found 22-bit comparator greater for signal <BUS_0011_INV_908_o> created at line 0
    Found 21-bit comparator greater for signal <BUS_0012_INV_907_o> created at line 0
    Found 20-bit comparator greater for signal <BUS_0013_INV_906_o> created at line 0
    Found 19-bit comparator greater for signal <BUS_0014_INV_905_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0015_INV_904_o> created at line 0
    Found 17-bit comparator greater for signal <BUS_0016_INV_903_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0017_INV_902_o> created at line 0
    Summary:
	inferred  35 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 244 Multiplexer(s).
Unit <div_16s_16s> synthesized.

Synthesizing Unit <Memory>.
    Related source file is "D:\proj proc final\R8_synthesis\Memory.vhd".
        DATA_WIDTH = 16
        ADDR_WIDTH = 15
        IMAGE = "memory_images/read_bubbles_timer_BRAM.txt"
    Found 32768x16-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 16-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Memory> synthesized.

Synthesizing Unit <Memory_ROM>.
    Related source file is "D:\proj proc final\R8_synthesis\Memory_ROM.vhd".
        DATA_WIDTH = 16
        ADDR_WIDTH = 15
        IMAGE = "memory_images/ROM_BRAM.txt"
WARNING:Xst:647 - Input <address<14:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 512x16-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 16-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <Memory_ROM> synthesized.

Synthesizing Unit <BidirectionalPort>.
    Related source file is "D:\proj proc final\R8_synthesis\BidirectionalPort.vhd".
        DATA_WIDTH = 16
        PORT_DATA_ADDR = "10"
        PORT_CONFIG_ADDR = "01"
        PORT_ENABLE_ADDR = "00"
        PORT_IRQ_ENABLE_ADDR = "11"
    Found 16-bit register for signal <PortConfig>.
    Found 16-bit register for signal <PortData>.
    Found 16-bit register for signal <PortIrqEnable>.
    Found 16-bit register for signal <regSync1>.
    Found 16-bit register for signal <regSync2>.
    Found 16-bit register for signal <PortEnable>.
    Found 16-bit 4-to-1 multiplexer for signal <mux_read> created at line 34.
    Found 1-bit tristate buffer for signal <port_io<15>> created at line 26
    Found 1-bit tristate buffer for signal <port_io<14>> created at line 26
    Found 1-bit tristate buffer for signal <port_io<13>> created at line 26
    Found 1-bit tristate buffer for signal <port_io<12>> created at line 26
    Found 1-bit tristate buffer for signal <port_io<11>> created at line 26
    Found 1-bit tristate buffer for signal <port_io<10>> created at line 26
    Found 1-bit tristate buffer for signal <port_io<9>> created at line 26
    Found 1-bit tristate buffer for signal <port_io<8>> created at line 26
    Found 1-bit tristate buffer for signal <port_io<7>> created at line 26
    Found 1-bit tristate buffer for signal <port_io<6>> created at line 26
    Found 1-bit tristate buffer for signal <port_io<5>> created at line 26
    Found 1-bit tristate buffer for signal <port_io<4>> created at line 26
    Found 1-bit tristate buffer for signal <port_io<3>> created at line 26
    Found 1-bit tristate buffer for signal <port_io<2>> created at line 26
    Found 1-bit tristate buffer for signal <port_io<1>> created at line 26
    Found 1-bit tristate buffer for signal <port_io<0>> created at line 26
    Found 1-bit tristate buffer for signal <data<15>> created at line 76
    Found 1-bit tristate buffer for signal <data<14>> created at line 76
    Found 1-bit tristate buffer for signal <data<13>> created at line 76
    Found 1-bit tristate buffer for signal <data<12>> created at line 76
    Found 1-bit tristate buffer for signal <data<11>> created at line 76
    Found 1-bit tristate buffer for signal <data<10>> created at line 76
    Found 1-bit tristate buffer for signal <data<9>> created at line 76
    Found 1-bit tristate buffer for signal <data<8>> created at line 76
    Found 1-bit tristate buffer for signal <data<7>> created at line 76
    Found 1-bit tristate buffer for signal <data<6>> created at line 76
    Found 1-bit tristate buffer for signal <data<5>> created at line 76
    Found 1-bit tristate buffer for signal <data<4>> created at line 76
    Found 1-bit tristate buffer for signal <data<3>> created at line 76
    Found 1-bit tristate buffer for signal <data<2>> created at line 76
    Found 1-bit tristate buffer for signal <data<1>> created at line 76
    Found 1-bit tristate buffer for signal <data<0>> created at line 76
    Summary:
	inferred  96 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <BidirectionalPort> synthesized.

Synthesizing Unit <InterruptController>.
    Related source file is "D:\proj proc final\R8_synthesis\InterruptController.vhd".
        IRQ_ID_ADDR = "00"
        INT_ACK_ADDR = "01"
        MASK_ADDR = "10"
        IRQ_REG_ADDR = "11"
    Found 8-bit register for signal <mask>.
    Found 8-bit register for signal <irq_reg>.
    Found 1-bit tristate buffer for signal <data<7>> created at line 97
    Found 1-bit tristate buffer for signal <data<6>> created at line 97
    Found 1-bit tristate buffer for signal <data<5>> created at line 97
    Found 1-bit tristate buffer for signal <data<4>> created at line 97
    Found 1-bit tristate buffer for signal <data<3>> created at line 97
    Found 1-bit tristate buffer for signal <data<2>> created at line 97
    Found 1-bit tristate buffer for signal <data<1>> created at line 97
    Found 1-bit tristate buffer for signal <data<0>> created at line 97
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <InterruptController> synthesized.

Synthesizing Unit <PriorityEncoder>.
    Related source file is "D:\proj proc final\R8_synthesis\PriorityEncoder.vhd".
    Summary:
	inferred   6 Multiplexer(s).
Unit <PriorityEncoder> synthesized.

Synthesizing Unit <UART_TX>.
    Related source file is "D:\proj proc final\R8_synthesis\UART_TX.vhd".
        FREQ_BAUD_ADDR = "01"
        TX_DATA_ADDR = "00"
    Found 16-bit register for signal <clkCounter>.
    Found 4-bit register for signal <bitCounter>.
    Found 8-bit register for signal <tx_data>.
    Found 2-bit register for signal <currentState>.
    Found 16-bit register for signal <reg_freq_baud>.
    Found finite state machine <FSM_1> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit subtractor for signal <GND_161_o_GND_161_o_sub_5_OUT> created at line 64.
    Found 16-bit adder for signal <clkCounter[15]_GND_161_o_add_6_OUT> created at line 67.
    Found 4-bit adder for signal <bitCounter[3]_GND_161_o_add_19_OUT> created at line 106.
    Found 17-bit comparator equal for signal <GND_161_o_GND_161_o_equal_6_o> created at line 64
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_TX> synthesized.

Synthesizing Unit <UART_RX>.
    Related source file is "D:\proj proc final\R8_synthesis\UART_RX.vhd".
    Found 16-bit register for signal <clkCounter>.
    Found 4-bit register for signal <bitCounter>.
    Found 8-bit register for signal <rx_data>.
    Found 2-bit register for signal <currentState>.
    Found 16-bit register for signal <reg_freq_baud>.
    Found finite state machine <FSM_2> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit subtractor for signal <GND_163_o_GND_163_o_sub_4_OUT> created at line 61.
    Found 16-bit adder for signal <clkCounter[15]_GND_163_o_add_5_OUT> created at line 64.
    Found 4-bit adder for signal <bitCounter[3]_GND_163_o_add_13_OUT> created at line 103.
    Found 17-bit comparator equal for signal <GND_163_o_GND_163_o_equal_5_o> created at line 61
    Found 16-bit comparator equal for signal <sampling> created at line 71
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_RX> synthesized.

Synthesizing Unit <Timer>.
    Related source file is "D:\proj proc final\R8_synthesis\Timer.vhd".
        DATA_WIDTH = 16
    Found 16-bit register for signal <counter>.
    Found 1-bit register for signal <initialized>.
    Found 16-bit subtractor for signal <GND_165_o_GND_165_o_sub_3_OUT<15:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <data<15>> created at line 60
    Found 1-bit tristate buffer for signal <data<14>> created at line 60
    Found 1-bit tristate buffer for signal <data<13>> created at line 60
    Found 1-bit tristate buffer for signal <data<12>> created at line 60
    Found 1-bit tristate buffer for signal <data<11>> created at line 60
    Found 1-bit tristate buffer for signal <data<10>> created at line 60
    Found 1-bit tristate buffer for signal <data<9>> created at line 60
    Found 1-bit tristate buffer for signal <data<8>> created at line 60
    Found 1-bit tristate buffer for signal <data<7>> created at line 60
    Found 1-bit tristate buffer for signal <data<6>> created at line 60
    Found 1-bit tristate buffer for signal <data<5>> created at line 60
    Found 1-bit tristate buffer for signal <data<4>> created at line 60
    Found 1-bit tristate buffer for signal <data<3>> created at line 60
    Found 1-bit tristate buffer for signal <data<2>> created at line 60
    Found 1-bit tristate buffer for signal <data<1>> created at line 60
    Found 1-bit tristate buffer for signal <data<0>> created at line 60
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <Timer> synthesized.

Synthesizing Unit <ClockManager>.
    Related source file is "D:\proj proc final\R8_synthesis\ClockManager.vhd".
    Summary:
	no macro.
Unit <ClockManager> synthesized.

Synthesizing Unit <ResetSynchonizer>.
    Related source file is "D:\proj proc final\R8_synthesis\ResetSynchronizer.vhd".
    Found 1-bit register for signal <ff2_q>.
    Found 1-bit register for signal <ff1_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ResetSynchonizer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32768x16-bit single-port RAM                          : 1
 512x16-bit single-port RAM                            : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 84
 16-bit adder                                          : 7
 16-bit subtractor                                     : 4
 17-bit adder                                          : 9
 17-bit subtractor                                     : 2
 18-bit adder                                          : 4
 19-bit adder                                          : 4
 20-bit adder                                          : 4
 21-bit adder                                          : 4
 22-bit adder                                          : 4
 23-bit adder                                          : 4
 24-bit adder                                          : 4
 25-bit adder                                          : 4
 26-bit adder                                          : 4
 27-bit adder                                          : 4
 28-bit adder                                          : 4
 29-bit adder                                          : 4
 30-bit adder                                          : 4
 31-bit adder                                          : 4
 32-bit adder                                          : 4
 4-bit adder                                           : 2
# Registers                                            : 57
 1-bit register                                        : 10
 16-bit register                                       : 39
 4-bit register                                        : 3
 8-bit register                                        : 5
# Comparators                                          : 38
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator equal                               : 2
 17-bit comparator greater                             : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator greater                             : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator greater                             : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator greater                             : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator greater                             : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator greater                             : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator greater                             : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator greater                             : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator greater                             : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator greater                             : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator greater                             : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator greater                             : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator greater                             : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 740
 1-bit 2-to-1 multiplexer                              : 555
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 123
 16-bit 4-to-1 multiplexer                             : 1
 17-bit 14-to-1 multiplexer                            : 1
 17-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 29
 8-bit 2-to-1 multiplexer                              : 12
# Tristates                                            : 96
 1-bit tristate buffer                                 : 96
# FSMs                                                 : 3
# Xors                                                 : 3
 1-bit xor2                                            : 2
 17-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Memory>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 16-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <en>            | high     |
    |     weA            | connected to signal <wr>            | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Memory> synthesized (advanced).

Synthesizing (advanced) Unit <Memory_ROM>.
INFO:Xst:3230 - The RAM description <Mram_RAM> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 16-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_0>          | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Memory_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <Timer>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Timer> synthesized (advanced).

Synthesizing (advanced) Unit <UART_RX>.
The following registers are absorbed into counter <bitCounter>: 1 register on signal <bitCounter>.
Unit <UART_RX> synthesized (advanced).

Synthesizing (advanced) Unit <UART_TX>.
The following registers are absorbed into counter <bitCounter>: 1 register on signal <bitCounter>.
Unit <UART_TX> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32768x16-bit single-port block RAM                    : 1
 512x16-bit single-port distributed RAM                : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 48
 16-bit adder                                          : 5
 16-bit adder carry in                                 : 33
 16-bit subtractor                                     : 3
 17-bit adder                                          : 5
 17-bit subtractor                                     : 2
# Counters                                             : 3
 16-bit down counter                                   : 1
 4-bit up counter                                      : 2
# Registers                                            : 646
 Flip-Flops                                            : 646
# Comparators                                          : 38
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator equal                               : 2
 17-bit comparator greater                             : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator greater                             : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator greater                             : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator greater                             : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator greater                             : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator greater                             : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator greater                             : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator greater                             : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator greater                             : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator greater                             : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator greater                             : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator greater                             : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator greater                             : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 781
 1-bit 16-to-1 multiplexer                             : 32
 1-bit 2-to-1 multiplexer                              : 555
 1-bit 4-to-1 multiplexer                              : 16
 16-bit 2-to-1 multiplexer                             : 121
 17-bit 14-to-1 multiplexer                            : 1
 17-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 29
 8-bit 2-to-1 multiplexer                              : 12
# FSMs                                                 : 3
# Xors                                                 : 3
 1-bit xor2                                            : 2
 17-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UART_RX/FSM_2> on signal <currentState[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 start_bit | 01
 data_bits | 11
 stop_bit  | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <PROCESSOR/FSM_0> on signal <currentState[1:26]> with one-hot encoding.
---------------------------------------
 State   | Encoding
---------------------------------------
 sidle   | 00000000000000000000000001
 sfetch  | 00000000000000000000000010
 sreg    | 00000000000000000000000100
 shalt   | 00000000000000000001000000
 salu    | 00000000000000000000100000
 srts    | 01000000000000000000000000
 sldsp   | 00001000000000000000000000
 sld     | 00000010000000000000000000
 sst     | 00000100000000000000000000
 swbk    | 00000001000000000000000000
 sjmp    | 00000000100000000000000000
 ssbrt   | 00000000010000000000000000
 spop    | 00010000000000000000000000
 spush   | 00100000000000000000000000
 spushf  | 00000000001000000000000000
 spopf   | 00000000000100000000000000
 srti    | 10000000000000000000000000
 sintr   | 00000000000000000000001000
 smfh    | 00000000000000001000000000
 smfl    | 00000000000000010000000000
 smul    | 00000000000000000100000000
 sdiv    | 00000000000000000010000000
 sldisra | 00000000000010000000000000
 sldtsra | 00000000000001000000000000
 smfc    | 00000000000000100000000000
 strap   | 00000000000000000000010000
---------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UART_TX/FSM_1> on signal <currentState[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 start_bit | 01
 data_bits | 11
 stop_bit  | 10
-----------------------
WARNING:Xst:1710 - FF/Latch <regCause_4> (without init value) has a constant value of 0 in block <R8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regCause_5> (without init value) has a constant value of 0 in block <R8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regCause_6> (without init value) has a constant value of 0 in block <R8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regCause_7> (without init value) has a constant value of 0 in block <R8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2040 - Unit R8_uC: 40 multi-source signals are replaced by logic (pull-up yes): data_PIC<0>, data_PIC<1>, data_PIC<2>, data_PIC<3>, data_PIC<4>, data_PIC<5>, data_PIC<6>, data_PIC<7>, data_Timer<0>, data_Timer<10>, data_Timer<11>, data_Timer<12>, data_Timer<13>, data_Timer<14>, data_Timer<15>, data_Timer<1>, data_Timer<2>, data_Timer<3>, data_Timer<4>, data_Timer<5>, data_Timer<6>, data_Timer<7>, data_Timer<8>, data_Timer<9>, data_portA<0>, data_portA<10>, data_portA<11>, data_portA<12>, data_portA<13>, data_portA<14>, data_portA<15>, data_portA<1>, data_portA<2>, data_portA<3>, data_portA<4>, data_portA<5>, data_portA<6>, data_portA<7>, data_portA<8>, data_portA<9>.
WARNING:Xst:2042 - Unit Timer: 16 internal tristates are replaced by logic (pull-up yes): data<0>, data<10>, data<11>, data<12>, data<13>, data<14>, data<15>, data<1>, data<2>, data<3>, data<4>, data<5>, data<6>, data<7>, data<8>, data<9>.
WARNING:Xst:2042 - Unit InterruptController: 8 internal tristates are replaced by logic (pull-up yes): data<0>, data<1>, data<2>, data<3>, data<4>, data<5>, data<6>, data<7>.

Optimizing unit <R8_uC> ...
WARNING:Xst:1710 - FF/Latch <PIC/irq_reg_5> (without init value) has a constant value of 0 in block <R8_uC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PIC/irq_reg_4> (without init value) has a constant value of 0 in block <R8_uC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PIC/irq_reg_3> (without init value) has a constant value of 0 in block <R8_uC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PIC/irq_reg_2> (without init value) has a constant value of 0 in block <R8_uC>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <UART_RX> ...

Optimizing unit <R8> ...

Optimizing unit <UART_TX> ...

Optimizing unit <Memory_ROM> ...
INFO:Xst:2399 - RAMs <ROM/Mram_RAM32>, <ROM/Mram_RAM28> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <ROM/Mram_RAM32>, <ROM/Mram_RAM30> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <ROM/Mram_RAM32>, <ROM/Mram_RAM26> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <ROM/Mram_RAM32>, <ROM/Mram_RAM22> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <ROM/Mram_RAM32>, <ROM/Mram_RAM24> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <ROM/Mram_RAM32>, <ROM/Mram_RAM20> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <ROM/Mram_RAM32>, <ROM/Mram_RAM16> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <ROM/Mram_RAM32>, <ROM/Mram_RAM18> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <ROM/Mram_RAM32>, <ROM/Mram_RAM14> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <ROM/Mram_RAM32>, <ROM/Mram_RAM10> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <ROM/Mram_RAM32>, <ROM/Mram_RAM12> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <ROM/Mram_RAM32>, <ROM/Mram_RAM8> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <ROM/Mram_RAM32>, <ROM/Mram_RAM4> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <ROM/Mram_RAM32>, <ROM/Mram_RAM6> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <ROM/Mram_RAM32>, <ROM/Mram_RAM2> are equivalent, second RAM is removed

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block R8_uC, actual ratio is 28.
FlipFlop PROCESSOR/regA_15 has been replicated 1 time(s)
FlipFlop PROCESSOR/regB_0 has been replicated 2 time(s)
FlipFlop PROCESSOR/regB_1 has been replicated 2 time(s)
FlipFlop PROCESSOR/regB_10 has been replicated 2 time(s)
FlipFlop PROCESSOR/regB_11 has been replicated 2 time(s)
FlipFlop PROCESSOR/regB_12 has been replicated 1 time(s)
FlipFlop PROCESSOR/regB_13 has been replicated 2 time(s)
FlipFlop PROCESSOR/regB_14 has been replicated 1 time(s)
FlipFlop PROCESSOR/regB_15 has been replicated 2 time(s)
FlipFlop PROCESSOR/regB_2 has been replicated 2 time(s)
FlipFlop PROCESSOR/regB_3 has been replicated 2 time(s)
FlipFlop PROCESSOR/regB_4 has been replicated 2 time(s)
FlipFlop PROCESSOR/regB_5 has been replicated 1 time(s)
FlipFlop PROCESSOR/regB_6 has been replicated 1 time(s)
FlipFlop PROCESSOR/regB_7 has been replicated 1 time(s)
FlipFlop PROCESSOR/regB_8 has been replicated 1 time(s)
FlipFlop PROCESSOR/regB_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 719
 Flip-Flops                                            : 719

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : R8_uC.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3344
#      GND                         : 1
#      INV                         : 114
#      LUT1                        : 50
#      LUT2                        : 65
#      LUT3                        : 233
#      LUT4                        : 376
#      LUT5                        : 447
#      LUT6                        : 829
#      MUXCY                       : 637
#      MUXF7                       : 75
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 484
# FlipFlops/Latches                : 719
#      FDC                         : 114
#      FDCE                        : 541
#      FDE                         : 1
#      FDP                         : 3
#      FDPE                        : 43
#      FDRE                        : 17
# RAMS                             : 49
#      RAM256X1S                   : 17
#      RAMB16BWER                  : 32
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 21
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 1
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             719  out of  18224     3%  
 Number of Slice LUTs:                 2182  out of   9112    23%  
    Number used as Logic:              2114  out of   9112    23%  
    Number used as Memory:               68  out of   2176     3%  
       Number used as RAM:               68

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2488
   Number with an unused Flip Flop:    1769  out of   2488    71%  
   Number with an unused LUT:           306  out of   2488    12%  
   Number of fully used LUT-FF pairs:   413  out of   2488    16%  
   Number of unique control sets:        48

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
board_clock                        | DCM_SP:CLKFX           | 768   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 12.040ns (Maximum Frequency: 83.057MHz)
   Minimum input arrival time before clock: 8.385ns
   Maximum output required time after clock: 5.350ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'board_clock'
  Clock period: 12.040ns (frequency: 83.057MHz)
  Total number of paths / destination ports: 14602192921846255000000 / 2774
-------------------------------------------------------------------------
Delay:               48.160ns (Levels of Logic = 146)
  Source:            PROCESSOR/regA_2 (FF)
  Destination:       PROCESSOR/regLow_15 (FF)
  Source Clock:      board_clock rising 0.3X
  Destination Clock: board_clock rising 0.3X

  Data Path: PROCESSOR/regA_2 to PROCESSOR/regLow_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.447   1.027  PROCESSOR/regA_2 (PROCESSOR/regA_2)
     INV:I->O              1   0.206   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_lut<2>_INV_0 (PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_lut<2>)
     MUXCY:S->O            1   0.172   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<2> (PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<3> (PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<4> (PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<5> (PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<6> (PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<7> (PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<8> (PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<9> (PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<10> (PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<11> (PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<12> (PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<13> (PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<14> (PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_cy<14>)
     XORCY:CI->O           2   0.180   0.617  PROCESSOR/regA[15]_regB[15]_div_342/Msub_a[15]_unary_minus_1_OUT_xor<15> (PROCESSOR/regA[15]_regB[15]_div_342/a[15]_unary_minus_1_OUT<15>)
     LUT2:I1->O            3   0.205   0.898  PROCESSOR/regA[15]_regB[15]_div_342/Mmux_a[15]_a[15]_mux_1_OUT71 (PROCESSOR/regA[15]_regB[15]_div_342/a[15]_a[15]_mux_1_OUT<15>)
     LUT6:I2->O            1   0.203   0.000  PROCESSOR/regA[15]_regB[15]_div_342/BUS_0002_INV_917_o21_G (N367)
     MUXF7:I1->O           3   0.140   0.651  PROCESSOR/regA[15]_regB[15]_div_342/BUS_0002_INV_917_o21 (PROCESSOR/regA[15]_regB[15]_div_342/BUS_0002_INV_917_o2)
     LUT6:I5->O            2   0.205   0.617  PROCESSOR/regA[15]_regB[15]_div_342/BUS_0002_INV_917_o24 (PROCESSOR/regA[15]_regB[15]_div_342/BUS_0002_INV_917_o)
     LUT6:I5->O            7   0.205   0.774  PROCESSOR/regA[15]_regB[15]_div_342/Mmux_a[15]_GND_9_o_MUX_967_o111 (PROCESSOR/regA[15]_regB[15]_div_342/a[15]_GND_9_o_MUX_968_o)
     LUT6:I5->O            2   0.205   0.617  PROCESSOR/regA[15]_regB[15]_div_342/BUS_0004_INV_915_o3 (PROCESSOR/regA[15]_regB[15]_div_342/BUS_0004_INV_915_o)
     LUT6:I5->O            3   0.205   0.898  PROCESSOR/regA[15]_regB[15]_div_342/Mmux_a[15]_GND_9_o_MUX_1000_o1121 (PROCESSOR/regA[15]_regB[15]_div_342/a[15]_GND_9_o_MUX_996_o)
     LUT5:I1->O            0   0.203   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0005_INV_914_o_lutdi1 (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0005_INV_914_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0005_INV_914_o_cy<1> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0005_INV_914_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0005_INV_914_o_cy<2> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0005_INV_914_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0005_INV_914_o_cy<3> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0005_INV_914_o_cy<3>)
     MUXCY:CI->O          10   0.213   0.857  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0005_INV_914_o_cy<4> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0005_INV_914_o_cy<4>)
     LUT5:I4->O            8   0.205   1.031  PROCESSOR/regA[15]_regB[15]_div_342/Mmux_a[15]_GND_9_o_MUX_1024_o121 (PROCESSOR/regA[15]_regB[15]_div_342/a[15]_GND_9_o_MUX_1026_o)
     LUT4:I1->O            1   0.205   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0006_INV_913_o_lut<1> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0006_INV_913_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0006_INV_913_o_cy<1> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0006_INV_913_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0006_INV_913_o_cy<2> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0006_INV_913_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0006_INV_913_o_cy<3> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0006_INV_913_o_cy<3>)
     MUXCY:CI->O          14   0.213   0.958  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0006_INV_913_o_cy<4> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0006_INV_913_o_cy<4>)
     LUT6:I5->O            6   0.205   0.973  PROCESSOR/regA[15]_regB[15]_div_342/Mmux_a[15]_GND_9_o_MUX_1051_o131 (PROCESSOR/regA[15]_regB[15]_div_342/a[15]_GND_9_o_MUX_1054_o)
     LUT4:I1->O            1   0.205   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0007_INV_912_o_lut<1> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0007_INV_912_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0007_INV_912_o_cy<1> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0007_INV_912_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0007_INV_912_o_cy<2> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0007_INV_912_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0007_INV_912_o_cy<3> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0007_INV_912_o_cy<3>)
     MUXCY:CI->O          26   0.213   1.207  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0007_INV_912_o_cy<4> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0007_INV_912_o_cy<4>)
     LUT5:I4->O            3   0.205   0.898  PROCESSOR/regA[15]_regB[15]_div_342/Mmux_a[15]_GND_9_o_MUX_1077_o151 (PROCESSOR/regA[15]_regB[15]_div_342/a[15]_GND_9_o_MUX_1082_o)
     LUT4:I0->O            0   0.203   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0008_INV_911_o_lutdi (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0008_INV_911_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0008_INV_911_o_cy<0> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0008_INV_911_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0008_INV_911_o_cy<1> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0008_INV_911_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0008_INV_911_o_cy<2> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0008_INV_911_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0008_INV_911_o_cy<3> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0008_INV_911_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0008_INV_911_o_cy<4> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0008_INV_911_o_cy<4>)
     MUXCY:CI->O          24   0.213   1.173  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0008_INV_911_o_cy<5> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0008_INV_911_o_cy<5>)
     LUT5:I4->O            5   0.205   0.962  PROCESSOR/regA[15]_regB[15]_div_342/Mmux_a[15]_GND_9_o_MUX_1102_o161 (PROCESSOR/regA[15]_regB[15]_div_342/a[15]_GND_9_o_MUX_1108_o)
     LUT4:I0->O            0   0.203   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0009_INV_910_o_lutdi (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0009_INV_910_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0009_INV_910_o_cy<0> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0009_INV_910_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0009_INV_910_o_cy<1> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0009_INV_910_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0009_INV_910_o_cy<2> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0009_INV_910_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0009_INV_910_o_cy<3> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0009_INV_910_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0009_INV_910_o_cy<4> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0009_INV_910_o_cy<4>)
     MUXCY:CI->O          33   0.213   1.306  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0009_INV_910_o_cy<5> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0009_INV_910_o_cy<5>)
     LUT5:I4->O            3   0.205   0.898  PROCESSOR/regA[15]_regB[15]_div_342/Mmux_a[15]_GND_9_o_MUX_1126_o171 (PROCESSOR/regA[15]_regB[15]_div_342/a[15]_GND_9_o_MUX_1133_o)
     LUT4:I0->O            0   0.203   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0010_INV_909_o_lutdi (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0010_INV_909_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0010_INV_909_o_cy<0> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0010_INV_909_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0010_INV_909_o_cy<1> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0010_INV_909_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0010_INV_909_o_cy<2> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0010_INV_909_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0010_INV_909_o_cy<3> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0010_INV_909_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0010_INV_909_o_cy<4> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0010_INV_909_o_cy<4>)
     MUXCY:CI->O          30   0.213   1.264  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0010_INV_909_o_cy<5> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0010_INV_909_o_cy<5>)
     LUT5:I4->O            5   0.205   0.962  PROCESSOR/regA[15]_regB[15]_div_342/Mmux_a[15]_GND_9_o_MUX_1149_o181 (PROCESSOR/regA[15]_regB[15]_div_342/a[15]_GND_9_o_MUX_1157_o)
     LUT4:I0->O            0   0.203   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0011_INV_908_o_lutdi (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0011_INV_908_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0011_INV_908_o_cy<0> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0011_INV_908_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0011_INV_908_o_cy<1> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0011_INV_908_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0011_INV_908_o_cy<2> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0011_INV_908_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0011_INV_908_o_cy<3> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0011_INV_908_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0011_INV_908_o_cy<4> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0011_INV_908_o_cy<4>)
     MUXCY:CI->O          41   0.213   1.420  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0011_INV_908_o_cy<5> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0011_INV_908_o_cy<5>)
     LUT5:I4->O            3   0.205   0.898  PROCESSOR/regA[15]_regB[15]_div_342/Mmux_a[15]_GND_9_o_MUX_1171_o191 (PROCESSOR/regA[15]_regB[15]_div_342/a[15]_GND_9_o_MUX_1180_o)
     LUT4:I0->O            0   0.203   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0012_INV_907_o_lutdi (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0012_INV_907_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0012_INV_907_o_cy<0> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0012_INV_907_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0012_INV_907_o_cy<1> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0012_INV_907_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0012_INV_907_o_cy<2> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0012_INV_907_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0012_INV_907_o_cy<3> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0012_INV_907_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0012_INV_907_o_cy<4> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0012_INV_907_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0012_INV_907_o_cy<5> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0012_INV_907_o_cy<5>)
     MUXCY:CI->O          36   0.213   1.349  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0012_INV_907_o_cy<6> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0012_INV_907_o_cy<6>)
     LUT5:I4->O            5   0.205   0.962  PROCESSOR/regA[15]_regB[15]_div_342/Mmux_a[15]_GND_9_o_MUX_1192_o1101 (PROCESSOR/regA[15]_regB[15]_div_342/a[15]_GND_9_o_MUX_1202_o)
     LUT4:I0->O            0   0.203   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0013_INV_906_o_lutdi (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0013_INV_906_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0013_INV_906_o_cy<0> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0013_INV_906_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0013_INV_906_o_cy<1> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0013_INV_906_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0013_INV_906_o_cy<2> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0013_INV_906_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0013_INV_906_o_cy<3> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0013_INV_906_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0013_INV_906_o_cy<4> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0013_INV_906_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0013_INV_906_o_cy<5> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0013_INV_906_o_cy<5>)
     MUXCY:CI->O          50   0.213   1.548  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0013_INV_906_o_cy<6> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0013_INV_906_o_cy<6>)
     LUT5:I4->O            4   0.205   0.931  PROCESSOR/regA[15]_regB[15]_div_342/Mmux_a[15]_GND_9_o_MUX_1212_o1111 (PROCESSOR/regA[15]_regB[15]_div_342/a[15]_GND_9_o_MUX_1223_o)
     LUT4:I0->O            0   0.203   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0014_INV_905_o_lutdi (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0014_INV_905_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0014_INV_905_o_cy<0> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0014_INV_905_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0014_INV_905_o_cy<1> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0014_INV_905_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0014_INV_905_o_cy<2> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0014_INV_905_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0014_INV_905_o_cy<3> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0014_INV_905_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0014_INV_905_o_cy<4> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0014_INV_905_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0014_INV_905_o_cy<5> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0014_INV_905_o_cy<5>)
     MUXCY:CI->O          52   0.213   1.561  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0014_INV_905_o_cy<6> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0014_INV_905_o_cy<6>)
     LUT5:I4->O            3   0.205   0.898  PROCESSOR/regA[15]_regB[15]_div_342/Mmux_a[15]_GND_9_o_MUX_1231_o1121 (PROCESSOR/regA[15]_regB[15]_div_342/a[15]_GND_9_o_MUX_1243_o)
     LUT4:I0->O            0   0.203   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0015_INV_904_o_lutdi (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0015_INV_904_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0015_INV_904_o_cy<0> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0015_INV_904_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0015_INV_904_o_cy<1> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0015_INV_904_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0015_INV_904_o_cy<2> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0015_INV_904_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0015_INV_904_o_cy<3> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0015_INV_904_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0015_INV_904_o_cy<4> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0015_INV_904_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0015_INV_904_o_cy<5> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0015_INV_904_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0015_INV_904_o_cy<6> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0015_INV_904_o_cy<6>)
     MUXCY:CI->O          44   0.213   1.463  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0015_INV_904_o_cy<7> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0015_INV_904_o_cy<7>)
     LUT5:I4->O            2   0.205   0.864  PROCESSOR/regA[15]_regB[15]_div_342/Mmux_a[15]_GND_9_o_MUX_1249_o1131 (PROCESSOR/regA[15]_regB[15]_div_342/a[15]_GND_9_o_MUX_1262_o)
     LUT4:I0->O            0   0.203   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0016_INV_903_o_lutdi (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0016_INV_903_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0016_INV_903_o_cy<0> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0016_INV_903_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0016_INV_903_o_cy<1> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0016_INV_903_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0016_INV_903_o_cy<2> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0016_INV_903_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0016_INV_903_o_cy<3> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0016_INV_903_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0016_INV_903_o_cy<4> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0016_INV_903_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0016_INV_903_o_cy<5> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0016_INV_903_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0016_INV_903_o_cy<6> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0016_INV_903_o_cy<6>)
     MUXCY:CI->O          17   0.213   1.028  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0016_INV_903_o_cy<7> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0016_INV_903_o_cy<7>)
     LUT5:I4->O            2   0.205   0.864  PROCESSOR/regA[15]_regB[15]_div_342/Mmux_n099581 (PROCESSOR/regA[15]_regB[15]_div_342/n0995<1>)
     LUT4:I0->O            0   0.203   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0017_INV_902_o_lutdi (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0017_INV_902_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0017_INV_902_o_cy<0> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0017_INV_902_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0017_INV_902_o_cy<1> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0017_INV_902_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0017_INV_902_o_cy<2> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0017_INV_902_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0017_INV_902_o_cy<3> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0017_INV_902_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0017_INV_902_o_cy<4> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0017_INV_902_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0017_INV_902_o_cy<5> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0017_INV_902_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0017_INV_902_o_cy<6> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0017_INV_902_o_cy<6>)
     MUXCY:CI->O           2   0.213   0.617  PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0017_INV_902_o_cy<7> (PROCESSOR/regA[15]_regB[15]_div_342/Mcompar_BUS_0017_INV_902_o_cy<7>)
     LUT1:I0->O            1   0.205   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<0>_rt (PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<0> (PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<1> (PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<2> (PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<3> (PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<4> (PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<5> (PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<6> (PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<7> (PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<8> (PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<9> (PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<10> (PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<11> (PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<12> (PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<13> (PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<14> (PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_cy<14>)
     XORCY:CI->O           1   0.180   0.580  PROCESSOR/regA[15]_regB[15]_div_342/Madd_GND_9_o_BUS_0001_add_38_OUT[16:0]_xor<15> (PROCESSOR/regA[15]_regB[15]_div_342/GND_9_o_BUS_0001_add_38_OUT[16:0]<15>)
     LUT6:I5->O            1   0.205   0.000  PROCESSOR/Mmux__n242611 (PROCESSOR/_n2426<15>)
     FDCE:D                    0.102          PROCESSOR/regLow_15
    ----------------------------------------
    Total                     48.160ns (14.587ns logic, 33.573ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'board_clock'
  Total number of paths / destination ports: 335 / 335
-------------------------------------------------------------------------
Offset:              8.385ns (Levels of Logic = 7)
  Source:            mode (PAD)
  Destination:       PROCESSOR/regPC_0 (FF)
  Destination Clock: board_clock rising 0.3X

  Data Path: mode to PROCESSOR/regPC_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  mode_IBUF (mode_IBUF)
     LUT4:I2->O           32   0.203   1.656  ce_ROM1 (ce_ROM)
     LUT6:I0->O            1   0.203   0.808  Mmux_R8_in32 (Mmux_R8_in32)
     LUT6:I3->O            1   0.205   0.944  Mmux_R8_in33 (Mmux_R8_in34)
     LUT6:I0->O            4   0.203   0.788  Mmux_R8_in34 (R8_in<0>)
     LUT6:I4->O            1   0.203   0.924  PROCESSOR/currentState_currentState[4]_regPC[15]_wide_mux_351_OUT<0>_SW0 (N181)
     LUT5:I0->O            1   0.203   0.000  PROCESSOR/currentState_currentState[4]_regPC[15]_wide_mux_351_OUT<0> (PROCESSOR/currentState[4]_regPC[15]_wide_mux_351_OUT<0>)
     FDCE:D                    0.102          PROCESSOR/regPC_0
    ----------------------------------------
    Total                      8.385ns (2.544ns logic, 5.841ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'board_clock'
  Total number of paths / destination ports: 51 / 17
-------------------------------------------------------------------------
Offset:              5.350ns (Levels of Logic = 2)
  Source:            UART_TX/currentState_FSM_FFd1 (FF)
  Destination:       tx (PAD)
  Source Clock:      board_clock rising 0.3X

  Data Path: UART_TX/currentState_FSM_FFd1 to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             34   0.447   1.549  UART_TX/currentState_FSM_FFd1 (UART_TX/currentState_FSM_FFd1)
     LUT3:I0->O            1   0.205   0.579  UART_TX/tx1 (tx_OBUF)
     OBUF:I->O                 2.571          tx_OBUF (tx)
    ----------------------------------------
    Total                      5.350ns (3.223ns logic, 2.127ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock board_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
board_clock    |   48.160|    8.003|   18.556|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 95.00 secs
Total CPU time to Xst completion: 94.45 secs
 
--> 

Total memory usage is 370836 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :   24 (   0 filtered)

