Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 13 02:04:13 2020
| Host         : BenjiaH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NCSSK_top_timing_summary_routed.rpt -pb NCSSK_top_timing_summary_routed.pb -rpx NCSSK_top_timing_summary_routed.rpx -warn_on_violation
| Design       : NCSSK_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[38]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[39]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[40]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[41]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[42]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[43]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[44]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[45]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: get_phase_difference_inst/phase_all_count_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: get_phase_difference_inst/phase_all_count_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: get_phase_difference_inst/phase_all_count_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: get_phase_difference_inst/phase_all_count_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: get_phase_difference_inst/phase_all_count_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: get_phase_difference_inst/phase_all_count_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: get_phase_difference_inst/phase_all_count_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 7550 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.892        0.000                      0                18094        0.016        0.000                      0                18094        2.000        0.000                       0                  7556  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_PL              {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         
  sys_clk_clk_wiz_0     {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         
  sys_clk_clk_wiz_0_1   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_PL                                                                                                                                                                2.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  
  sys_clk_clk_wiz_0           0.892        0.000                      0                18094        0.087        0.000                      0                18094        4.020        0.000                       0                  7552  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  
  sys_clk_clk_wiz_0_1         0.892        0.000                      0                18094        0.087        0.000                      0                18094        4.020        0.000                       0                  7552  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_clk_wiz_0_1  sys_clk_clk_wiz_0          0.892        0.000                      0                18094        0.016        0.000                      0                18094  
sys_clk_clk_wiz_0    sys_clk_clk_wiz_0_1        0.892        0.000                      0                18094        0.016        0.000                      0                18094  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_PL
  To Clock:  sys_clk_PL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_PL
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk_PL }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_dist_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clock_dist_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_clk_wiz_0
  To Clock:  sys_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.066ns  (logic 4.385ns (48.365%)  route 4.681ns (51.635%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 8.364 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.716    -1.000    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y63         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.544 f  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.495    -0.049    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X80Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.075 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.454     0.528    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.184 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.665     1.849    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.429 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.946     3.375    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.955 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     4.749    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.329 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.329    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.443    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.847     6.404    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X80Y72         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     6.898 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[1]
                         net (fo=1, routed)           0.481     7.379    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_25
    SLICE_X81Y71         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.687     8.066 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[26].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.066    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[26]
    SLICE_X81Y71         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.533     8.364    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X81Y71         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                         clock pessimism              0.604     8.968    
                         clock uncertainty           -0.072     8.896    
    SLICE_X81Y71         FDRE (Setup_fdre_C_D)        0.062     8.958    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.054ns  (logic 4.471ns (49.383%)  route 4.583ns (50.617%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 8.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.716    -1.000    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y63         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.544 f  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.495    -0.049    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X80Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.075 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.454     0.528    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.184 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.665     1.849    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.429 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.946     3.375    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.955 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     4.749    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.329 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.329    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.443    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.847     6.404    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X80Y72         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     6.940 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[0]
                         net (fo=1, routed)           0.382     7.322    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_24
    SLICE_X81Y72         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.731     8.053 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[25].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.053    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[25]
    SLICE_X81Y72         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.531     8.362    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X81Y72         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
                         clock pessimism              0.604     8.966    
                         clock uncertainty           -0.072     8.894    
    SLICE_X81Y72         FDRE (Setup_fdre_C_D)        0.062     8.956    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.003ns  (logic 4.467ns (49.619%)  route 4.536ns (50.381%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 8.361 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.716    -1.000    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y63         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.544 f  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.495    -0.049    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X80Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.075 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.454     0.528    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.184 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.665     1.849    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.429 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.946     3.375    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.955 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     4.749    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.329 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.329    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.443    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.847     6.404    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X80Y72         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     6.996 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[2]
                         net (fo=1, routed)           0.335     7.331    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_26
    SLICE_X81Y73         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.671     8.002 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.002    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[27]
    SLICE_X81Y73         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.530     8.361    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X81Y73         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism              0.604     8.965    
                         clock uncertainty           -0.072     8.893    
    SLICE_X81Y73         FDRE (Setup_fdre_C_D)        0.062     8.955    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 0.518ns (6.902%)  route 6.988ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.861    -0.855    get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X108Y59        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2058, routed)        6.988     6.650    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.591     8.422    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.072     8.917    
    SLICE_X100Y75        FDRE (Setup_fdre_C_R)       -0.524     8.393    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 0.518ns (6.902%)  route 6.988ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.861    -0.855    get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X108Y59        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2058, routed)        6.988     6.650    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.591     8.422    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.072     8.917    
    SLICE_X100Y75        FDRE (Setup_fdre_C_R)       -0.524     8.393    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 0.518ns (6.902%)  route 6.988ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.861    -0.855    get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X108Y59        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2058, routed)        6.988     6.650    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.591     8.422    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.072     8.917    
    SLICE_X100Y75        FDRE (Setup_fdre_C_R)       -0.524     8.393    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 0.518ns (6.902%)  route 6.988ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.861    -0.855    get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X108Y59        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2058, routed)        6.988     6.650    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.591     8.422    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.072     8.917    
    SLICE_X100Y75        FDRE (Setup_fdre_C_R)       -0.524     8.393    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 4.007ns (48.823%)  route 4.200ns (51.177%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 8.361 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.716    -1.000    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y63         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.544 f  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.495    -0.049    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X80Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.075 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.454     0.528    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.184 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.665     1.849    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.429 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.946     3.375    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.955 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     4.749    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.329 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.329    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.443    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.847     6.404    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X80Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.984 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.984    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.207 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.207    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[28]
    SLICE_X80Y73         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.530     8.361    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y73         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.604     8.965    
                         clock uncertainty           -0.072     8.893    
    SLICE_X80Y73         FDRE (Setup_fdre_C_D)        0.062     8.955    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 0.419ns (5.734%)  route 6.888ns (94.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.732    -0.984    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/aclk
    SLICE_X75Y39         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.565 r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3305, routed)        6.888     6.323    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/ce_w2c
    DSP48_X2Y12          DSP48E1                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.576     8.407    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X2Y12          DSP48E1                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.466     8.874    
                         clock uncertainty           -0.072     8.802    
    DSP48_X2Y12          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.699     8.103    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 0.419ns (5.734%)  route 6.888ns (94.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 8.410 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.732    -0.984    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/aclk
    SLICE_X75Y39         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.565 r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3305, routed)        6.888     6.323    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/ce_w2c
    DSP48_X2Y13          DSP48E1                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.579     8.410    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X2Y13          DSP48E1                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.466     8.877    
                         clock uncertainty           -0.072     8.805    
    DSP48_X2Y13          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.699     8.106    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  1.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][18]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.200%)  route 0.164ns (53.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.589    -0.643    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X88Y41         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[35]/Q
                         net (fo=1, routed)           0.164    -0.337    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[18]
    SLICE_X82Y42         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][18]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.857    -0.883    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X82Y42         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][18]_srl16/CLK
                         clock pessimism              0.275    -0.608    
    SLICE_X82Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.425    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][18]_srl16
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.554    -0.678    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X45Y30         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.550 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/Q
                         net (fo=1, routed)           0.104    -0.446    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[3]
    SLICE_X46Y29         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.818    -0.922    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X46Y29         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][3]_srl32/CLK
                         clock pessimism              0.257    -0.665    
    SLICE_X46Y29         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.535    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.608    -0.624    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X97Y33         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[14]/Q
                         net (fo=1, routed)           0.144    -0.338    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/D[14]
    SLICE_X96Y33         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.876    -0.864    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/aclk
    SLICE_X96Y33         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism              0.253    -0.611    
    SLICE_X96Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.428    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.556    -0.676    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X45Y32         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.548 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/Q
                         net (fo=1, routed)           0.106    -0.442    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[9]
    SLICE_X46Y32         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.821    -0.919    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X46Y32         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32/CLK
                         clock pessimism              0.257    -0.662    
    SLICE_X46Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129    -0.533    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.700%)  route 0.168ns (54.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.609    -0.623    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/aclk
    SLICE_X95Y35         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[16]/Q
                         net (fo=1, routed)           0.168    -0.314    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/D[16]
    SLICE_X92Y33         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.875    -0.865    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X92Y33         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/CLK
                         clock pessimism              0.275    -0.590    
    SLICE_X92Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.407    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.305%)  route 0.170ns (54.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.604    -0.628    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X93Y30         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.170    -0.316    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/D[6]
    SLICE_X94Y29         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.872    -0.868    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/aclk
    SLICE_X94Y29         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.275    -0.593    
    SLICE_X94Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.410    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][36]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.942%)  route 0.153ns (52.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.589    -0.643    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X89Y41         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[17]/Q
                         net (fo=1, routed)           0.153    -0.348    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[36]
    SLICE_X86Y42         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][36]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.857    -0.883    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X86Y42         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][36]_srl16/CLK
                         clock pessimism              0.256    -0.627    
    SLICE_X86Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.444    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][36]_srl16
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.573    -0.659    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X59Y28         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.531 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.114    -0.417    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[7]
    SLICE_X58Y27         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.839    -0.901    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X58Y27         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CLK
                         clock pessimism              0.255    -0.646    
    SLICE_X58Y27         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.516    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.662%)  route 0.252ns (66.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.590    -0.642    get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/engine_mode_dly/aclk
    SLICE_X80Y49         FDRE                                         r  get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.514 r  get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/Q
                         net (fo=3, routed)           0.252    -0.261    get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/add_nsub_vect[8]_29[0]
    SLICE_X80Y50         FDRE                                         r  get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.853    -0.887    get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/aclk
    SLICE_X80Y50         FDRE                                         r  get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/C
                         clock pessimism              0.509    -0.378    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.017    -0.361    get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.308ns (64.063%)  route 0.173ns (35.937%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.584    -0.647    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X87Y51         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.334    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X88Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.221 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.221    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.167 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.167    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X88Y49         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.859    -0.881    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X88Y49         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.509    -0.372    
    SLICE_X88Y49         FDRE (Hold_fdre_C_D)         0.105    -0.267    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y14     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y14     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y16     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y16     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y16     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y16     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clock_dist_inst/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y13      fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y35     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y28     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y37     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][10]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y37     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y37     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y37     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][13]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y37     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][14]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y37     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][15]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y37     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y37     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][9]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y31     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y35     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y35     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y31     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y31     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y31     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][3]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y31     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][4]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y31     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][5]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y23     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][10]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y23     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]_srl1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk_PL }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_dist_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clock_dist_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_clk_wiz_0_1
  To Clock:  sys_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.066ns  (logic 4.385ns (48.365%)  route 4.681ns (51.635%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 8.364 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.716    -1.000    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y63         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.544 f  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.495    -0.049    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X80Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.075 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.454     0.528    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.184 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.665     1.849    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.429 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.946     3.375    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.955 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     4.749    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.329 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.329    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.443    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.847     6.404    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X80Y72         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     6.898 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[1]
                         net (fo=1, routed)           0.481     7.379    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_25
    SLICE_X81Y71         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.687     8.066 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[26].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.066    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[26]
    SLICE_X81Y71         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.533     8.364    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X81Y71         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                         clock pessimism              0.604     8.968    
                         clock uncertainty           -0.071     8.897    
    SLICE_X81Y71         FDRE (Setup_fdre_C_D)        0.062     8.959    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]
  -------------------------------------------------------------------
                         required time                          8.959    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.054ns  (logic 4.471ns (49.383%)  route 4.583ns (50.617%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 8.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.716    -1.000    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y63         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.544 f  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.495    -0.049    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X80Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.075 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.454     0.528    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.184 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.665     1.849    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.429 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.946     3.375    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.955 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     4.749    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.329 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.329    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.443    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.847     6.404    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X80Y72         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     6.940 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[0]
                         net (fo=1, routed)           0.382     7.322    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_24
    SLICE_X81Y72         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.731     8.053 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[25].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.053    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[25]
    SLICE_X81Y72         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.531     8.362    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X81Y72         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
                         clock pessimism              0.604     8.966    
                         clock uncertainty           -0.071     8.895    
    SLICE_X81Y72         FDRE (Setup_fdre_C_D)        0.062     8.957    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]
  -------------------------------------------------------------------
                         required time                          8.957    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.003ns  (logic 4.467ns (49.619%)  route 4.536ns (50.381%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 8.361 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.716    -1.000    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y63         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.544 f  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.495    -0.049    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X80Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.075 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.454     0.528    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.184 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.665     1.849    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.429 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.946     3.375    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.955 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     4.749    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.329 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.329    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.443    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.847     6.404    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X80Y72         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     6.996 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[2]
                         net (fo=1, routed)           0.335     7.331    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_26
    SLICE_X81Y73         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.671     8.002 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.002    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[27]
    SLICE_X81Y73         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.530     8.361    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X81Y73         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism              0.604     8.965    
                         clock uncertainty           -0.071     8.894    
    SLICE_X81Y73         FDRE (Setup_fdre_C_D)        0.062     8.956    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 0.518ns (6.902%)  route 6.988ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.861    -0.855    get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X108Y59        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2058, routed)        6.988     6.650    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.591     8.422    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.071     8.918    
    SLICE_X100Y75        FDRE (Setup_fdre_C_R)       -0.524     8.394    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                          8.394    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 0.518ns (6.902%)  route 6.988ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.861    -0.855    get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X108Y59        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2058, routed)        6.988     6.650    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.591     8.422    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.071     8.918    
    SLICE_X100Y75        FDRE (Setup_fdre_C_R)       -0.524     8.394    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]
  -------------------------------------------------------------------
                         required time                          8.394    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 0.518ns (6.902%)  route 6.988ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.861    -0.855    get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X108Y59        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2058, routed)        6.988     6.650    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.591     8.422    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.071     8.918    
    SLICE_X100Y75        FDRE (Setup_fdre_C_R)       -0.524     8.394    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  -------------------------------------------------------------------
                         required time                          8.394    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 0.518ns (6.902%)  route 6.988ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.861    -0.855    get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X108Y59        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2058, routed)        6.988     6.650    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.591     8.422    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.071     8.918    
    SLICE_X100Y75        FDRE (Setup_fdre_C_R)       -0.524     8.394    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                          8.394    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 4.007ns (48.823%)  route 4.200ns (51.177%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 8.361 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.716    -1.000    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y63         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.544 f  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.495    -0.049    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X80Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.075 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.454     0.528    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.184 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.665     1.849    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.429 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.946     3.375    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.955 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     4.749    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.329 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.329    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.443    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.847     6.404    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X80Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.984 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.984    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.207 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.207    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[28]
    SLICE_X80Y73         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.530     8.361    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y73         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.604     8.965    
                         clock uncertainty           -0.071     8.894    
    SLICE_X80Y73         FDRE (Setup_fdre_C_D)        0.062     8.956    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 0.419ns (5.734%)  route 6.888ns (94.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.732    -0.984    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/aclk
    SLICE_X75Y39         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.565 r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3305, routed)        6.888     6.323    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/ce_w2c
    DSP48_X2Y12          DSP48E1                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.576     8.407    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X2Y12          DSP48E1                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.466     8.874    
                         clock uncertainty           -0.071     8.802    
    DSP48_X2Y12          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.699     8.103    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 0.419ns (5.734%)  route 6.888ns (94.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 8.410 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.732    -0.984    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/aclk
    SLICE_X75Y39         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.565 r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3305, routed)        6.888     6.323    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/ce_w2c
    DSP48_X2Y13          DSP48E1                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.579     8.410    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X2Y13          DSP48E1                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.466     8.877    
                         clock uncertainty           -0.071     8.805    
    DSP48_X2Y13          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.699     8.106    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  1.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][18]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.200%)  route 0.164ns (53.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.589    -0.643    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X88Y41         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[35]/Q
                         net (fo=1, routed)           0.164    -0.337    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[18]
    SLICE_X82Y42         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][18]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.857    -0.883    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X82Y42         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][18]_srl16/CLK
                         clock pessimism              0.275    -0.608    
    SLICE_X82Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.425    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][18]_srl16
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.554    -0.678    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X45Y30         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.550 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/Q
                         net (fo=1, routed)           0.104    -0.446    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[3]
    SLICE_X46Y29         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.818    -0.922    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X46Y29         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][3]_srl32/CLK
                         clock pessimism              0.257    -0.665    
    SLICE_X46Y29         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.535    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.608    -0.624    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X97Y33         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[14]/Q
                         net (fo=1, routed)           0.144    -0.338    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/D[14]
    SLICE_X96Y33         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.876    -0.864    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/aclk
    SLICE_X96Y33         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism              0.253    -0.611    
    SLICE_X96Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.428    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.556    -0.676    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X45Y32         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.548 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/Q
                         net (fo=1, routed)           0.106    -0.442    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[9]
    SLICE_X46Y32         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.821    -0.919    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X46Y32         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32/CLK
                         clock pessimism              0.257    -0.662    
    SLICE_X46Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129    -0.533    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.700%)  route 0.168ns (54.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.609    -0.623    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/aclk
    SLICE_X95Y35         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[16]/Q
                         net (fo=1, routed)           0.168    -0.314    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/D[16]
    SLICE_X92Y33         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.875    -0.865    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X92Y33         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/CLK
                         clock pessimism              0.275    -0.590    
    SLICE_X92Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.407    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.305%)  route 0.170ns (54.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.604    -0.628    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X93Y30         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.170    -0.316    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/D[6]
    SLICE_X94Y29         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.872    -0.868    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/aclk
    SLICE_X94Y29         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.275    -0.593    
    SLICE_X94Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.410    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][36]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.942%)  route 0.153ns (52.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.589    -0.643    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X89Y41         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[17]/Q
                         net (fo=1, routed)           0.153    -0.348    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[36]
    SLICE_X86Y42         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][36]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.857    -0.883    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X86Y42         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][36]_srl16/CLK
                         clock pessimism              0.256    -0.627    
    SLICE_X86Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.444    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][36]_srl16
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.573    -0.659    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X59Y28         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.531 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.114    -0.417    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[7]
    SLICE_X58Y27         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.839    -0.901    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X58Y27         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CLK
                         clock pessimism              0.255    -0.646    
    SLICE_X58Y27         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.516    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.662%)  route 0.252ns (66.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.590    -0.642    get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/engine_mode_dly/aclk
    SLICE_X80Y49         FDRE                                         r  get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.514 r  get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/Q
                         net (fo=3, routed)           0.252    -0.261    get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/add_nsub_vect[8]_29[0]
    SLICE_X80Y50         FDRE                                         r  get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.853    -0.887    get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/aclk
    SLICE_X80Y50         FDRE                                         r  get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/C
                         clock pessimism              0.509    -0.378    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.017    -0.361    get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.308ns (64.063%)  route 0.173ns (35.937%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.584    -0.647    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X87Y51         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.334    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X88Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.221 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.221    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.167 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.167    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X88Y49         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.859    -0.881    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X88Y49         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.509    -0.372    
    SLICE_X88Y49         FDRE (Hold_fdre_C_D)         0.105    -0.267    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y14     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y14     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y16     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y16     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y16     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y16     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clock_dist_inst/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y13      fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y35     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y28     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y37     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][10]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y37     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y37     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y37     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][13]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y37     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][14]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y37     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][15]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y37     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y37     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][9]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y31     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y35     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y35     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y31     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y31     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y31     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][3]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y31     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][4]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y31     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][5]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y23     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][10]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y23     fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]_srl1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_clk_wiz_0_1
  To Clock:  sys_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.066ns  (logic 4.385ns (48.365%)  route 4.681ns (51.635%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 8.364 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.716    -1.000    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y63         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.544 f  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.495    -0.049    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X80Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.075 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.454     0.528    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.184 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.665     1.849    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.429 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.946     3.375    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.955 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     4.749    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.329 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.329    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.443    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.847     6.404    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X80Y72         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     6.898 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[1]
                         net (fo=1, routed)           0.481     7.379    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_25
    SLICE_X81Y71         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.687     8.066 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[26].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.066    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[26]
    SLICE_X81Y71         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.533     8.364    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X81Y71         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                         clock pessimism              0.604     8.968    
                         clock uncertainty           -0.072     8.896    
    SLICE_X81Y71         FDRE (Setup_fdre_C_D)        0.062     8.958    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.054ns  (logic 4.471ns (49.383%)  route 4.583ns (50.617%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 8.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.716    -1.000    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y63         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.544 f  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.495    -0.049    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X80Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.075 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.454     0.528    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.184 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.665     1.849    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.429 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.946     3.375    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.955 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     4.749    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.329 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.329    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.443    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.847     6.404    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X80Y72         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     6.940 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[0]
                         net (fo=1, routed)           0.382     7.322    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_24
    SLICE_X81Y72         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.731     8.053 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[25].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.053    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[25]
    SLICE_X81Y72         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.531     8.362    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X81Y72         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
                         clock pessimism              0.604     8.966    
                         clock uncertainty           -0.072     8.894    
    SLICE_X81Y72         FDRE (Setup_fdre_C_D)        0.062     8.956    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.003ns  (logic 4.467ns (49.619%)  route 4.536ns (50.381%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 8.361 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.716    -1.000    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y63         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.544 f  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.495    -0.049    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X80Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.075 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.454     0.528    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.184 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.665     1.849    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.429 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.946     3.375    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.955 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     4.749    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.329 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.329    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.443    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.847     6.404    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X80Y72         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     6.996 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[2]
                         net (fo=1, routed)           0.335     7.331    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_26
    SLICE_X81Y73         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.671     8.002 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.002    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[27]
    SLICE_X81Y73         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.530     8.361    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X81Y73         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism              0.604     8.965    
                         clock uncertainty           -0.072     8.893    
    SLICE_X81Y73         FDRE (Setup_fdre_C_D)        0.062     8.955    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 0.518ns (6.902%)  route 6.988ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.861    -0.855    get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X108Y59        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2058, routed)        6.988     6.650    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.591     8.422    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.072     8.917    
    SLICE_X100Y75        FDRE (Setup_fdre_C_R)       -0.524     8.393    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 0.518ns (6.902%)  route 6.988ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.861    -0.855    get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X108Y59        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2058, routed)        6.988     6.650    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.591     8.422    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.072     8.917    
    SLICE_X100Y75        FDRE (Setup_fdre_C_R)       -0.524     8.393    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 0.518ns (6.902%)  route 6.988ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.861    -0.855    get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X108Y59        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2058, routed)        6.988     6.650    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.591     8.422    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.072     8.917    
    SLICE_X100Y75        FDRE (Setup_fdre_C_R)       -0.524     8.393    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 0.518ns (6.902%)  route 6.988ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.861    -0.855    get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X108Y59        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2058, routed)        6.988     6.650    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.591     8.422    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.072     8.917    
    SLICE_X100Y75        FDRE (Setup_fdre_C_R)       -0.524     8.393    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 4.007ns (48.823%)  route 4.200ns (51.177%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 8.361 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.716    -1.000    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y63         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.544 f  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.495    -0.049    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X80Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.075 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.454     0.528    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.184 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.665     1.849    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.429 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.946     3.375    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.955 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     4.749    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.329 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.329    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.443    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.847     6.404    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X80Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.984 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.984    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.207 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.207    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[28]
    SLICE_X80Y73         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.530     8.361    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y73         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.604     8.965    
                         clock uncertainty           -0.072     8.893    
    SLICE_X80Y73         FDRE (Setup_fdre_C_D)        0.062     8.955    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 0.419ns (5.734%)  route 6.888ns (94.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.732    -0.984    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/aclk
    SLICE_X75Y39         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.565 r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3305, routed)        6.888     6.323    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/ce_w2c
    DSP48_X2Y12          DSP48E1                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.576     8.407    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X2Y12          DSP48E1                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.466     8.874    
                         clock uncertainty           -0.072     8.802    
    DSP48_X2Y12          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.699     8.103    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 0.419ns (5.734%)  route 6.888ns (94.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 8.410 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.732    -0.984    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/aclk
    SLICE_X75Y39         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.565 r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3305, routed)        6.888     6.323    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/ce_w2c
    DSP48_X2Y13          DSP48E1                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.579     8.410    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X2Y13          DSP48E1                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.466     8.877    
                         clock uncertainty           -0.072     8.805    
    DSP48_X2Y13          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.699     8.106    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  1.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][18]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.200%)  route 0.164ns (53.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.589    -0.643    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X88Y41         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[35]/Q
                         net (fo=1, routed)           0.164    -0.337    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[18]
    SLICE_X82Y42         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][18]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.857    -0.883    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X82Y42         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][18]_srl16/CLK
                         clock pessimism              0.275    -0.608    
                         clock uncertainty            0.072    -0.536    
    SLICE_X82Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.353    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][18]_srl16
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.554    -0.678    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X45Y30         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.550 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/Q
                         net (fo=1, routed)           0.104    -0.446    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[3]
    SLICE_X46Y29         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.818    -0.922    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X46Y29         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][3]_srl32/CLK
                         clock pessimism              0.257    -0.665    
                         clock uncertainty            0.072    -0.593    
    SLICE_X46Y29         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.463    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.608    -0.624    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X97Y33         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[14]/Q
                         net (fo=1, routed)           0.144    -0.338    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/D[14]
    SLICE_X96Y33         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.876    -0.864    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/aclk
    SLICE_X96Y33         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism              0.253    -0.611    
                         clock uncertainty            0.072    -0.539    
    SLICE_X96Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.356    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.556    -0.676    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X45Y32         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.548 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/Q
                         net (fo=1, routed)           0.106    -0.442    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[9]
    SLICE_X46Y32         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.821    -0.919    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X46Y32         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32/CLK
                         clock pessimism              0.257    -0.662    
                         clock uncertainty            0.072    -0.590    
    SLICE_X46Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129    -0.461    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.700%)  route 0.168ns (54.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.609    -0.623    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/aclk
    SLICE_X95Y35         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[16]/Q
                         net (fo=1, routed)           0.168    -0.314    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/D[16]
    SLICE_X92Y33         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.875    -0.865    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X92Y33         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/CLK
                         clock pessimism              0.275    -0.590    
                         clock uncertainty            0.072    -0.518    
    SLICE_X92Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.335    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.305%)  route 0.170ns (54.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.604    -0.628    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X93Y30         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.170    -0.316    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/D[6]
    SLICE_X94Y29         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.872    -0.868    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/aclk
    SLICE_X94Y29         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.275    -0.593    
                         clock uncertainty            0.072    -0.521    
    SLICE_X94Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.338    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][36]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.942%)  route 0.153ns (52.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.589    -0.643    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X89Y41         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[17]/Q
                         net (fo=1, routed)           0.153    -0.348    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[36]
    SLICE_X86Y42         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][36]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.857    -0.883    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X86Y42         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][36]_srl16/CLK
                         clock pessimism              0.256    -0.627    
                         clock uncertainty            0.072    -0.555    
    SLICE_X86Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.372    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][36]_srl16
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.573    -0.659    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X59Y28         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.531 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.114    -0.417    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[7]
    SLICE_X58Y27         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.839    -0.901    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X58Y27         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CLK
                         clock pessimism              0.255    -0.646    
                         clock uncertainty            0.072    -0.574    
    SLICE_X58Y27         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.444    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.662%)  route 0.252ns (66.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.590    -0.642    get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/engine_mode_dly/aclk
    SLICE_X80Y49         FDRE                                         r  get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.514 r  get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/Q
                         net (fo=3, routed)           0.252    -0.261    get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/add_nsub_vect[8]_29[0]
    SLICE_X80Y50         FDRE                                         r  get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.853    -0.887    get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/aclk
    SLICE_X80Y50         FDRE                                         r  get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.072    -0.306    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.017    -0.289    get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.308ns (64.063%)  route 0.173ns (35.937%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.584    -0.647    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X87Y51         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.334    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X88Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.221 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.221    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.167 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.167    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X88Y49         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.859    -0.881    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X88Y49         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.509    -0.372    
                         clock uncertainty            0.072    -0.300    
    SLICE_X88Y49         FDRE (Hold_fdre_C_D)         0.105    -0.195    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.029    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_clk_wiz_0
  To Clock:  sys_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.066ns  (logic 4.385ns (48.365%)  route 4.681ns (51.635%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 8.364 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.716    -1.000    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y63         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.544 f  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.495    -0.049    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X80Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.075 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.454     0.528    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.184 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.665     1.849    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.429 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.946     3.375    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.955 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     4.749    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.329 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.329    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.443    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.847     6.404    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X80Y72         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494     6.898 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[1]
                         net (fo=1, routed)           0.481     7.379    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_25
    SLICE_X81Y71         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.687     8.066 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[26].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.066    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[26]
    SLICE_X81Y71         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.533     8.364    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X81Y71         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                         clock pessimism              0.604     8.968    
                         clock uncertainty           -0.072     8.896    
    SLICE_X81Y71         FDRE (Setup_fdre_C_D)        0.062     8.958    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.054ns  (logic 4.471ns (49.383%)  route 4.583ns (50.617%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 8.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.716    -1.000    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y63         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.544 f  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.495    -0.049    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X80Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.075 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.454     0.528    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.184 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.665     1.849    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.429 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.946     3.375    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.955 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     4.749    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.329 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.329    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.443    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.847     6.404    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X80Y72         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     6.940 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[0]
                         net (fo=1, routed)           0.382     7.322    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_24
    SLICE_X81Y72         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.731     8.053 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[25].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.053    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[25]
    SLICE_X81Y72         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.531     8.362    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X81Y72         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
                         clock pessimism              0.604     8.966    
                         clock uncertainty           -0.072     8.894    
    SLICE_X81Y72         FDRE (Setup_fdre_C_D)        0.062     8.956    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.003ns  (logic 4.467ns (49.619%)  route 4.536ns (50.381%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 8.361 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.716    -1.000    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y63         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.544 f  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.495    -0.049    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X80Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.075 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.454     0.528    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.184 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.665     1.849    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.429 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.946     3.375    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.955 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     4.749    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.329 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.329    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.443    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.847     6.404    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X80Y72         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     6.996 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[2]
                         net (fo=1, routed)           0.335     7.331    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_26
    SLICE_X81Y73         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.671     8.002 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.002    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[27]
    SLICE_X81Y73         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.530     8.361    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X81Y73         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism              0.604     8.965    
                         clock uncertainty           -0.072     8.893    
    SLICE_X81Y73         FDRE (Setup_fdre_C_D)        0.062     8.955    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 0.518ns (6.902%)  route 6.988ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.861    -0.855    get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X108Y59        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2058, routed)        6.988     6.650    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.591     8.422    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.072     8.917    
    SLICE_X100Y75        FDRE (Setup_fdre_C_R)       -0.524     8.393    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 0.518ns (6.902%)  route 6.988ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.861    -0.855    get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X108Y59        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2058, routed)        6.988     6.650    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.591     8.422    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.072     8.917    
    SLICE_X100Y75        FDRE (Setup_fdre_C_R)       -0.524     8.393    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 0.518ns (6.902%)  route 6.988ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.861    -0.855    get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X108Y59        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2058, routed)        6.988     6.650    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.591     8.422    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.072     8.917    
    SLICE_X100Y75        FDRE (Setup_fdre_C_R)       -0.524     8.393    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 0.518ns (6.902%)  route 6.988ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.861    -0.855    get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X108Y59        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2058, routed)        6.988     6.650    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.591     8.422    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X100Y75        FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.072     8.917    
    SLICE_X100Y75        FDRE (Setup_fdre_C_R)       -0.524     8.393    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 4.007ns (48.823%)  route 4.200ns (51.177%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 8.361 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.716    -1.000    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y63         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.544 f  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.495    -0.049    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X80Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.075 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.454     0.528    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.184 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.665     1.849    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.429 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.946     3.375    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.955 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.794     4.749    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.329 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.329    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.443    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.557 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.847     6.404    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X80Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.984 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.984    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.207 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.207    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[28]
    SLICE_X80Y73         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.530     8.361    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y73         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.604     8.965    
                         clock uncertainty           -0.072     8.893    
    SLICE_X80Y73         FDRE (Setup_fdre_C_D)        0.062     8.955    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 0.419ns (5.734%)  route 6.888ns (94.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.732    -0.984    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/aclk
    SLICE_X75Y39         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.565 r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3305, routed)        6.888     6.323    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/ce_w2c
    DSP48_X2Y12          DSP48E1                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.576     8.407    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X2Y12          DSP48E1                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.466     8.874    
                         clock uncertainty           -0.072     8.802    
    DSP48_X2Y12          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.699     8.103    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0_1 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 0.419ns (5.734%)  route 6.888ns (94.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 8.410 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.732    -0.984    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/aclk
    SLICE_X75Y39         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.565 r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3305, routed)        6.888     6.323    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/ce_w2c
    DSP48_X2Y13          DSP48E1                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000    10.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        1.579     8.410    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X2Y13          DSP48E1                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.466     8.877    
                         clock uncertainty           -0.072     8.805    
    DSP48_X2Y13          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.699     8.106    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  1.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][18]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.200%)  route 0.164ns (53.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.589    -0.643    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X88Y41         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[35]/Q
                         net (fo=1, routed)           0.164    -0.337    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[18]
    SLICE_X82Y42         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][18]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.857    -0.883    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X82Y42         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][18]_srl16/CLK
                         clock pessimism              0.275    -0.608    
                         clock uncertainty            0.072    -0.536    
    SLICE_X82Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.353    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][18]_srl16
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.554    -0.678    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X45Y30         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.550 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/Q
                         net (fo=1, routed)           0.104    -0.446    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[3]
    SLICE_X46Y29         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.818    -0.922    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X46Y29         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][3]_srl32/CLK
                         clock pessimism              0.257    -0.665    
                         clock uncertainty            0.072    -0.593    
    SLICE_X46Y29         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.463    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.608    -0.624    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X97Y33         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[14]/Q
                         net (fo=1, routed)           0.144    -0.338    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/D[14]
    SLICE_X96Y33         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.876    -0.864    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/aclk
    SLICE_X96Y33         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism              0.253    -0.611    
                         clock uncertainty            0.072    -0.539    
    SLICE_X96Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.356    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.556    -0.676    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X45Y32         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.548 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/Q
                         net (fo=1, routed)           0.106    -0.442    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[9]
    SLICE_X46Y32         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.821    -0.919    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X46Y32         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32/CLK
                         clock pessimism              0.257    -0.662    
                         clock uncertainty            0.072    -0.590    
    SLICE_X46Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129    -0.461    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.700%)  route 0.168ns (54.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.609    -0.623    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/aclk
    SLICE_X95Y35         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[16]/Q
                         net (fo=1, routed)           0.168    -0.314    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/D[16]
    SLICE_X92Y33         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.875    -0.865    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X92Y33         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/CLK
                         clock pessimism              0.275    -0.590    
                         clock uncertainty            0.072    -0.518    
    SLICE_X92Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.335    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.305%)  route 0.170ns (54.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.604    -0.628    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X93Y30         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.170    -0.316    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/D[6]
    SLICE_X94Y29         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.872    -0.868    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/aclk
    SLICE_X94Y29         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.275    -0.593    
                         clock uncertainty            0.072    -0.521    
    SLICE_X94Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.338    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][36]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.942%)  route 0.153ns (52.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.589    -0.643    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X89Y41         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[17]/Q
                         net (fo=1, routed)           0.153    -0.348    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[36]
    SLICE_X86Y42         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][36]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.857    -0.883    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X86Y42         SRL16E                                       r  fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][36]_srl16/CLK
                         clock pessimism              0.256    -0.627    
                         clock uncertainty            0.072    -0.555    
    SLICE_X86Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.372    fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][36]_srl16
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.573    -0.659    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X59Y28         FDRE                                         r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.531 r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.114    -0.417    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[7]
    SLICE_X58Y27         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.839    -0.901    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X58Y27         SRLC32E                                      r  fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CLK
                         clock pessimism              0.255    -0.646    
                         clock uncertainty            0.072    -0.574    
    SLICE_X58Y27         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.444    fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.662%)  route 0.252ns (66.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.590    -0.642    get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/engine_mode_dly/aclk
    SLICE_X80Y49         FDRE                                         r  get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.514 r  get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/Q
                         net (fo=3, routed)           0.252    -0.261    get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/add_nsub_vect[8]_29[0]
    SLICE_X80Y50         FDRE                                         r  get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.853    -0.887    get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/aclk
    SLICE_X80Y50         FDRE                                         r  get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.072    -0.306    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.017    -0.289    get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0_1 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.308ns (64.063%)  route 0.173ns (35.937%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.584    -0.647    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X87Y51         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.334    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X88Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.221 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.221    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.167 r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.167    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X88Y49         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_PL (IN)
                         net (fo=0)                   0.000     0.000    clock_dist_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_dist_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_dist_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_dist_inst/inst/clkout1_buf/O
                         net (fo=7550, routed)        0.859    -0.881    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X88Y49         FDRE                                         r  get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.509    -0.372    
                         clock uncertainty            0.072    -0.300    
    SLICE_X88Y49         FDRE (Hold_fdre_C_D)         0.105    -0.195    get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.029    





