rc file Version 1.0

[Design]
COMPILE_PATH=/home/zy34/FlatCam_chip/rtl_11_26/tb/rtl_sim/LVDSIO_verilog
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=test_LVDSTS28HPCPBI1B 
OPTION=-ssz -ssv -ssy 
ELAB_OPTION=-ssz -ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
