GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\src\rotate.sv'
Compiling module 'top'("D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\src\rotate.sv":3)
Compiling module 'timer(COUNT_MAX=400000)'("D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\src\rotate.sv":58)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\src\rotate.sv":72)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\src\rotate.sv":42)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "boardLED[5]" of module "top" has no driver("D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\src\rotate.sv":18)
WARN  (EX0211) : The output port "boardLED[4]" of module "top" has no driver("D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\src\rotate.sv":18)
WARN  (EX0211) : The output port "boardLED[3]" of module "top" has no driver("D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\src\rotate.sv":18)
WARN  (EX0211) : The output port "boardLED[2]" of module "top" has no driver("D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\src\rotate.sv":18)
WARN  (EX0211) : The output port "boardLED[1]" of module "top" has no driver("D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\src\rotate.sv":18)
WARN  (EX0211) : The output port "boardLED[0]" of module "top" has no driver("D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\src\rotate.sv":18)
[5%] Running netlist conversion ...
WARN  (CV0017) : Inout scl is unused("D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\src\rotate.sv":16)
WARN  (CV0017) : Inout sda is unused("D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\src\rotate.sv":17)
WARN  (CV0003) : Output "boardLED[0]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\src\rotate.sv":18)
WARN  (CV0003) : Output "boardLED[1]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\src\rotate.sv":18)
WARN  (CV0003) : Output "boardLED[2]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\src\rotate.sv":18)
WARN  (CV0003) : Output "boardLED[3]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\src\rotate.sv":18)
WARN  (CV0003) : Output "boardLED[4]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\src\rotate.sv":18)
WARN  (CV0003) : Output "boardLED[5]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\src\rotate.sv":18)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\impl\gwsynthesis\StepperMotor.vg" completed
[100%] Generate report file "D:\Git\TangNano9K_motordriver\sampleProject\StepperMotor\impl\gwsynthesis\StepperMotor_syn.rpt.html" completed
GowinSynthesis finish
