
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.30000000000000000000;
2.30000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_16_1";
mvm_20_20_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_16_1' with
	the parameters "20,20,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "1,20,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "16,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 816 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b16_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b16_g1'
  Processing 'mvm_20_20_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:31  177774.4      1.21     378.7    9869.1                          
    0:00:31  177774.4      1.21     378.7    9869.1                          
    0:00:31  178109.6      1.21     378.7    9869.1                          
    0:00:31  178436.8      1.21     378.7    9869.1                          
    0:00:31  178764.0      1.21     378.7    9869.1                          
    0:00:31  179091.1      1.21     378.7    9869.1                          
    0:00:31  179418.3      1.21     378.7    9869.1                          
    0:00:46  182268.0      0.85     270.2    2945.4                          
    0:00:46  182252.0      0.85     270.2    2945.4                          
    0:00:46  182252.0      0.85     270.2    2945.4                          
    0:00:46  182250.4      0.85     269.9    2945.4                          
    0:00:47  182250.4      0.85     269.9    2945.4                          
    0:01:04  150509.4      0.89     256.2       0.0                          
    0:01:06  150431.8      0.85     251.2       0.0                          
    0:01:10  150440.6      0.83     247.3       0.0                          
    0:01:11  150442.4      0.82     247.0       0.0                          
    0:01:14  150447.7      0.82     246.2       0.0                          
    0:01:15  150448.5      0.82     245.6       0.0                          
    0:01:16  150452.0      0.82     245.5       0.0                          
    0:01:17  150456.2      0.82     245.3       0.0                          
    0:01:18  150459.7      0.82     245.2       0.0                          
    0:01:18  150458.4      0.82     245.2       0.0                          
    0:01:19  150463.7      0.82     245.1       0.0                          
    0:01:19  150467.7      0.82     244.8       0.0                          
    0:01:20  150471.9      0.82     244.7       0.0                          
    0:01:20  150473.0      0.82     244.3       0.0                          
    0:01:21  150476.7      0.82     243.7       0.0                          
    0:01:21  150481.5      0.82     243.1       0.0                          
    0:01:22  150488.2      0.82     242.5       0.0                          
    0:01:22  150497.2      0.82     241.8       0.0                          
    0:01:23  150501.5      0.82     241.2       0.0                          
    0:01:23  150331.0      0.82     241.2       0.0                          
    0:01:23  150331.0      0.82     241.2       0.0                          
    0:01:24  150331.0      0.82     241.2       0.0                          
    0:01:24  150331.0      0.82     241.2       0.0                          
    0:01:24  150331.0      0.82     241.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:24  150331.0      0.82     241.2       0.0                          
    0:01:24  150353.0      0.80     239.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  150398.5      0.80     235.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  150446.1      0.80     231.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:24  150461.6      0.79     230.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:24  150505.5      0.78     227.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:24  150541.4      0.78     226.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:24  150558.9      0.78     225.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:24  150597.8      0.77     223.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  150630.7      0.77     221.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:25  150656.0      0.77     221.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:25  150679.7      0.77     220.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:25  150702.3      0.76     219.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  150744.3      0.76     215.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  150780.2      0.76     214.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:25  150799.7      0.75     213.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:25  150805.2      0.75     213.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:25  150818.0      0.75     213.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:25  150829.7      0.74     212.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:25  150841.1      0.74     212.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:25  150865.4      0.74     210.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  150886.4      0.73     209.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:26  150907.9      0.73     209.1       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:26  150912.7      0.73     208.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:26  150920.2      0.73     208.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:26  150933.2      0.72     208.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:26  150944.1      0.72     208.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:26  150947.0      0.72     207.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:26  150959.3      0.72     207.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:26  150977.3      0.72     205.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  150984.3      0.72     205.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:26  151001.3      0.71     204.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:26  151032.1      0.71     203.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:26  151048.1      0.71     203.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:27  151067.8      0.71     203.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:27  151087.7      0.71     202.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:27  151136.7      0.71     200.7      72.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  151147.6      0.71     200.3      72.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:27  151176.8      0.71     199.6      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:27  151178.4      0.70     199.4      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:27  151230.0      0.70     196.6      72.7 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:27  151230.0      0.70     196.6      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:27  151250.8      0.70     196.2      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:27  151262.0      0.70     195.8      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:27  151275.8      0.70     195.1      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:27  151298.4      0.68     194.0      72.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:28  151317.0      0.68     192.9      72.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  151324.2      0.68     192.4      72.7 path/path/path/genblk1.add_in_reg[30]/D
    0:01:28  151328.2      0.68     192.3      72.7 path/path/path/genblk1.add_in_reg[30]/D
    0:01:28  151346.8      0.68     191.7      72.7 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:28  151371.8      0.68     191.5     121.1 path/path/path/genblk1.add_in_reg[30]/D
    0:01:28  151404.0      0.67     190.4     145.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  151429.5      0.67     189.6     169.5 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:28  151452.2      0.67     189.1     169.5 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:28  151483.3      0.67     187.0     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  151488.9      0.67     186.8     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:28  151522.6      0.67     185.1     169.5 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:28  151524.2      0.66     184.9     169.5 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:28  151531.2      0.66     184.7     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:29  151541.3      0.66     184.4     169.5 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:29  151555.4      0.66     184.2     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:29  151564.4      0.66     183.9     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:29  151571.3      0.66     183.7     169.5 path/path/path/genblk1.add_in_reg[30]/D
    0:01:29  151581.4      0.65     183.4     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:29  151599.0      0.65     182.6     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  151611.2      0.65     182.1     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:29  151617.6      0.65     181.8     169.5 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:29  151644.7      0.65     181.3     169.5 path/path/path/genblk1.add_in_reg[30]/D
    0:01:29  151657.5      0.65     180.5     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:29  151672.7      0.65     180.3     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:29  151695.0      0.65     179.9     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  151707.0      0.65     179.6     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:30  151728.3      0.65     179.1     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:30  151728.3      0.64     179.1     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:30  151740.8      0.64     178.5     193.7 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:30  151762.8      0.64     177.6     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:30  151781.5      0.64     177.1     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  151801.4      0.64     175.8     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  151810.5      0.64     175.2     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  151825.6      0.64     174.9     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:30  151844.0      0.64     173.9     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:30  151860.2      0.64     173.6     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:30  151872.2      0.63     173.5     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:30  151884.4      0.63     172.9     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  151893.7      0.63     172.8     218.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:31  151902.0      0.63     172.5     218.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:31  151913.4      0.63     171.9     218.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:31  151926.4      0.63     171.6     218.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:31  151939.5      0.63     171.0     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:31  151958.3      0.63     170.0     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  151969.8      0.62     169.8     218.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:31  151986.0      0.62     168.9     218.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  152008.1      0.62     168.6     266.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  152020.3      0.62     167.8     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:31  152021.4      0.62     167.7     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:31  152044.0      0.61     166.6     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  152064.5      0.61     165.4     266.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  152077.8      0.61     164.7     266.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  152090.6      0.61     163.7     266.4 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:31  152095.3      0.61     163.5     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:32  152104.1      0.61     163.2     266.4 path/path/path/genblk1.add_in_reg[30]/D
    0:01:32  152106.8      0.61     163.1     266.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  152126.5      0.61     161.8     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  152141.9      0.61     161.5     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:32  152160.0      0.61     161.0     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:32  152169.8      0.60     160.7     266.4 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:32  152190.6      0.60     159.6     266.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  152223.8      0.60     158.2     266.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:32  152231.0      0.60     157.9     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:32  152242.2      0.60     157.3     266.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  152250.4      0.60     157.1     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:32  152254.1      0.60     157.1     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:32  152263.5      0.60     156.8     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:32  152283.9      0.60     155.6     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:33  152299.6      0.60     155.3     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152318.0      0.59     154.8     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  152326.0      0.59     154.4     290.6 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152339.5      0.59     153.8     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152340.3      0.59     153.8     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152341.7      0.59     153.7     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152360.5      0.59     152.9     290.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  152368.5      0.59     152.6     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152369.9      0.59     152.5     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152374.6      0.58     152.3     290.6 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152391.7      0.58     151.3     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  152393.5      0.58     151.3     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152403.4      0.58     151.1     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152414.5      0.58     150.8     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:33  152430.0      0.58     150.1     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:34  152436.6      0.58     150.0     290.6 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:34  152446.5      0.58     149.9     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:34  152448.6      0.58     149.8     290.6 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:34  152453.1      0.58     149.6     290.6 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:34  152465.9      0.58     149.4     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:34  152476.3      0.58     149.3     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:34  152476.0      0.58     149.2     290.6 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:34  152489.3      0.58     148.6     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:34  152493.0      0.58     148.4     290.6 path/path/path/genblk1.add_in_reg[31]/D
    0:01:34  152497.0      0.57     148.3     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:34  152507.4      0.57     147.7     290.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  152513.8      0.57     147.5     290.6 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:35  152530.8      0.57     147.0     290.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  152533.7      0.57     146.9     290.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  152546.2      0.57     146.5     290.6 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:35  152559.2      0.57     145.7     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  152559.0      0.57     145.7     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:35  152577.6      0.57     144.9     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:35  152588.0      0.57     144.5     290.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  152603.1      0.57     143.5     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  152602.9      0.57     143.5     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:35  152617.0      0.57     142.8     290.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  152640.1      0.57     141.9     290.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  152639.3      0.56     141.9     290.6 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:35  152643.3      0.56     141.7     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:35  152645.7      0.56     141.7     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:35  152649.9      0.56     141.5     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  152659.8      0.56     141.1     290.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  152664.3      0.56     140.9     290.6 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:36  152682.1      0.56     140.4     290.6 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:36  152694.1      0.56     139.8     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  152708.5      0.56     139.4     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:36  152712.2      0.56     139.3     290.6 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:36  152726.0      0.56     139.1     290.6 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:36  152745.7      0.55     138.2     290.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  152745.7      0.55     138.1     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:36  152747.0      0.55     138.1     290.6 path/path/path/genblk1.add_in_reg[31]/D
    0:01:36  152752.4      0.55     137.9     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:36  152765.7      0.55     137.6     290.6 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:36  152777.6      0.55     137.4     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:37  152792.3      0.55     136.8     290.6 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:37  152806.6      0.55     136.4     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:37  152806.6      0.55     136.4     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:37  152807.4      0.55     136.3     290.6 path/path/path/genblk1.add_in_reg[31]/D
    0:01:37  152816.7      0.55     135.8     290.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  152817.3      0.55     135.8     290.6 path/path/path/genblk1.add_in_reg[31]/D
    0:01:37  152824.4      0.55     135.7     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:37  152833.5      0.55     135.1     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  152837.5      0.54     135.0     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:37  152851.8      0.54     134.4     290.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  152851.8      0.54     134.4     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:37  152852.4      0.54     134.4     290.6 path/path/path/genblk1.add_in_reg[31]/D
    0:01:37  152861.4      0.54     133.9     290.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  152868.6      0.54     133.8     290.6 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:37  152888.3      0.54     133.1     290.6 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:38  152904.8      0.54     132.8     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:38  152913.8      0.54     132.6     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:38  152924.5      0.54     131.9     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:38  152931.1      0.54     131.6     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:38  152931.1      0.54     131.6     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:38  152931.1      0.54     131.6     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:38  152943.6      0.53     131.1     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  152946.0      0.53     131.0     290.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  152954.8      0.53     131.0     314.8 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:38  152964.4      0.53     130.7     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:38  152980.6      0.53     130.3     314.8 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:38  152994.7      0.53     129.9     314.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  153011.2      0.53     129.3     314.8 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:39  153020.8      0.53     129.0     314.8 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:39  153035.4      0.53     128.9     339.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:39  153052.4      0.53     128.4     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:39  153059.3      0.53     128.1     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:39  153069.4      0.53     127.9     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:39  153078.5      0.53     127.8     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:39  153091.5      0.53     127.3     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  153102.1      0.53     127.0     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:39  153107.7      0.52     126.9     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:39  153123.2      0.52     126.3     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:39  153134.6      0.52     125.6     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  153142.6      0.52     125.4     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  153155.6      0.52     124.9     339.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  153155.9      0.52     124.8     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153168.6      0.52     124.4     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153179.6      0.52     123.8     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  153195.5      0.52     122.9     339.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  153201.6      0.52     122.5     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  153211.7      0.52     121.8     339.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  153212.8      0.51     121.8     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153225.6      0.51     121.3     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  153229.8      0.51     121.1     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:40  153230.1      0.51     120.9     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153230.9      0.51     120.8     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:40  153240.5      0.51     120.6     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153245.8      0.51     120.5     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153252.7      0.51     120.4     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:40  153255.1      0.51     120.3     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:41  153263.3      0.51     119.9     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:41  153263.3      0.51     119.9     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:41  153273.2      0.51     119.7     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:41  153273.2      0.51     119.7     339.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:41  153272.7      0.51     119.6     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:41  153277.7      0.51     119.5     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:41  153279.8      0.51     119.3     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:41  153303.2      0.51     118.6     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:41  153309.6      0.50     118.2     339.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  153320.3      0.50     117.7     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  153324.3      0.50     117.5     339.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:41  153335.7      0.50     117.1     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  153336.5      0.50     117.1     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:42  153344.7      0.50     116.9     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:42  153354.8      0.50     116.7     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:42  153370.8      0.50     116.2     339.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  153374.0      0.50     116.0     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:42  153382.0      0.50     115.4     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  153384.9      0.50     115.3     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:42  153384.9      0.50     115.2     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:42  153397.4      0.50     114.8     339.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  153404.9      0.50     114.4     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:42  153407.3      0.50     114.2     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  153422.9      0.50     113.9     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:43  153424.5      0.50     113.9     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:43  153424.5      0.50     113.8     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:43  153426.9      0.49     113.7     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:43  153435.7      0.49     113.2     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:43  153435.7      0.49     113.2     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:43  153438.1      0.49     113.2     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:43  153441.0      0.49     113.1     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:43  153456.2      0.49     112.9     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:43  153471.1      0.49     112.5     339.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  153482.3      0.49     112.2     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:44  153491.8      0.48     111.7     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:44  153500.4      0.48     111.3     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:44  153512.6      0.48     110.8     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  153521.9      0.48     110.6     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  153531.7      0.48     110.2     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:44  153541.6      0.48     110.0     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:44  153553.6      0.48     109.6     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  153567.4      0.47     109.3     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:44  153577.0      0.47     109.1     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:44  153588.9      0.47     108.8     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:44  153599.0      0.47     108.6     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:44  153609.7      0.47     108.2     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:44  153616.9      0.47     107.9     339.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  153625.1      0.47     107.7     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153634.7      0.47     107.4     339.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  153641.3      0.47     107.1     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153651.4      0.47     106.9     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153657.0      0.47     106.7     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153671.7      0.46     106.2     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153685.8      0.46     105.9     339.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  153694.5      0.46     105.5     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153696.9      0.46     105.5     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  153709.7      0.46     105.2     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153718.5      0.46     104.8     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153729.4      0.46     104.5     339.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  153735.8      0.46     104.1     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153743.5      0.46     104.0     339.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:45  153761.0      0.46     103.6     363.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  153771.1      0.46     103.3     363.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  153783.9      0.45     102.8     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  153788.4      0.45     102.6     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153797.2      0.45     102.4     363.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  153810.5      0.45     102.0     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153813.7      0.45     101.9     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153813.7      0.45     101.9     363.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  153825.7      0.45     101.4     363.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  153832.3      0.45     101.1     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153843.8      0.45     100.7     363.3 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153857.9      0.45     100.3     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153869.0      0.45     100.0     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  153879.7      0.45      99.6     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153887.1      0.44      99.4     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153894.3      0.44      99.0     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153897.5      0.44      98.8     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153907.1      0.44      98.5     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  153922.8      0.44      98.0     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153927.5      0.44      97.9     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153932.1      0.44      97.8     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153940.0      0.44      97.6     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153945.6      0.44      97.4     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  153956.8      0.44      97.2     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153964.3      0.44      96.9     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153969.3      0.44      96.8     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  153977.3      0.44      96.6     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153988.7      0.43      96.4     363.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  153995.9      0.43      96.1     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  154006.3      0.43      95.8     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:47  154014.0      0.43      95.6     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:47  154021.4      0.43      95.4     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:47  154030.2      0.43      95.0     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  154036.1      0.43      95.0     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  154042.2      0.43      94.8     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154050.2      0.43      94.4     363.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  154058.4      0.43      94.3     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154067.5      0.43      94.1     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  154076.2      0.43      93.8     363.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  154082.6      0.43      93.7     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154089.3      0.43      93.6     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154105.8      0.43      93.3     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154111.9      0.43      93.1     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154118.0      0.42      93.1     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154124.4      0.42      93.0     363.3 path/path/path/genblk1.add_in_reg[31]/D
    0:01:48  154131.6      0.42      92.8     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154139.8      0.42      92.8     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:48  154143.5      0.42      92.7     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154150.7      0.42      92.5     363.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  154159.2      0.42      92.3     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:48  154167.7      0.42      92.1     363.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  154171.5      0.42      92.0     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154176.5      0.42      92.0     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154179.4      0.42      91.9     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154182.1      0.42      91.8     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  154183.2      0.42      91.8     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154186.1      0.42      91.7     363.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  154190.1      0.42      91.6     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154192.5      0.42      91.5     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  154201.8      0.42      91.5     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154209.8      0.42      91.3     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154215.6      0.42      91.0     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154218.3      0.42      90.9     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154221.5      0.42      90.8     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154225.2      0.42      90.7     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:49  154233.4      0.41      90.6     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:50  154238.5      0.41      90.5     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:50  154243.3      0.41      90.4     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:50  154249.7      0.41      90.2     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  154255.0      0.41      90.0     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:50  154260.3      0.41      89.8     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:50  154264.6      0.41      89.6     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:50  154268.6      0.41      89.4     363.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  154274.7      0.41      89.2     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  154281.3      0.41      89.1     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:50  154287.2      0.41      88.9     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  154289.6      0.41      88.9     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:50  154299.1      0.41      88.5     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:50  154306.1      0.41      88.3     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:50  154311.9      0.41      88.1     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  154317.5      0.41      88.1     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  154325.7      0.41      87.9     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:50  154327.3      0.41      87.7     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:51  154334.0      0.40      87.5     363.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154342.5      0.40      87.2     363.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154344.9      0.40      87.1     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:51  154349.4      0.40      87.0     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154355.0      0.40      86.9     363.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154363.5      0.40      86.5     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:51  154368.0      0.40      86.3     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154369.1      0.40      86.2     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:51  154377.4      0.40      85.9     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:51  154379.2      0.40      85.7     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154386.1      0.40      85.6     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:51  154392.0      0.40      85.4     363.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154397.3      0.40      85.4     363.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154399.7      0.40      85.2     363.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  154403.7      0.40      85.1     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:51  154407.1      0.40      85.1     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:51  154412.7      0.39      85.0     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:51  154412.7      0.39      85.0     363.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154418.6      0.39      85.1     363.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154427.1      0.39      84.9     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:52  154432.7      0.39      84.8     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154435.1      0.39      84.7     363.3 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:52  154439.1      0.39      84.7     363.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154442.3      0.39      84.6     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154445.7      0.39      84.6     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:52  154445.7      0.39      84.6     363.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154445.7      0.39      84.6     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:52  154447.8      0.39      84.5     363.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154451.3      0.39      84.4     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:52  154455.0      0.39      84.4     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154458.7      0.39      84.4     363.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154464.6      0.39      84.3     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154468.1      0.39      84.3     363.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154473.9      0.39      84.1     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:52  154478.2      0.39      84.2     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  154484.0      0.39      84.1     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:53  154484.8      0.39      84.1     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:53  154485.6      0.39      84.1     363.3                          
    0:01:55  150931.9      0.39      84.1     363.3                          
    0:01:55  150931.3      0.39      84.1     363.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:55  150931.3      0.39      84.1     363.3                          
    0:01:55  150884.5      0.39      83.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  150887.7      0.39      83.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:55  150903.7      0.39      82.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  150903.7      0.39      82.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:55  150903.7      0.39      82.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:56  150903.7      0.39      82.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:56  150904.5      0.39      82.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:56  150906.1      0.39      82.8       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:56  150906.1      0.39      82.8       0.0                          
    0:01:56  150906.1      0.39      82.8       0.0                          
    0:02:01  148488.6      0.39      82.8       0.0                          
    0:02:02  147146.7      0.39      83.0       0.0                          
    0:02:03  147145.1      0.39      83.0       0.0                          
    0:02:03  147143.5      0.39      83.0       0.0                          
    0:02:03  147141.9      0.39      83.0       0.0                          
    0:02:03  147141.9      0.39      83.0       0.0                          
    0:02:04  147141.9      0.39      83.0       0.0                          
    0:02:05  146904.9      0.39      83.6       0.0                          
    0:02:05  146904.3      0.39      83.6       0.0                          
    0:02:05  146904.3      0.39      83.6       0.0                          
    0:02:05  146904.3      0.39      83.6       0.0                          
    0:02:05  146904.3      0.39      83.6       0.0                          
    0:02:05  146904.3      0.39      83.6       0.0                          
    0:02:06  146904.3      0.39      83.6       0.0                          
    0:02:06  146909.7      0.39      83.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:06  146909.7      0.39      83.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:06  146912.1      0.39      83.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:06  146916.9      0.39      83.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  146923.0      0.39      82.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  146931.5      0.39      82.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  146945.0      0.39      81.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  146955.4      0.39      81.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  146956.5      0.39      81.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:06  146967.1      0.39      80.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  146967.9      0.39      80.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:07  146975.4      0.39      80.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:07  146985.2      0.39      80.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  146986.3      0.39      79.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:07  146988.1      0.39      79.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:07  146989.5      0.39      79.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  147001.4      0.39      79.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:07  147001.4      0.39      79.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  147001.4      0.39      79.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:07  147001.4      0.39      79.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:07  147001.7      0.39      79.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:07  147002.2      0.39      79.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:07  147002.2      0.39      79.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:07  147002.2      0.39      78.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:07  147003.0      0.39      78.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:08  147003.8      0.38      78.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:08  147005.2      0.38      78.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  147008.1      0.38      78.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  147016.1      0.38      78.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  147016.1      0.38      78.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:08  147016.3      0.38      78.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:08  147016.3      0.38      78.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:08  147016.3      0.38      78.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  147016.3      0.38      78.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:08  147016.3      0.38      78.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:08  147016.3      0.38      78.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:08  147021.7      0.38      78.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:08  147022.2      0.38      78.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:08  147022.2      0.38      78.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:08  147026.2      0.38      77.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:09  147026.2      0.38      77.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:09  147029.6      0.38      77.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:09  147030.2      0.38      77.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:09  147030.2      0.38      77.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:09  147032.6      0.38      77.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:09  147033.1      0.38      77.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:09  147033.9      0.38      77.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:09  147036.6      0.38      77.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:11  147016.3      0.38      77.6       0.0                          
    0:02:13  146901.2      0.38      77.6       0.0                          
    0:02:14  146855.1      0.38      77.6       0.0                          
    0:02:14  146851.1      0.38      77.5       0.0                          
    0:02:14  146846.6      0.38      77.5       0.0                          
    0:02:14  146842.6      0.38      77.5       0.0                          
    0:02:14  146841.8      0.38      77.5       0.0                          
    0:02:14  146839.4      0.38      77.3       0.0                          
    0:02:14  146826.4      0.38      77.2       0.0                          
    0:02:15  146674.8      0.38      77.2       0.0                          
    0:02:15  146522.4      0.38      77.2       0.0                          
    0:02:15  146368.4      0.38      77.2       0.0                          
    0:02:16  146216.7      0.38      77.2       0.0                          
    0:02:16  146064.3      0.38      77.2       0.0                          
    0:02:16  145910.3      0.38      77.2       0.0                          
    0:02:17  145784.0      0.38      77.2       0.0                          
    0:02:17  145777.6      0.38      77.2       0.0                          
    0:02:18  145770.1      0.38      77.2       0.0                          
    0:02:18  145768.5      0.38      77.2       0.0                          
    0:02:18  145766.9      0.38      77.2       0.0                          
    0:02:18  145747.2      0.38      77.2       0.0                          
    0:02:18  145745.7      0.38      77.2       0.0                          
    0:02:19  145743.8      0.38      77.2       0.0                          
    0:02:19  145740.3      0.38      77.1       0.0                          
    0:02:21  145740.3      0.38      77.1       0.0                          
    0:02:21  145724.6      0.39      77.6       0.0                          
    0:02:21  145724.6      0.39      77.6       0.0                          
    0:02:21  145724.6      0.39      77.6       0.0                          
    0:02:21  145724.6      0.39      77.6       0.0                          
    0:02:21  145724.6      0.39      77.6       0.0                          
    0:02:21  145724.6      0.39      77.6       0.0                          
    0:02:22  145732.4      0.38      77.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:22  145734.5      0.38      77.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:22  145735.0      0.38      77.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:22  145744.9      0.38      77.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:22  145744.9      0.38      77.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:22  145746.7      0.38      76.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:22  145748.0      0.38      76.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:22  145748.0      0.38      76.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:22  145753.4      0.38      76.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:22  145753.4      0.38      76.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:22  145755.8      0.38      76.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:23  145755.8      0.38      76.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:23  145758.2      0.38      76.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:23  145764.0      0.38      76.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:23  145765.9      0.38      76.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:23  145765.9      0.38      76.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:23  145768.5      0.38      76.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:23  145769.1      0.38      76.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:23  145772.3      0.38      76.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:23  145772.3      0.38      76.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:23  145772.8      0.38      76.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:23  145772.8      0.38      76.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:23  145772.8      0.38      76.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:23  145775.7      0.38      75.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:23  145777.8      0.38      76.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:24  145782.4      0.38      75.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:24  145785.0      0.38      75.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:24  145786.1      0.38      75.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:24  145787.1      0.38      75.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:24  145787.9      0.37      75.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:24  145789.5      0.37      75.8       0.0                          
    0:02:24  145790.1      0.37      75.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:24  145790.9      0.37      75.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:24  145799.9      0.37      75.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:24  145802.3      0.37      75.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:25  145809.0      0.37      75.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:25  145816.1      0.37      75.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:25  145821.5      0.37      75.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:25  145824.9      0.37      75.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:25  145830.0      0.37      75.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:25  145839.6      0.37      74.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:25  145847.0      0.37      74.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:25  145849.9      0.37      74.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:25  145851.8      0.37      74.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:25  145852.6      0.37      74.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:25  145855.5      0.37      74.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:25  145860.0      0.36      74.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:25  145869.6      0.36      74.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:25  145872.8      0.36      74.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:25  145875.7      0.36      74.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:25  145882.9      0.36      74.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  145887.2      0.36      74.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  145897.3      0.36      73.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:26  145900.5      0.36      73.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:26  145907.1      0.36      73.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:26  145910.8      0.36      73.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:26  145914.6      0.36      73.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:26  145918.3      0.36      73.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:26  145922.8      0.36      73.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:26  145927.1      0.36      73.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:26  145929.5      0.36      73.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  145935.8      0.36      73.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:26  145939.0      0.36      73.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:26  145940.9      0.36      73.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  145944.4      0.36      73.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:26  145946.2      0.36      73.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:27  145949.9      0.36      73.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:27  145951.3      0.36      72.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:27  145955.0      0.36      73.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:27  145955.8      0.36      73.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:27  145961.6      0.36      72.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:27  145968.6      0.36      72.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:27  145972.6      0.35      72.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:27  145979.5      0.35      72.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:27  145980.3      0.35      72.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:27  145981.3      0.35      72.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:27  145984.8      0.35      72.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:27  145990.1      0.35      72.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:27  145994.1      0.35      72.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:27  145999.4      0.35      72.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:27  146004.7      0.35      71.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:27  146008.7      0.35      71.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:27  146010.3      0.35      71.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  146011.9      0.35      71.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146015.4      0.35      71.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146017.8      0.35      71.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146021.8      0.35      71.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:28  146025.0      0.35      71.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146028.7      0.35      71.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  146034.5      0.35      71.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146040.1      0.35      71.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146042.8      0.35      71.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146046.0      0.35      71.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146047.0      0.35      70.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  146052.6      0.35      70.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146055.3      0.35      70.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146065.7      0.35      70.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:28  146071.5      0.35      70.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:29  146072.6      0.35      70.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:29  146075.2      0.34      70.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:29  146076.6      0.34      70.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:29  146080.8      0.34      70.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:29  146087.7      0.34      70.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:29  146092.0      0.34      70.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:29  146097.8      0.34      69.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:29  146099.7      0.34      69.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:29  146102.4      0.34      69.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:29  146110.1      0.34      69.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:29  146112.5      0.34      69.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:29  146115.1      0.34      69.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:29  146119.9      0.34      69.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:29  146124.4      0.34      69.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:29  146131.4      0.34      69.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:29  146133.2      0.34      69.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:29  146136.9      0.34      69.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:29  146138.3      0.34      69.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:29  146140.1      0.34      69.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:30  146141.2      0.34      69.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:30  146144.9      0.34      69.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:30  146146.8      0.34      69.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  146147.6      0.34      68.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  146150.0      0.34      68.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:30  146152.4      0.34      69.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:30  146151.6      0.34      69.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:30  146153.4      0.34      68.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:30  146154.2      0.34      68.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  146156.9      0.34      69.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  146158.5      0.34      68.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  146161.7      0.34      68.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:30  146161.7      0.34      68.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  146162.7      0.34      68.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1547 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 17768 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 03:28:21 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              63119.140499
Buf/Inv area:                     3158.749989
Noncombinational area:           83043.601123
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                146162.741621
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 03:28:27 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  41.9091 mW   (93%)
  Net Switching Power  =   3.1338 mW    (7%)
                         ---------
Total Dynamic Power    =  45.0429 mW  (100%)

Cell Leakage Power     =   3.0561 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.0590e+04          509.1358        1.4027e+06        4.2504e+04  (  88.37%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.3180e+03        2.6246e+03        1.6533e+06        5.5959e+03  (  11.63%)
--------------------------------------------------------------------------------------------------
Total          4.1908e+04 uW     3.1338e+03 uW     3.0561e+06 nW     4.8100e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 03:28:28 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[11].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out[1] (memory_b16_SIZE20_LOGSIZE5_18)
                                                          0.00       0.22 f
  path/genblk1[11].path/Mat_a_Mem/data_out[1] (seqMemory_b16_SIZE20_18)
                                                          0.00       0.22 f
  path/genblk1[11].path/path/in0[1] (mac_b16_g1_9)        0.00       0.22 f
  path/genblk1[11].path/path/mult_21/a[1] (mac_b16_g1_9_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[11].path/path/mult_21/U737/ZN (INV_X1)     0.04       0.26 r
  path/genblk1[11].path/path/mult_21/U600/Z (XOR2_X1)     0.11       0.36 r
  path/genblk1[11].path/path/mult_21/U903/ZN (OAI22_X1)
                                                          0.05       0.41 f
  path/genblk1[11].path/path/mult_21/U637/Z (XOR2_X1)     0.07       0.49 f
  path/genblk1[11].path/path/mult_21/U814/ZN (NAND2_X1)
                                                          0.04       0.53 r
  path/genblk1[11].path/path/mult_21/U816/ZN (NAND3_X1)
                                                          0.04       0.57 f
  path/genblk1[11].path/path/mult_21/U821/ZN (NAND2_X1)
                                                          0.03       0.60 r
  path/genblk1[11].path/path/mult_21/U822/ZN (NAND3_X1)
                                                          0.04       0.64 f
  path/genblk1[11].path/path/mult_21/U770/ZN (NAND2_X1)
                                                          0.04       0.67 r
  path/genblk1[11].path/path/mult_21/U603/ZN (NAND3_X1)
                                                          0.04       0.71 f
  path/genblk1[11].path/path/mult_21/U622/ZN (NAND2_X1)
                                                          0.04       0.75 r
  path/genblk1[11].path/path/mult_21/U625/ZN (NAND3_X1)
                                                          0.04       0.78 f
  path/genblk1[11].path/path/mult_21/U807/ZN (NAND2_X1)
                                                          0.04       0.82 r
  path/genblk1[11].path/path/mult_21/U810/ZN (NAND3_X1)
                                                          0.04       0.86 f
  path/genblk1[11].path/path/mult_21/U759/ZN (NAND2_X1)
                                                          0.03       0.89 r
  path/genblk1[11].path/path/mult_21/U760/ZN (NAND3_X1)
                                                          0.04       0.93 f
  path/genblk1[11].path/path/mult_21/U643/ZN (NAND2_X1)
                                                          0.03       0.96 r
  path/genblk1[11].path/path/mult_21/U645/ZN (NAND3_X1)
                                                          0.03       1.00 f
  path/genblk1[11].path/path/mult_21/U72/CO (FA_X1)       0.10       1.09 f
  path/genblk1[11].path/path/mult_21/U840/ZN (NAND2_X1)
                                                          0.04       1.13 r
  path/genblk1[11].path/path/mult_21/U674/ZN (NAND3_X1)
                                                          0.04       1.17 f
  path/genblk1[11].path/path/mult_21/U679/ZN (NAND2_X1)
                                                          0.04       1.21 r
  path/genblk1[11].path/path/mult_21/U598/ZN (NAND3_X1)
                                                          0.04       1.24 f
  path/genblk1[11].path/path/mult_21/U616/ZN (NAND2_X1)
                                                          0.04       1.28 r
  path/genblk1[11].path/path/mult_21/U619/ZN (NAND3_X1)
                                                          0.04       1.31 f
  path/genblk1[11].path/path/mult_21/U847/ZN (NAND2_X1)
                                                          0.03       1.34 r
  path/genblk1[11].path/path/mult_21/U849/ZN (NAND3_X1)
                                                          0.04       1.38 f
  path/genblk1[11].path/path/mult_21/U67/CO (FA_X1)       0.10       1.47 f
  path/genblk1[11].path/path/mult_21/U718/ZN (NAND2_X1)
                                                          0.04       1.51 r
  path/genblk1[11].path/path/mult_21/U651/ZN (NAND3_X1)
                                                          0.04       1.55 f
  path/genblk1[11].path/path/mult_21/U724/ZN (NAND2_X1)
                                                          0.03       1.58 r
  path/genblk1[11].path/path/mult_21/U727/ZN (NAND3_X1)
                                                          0.03       1.62 f
  path/genblk1[11].path/path/mult_21/U64/CO (FA_X1)       0.10       1.71 f
  path/genblk1[11].path/path/mult_21/U670/ZN (NAND2_X1)
                                                          0.04       1.75 r
  path/genblk1[11].path/path/mult_21/U632/ZN (NAND3_X1)
                                                          0.04       1.79 f
  path/genblk1[11].path/path/mult_21/U686/ZN (NAND2_X1)
                                                          0.03       1.83 r
  path/genblk1[11].path/path/mult_21/U613/ZN (NAND3_X1)
                                                          0.04       1.86 f
  path/genblk1[11].path/path/mult_21/U692/ZN (NAND2_X1)
                                                          0.04       1.90 r
  path/genblk1[11].path/path/mult_21/U550/ZN (NAND3_X1)
                                                          0.04       1.94 f
  path/genblk1[11].path/path/mult_21/U658/ZN (NAND2_X1)
                                                          0.04       1.98 r
  path/genblk1[11].path/path/mult_21/U635/ZN (NAND3_X1)
                                                          0.04       2.01 f
  path/genblk1[11].path/path/mult_21/U665/ZN (NAND2_X1)
                                                          0.04       2.05 r
  path/genblk1[11].path/path/mult_21/U666/ZN (NAND3_X1)
                                                          0.04       2.09 f
  path/genblk1[11].path/path/mult_21/U698/ZN (NAND2_X1)
                                                          0.03       2.12 r
  path/genblk1[11].path/path/mult_21/U634/ZN (NAND3_X1)
                                                          0.04       2.16 f
  path/genblk1[11].path/path/mult_21/U826/ZN (NAND2_X1)
                                                          0.04       2.19 r
  path/genblk1[11].path/path/mult_21/U823/ZN (NAND3_X1)
                                                          0.04       2.23 f
  path/genblk1[11].path/path/mult_21/U831/ZN (NAND2_X1)
                                                          0.04       2.27 r
  path/genblk1[11].path/path/mult_21/U829/ZN (NAND3_X1)
                                                          0.04       2.31 f
  path/genblk1[11].path/path/mult_21/U544/ZN (NAND2_X1)
                                                          0.04       2.35 r
  path/genblk1[11].path/path/mult_21/U589/ZN (NAND3_X1)
                                                          0.04       2.38 f
  path/genblk1[11].path/path/mult_21/U543/ZN (NAND2_X1)
                                                          0.04       2.42 r
  path/genblk1[11].path/path/mult_21/U631/ZN (NAND3_X1)
                                                          0.04       2.46 f
  path/genblk1[11].path/path/mult_21/U551/ZN (NAND2_X1)
                                                          0.03       2.49 r
  path/genblk1[11].path/path/mult_21/U552/ZN (NAND3_X1)
                                                          0.03       2.53 f
  path/genblk1[11].path/path/mult_21/U858/ZN (NAND2_X1)
                                                          0.03       2.55 r
  path/genblk1[11].path/path/mult_21/U782/ZN (AND3_X1)
                                                          0.05       2.60 r
  path/genblk1[11].path/path/mult_21/product[31] (mac_b16_g1_9_DW_mult_tc_0)
                                                          0.00       2.60 r
  path/genblk1[11].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       2.61 r
  data arrival time                                                  2.61

  clock clk (rise edge)                                   2.30       2.30
  clock network delay (ideal)                             0.00       2.30
  path/genblk1[11].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       2.30 r
  library setup time                                     -0.03       2.27
  data required time                                                 2.27
  --------------------------------------------------------------------------
  data required time                                                 2.27
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
