{\rtf1\adeflang1025\ansi\ansicpg1252\uc1\adeff42\deff0\stshfdbch31505\stshfloch31506\stshfhich31506\stshfbi31507\deflang1033\deflangfe1033\themelang1033\themelangfe0\themelangcs0{\fonttbl{\f0\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f1\fbidi \fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f1\fbidi \fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}{\f42\fbidi \fswiss\fcharset0\fprq2{\*\panose 020b0604030504040204}Tahoma;}{\flomajor\f31500\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\fdbmajor\f31501\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\fhimajor\f31502\fbidi \fswiss\fcharset0\fprq2{\*\panose 020f0302020204030204}Calibri Light;}
{\fbimajor\f31503\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\flominor\f31504\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\fdbminor\f31505\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\fhiminor\f31506\fbidi \fswiss\fcharset0\fprq2{\*\panose 020f0502020204030204}Calibri;}
{\fbiminor\f31507\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f47\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\f48\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}
{\f50\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\f51\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\f52\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\f53\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}
{\f54\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\f55\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\f57\fbidi \fswiss\fcharset238\fprq2 Arial CE;}{\f58\fbidi \fswiss\fcharset204\fprq2 Arial Cyr;}
{\f60\fbidi \fswiss\fcharset161\fprq2 Arial Greek;}{\f61\fbidi \fswiss\fcharset162\fprq2 Arial Tur;}{\f62\fbidi \fswiss\fcharset177\fprq2 Arial (Hebrew);}{\f63\fbidi \fswiss\fcharset178\fprq2 Arial (Arabic);}
{\f64\fbidi \fswiss\fcharset186\fprq2 Arial Baltic;}{\f65\fbidi \fswiss\fcharset163\fprq2 Arial (Vietnamese);}{\f57\fbidi \fswiss\fcharset238\fprq2 Arial CE;}{\f58\fbidi \fswiss\fcharset204\fprq2 Arial Cyr;}
{\f60\fbidi \fswiss\fcharset161\fprq2 Arial Greek;}{\f61\fbidi \fswiss\fcharset162\fprq2 Arial Tur;}{\f62\fbidi \fswiss\fcharset177\fprq2 Arial (Hebrew);}{\f63\fbidi \fswiss\fcharset178\fprq2 Arial (Arabic);}
{\f64\fbidi \fswiss\fcharset186\fprq2 Arial Baltic;}{\f65\fbidi \fswiss\fcharset163\fprq2 Arial (Vietnamese);}{\f467\fbidi \fswiss\fcharset238\fprq2 Tahoma CE;}{\f468\fbidi \fswiss\fcharset204\fprq2 Tahoma Cyr;}
{\f470\fbidi \fswiss\fcharset161\fprq2 Tahoma Greek;}{\f471\fbidi \fswiss\fcharset162\fprq2 Tahoma Tur;}{\f472\fbidi \fswiss\fcharset177\fprq2 Tahoma (Hebrew);}{\f473\fbidi \fswiss\fcharset178\fprq2 Tahoma (Arabic);}
{\f474\fbidi \fswiss\fcharset186\fprq2 Tahoma Baltic;}{\f475\fbidi \fswiss\fcharset163\fprq2 Tahoma (Vietnamese);}{\f476\fbidi \fswiss\fcharset222\fprq2 Tahoma (Thai);}{\flomajor\f31508\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}
{\flomajor\f31509\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\flomajor\f31511\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\flomajor\f31512\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}
{\flomajor\f31513\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\flomajor\f31514\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\flomajor\f31515\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}
{\flomajor\f31516\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\fdbmajor\f31518\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\fdbmajor\f31519\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}
{\fdbmajor\f31521\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\fdbmajor\f31522\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\fdbmajor\f31523\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\fdbmajor\f31524\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\fdbmajor\f31525\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\fdbmajor\f31526\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}
{\fhimajor\f31528\fbidi \fswiss\fcharset238\fprq2 Calibri Light CE;}{\fhimajor\f31529\fbidi \fswiss\fcharset204\fprq2 Calibri Light Cyr;}{\fhimajor\f31531\fbidi \fswiss\fcharset161\fprq2 Calibri Light Greek;}
{\fhimajor\f31532\fbidi \fswiss\fcharset162\fprq2 Calibri Light Tur;}{\fhimajor\f31533\fbidi \fswiss\fcharset177\fprq2 Calibri Light (Hebrew);}{\fhimajor\f31534\fbidi \fswiss\fcharset178\fprq2 Calibri Light (Arabic);}
{\fhimajor\f31535\fbidi \fswiss\fcharset186\fprq2 Calibri Light Baltic;}{\fhimajor\f31536\fbidi \fswiss\fcharset163\fprq2 Calibri Light (Vietnamese);}{\fbimajor\f31538\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}
{\fbimajor\f31539\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\fbimajor\f31541\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\fbimajor\f31542\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}
{\fbimajor\f31543\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\fbimajor\f31544\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\fbimajor\f31545\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}
{\fbimajor\f31546\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\flominor\f31548\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\flominor\f31549\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}
{\flominor\f31551\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\flominor\f31552\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\flominor\f31553\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\flominor\f31554\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\flominor\f31555\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\flominor\f31556\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}
{\fdbminor\f31558\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\fdbminor\f31559\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\fdbminor\f31561\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}
{\fdbminor\f31562\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\fdbminor\f31563\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\fdbminor\f31564\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}
{\fdbminor\f31565\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\fdbminor\f31566\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\fhiminor\f31568\fbidi \fswiss\fcharset238\fprq2 Calibri CE;}
{\fhiminor\f31569\fbidi \fswiss\fcharset204\fprq2 Calibri Cyr;}{\fhiminor\f31571\fbidi \fswiss\fcharset161\fprq2 Calibri Greek;}{\fhiminor\f31572\fbidi \fswiss\fcharset162\fprq2 Calibri Tur;}
{\fhiminor\f31573\fbidi \fswiss\fcharset177\fprq2 Calibri (Hebrew);}{\fhiminor\f31574\fbidi \fswiss\fcharset178\fprq2 Calibri (Arabic);}{\fhiminor\f31575\fbidi \fswiss\fcharset186\fprq2 Calibri Baltic;}
{\fhiminor\f31576\fbidi \fswiss\fcharset163\fprq2 Calibri (Vietnamese);}{\fbiminor\f31578\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\fbiminor\f31579\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}
{\fbiminor\f31581\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\fbiminor\f31582\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\fbiminor\f31583\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\fbiminor\f31584\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\fbiminor\f31585\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\fbiminor\f31586\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}}
{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;
\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;}{\*\defchp \fs22\loch\af31506\hich\af31506\dbch\af31505 }{\*\defpap \ql \li0\ri0\sa160\sl259\slmult1
\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 }\noqfpromote {\stylesheet{\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1024\langfe1024\loch\f42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 \snext0 \sqformat \spriority0 Normal;}{\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1024\langfe1024\kerning28\loch\f1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 \sbasedon0 \snext0 \slink15 \sqformat heading 1;}{
\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\rin0\lin0\itap0 \rtlch\fcs1 \ab\ai\af1\afs24\alang1025 \ltrch\fcs0 \b\i\fs24\lang1024\langfe1024\loch\f1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 
\sbasedon0 \snext0 \slink16 \sqformat heading 2;}{\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1024\langfe1024\loch\f1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 \sbasedon0 \snext0 \slink17 \sqformat heading 3;}{\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\fs24\lang1024\langfe1024\loch\f1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 \sbasedon0 \snext0 \slink18 \sqformat heading 4;}{
\s5\ql \li0\ri0\sb240\sa60\widctlpar\wrapdefault\faauto\outlinelevel4\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs22\alang1025 \ltrch\fcs0 \fs22\lang1024\langfe1024\loch\f1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 
\sbasedon0 \snext0 \slink19 \sqformat heading 5;}{\s6\ql \li0\ri0\sb240\sa60\widctlpar\wrapdefault\faauto\outlinelevel5\rin0\lin0\itap0 \rtlch\fcs1 \ai\af42\afs22\alang1025 \ltrch\fcs0 
\i\fs22\lang1024\langfe1024\loch\f42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 \sbasedon0 \snext0 \slink20 \sqformat heading 6;}{\s7\ql \li0\ri0\sb240\sa60\widctlpar\wrapdefault\faauto\outlinelevel6\rin0\lin0\itap0 \rtlch\fcs1 
\af1\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\f1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 \sbasedon0 \snext0 \slink21 \sqformat heading 7;}{
\s8\ql \li0\ri0\sb240\sa60\widctlpar\wrapdefault\faauto\outlinelevel7\rin0\lin0\itap0 \rtlch\fcs1 \ai\af1\afs20\alang1025 \ltrch\fcs0 \i\fs20\lang1024\langfe1024\loch\f1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 
\sbasedon0 \snext0 \slink22 \sqformat heading 8;}{\s9\ql \li0\ri0\sb240\sa60\widctlpar\wrapdefault\faauto\outlinelevel8\rin0\lin0\itap0 \rtlch\fcs1 \ab\ai\af1\afs18\alang1025 \ltrch\fcs0 
\b\i\fs18\lang1024\langfe1024\loch\f1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 \sbasedon0 \snext0 \slink23 \sqformat heading 9;}{\*\cs10 \additive Default Paragraph Font;}{\*
\ts11\tsrowd\trftsWidthB3\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\trcbpat1\trcfpat1\tblind0\tblindtype3\tsvertalt\tsbrdrt\tsbrdrl\tsbrdrb\tsbrdrr\tsbrdrdgl\tsbrdrdgr\tsbrdrh\tsbrdrv \ql \li0\ri0\sa160\sl259\slmult1
\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\f31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 \snext11 \ssemihidden \sunhideused 
Normal Table;}{\*\cs15 \additive \rtlch\fcs1 \ab\af31503\afs32 \ltrch\fcs0 \b\fs32\lang1024\langfe1024\kerning32\loch\f31502\hich\af31502\dbch\af31501\noproof \sbasedon10 \slink1 \slocked \spriority9 Heading 1 Char;}{\*\cs16 \additive \rtlch\fcs1 
\ab\ai\af31503\afs28 \ltrch\fcs0 \b\i\fs28\lang1024\langfe1024\loch\f31502\hich\af31502\dbch\af31501\noproof \sbasedon10 \slink2 \slocked \ssemihidden \spriority9 Heading 2 Char;}{\*\cs17 \additive \rtlch\fcs1 \ab\af31503\afs26 \ltrch\fcs0 
\b\fs26\lang1024\langfe1024\loch\f31502\hich\af31502\dbch\af31501\noproof \sbasedon10 \slink3 \slocked \ssemihidden \spriority9 Heading 3 Char;}{\*\cs18 \additive \rtlch\fcs1 \ab\af0\afs28 \ltrch\fcs0 \b\fs28\lang1024\langfe1024\noproof 
\sbasedon10 \slink4 \slocked \ssemihidden \spriority9 Heading 4 Char;}{\*\cs19 \additive \rtlch\fcs1 \ab\ai\af0\afs26 \ltrch\fcs0 \b\i\fs26\lang1024\langfe1024\noproof \sbasedon10 \slink5 \slocked \ssemihidden \spriority9 Heading 5 Char;}{\*\cs20 
\additive \rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\lang1024\langfe1024\noproof \sbasedon10 \slink6 \slocked \ssemihidden \spriority9 Heading 6 Char;}{\*\cs21 \additive \rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\lang1024\langfe1024\noproof 
\sbasedon10 \slink7 \slocked \ssemihidden \spriority9 Heading 7 Char;}{\*\cs22 \additive \rtlch\fcs1 \ai\af0\afs24 \ltrch\fcs0 \i\fs24\lang1024\langfe1024\noproof \sbasedon10 \slink8 \slocked \ssemihidden \spriority9 Heading 8 Char;}{\*\cs23 \additive 
\rtlch\fcs1 \af31503 \ltrch\fcs0 \lang1024\langfe1024\loch\f31502\hich\af31502\dbch\af31501\noproof \sbasedon10 \slink9 \slocked \ssemihidden \spriority9 Heading 9 Char;}{\s24\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 
\af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\f42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 \sbasedon0 \snext24 \slink25 footnote text;}{\*\cs25 \additive \rtlch\fcs1 \af42\afs20 \ltrch\fcs0 
\f42\fs20\lang1024\langfe1024\noproof \sbasedon10 \slink24 \slocked \ssemihidden Footnote Text Char;}{\*\cs26 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \super \sbasedon10 footnote reference;}{\s27\ql \li0\ri0\widctlpar
\tqc\tx4153\tqr\tx8306\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\f42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 \sbasedon0 \snext27 \slink28 header;}{\*\cs28 
\additive \rtlch\fcs1 \af42\afs20 \ltrch\fcs0 \f42\fs20\lang1024\langfe1024\noproof \sbasedon10 \slink27 \slocked \ssemihidden Header Char;}{\s29\ql \li0\ri0\widctlpar\tqc\tx4153\tqr\tx8306\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 
\af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\f42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 \sbasedon0 \snext29 \slink30 footer;}{\*\cs30 \additive \rtlch\fcs1 \af42\afs20 \ltrch\fcs0 
\f42\fs20\lang1024\langfe1024\noproof \sbasedon10 \slink29 \slocked \ssemihidden Footer Char;}}{\*\pgptbl {\pgp\ipgp0\itap0\li0\ri0\sb0\sa0}}{\*\rsidtbl \rsid7758403\rsid12084022}{\mmathPr\mmathFont34\mbrkBin0\mbrkBinSub0\msmallFrac0\mdispDef1\mlMargin0
\mrMargin0\mdefJc1\mwrapIndent1440\mintLim0\mnaryLim1}{\info{\title Main_Body}{\subject ECU BIT, Health, and Arbitration}{\author Shah, Sunil}{\operator Cottle, Rick (CS CoE)}{\creatim\yr2017\mo6\dy20}{\revtim\yr2018\mo7\dy11\hr16\min40}{\version2}
{\edmins1}{\nofpages15}{\nofwords6220}{\nofchars35455}{\nofcharsws41592}{\vern25}}{\*\xmlnstbl {\xmlns1 http://schemas.microsoft.com/office/word/2003/wordml}}\paperw12240\paperh15840\margl1440\margr1440\margt1440\margb1440\gutter0\ltrsect 
\widowctrl\ftnbj\aenddoc\trackmoves0\trackformatting1\donotembedsysfont0\relyonvml0\donotembedlingdata1\grfdocevents0\validatexml0\showplaceholdtext0\ignoremixedcontent0\saveinvalidxml0\showxmlerrors0\horzdoc\dghspace120\dgvspace120\dghorigin1701
\dgvorigin1984\dghshow0\dgvshow3\jcompress\viewkind1\viewscale100\rsidroot12084022 \fet0{\*\wgrffmtfilter 2450}\ilfomacatclnup0\ltrpar \sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\*\pnseclvl1\pnucrm\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl2
\pnucltr\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl3\pndec\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl4\pnlcltr\pnstart1\pnindent720\pnhang {\pntxta )}}{\*\pnseclvl5\pndec\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl6
\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl7\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl8\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl9\pnlcrm\pnstart1\pnindent720\pnhang 
{\pntxtb (}{\pntxta )}}\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af42\afs24 \ltrch\fcs0 \fs24\noproof0\insrsid7758403 
\par }\pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1024\langfe1024\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1 ECU BIT, Health, and Arbitration
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\rin0\lin0\itap0 \rtlch\fcs1 \ab\ai\af1\afs24\alang1025 \ltrch\fcs0 
\b\i\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.1 Power up and ECU BIT
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.1.1 Input
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 None
\par \hich\af42\dbch\af31505\loch\f42 [SELECTED PCU RESET]
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.1.2 Output
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 [ECU LEVEL 1 FAULT]
\par \hich\af42\dbch\af31505\loch\f42 [ECU LEVEL 2 FAULT]
\par \hich\af42\dbch\af31505\loch\f42 [ECU LEVEL 3 FAULT]
\par \hich\af42\dbch\af31505\loch\f42 [ECU LEVEL 4 FAULT]
\par \hich\af42\dbch\af31505\loch\f42 [ECU LEVEL 5 FAULT]
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.1.3 Cold Boot BIT
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 Cold boot BIT is performed immediately after the application of power to the ECU or a processor reset when the engine is not operating.  In this condition, active assertion of engine control is no
\hich\af42\dbch\af31505\loch\f42 
t critical.  Cold boot BIT verifies as many signals, devices, and control functions as possible before engine control is asserted.  There are three general categories: Cold Boot ECU BIT (typically called "cold boot"), application software inputs and outpu
\hich\af42\dbch\af31505\loch\f42 t\hich\af42\dbch\af31505\loch\f42 s on/off BIT (Cold Boot I/O BIT), and overspeed initiated BIT (ECU Overspeed BIT).  The overspeed initiated BIT is described in Section \{\{OESD_58\}\}
 of the Overspeed and Engine Shutdown module.  After the BITs are complete, the channel in control is select\hich\af42\dbch\af31505\loch\f42 e\hich\af42\dbch\af31505\loch\f42 d.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall complete the entire cold boot BIT within <<cldbt_cmp_tm>> during ECU power-up.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.1.3.1 Cold Boot ECU BIT
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 A suite of BIT tests sufficient to evaluate capability of the ECU prior to asserting engine control in support of RM\hich\af42\dbch\af31505\loch\f42 SS requirements shall be run at cold boot.\~
\hich\af42\dbch\af31505\loch\f42  This will minimize the exposure of latent failures to one flight and reduce the overall failure rates
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 
The outputs in Table 12-562 shall be tested by being commanded off via normal driver commands and independent\hich\af42\dbch\af31505\loch\f42  means via the master kill command during cold boot ECU BIT.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-562. Cold Boot ECU BIT.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.1.3.2 Cold Boot I/O BIT
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 During a cold boot, each ECU shall activate the outputs listed in Table 12-563 in order to perform both powered and unpowered checks of \hich\af42\dbch\af31505\loch\f42 these outputs.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-563. Cold Boot I/O BIT.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall test both ECU channels during cold boot I/O BIT by:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 
(a) Performing cold boot I/O BIT on the inputs and powered outputs from one ECU channel and performing cold boot I/O BIT on \hich\af42\dbch\af31505\loch\f42 the inputs and unpowered outputs from the other ECU channel.
\par \hich\af42\dbch\af31505\loch\f42 (b) Repeat Step (a) from the ECU channel that did not complete cold boot I/O BIT on its powered outputs in Step (a).
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.1.3.3 Cold Boot Overspeed BIT
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 A suite of BIT tests sufficient to evaluate ca\hich\af42\dbch\af31505\loch\f42 
pability of the overspeed protection system in support of the overspeed system fault coverage requirements of the system reliability section will be run at cold boot.
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.1.4 Warm Boot BIT
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 
Warm boot will be conducted when the engine is running.  Warm boot BIT is performed immediately after the application of power to the ECU or immediately after the ECU experiences a reset when the engine is operating.  The ECU will run a suite of BIT tests
\hich\af42\dbch\af31505\loch\f42  \hich\af42\dbch\af31505\loch\f42 
during operation sufficient to evaluate the capability of the ECU in support of the fault coverage requirements of the system reliability section.  Assertion of engine control is critical within this condition.  After warm boot BIT is complete, one engine
\hich\af42\dbch\af31505\loch\f42  \hich\af42\dbch\af31505\loch\f42 ECU channel will be the channel in control, and the other ECU channel will be the channel not in control.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall complete the entire warm boot BIT within <<wrmbt_cmp_tm>>.
\par \hich\af42\dbch\af31505\loch\f42 A minimal suite of BIT tests sufficient to evaluate capabil\hich\af42\dbch\af31505\loch\f42 ity of the ECU prior to asserting engine control in support of RMSS requirements will be run at warm boot.
\par \hich\af42\dbch\af31505\loch\f42 If N2 is greater than <<eng_run_flag_thrshld>> at ECU power-up, the ECU shall start a Warm Boot.
\par \hich\af42\dbch\af31505\loch\f42 If N2 or N1 is greater than <<eng_run_flag_thrshld>>\hich\af42\dbch\af31505\loch\f42  at ECU power-up, the ECU shall start a Warm Boot.
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.1.5 Fault and Auto Reset
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The engine control system shall attempt to reset all faults when [SELECTED PCU RESET] is true.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall attempt to reset faults on ECU power-up.
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.1.6 ECU \hich\af1\dbch\af31505\loch\f1 BIT
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 
Some ECU BIT runs on cold boot, some on warm boot, some continuously, and some in the background.  The control system will detect faults internal to the ECU and classify them from Level 1 to Level 5.  Level 1 faults are faults that have no impact on op
\hich\af42\dbch\af31505\loch\f42 
eration.  Level 2 faults are where the ECU is capable of controlling the engine but has lost some BIT that can lead to increased likelihood of a Level 5 event occurring.  A Level 3 fault is where the ECU is capable of controlling the engine but may occasi
\hich\af42\dbch\af31505\loch\f42 o\hich\af42\dbch\af31505\loch\f42 
nally take a disruptive action such as CPU reset to accommodate a fault.  Level 4 faults are where the ECU is capable of controlling the engine but individual ECU functions may be lost.  Level 5 faults are faults that result in the ECU not being able to c
\hich\af42\dbch\af31505\loch\f42 o\hich\af42\dbch\af31505\loch\f42 ntrol the engine.
\par \hich\af42\dbch\af31505\loch\f42 
The ECU will run a suite of BIT tests during operation sufficient to evaluate the capability of the control system in support of the fault coverage requirements of the system reliability section to reduce overall failure rates
\par \hich\af42\dbch\af31505\loch\f42 The control\hich\af42\dbch\af31505\loch\f42  system shall set [ECU LEVEL 1 FAULT] to TRUE if internal ECU faults are present that have no impact on ECU operation.
\par \hich\af42\dbch\af31505\loch\f42 The control system shall set [ECU LEVEL 2 FAULT] to TRUE if internal ECU faults are present where the ECU is capable of controlling the e\hich\af42\dbch\af31505\loch\f42 
ngine but has experienced a failure that results in increased likelihood of a Level 5 event occurring (typically, loss of a protective feature that prevents certain failures from becoming Level 5 events).
\par \hich\af42\dbch\af31505\loch\f42 The control system shall set [ECU LEVEL 3 FAULT] to\hich\af42\dbch\af31505\loch\f42 
 TRUE if internal ECU faults are present where the ECU is capable of controlling the engine but can take a disruptive action (such as CPU reset) to accommodate a fault.
\par \hich\af42\dbch\af31505\loch\f42 The control system shall set [ECU LEVEL 4 FAULT] to TRUE if internal ECU faults are pre\hich\af42\dbch\af31505\loch\f42 sent where the ECU is capable of controlling the engine but individual ECU functions may be lost.

\par \hich\af42\dbch\af31505\loch\f42 The control system shall set [ECU LEVEL 5 FAULT] to TRUE if internal ECU faults are present that result in the ECU not being able to control the engine (indic\hich\af42\dbch\af31505\loch\f42 
ated by Degrade Mode 3 or master kill set true).
\par \hich\af42\dbch\af31505\loch\f42 Upon detection of [ECU LEVEL 5 FAULT], the following outputs shall be commanded off via normal shutoff means:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  All torque motor drivers
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  All high side drivers, except for overspeed shutoff
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  All low sid\hich\af42\dbch\af31505\loch\f42 e drivers
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  All data bus communications
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 
Upon detection of [ECU LEVEL 5 FAULT], the following outputs shall be commanded off via normal shutoff means:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  All torque motor drivers
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  All high side drivers
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  All low side drivers
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  All data bus communicatio\hich\af42\dbch\af31505\loch\f42 ns
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.1.6.1 Stop Check Active
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 Stop Check is performed at the end of a flight to check for faults.
\par \hich\af42\dbch\af31505\loch\f42 Stop Check shall be activated when the engine is at the end of a shutdown, near roll-down, while on ground.
\par \hich\af42\dbch\af31505\loch\f42 During Stop Check, each ECU shall test the outputs in Table 12-564 in order to perform both on/off checks.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-564. Stop Check.
\par \hich\af42\dbch\af31505\loch\f42 The control system shall deactivate the Stop Check when the output check has completed.
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\rin0\lin0\itap0 \rtlch\fcs1 \ab\ai\af1\afs24\alang1025 \ltrch\fcs0 
\b\i\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.2 Master Kill
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.2.1 Inputs
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL METERING VALVE TORQUE MOTOR OUTPUT DRIVER FAILED]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL PROPELLER PITCH CONTROLLER OUTPUT DRIVER FAILED]
\par \hich\af42\dbch\af31505\loch\f42 [SELECTED CHANNEL ID]
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid12084022 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid12084022 \hich\af42\dbch\af31505\loch\f42 [WOW]
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.2.2 Outputs
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL MASTER KILL COMMAND]
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.2.3 Master Kill Command
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The control system will provide cap\hich\af42\dbch\af31505\loch\f42 
ability for the Application Software to disable the PCC driver outputs with a single command.  This function is also known as the software master kill command.  Master kill activates the independent shutoff means for all outputs so equipped.
\par \hich\af42\dbch\af31505\loch\f42 If any of the \hich\af42\dbch\af31505\loch\f42 
conditions in Table 12-465 are detected, the channel in control shall set [LOCAL CHANNEL MASTER KILL COMMAND] to true if the cross-channel master kill is not already commanded, the cross-channel is not in Degrade Mode 3, and the local channel bus is healt
\hich\af42\dbch\af31505\loch\f42 h\hich\af42\dbch\af31505\loch\f42 y.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-465.  Master Kill CIC Conditions.
\par \hich\af42\dbch\af31505\loch\f42 If any of the conditions in Table 12-466 are detected, the channel not in control shall set [LOCAL CHANNEL MASTER KILL COMMAND] to true if the cross-channel master kill is not already commanded.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-466. M\hich\af42\dbch\af31505\loch\f42 aster Kill CNIC Conditions.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall command all of the outputs in Table 12-467 off via normal means when [LOCAL CHANNEL MASTER KILL COMMAND] is true.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-467.  Master Kill Drivers and Torque Motors
\par \hich\af42\dbch\af31505\loch\f42 All drivers equipped with an \hich\af42\dbch\af31505\loch\f42 
independent shutoff means (torque motor drivers and high side drivers, except for overspeed shutoff and low side drivers) shall be commanded off via the independent shutoff means when [LOCAL CHANNEL MASTER KILL COMMAND] is true.
\par \hich\af42\dbch\af31505\loch\f42 All drivers equipped with a\hich\af42\dbch\af31505\loch\f42 
n independent shutoff means (torque motor drivers, high side drivers, and low side drivers) shall be commanded off via the independent shutoff means when [LOCAL CHANNEL MASTER KILL COMMAND] is true.
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL MASTER KILL COMMAND] alone shall neither i\hich\af42\dbch\af31505\loch\f42 nterrupt cross-channel communication, cross-engine communication, or CPU operation, nor cause a reboot.
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL MASTER KILL COMMAND] shall be latched until the underlying faults have cleared and an auto-reset occurs or the Stop Check is active.
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\rin0\lin0\itap0 \rtlch\fcs1 \ab\ai\af1\afs24\alang1025 \ltrch\fcs0 
\b\i\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.3 \hich\af1\dbch\af31505\loch\f1 Channel Health
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.3.1 Local-Channel Health
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 
Health scores are used to assess the overall health of a channel in single and multiple fault conditions.  Individual and multiple related faults are assigned to 1 of 10 health score categories.  The various health\hich\af42\dbch\af31505\loch\f42 
 score categories each have an assigned weighting factor and the overall health score is a rollup of the scores of each category.  This information is used in determining which channel should be in control.
\par \hich\af42\dbch\af31505\loch\f42 There shall be <<num_ch_hlth_lvls>> health score \hich\af42\dbch\af31505\loch\f42 levels, each with a set of fault conditions based on their severity.
\par \hich\af42\dbch\af31505\loch\f42 Each ECU channel shall calculate health level scores based on confirmed fault conditions detected within the channel and their associated health level.
\par \hich\af42\dbch\af31505\loch\f42 Each ECU channel shall calcula\hich\af42\dbch\af31505\loch\f42 te a channel health score by summing each level's health score.
\par \hich\af42\dbch\af31505\loch\f42 Each ECU channel shall calculate the health level score for Level 1 through Level 6 by multiplying the weighting factor by the number of faults that exist at that level.
\par \hich\af42\dbch\af31505\loch\f42 Each ECU channel shall\hich\af42\dbch\af31505\loch\f42  calculate the health level score for Level 7 through Level 10 as the level weighting factor if one or more faults from that level exist.
\par \hich\af42\dbch\af31505\loch\f42 The signals listed referenced in the following requirements shall be local channel faults unless explicitly defined as\hich\af42\dbch\af31505\loch\f42  overall or difference signals:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_51
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_118
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_120
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_122
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_124
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_126
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_128
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_130
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_132
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_134
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 
The signals listed referenced in the following requirements shall be local channel faults unless explicit\hich\af42\dbch\af31505\loch\f42 ly defined as overall or difference signals:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_139
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_418
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_140
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_141
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_142
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_143
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_144
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_145
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_146
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_436
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The engine control system shall set Health Score Level 1, defined as the loss of all source
\hich\af42\dbch\af31505\loch\f42 s of a static signal after a valid reading has been obtained with no effect on this flight, with a Weighting Factor of <<ch_hlth_lvl_1_wf>> when any condition with a channel health level of 1 in Table 12-77 are present.

\par \hich\af42\dbch\af31505\loch\f42 Table 12-77.  Level 1 Channel Health\hich\af42\dbch\af31505\loch\f42  Conditions.
\par \hich\af42\dbch\af31505\loch\f42 
The engine control system shall set Health Score Level 1, defined as the loss of all sources of a static signal after a valid reading has been obtained or loss of a redundant system with no effect on this flight, with a Weighting Factor of <<c
\hich\af42\dbch\af31505\loch\f42 h_hlth_lvl_1_wf>> when any condition with a channel health level of 1 in Table 12-419 are present.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-419.  Level 1 Channel Health Conditions.
\par \hich\af42\dbch\af31505\loch\f42 
The engine control system shall set Health Score Level 2, defined as the loss of a single source of a redundant signal and a reduction in functional reliability, with a Weighting Factor of <<ch_hlth_lvl_2_wf>> when any of the conditions with a channel hea
\hich\af42\dbch\af31505\loch\f42 l\hich\af42\dbch\af31505\loch\f42 th level of 2 in Table 12-420 are present.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-420.  Level 2 Channel Health Conditions.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall set Health Score Level 2, defined as the loss of a single source of a redundant signal and a reduction in functional reliability, w\hich\af42\dbch\af31505\loch\f42 
ith a Weighting Factor of <<ch_hlth_lvl_2_wf>> when any of the conditions with a channel health level of 2 in Table 12-421 are present.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-421.  Level 2 Channel Health Conditions.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall set Health Score Level 3, defined as t\hich\af42\dbch\af31505\loch\f42 
he loss of a function not related to engine control that is not included at Level 5 or Level 6, with a Weighting Factor of <<ch_hlth_lvl_3_wf>> when any of the conditions with a channel health level of 3 in Table 12-422 are present.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-422.  Level 3 \hich\af42\dbch\af31505\loch\f42 Channel Health Conditions.
\par \hich\af42\dbch\af31505\loch\f42 
The engine control system shall set Health Score Level 3, defined as the loss of a function not critical to engine control that is not included at Level 5 or Level 6, with a Weighting Factor of <<ch_hlth_lvl_3_wf>> when any of th
\hich\af42\dbch\af31505\loch\f42 e conditions with a channel health level of 3 in Table 12-423 are present.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-423.  Level 3 Channel Health Conditions.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall set Health Score Level 4, defined as the loss of an engine control protective function, with a Weig\hich\af42\dbch\af31505\loch\f42 
hting Factor of <<ch_hlth_lvl_4_wf>> when any of the conditions with a channel health level of 4 in Table 12-424 are present.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-424.  Level 4 Channel Health Conditions.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall set Health Score Level 4, defined as the loss of\hich\af42\dbch\af31505\loch\f42 
 EGT, with a Weighting Factor of <<ch_hlth_lvl_4_wf>> when any of the conditions with a channel health level of 4 in Table 12-425 are present.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-425.  Level 4 Channel Health Conditions.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall set Health Score Level 5, defin\hich\af42\dbch\af31505\loch\f42 
ed as the loss of an engine control or monitoring function that is not included at Level 3 or Level 6, with a Weighting Factor of <<ch_hlth_lvl_5_wf>> when any of the conditions with a channel health level of 5 in Table 12-426 are present.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-426.  L\hich\af42\dbch\af31505\loch\f42 evel 5 Channel Health Conditions.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall set Health Score Level 5, defined as the loss of TT2 sensor or PS sensor, with a Weighting Factor of <<ch_hlth_lvl_5_wf>> when any of the conditions with a channel health level of 5 in Table
\hich\af42\dbch\af31505\loch\f42  12-427 are present.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-427.  Level 5 Channel Health Conditions.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall set Health Score Level 6, defined as the loss of an engine control or monitoring function where some other undetected failure would result in an IFSD/LOT\hich\af42\dbch\af31505\loch\f42 
C so this would inhibit a subsequent ground start or cause an inability to feather the propeller, with a Weighting Factor of <<ch_hlth_lvl_6_wf>> when any of the conditions with a channel health level of 6 in Table 12-428 are present.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-428.  Level \hich\af42\dbch\af31505\loch\f42 6 Channel Health Conditions.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall set Health Score Level 6, defined as the loss of PLA, with a Weighting Factor of <<ch_hlth_lvl_6_wf>> when any of the conditions with a channel health level of 6 in Table 12-429 are present.

\par \hich\af42\dbch\af31505\loch\f42 Tabl\hich\af42\dbch\af31505\loch\f42 e 12-429.  Level 6 Channel Health Conditions.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall set Health Score Level 7, defined as the loss of reverse power function that does not include risk of inadvertent deployment, with a Weighting Factor of <<ch_hlth_lvl_7_wf>> when
\hich\af42\dbch\af31505\loch\f42  any of the conditions with a channel health level of 7 in Table 12-430 are present.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-430.  Level 7 Channel Health Conditions.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall set Health Score Level 7, defined as a non-critical ECU failure, with a Weighting Factor \hich\af42\dbch\af31505\loch\f42 
of <<ch_hlth_lvl_7_wf>> when any of the conditions with a channel health level of 7 in Table 12-431 are present.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-431.  Level 7 Channel Health Conditions.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall set Health Score Level 8, defined as the loss of enough funct\hich\af42\dbch\af31505\loch\f42 
ionality to require reversion to non-dispatchable Degrade Mode 1, with a Weighting Factor of <<ch_hlth_lvl_8_wf>> when any of the conditions with a channel health level of 8 in Table 12-432 are present.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-432.  Level 8 Channel Health Conditions.
\par \hich\af42\dbch\af31505\loch\f42 The\hich\af42\dbch\af31505\loch\f42 
 engine control system shall set Health Score Level 8, defined as the loss of P3 sensor, with a Weighting Factor of <<ch_hlth_lvl_8_wf>> when any of the conditions with a channel health level of 8 in Table 12-433 are present.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-433.  Level 8 Channel\hich\af42\dbch\af31505\loch\f42  Health Conditions.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall set Health Score Level 9, defined as the loss of enough functionality to require reversion to fixed idle power, with a Weighting Factor of <<ch_hlth_lvl_9_wf>> when any of
\hich\af42\dbch\af31505\loch\f42  the conditions with a channel health level of 9 in Table 12-434 are present.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-434.  Level 9 Channel Health Conditions.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall set Health Score Level 9, defined as the loss of N1 or N2 requiring reversion to MIEC Mode, with\hich\af42\dbch\af31505\loch\f42 
 a Weighting Factor of <<ch_hlth_lvl_9_wf>> when any of the conditions with a channel health level of 9 in Table 12-435 are present.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-435.  Level 9 Channel Health Conditions.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall set Health Score Level 10, defined as the\hich\af42\dbch\af31505\loch\f42 
 loss of enough functionality to require an engine shutdown for Degrade Mode 3, with a Weighting Factor of <<ch_hlth_lvl_10_wf>> when any of the conditions with a channel health level of 10 in Table 12-437 are present.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-437.  Level 10 Channel Healt\hich\af42\dbch\af31505\loch\f42 h Conditions.
\par \hich\af42\dbch\af31505\loch\f42 
The engine control system shall set Health Score Level 10, defined as the loss of enough functionality to require an engine shutdown for Degrade Mode 3, with a Weighting Factor of <<ch_hlth_lvl_10_wf>> when any of the conditions with a channe
\hich\af42\dbch\af31505\loch\f42 l health level of 10 in Table 12-438 are present.
\par \hich\af42\dbch\af31505\loch\f42 Table 12-438 Level.  10 Channel Health Conditions.
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\rin0\lin0\itap0 \rtlch\fcs1 \ab\ai\af1\afs24\alang1025 \ltrch\fcs0 
\b\i\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.4 Arbitration
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 Channel Arbitration determines which channel should be the CIC of the engine at any time.  After Cold Boot, the channel previously used for\hich\af42\dbch\af31505\loch\f42 
 control becomes the CIC.  During normal ground starts, the CIC swaps just below engine idle.  When faults occur and the two ECUs can share their status via the CCDL, the CIC will generally be the more capable channel based on health score and degrade mod
\hich\af42\dbch\af31505\loch\f42 e\hich\af42\dbch\af31505\loch\f42 
 status, although small differences in health score do not drive a channel swap.  If CCDL receive capability is lost by one channel, it takes control and the other channel becomes the standby channel.  If CCDL receive capability is lost by both channels, 
\hich\af42\dbch\af31505\loch\f42 b\hich\af42\dbch\af31505\loch\f42 oth will put themselves in control (this requires a very rare dual failure mode or three or four failures).  The general criteria used to determine this strategy is summarized below:

\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 Tolerant to intermittents on one or both CCDLs as first or second fail\hich\af42\dbch\af31505\loch\f42 ure, or bi-directionally.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Tolerant to simultaneous brief (1-frame) upsets on both CCDLs.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Tolerant to one-time or repeated reset of one channel.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Two-fault tolerance with full functionality with respect to CCDL faults.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  No two-fault scenario leave\hich\af42\dbch\af31505\loch\f42 s two channels in control (bi-directional CCDL loss putting both channels in control is permissible).
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Needs to indicate proper dispatch on next power cycle.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Covers three-fault conditions reasonably, if essentially free.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 Channel Arbitration determines\hich\af42\dbch\af31505\loch\f42 
 which channel should be the CIC of the engine at any time.  After Cold Boot, ECU Channel A becomes the CIC.  When faults occur, and the two ECUs can share their status via the CCDL, the CIC will generally be the more capable channel based on health score
\hich\af42\dbch\af31505\loch\f42  \hich\af42\dbch\af31505\loch\f42 
and degrade mode status, although small differences in health score do not drive a channel swap.  If CCDL receive capability is lost by one channel, it attempts to take control and the other channel becomes the standby channel.  If CCDL receive capability
\hich\af42\dbch\af31505\loch\f42  \hich\af42\dbch\af31505\loch\f42 
is lost by both channels, both will attempt to put themselves in control with Channel A having the capability of taking control via the mode control solenoid (this condition requires a very rare dual failure mode or three or four failures).  If ECU Channe
\hich\af42\dbch\af31505\loch\f42 l\hich\af42\dbch\af31505\loch\f42 
 A detects that ECU Channel B is not receiving data from it, then ECU Channel A will make ECU Channel B the CIC if Channel B can control the engine.  The general criteria used to determine this strategy is summarized below:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Tolerant to intermittents on 
\hich\af42\dbch\af31505\loch\f42 one or both CCDLs as first or second failure, or bi-directionally.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Tolerant to simultaneous brief (1-frame) upsets on both CCDLs.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Tolerant to one-time or repeated reset of one channel.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Two-fault tolerance with full functionality with respect to CC\hich\af42\dbch\af31505\loch\f42 DL faults.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  No two-fault scenario leaves two channels in control (bi-directional CCDL loss putting both channels in control is permissible).
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Needs to indicate proper dispatch on next power cycle.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Covers three-fault conditions reasonably, if essenti\hich\af42\dbch\af31505\loch\f42 ally free.
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.4.1 Inputs
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 [SELECTED PCU RESET]
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.4.2 Primary Selection
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 After a Cold Boot BIT is complete, the engine control system shall set the channel in control to the NVM logged last channel in control.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall change the channel in control during ground engine starts when N2 reaches <<n2_channel_swap>>.
\par \hich\af42\dbch\af31505\loch\f42 After a Cold Boot is complete, if no ECU channel has a lower health score by <<hlth_swch>> points and both ECU channels have equa\hich\af42\dbch\af31505\loch\f42 l degrade modes, ECU Channel A shall be the CIC.
\par \hich\af42\dbch\af31505\loch\f42 After a Warm Boot is complete, if no ECU channel has a lower health score by <<hlth_swch>> points and both ECU channels have equal degrade modes, the first ECU channel that powered up shall be the CIC.
\par \hich\af42\dbch\af31505\loch\f42 After\hich\af42\dbch\af31505\loch\f42  a Warm Boot is complete, if the following conditions are met, the engine control system shall set the CIC to ECU Channel A:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 No ECU channel has a lower health score by <<hlth_swch>> points.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Both ECU channels have equal degrade modes.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  It cannot be \hich\af42\dbch\af31505\loch\f42 determined which ECU channel powered up first.
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.4.3 Backup Selection
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The following requirements shall determine the CIC, in the priority shown listed:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_472
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_474
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_475
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_476
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_478
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_479
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_480
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_481
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_\hich\af42\dbch\af31505\loch\f42 483
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The following requirements shall determine the CIC, in the priority shown listed:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_472
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_496
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_497
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_468
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_469
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_474
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_475
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_476
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_478
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_479
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_480
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_498
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_484
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_499
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  EBHA_485
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 
If an ECU channel is in Degrade Mode 3 or its local channel master kill command is true, it shall not attempt to put itself in control.
\par \hich\af42\dbch\af31505\loch\f42 NOTE: If both ECU channels are in Degrade Mode 3 causing a minimum fuel flow engine shutdown, neither channel \hich\af42\dbch\af31505\loch\f42 will be CIC.
\par \hich\af42\dbch\af31505\loch\f42 After a Cold Boot is complete, if an ECU channel has a lower health score by <<hlth_swch>> points or a lower degrade mode, it shall be the CIC.
\par \hich\af42\dbch\af31505\loch\f42 After a Warm Boot is complete, if an ECU channel has a lower health score by <<hlth_swch>> points o\hich\af42\dbch\af31505\loch\f42 r a lower degrade mode, it shall be the CIC.
\par \hich\af42\dbch\af31505\loch\f42 If [SELECTED PCU RESET] is true, the ACU shall take control of the engine if it is able to control the engine.
\par \hich\af42\dbch\af31505\loch\f42 If [SELECTED PCU RESET] is true, the PCU shall take control of the engine if the ACU is not able to \hich\af42\dbch\af31505\loch\f42 control the engine.
\par \hich\af42\dbch\af31505\loch\f42 If both ECU channels have CCDL receive capability and one channel is master-killed, the other channel shall be the CIC.
\par \hich\af42\dbch\af31505\loch\f42 If both ECU channels have CCDL receive capability and at least one channel is in a degrade mode, the channel with th\hich\af42\dbch\af31505\loch\f42 e lower degrade mode shall be the CIC.
\par \hich\af42\dbch\af31505\loch\f42 If both ECU channels have CCDL receive capability and both channels have equal degrade modes, the channel with a channel health score at least <<hlth_swch>> lower than the other channel shall be the CIC.
\par \hich\af42\dbch\af31505\loch\f42 If the follow\hich\af42\dbch\af31505\loch\f42 ing conditions occur:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Both ECU channels have CCDL receive capability.

\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Both ECU channels have equal degrade modes.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Both ECU channel health scores are within <<hlth_swch>>.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Both channels have put themselves in control.
\par \hich\af42\dbch\af31505\loch\f42 The following shall occur:
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Channel A becomes the CIC .
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Channel B remove itself from control.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 If the following conditions occur, Channel A shall be the CIC:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Both ECU channels have CCDL receive capability.

\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Both ECU channels have equal degrade modes.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Both ECU channel hea\hich\af42\dbch\af31505\loch\f42 lth scores are within <<hlth_swch>>.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Neither ECU channel is the CIC.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 If the following conditions occur, the current CIC shall remain in control:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Both ECU channels have CCDL receive capability.

\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Both ECU channels have equal degrade modes.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Both ECU channel health scores are within <<hlth_swch>>.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  One ECU channel is the CIC.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 
If the CCDL is failed to one or both ECU channels and an ECU channel loses CCDL receiving capability, that channel shall be the CIC.
\par \hich\af42\dbch\af31505\loch\f42 If the CCDL is failed to one or bo\hich\af42\dbch\af31505\loch\f42 th ECU channels and an ECU channel loses CCDL receiving capability, that channel shall attempt to be the CIC.
\par \hich\af42\dbch\af31505\loch\f42 NOTE: If both ECU channels lose CCDL receiving capability, both channels will attempt to be the CIC.
\par \hich\af42\dbch\af31505\loch\f42 If the CCDL is failed to one or both ECU chan\hich\af42\dbch\af31505\loch\f42 
nels and an ECU channel detects that the other channel has lost CCDL receiving capability, it shall be the CIC if the other channel is not the CIC.
\par \hich\af42\dbch\af31505\loch\f42 If ECU Channel A detects ECU Channel B is not receiving data from it, then ECU Channel A shall make ECU Chan\hich\af42\dbch\af31505\loch\f42 
nel B the CIC if not in control already, unless ECU Channel B is unable to control the engine.
\par \hich\af42\dbch\af31505\loch\f42 If ECU Channel A or both ECU Channels lose CCDL receiving capability, ECU Channel A shall be the CIC.
\par \hich\af42\dbch\af31505\loch\f42 If CCDL communication fails and then recovers, the engine c\hich\af42\dbch\af31505\loch\f42 
ontrol system shall set the CIC to the ECU channel with a lower health score by <<hlth_swch>> points or a lower degrade mode; otherwise, the ECU channel that was previously the CIC remains the CIC if no ECU channel has a lower health score by <<hlth_swch>
\hich\af42\dbch\af31505\loch\f42 >\hich\af42\dbch\af31505\loch\f42  points and both ECU channels have equal degrade modes.
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\rin0\lin0\itap0 \rtlch\fcs1 \ab\ai\af1\afs24\alang1025 \ltrch\fcs0 
\b\i\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.5 Degrade Modes
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.5.1 Inputs
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 [ENGINE RUNNING]
\par \hich\af42\dbch\af31505\loch\f42 [OVERALL LOSS OF PROPELLER PITCH CONTROLLER OUTPUT]
\par \hich\af42\dbch\af31505\loch\f42 [ENGINE STOPPED]
\par \hich\af42\dbch\af31505\loch\f42 [SELECTED PS]
\par \hich\af42\dbch\af31505\loch\f42 [SELECTED ENGINE ID]
\par \hich\af42\dbch\af31505\loch\f42 [SELECTED WOW]
\par \hich\af42\dbch\af31505\loch\f42 [ENGINE IDLE]
\par \hich\af42\dbch\af31505\loch\f42 [SELECTED P3 PRESSU\hich\af42\dbch\af31505\loch\f42 RE]
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.5.2 Outputs
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL DEGRADE MODE 1]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL DEGRADE MODE 2]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL DEGRADE MODE 3]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL DEGRADE MODE]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL MIEC MODE]
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.5.3 Degrade Modes Overview
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The engine control system will operate in one normal and three degraded conditions:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 Normal condition:  All components operating correctly or redundant sensors and effectors in use with no impact on functional operation of the engine.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Degrade Mode 1: \hich\af42\dbch\af31505\loch\f42 
The engine control system will enter Degrade Mode 1 when a control function needed to maintain power and engine response capability is lost.  The engine control system will reduce maximum engine power or response to throttle movement or both to maintain s
\hich\af42\dbch\af31505\loch\f42 a\hich\af42\dbch\af31505\loch\f42 fe engine operation while operating in Degrade Mode 1.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 Degrade Mode 2: The engine control system will enter Degrade Mode 2 when a loss of the ability to control the engine above idle speed occurs.  The engine control system will reduce engine power to i\hich\af42\dbch\af31505\loch\f42 
dle while operating in Degrade Mode 2 for all faults except for a PLA difference fault.  For a PLA difference fault, the current engine power level will be held until one PLA is reduced to idle, at which time the engine control system will revert to idle.

\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 Degrade Mode 3: The engine control system will enter Degrade Mode 3 when a loss of sensors or effectors needed to operate the engine at any speed occurs.  A minimum fuel flow will be commanded to shut down the engine.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  The engine control system will s\hich\af42\dbch\af31505\loch\f42 elect Degrade Mode 3 above other degrade modes and will select Degrade Mode 2 over Degrade Mode 1.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The engine control system will operate in one normal and four degraded conditions:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 Normal condition: All components operating correctly or redundant senso\hich\af42\dbch\af31505\loch\f42 rs and effectors in use with no impact on functional operation of the engine.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 MIEC Mode: MIEC mode is defined as a complete loss of direct measurement capability of LP Rotor Speed, HP Rotor Speed, Engine Inlet Temperature, or any combination of these or\hich\af42\dbch\af31505\loch\f42 
 NH/NL cross-check fault.  When the control system is operating in MIEC mode, it will still control the engine with reduced performance.  MIEC mode will start Degrade Mode 1.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Degrade Mode 1: The engine control system will enter Degrade Mode 1 when a con\hich\af42\dbch\af31505\loch\f42 
trol function needed to maintain power and engine response capability is lost.  The engine control system will reduce maximum engine power or response to throttle movement or both to maintain safe engine operation while operating in Degrade Mode 1.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Degr\hich\af42\dbch\af31505\loch\f42 
ade Mode 2: The engine control system will enter Degrade Mode 2 when a loss of the ability to control the engine above idle speed occurs.  A fixed part-power thrust will be set while operating in Degrade Mode 2.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Degrade Mode 3: The engine control system\hich\af42\dbch\af31505\loch\f42 
 will enter Degrade Mode 3 when a loss of sensors or effectors needed to operate the engine at any speed occurs.  A minimum fuel flow will be commanded to shut down the engine.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  The engine control system will select Degrade Mode 3 above other degrade mod\hich\af42\dbch\af31505\loch\f42 es and will select Degrade Mode 2 over Degrade Mode 1.
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.5.4 Degrade Mode 1
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The engine control system shall latch [LOCAL CHANNEL DEGRADE MODE 1] to true when any of the following occur while the engine is not starting:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Local channel N2 fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Local c\hich\af42\dbch\af31505\loch\f42 hannel propeller pitch controller fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Local channel torque transducer bridge fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Local channel P3 fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Local channel main metering valve fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Local channel propeller pitch controller torque motor fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Local channel metering valve\hich\af42\dbch\af31505\loch\f42  torque motor fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Overall main metering valve fault while [ENGINE RUNNING] is true.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Overall P3 fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  [OVERALL LOSS OF PROPELLER PITCH CONTROLLER OUTPUT] is true.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Overall exhaust gas temperature fault while [ENGINE RUNNING] is true.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Overa\hich\af42\dbch\af31505\loch\f42 ll torque fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  TT2 is using its default value.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 
The engine control system shall set [LOCAL CHANNEL DEGRADE MODE 1] to true when any of the following occur while the engine is not starting:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Overall P3 engine sensors fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  MIEC mode is active.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Overall EGT faulted.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 
The engine control system will reduce maximum engine power or response to throttle movement or both to maintain safe engine operation while operating in Degrade Mode 1.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall attempt to reset [LOCAL CHANNEL D\hich\af42\dbch\af31505\loch\f42 EGRADE MODE 1] to false when any of the following conditions are met:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 An auto-reset occurs and the underlying faults listed in EBHA_63 no longer exist and have reset.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  The opposite channel is in control, the control system is not in a degrade mode, th\hich\af42\dbch\af31505\loch\f42 
e bus is healthy, and the underlying faults listed in EBHA_63 no longer exist and have reset.
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.5.5 MIEC Mode
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The engine control system shall set [LOCAL CHANNEL MIEC MODE] to true when any of the following conditions exist:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Local channel N1 is faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Local channel N2 is faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  TT2 is using the default value.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  N1 to N2 difference fault is detected.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 
The conditions for EBHA_153 will be latched by the engine control system.  This will effectively latch MIEC mode until all of those underlying cond\hich\af42\dbch\af31505\loch\f42 itions are cleared.
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.5.6 Degrade Mode 2
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The engine control system shall latch [LOCAL CHANNEL DEGRADE MODE 2] to true when any of the following occur:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 Propeller pitch controller torque motor reverse fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Total loss of PLA.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  P3 fault and main mete\hich\af42\dbch\af31505\loch\f42 ring valve fault while [ENGINE RUNNING] is true.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Torque fault and either [OVERALL LOSS OF PROPELLER PITCH CONTROLLER OUTPUT] is true or both main metering valve fault and [ENGINE RUNNING] is true.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The engine control system shall set [LOCAL CHANNEL DEGRA\hich\af42\dbch\af31505\loch\f42 
DE MODE 2] to true when the PLA is faulted and the PLA difference fault is healthy.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system will reduce engine power to idle while operating in Degrade Mode 2 for all faults except for a PLA difference fault.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system wil\hich\af42\dbch\af31505\loch\f42 l set a fixed part-power thrust while operating in Degrade Mode 2.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall hold the current engine power level while operating in Degrade Mode 2 for a PLA difference fault until one PLA is reduced to idle, at which time the engine c\hich\af42\dbch\af31505\loch\f42 
ontrol system reverts to idle.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall attempt to reset [LOCAL CHANNEL DEGRADE MODE 2] to false when an auto-reset occurs and the underlying faults listed in EBHA_65 no longer exist and have reset.
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.5.7 Degrade Mode 3
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The engine control system shall latch [LOCAL CHANNEL DEGRADE MODE 3] to true when any of the following conditions occur:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 De-oil supply solenoid on fault on ground while [ENGINE STOPPED] is true.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  De-oil scavenge solenoid on fault on ground while [ENGI\hich\af42\dbch\af31505\loch\f42 NE STOPPED] is true.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Exhaust gas temperature fault on ground while [ENGINE STOPPED] is true.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Main metering valve fault while [ENGINE STOPPED] is true.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Local channel metering valve torque motor fault, local channel propeller pitch controller torque\hich\af42\dbch\af31505\loch\f42 
 motor fault, and either cross-channel metering valve torque motor signal or cross-channel propeller pitch controller torque motor signal is healthy.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Reverse pitch solenoid on fault and either [OVERALL LOSS OF PROPELLER PITCH CONTROLLER OUTPUT] is true \hich\af42\dbch\af31505\loch\f42 
or propeller pitch controller torque motor fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 At least <<dg3_count>> of the following local channel faults: N2 fault, main metering valve fault, torque transducer bridge fault, propeller pitch controller fault, and either metering valve torque motor\hich\af42\dbch\af31505\loch\f42 
 fault or propeller pitch controller torque motor fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  [SELECTED PS] is using its default value.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  [SELECTED ENGINE ID] is using its default value.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Software version check locking fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Local channel set critical Degrade Mode 3 condition.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Fe\hich\af42\dbch\af31505\loch\f42 ather solenoid on fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  N2 fault.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 
The engine control system shall set [LOCAL CHANNEL DEGRADE MODE 3] to true when any of the following conditions occur:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Invalid Engine ID.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  ECU Level 5 fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Local channel metering valve LVDT fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Local ch\hich\af42\dbch\af31505\loch\f42 annel CGV LVDT fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Local channel CGV torque motor fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Local channel metering valve torque motor fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  P3 fault and synthesized P3 fault.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Loss of overall Ps.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Mode transfer solenoid failed off and [SELECTED CHANNEL ID] is Channel A.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  \hich\af42\dbch\af31505\loch\f42 Degraded Mode 1 or 2 is set and [ENGINE RUNNING] is false and [SELECTED WOW] is true.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  MIEC mode is selected and [SELECTED P3 PRESSURE] is less than<<p3_min_thresh>> for <<p3_min_thresh_tmr>>.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The engine control system shall command an engine shutdown wh\hich\af42\dbch\af31505\loch\f42 
ile operating in Degrade Mode 3.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall command a minimum fuel flow while operating in Degrade Mode 3.
\par \hich\af42\dbch\af31505\loch\f42 The engine control system shall att\hich\af42\dbch\af31505\loch\f42 empt to reset [LOCAL CHANNEL DEGRADE MODE 3] to false when any of the following conditions are met:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 An auto-reset occurs when the underlying faults listed in EBHA_67 no longer exist and have reset.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  The opposite channel is in control, the control syst\hich\af42\dbch\af31505\loch\f42 
em is not in a degrade mode, the bus is healthy, and the underlying faults listed in EBHA_67 no longer exist and have reset.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The engine control system shall set [LOCAL CHANNEL DEGRADE MODE] in the following priority:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  3 if [LOCAL CHANNEL DEGRADE MODE 3] i
\hich\af42\dbch\af31505\loch\f42 s true.
\par \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  2 if [LOCAL CHANNEL DEGRADE MODE 2] is true.
\par \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  1 if [LOCAL CHANNEL DEGRADE MODE 1] is true.
\par \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  0 otherwise.
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\rin0\lin0\itap0 \rtlch\fcs1 \ab\ai\af1\afs24\alang1025 \ltrch\fcs0 
\b\i\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.6 High Side and Low Side Drivers
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.6.1 ATS Permit
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.6.1.1 Inputs
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 None
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.6.1.2 Outputs
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL STARTER PERMIT OUTPUT DRIVER FAILED \hich\af42\dbch\af31505\loch\f42 OFF]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL STARTER PERMIT LOW SIDE OUTPUT DRIVER FAILED ON]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL STARTER PERMIT HIGH SIDE OUTPUT DRIVER FAILED ON]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL STARTER PERMIT OUTPUT DRIVER FAILED ON]
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.6.1.3 Starter Permit BIT
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The [LOCAL CHANNEL STARTER PERMIT OUTPUT\hich\af42\dbch\af31505\loch\f42  DRIVER FAILED OFF] shall be set to TRUE when any of the following conditions are met:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 Starter Permit Low Side Driver Fail Off BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  High Side Driver Fail Off BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Open Load BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Hig\hich\af42\dbch\af31505\loch\f42 h Side Short to Ground/Shorted Load BIT is confirmed faulted.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 
The [LOCAL CHANNEL STARTER PERMIT LOW SIDE OUTPUT DRIVER FAILED ON] shall be set to TRUE when any of the following conditions are met:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 Starter Permit Low Side Short to Ground/Low Side Driver \hich\af42\dbch\af31505\loch\f42 Fail On BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Low Side Short to Ground BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Low Side Driver Fail On BIT is confirmed faulted.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 
The [LOCAL CHANNEL STARTER PERMIT HIGH SIDE OUTPUT DRIVER FAILED ON] shall be set to TRUE when the Starter Permit H\hich\af42\dbch\af31505\loch\f42 igh Side Driver Fail On BIT is confirmed faulted.
\par \hich\af42\dbch\af31505\loch\f42 The [LOCAL CHANNEL STARTER PERMIT OUTPUT DRIVER FAILED ON] shall be set to TRUE when [LOCAL CHANNEL STARTER PERMIT LOW SIDE OUTPUT DRIVER FAILED ON] is TRUE\hich\af42\dbch\af31505\loch\f42 
 and [LOCAL CHANNEL STARTER PERMIT HIGH SIDE OUTPUT DRIVER FAILED ON] is TRUE.
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.6.2 Mode Transfer Solenoid
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.6.2.1 Inputs
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 None
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.6.2.2 Outputs
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL MODE TRANSFER SOLENOID OUTPUT DRIVER FAILED OFF]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL MODE TRANSFER SOLENOID LOW SIDE O\hich\af42\dbch\af31505\loch\f42 UTPUT DRIVER FAILED ON]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL MODE TRANSFER SOLENOID HIGH SIDE OUTPUT DRIVER FAILED ON]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL MODE TRANSFER SOLENOID OUTPUT DRIVER FAILED ON]
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.6.2.3 Mode Transfer Solenoid BIT
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The [LOCAL CHANNEL MODE TRANSFER SOLENOID OUTPUT DRIVER FAILE\hich\af42\dbch\af31505\loch\f42 D OFF] shall be set to TRUE when the channel is Channel A and any of the following conditions are met:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 Mode Transfer Solenoid Low Side Driver Fail Off BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  High Side Driver Fail Off BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Open Load BIT is c\hich\af42\dbch\af31505\loch\f42 onfirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  High Side Short to Ground/Shorted Load BIT is confirmed faulted.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 
The [LOCAL CHANNEL MODE TRANSFER SOLENOID LOW SIDE OUTPUT DRIVER FAILED ON] shall be set to TRUE when the channel is Channel A and any of the following conditions are met\hich\af42\dbch\af31505\loch\f42 :
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 Mode Transfer Solenoid Low Side Short to Ground/Low Side Driver Fail On BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Low Side Short to Ground BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Low Side Driver Fail On BIT is confirmed faulted.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The [LOCAL CHANNEL MODE TRANSFER SOLENOID HIGH\hich\af42\dbch\af31505\loch\f42 
 SIDE OUTPUT DRIVER FAILED ON] shall be set to TRUE when the channel is Channel A and the Mode Transfer Solenoid High Side Driver Fail On BIT is confirmed faulted.
\par \hich\af42\dbch\af31505\loch\f42 The [LOCAL CHANNEL MODE TRANSFER SOLENOID OUTPUT DRIVER FAILED ON] shall be set to TRUE when\hich\af42\dbch\af31505\loch\f42 
 [LOCAL CHANNEL MODE TRANSFER SOLENOID LOW SIDE OUTPUT DRIVER FAILED ON] is TRUE and [LOCAL CHANNEL MODE TRANSFER SOLENOID HIGH SIDE OUTPUT DRIVER FAILED ON] is TRUE.
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.6.3 Load Inhibit
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.6.3.1 Inputs
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 None
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.6.3.2 Outputs
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL LOAD INHIBIT OUTPUT\hich\af42\dbch\af31505\loch\f42  DRIVER FAILED OFF]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL LOAD INHIBIT LOW SIDE OUTPUT DRIVER FAILED ON]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL LOAD INHIBIT HIGH SIDE OUTPUT DRIVER FAILED ON]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL LOAD INHIBIT OUTPUT DRIVER FAILED ON]
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.6.3.3 Load Inhibit BIT
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The [LOCAL CHANNEL LOAD INHIBIT OUTPUT DRIVER FAILED OFF] shall be set to TRUE when any of the following conditions are met:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 Load Inhibit Low Side Driver Fail Off BIT is confirmed faulted
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  High Side Driver Fail Off BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Open Lo\hich\af42\dbch\af31505\loch\f42 ad BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  High Side Short to Ground/Shorted Load BIT is confirmed faulted.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 
The [LOCAL CHANNEL LOAD INHIBIT LOW SIDE OUTPUT DRIVER FAILED ON] shall be set to TRUE when any of the following conditions are met:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Load Inhibit Low Side S
\hich\af42\dbch\af31505\loch\f42 hort to Ground/Low Side Driver Fail On BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Low Side Short to Ground BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Low Side Driver Fail On BIT is confirmed faulted.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The [LOCAL CHANNEL LOAD INHIBIT HIGH SIDE OUTPUT DRIVER FAILED ON] shall be set to T
\hich\af42\dbch\af31505\loch\f42 RUE when the Load Inhibit High Side Driver Fail On BIT is confirmed faulted.
\par \hich\af42\dbch\af31505\loch\f42 The [LOCAL CHANNEL LOAD INHIBIT OUTPUT DRIVER FAILED ON] shall be set to TRUE when [LOCAL CHANNEL LOAD INHIBIT LOW SIDE OUTPUT DRIVER FAILED ON] is TRUE and [LOCAL CHANNEL LOAD IN\hich\af42\dbch\af31505\loch\f42 
HIBIT HIGH SIDE OUTPUT DRIVER FAILED ON] is TRUE.
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.6.4 Ignition Relay
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.6.4.1 Outputs
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL IGNITION RELAY OUTPUT DRIVER FAILED OFF]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL IGNITION RELAY LOW SIDE OUTPUT DRIVER FAILED ON]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL IGNITION RELAY HIGH SIDE OUTPUT DR\hich\af42\dbch\af31505\loch\f42 IVER FAILED ON]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL IGNITION RELAY OUTPUT DRIVER FAILED ON]
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.6.4.2 Ignition Relay BIT
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The [LOCAL CHANNEL IGNITION RELAY OUTPUT DRIVER FAILED OFF] shall be set to TRUE when any of the following conditions are met:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Ignition Relay Low Side Driv
\hich\af42\dbch\af31505\loch\f42 er Fail Off BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  High Side Driver Fail Off BIT is confirmed faulted
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Open Load BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  High Side Short to Ground/Shorted Load BIT is confirmed faulted.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The [LOCAL CHANNEL IGNITION RELAY LOW SIDE OUTPUT DRIVER \hich\af42\dbch\af31505\loch\f42 
FAILED ON] shall be set to TRUE when any of the following conditions are met:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 Ignition Relay Low Side Short to Ground/Low Side Driver Fail On BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Low Side Short to Ground BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Low Side Driver Fail On BIT is confirmed faulted.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 
The [LOCAL CHANNEL IGNITION RELAY HIGH SIDE OUTPUT DRIVER FAILED ON] shall be set to TRUE when the Ignition Relay High Side Driver Fail On BIT is confirmed faulted.
\par \hich\af42\dbch\af31505\loch\f42 The [LOCAL CHANNEL IGNITION RELAY OUTPUT\hich\af42\dbch\af31505\loch\f42 
 DRIVER FAILED ON] shall be set to TRUE when [LOCAL CHANNEL IGNITION RELAY LOW SIDE OUTPUT DRIVER FAILED ON] is TRUE and [LOCAL CHANNEL IGNITION RELAY HIGH SIDE OUTPUT DRIVER FAILED ON] is TRUE.
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.6.5 Overspeed Solenoid
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.6.5.1 Outputs
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL OVERS\hich\af42\dbch\af31505\loch\f42 PEED SOLENOID OUTPUT DRIVER FAILED OFF]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL OVERSPEED SOLENOID LOW SIDE OUTPUT DRIVER FAILED ON]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL OVERSPEED SOLENOID HIGH SIDE OUTPUT DRIVER FAILED ON]
\par \hich\af42\dbch\af31505\loch\f42 [LOCAL CHANNEL OVERSPEED SOLENOID OUTPUT DRIVER FAILED ON]
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1024\langfe1024\loch\af1\hich\af1\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7758403 \hich\af1\dbch\af31505\loch\f1 1.6.5.2 Overspeed So\hich\af1\dbch\af31505\loch\f1 lenoid BIT
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af42\afs20\alang1025 \ltrch\fcs0 \fs20\lang1024\langfe1024\loch\af42\hich\af42\dbch\af31505\cgrid\noproof\langnp1033\langfenp1033 {\rtlch\fcs1 \af42 \ltrch\fcs0 
\insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The [LOCAL CHANNEL OVERSPEED SOLENOID OUTPUT DRIVER FAILED OFF] shall be set to TRUE when any of the following conditions are met:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 Overspeed Solenoid Low Side Driver Fail Off BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  High Side Driver Fail Off BIT is confi\hich\af42\dbch\af31505\loch\f42 rmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Open Load BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  High Side Short to Ground/Shorted Load BIT is confirmed faulted.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 
The [LOCAL CHANNEL OVERSPEED SOLENOID LOW SIDE OUTPUT DRIVER FAILED ON] shall be set to TRUE when any of the following conditions are m\hich\af42\dbch\af31505\loch\f42 et:
\par }\pard \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42 
 Overspeed Solenoid Low Side Short to Ground/Low Side Driver Fail On BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Low Side Short to Ground BIT is confirmed faulted.
\par \tab \loch\af42\dbch\af31505\hich\f42 \u9679\'3f\hich\af42\dbch\af31505\loch\f42  Low Side Driver Fail On BIT is confirmed faulted.
\par }\pard \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 {\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 \hich\af42\dbch\af31505\loch\f42 The [LOCAL CHANNEL OVERSPEED SOLENOID HIGH SIDE \hich\af42\dbch\af31505\loch\f42 
OUTPUT DRIVER FAILED ON] shall be set to TRUE when the Overspeed Solenoid High Side Driver Fail On BIT is confirmed faulted.
\par \hich\af42\dbch\af31505\loch\f42 The [LOCAL CHANNEL OVERSPEED SOLENOID OUTPUT DRIVER FAILED ON] shall be set to TRUE when [LOCAL CHANNEL OVERSPEED SOLENOID LOW SIDE\hich\af42\dbch\af31505\loch\f42 
 OUTPUT DRIVER FAILED ON] is TRUE and [LOCAL CHANNEL OVERSPEED SOLENOID HIGH SIDE OUTPUT DRIVER FAILED ON] is TRUE.}{\rtlch\fcs1 \af42 \ltrch\fcs0 \insrsid7758403 
\par }{\*\themedata 504b030414000600080000002100e9de0fbfff0000001c020000130000005b436f6e74656e745f54797065735d2e786d6cac91cb4ec3301045f748fc83e52d4a
9cb2400825e982c78ec7a27cc0c8992416c9d8b2a755fbf74cd25442a820166c2cd933f79e3be372bd1f07b5c3989ca74aaff2422b24eb1b475da5df374fd9ad
5689811a183c61a50f98f4babebc2837878049899a52a57be670674cb23d8e90721f90a4d2fa3802cb35762680fd800ecd7551dc18eb899138e3c943d7e503b6
b01d583deee5f99824e290b4ba3f364eac4a430883b3c092d4eca8f946c916422ecab927f52ea42b89a1cd59c254f919b0e85e6535d135a8de20f20b8c12c3b0
0c895fcf6720192de6bf3b9e89ecdbd6596cbcdd8eb28e7c365ecc4ec1ff1460f53fe813d3cc7f5b7f020000ffff0300504b030414000600080000002100a5d6
a7e7c0000000360100000b0000005f72656c732f2e72656c73848fcf6ac3300c87ef85bd83d17d51d2c31825762fa590432fa37d00e1287f68221bdb1bebdb4f
c7060abb0884a4eff7a93dfeae8bf9e194e720169aaa06c3e2433fcb68e1763dbf7f82c985a4a725085b787086a37bdbb55fbc50d1a33ccd311ba548b6309512
0f88d94fbc52ae4264d1c910d24a45db3462247fa791715fd71f989e19e0364cd3f51652d73760ae8fa8c9ffb3c330cc9e4fc17faf2ce545046e37944c69e462
a1a82fe353bd90a865aad41ed0b5b8f9d6fd010000ffff0300504b0304140006000800000021006b799616830000008a0000001c0000007468656d652f746865
6d652f7468656d654d616e616765722e786d6c0ccc4d0ac3201040e17da17790d93763bb284562b2cbaebbf600439c1a41c7a0d29fdbd7e5e38337cedf14d59b
4b0d592c9c070d8a65cd2e88b7f07c2ca71ba8da481cc52c6ce1c715e6e97818c9b48d13df49c873517d23d59085adb5dd20d6b52bd521ef2cdd5eb9246a3d8b
4757e8d3f729e245eb2b260a0238fd010000ffff0300504b030414000600080000002100b6f4679893070000c9200000160000007468656d652f7468656d652f
7468656d65312e786d6cec59cd8b1bc915bf07f23f347d97f5d5ad8fc1f2a24fcfda33b6b164873dd648a5eef2547789aad28cc56208de532e81c026e49085bd
ed21842cecc22eb9e48f31d8249b3f22afaa5bdd5552c99e191c3061463074977eefd5afde7bf5de53d5ddcf5e26d4bbc05c1096f6fcfa9d9aefe174ce16248d
7afeb3d9a4d2f13d2151ba4094a5b8e76fb0f03fbbf7eb5fdd454732c609f6403e1547a8e7c752ae8eaa5531876124eeb0154ee1bb25e30992f0caa3ea82a34b
d09bd06aa3566b55134452df4b51026a1f2f97648ebd9952e9dfdb2a1f53784da5500373caa74a35b6243476715e5708b11143cabd0b447b3eccb3609733fc52
fa1e4542c2173dbfa6fffceabdbb5574940b517940d6909be8bf5c2e17589c37f49c3c3a2b260d823068f50bfd1a40e53e6edc1eb7c6ad429f06a0f91c569a71
b175b61bc320c71aa0ecd1a17bd41e35eb16ded0dfdce3dc0fd5c7c26b50a63fd8c34f2643b0a285d7a00c1feee1c3417730b2f56b50866fede1dbb5fe28685b
fa3528a6243ddf43d7c25673b85d6d0159327aec8477c360d26ee4ca4b144443115d6a8a254be5a1584bd00bc6270050408a24493db959e1259a43140f112567
9c7827248a21f056286502866b8ddaa4d684ffea13e827ed5174849121ad780113b137a4f87862cec94af6fc07a0d537206f7ffef9cdeb1fdfbcfee9cd575fbd
79fdf77c6eadca923b466964cafdf2dd1ffef3cd6fbd7ffff0ed2f5fff319b7a172f4cfcbbbffdeedd3ffef93ef5b0e2d2146ffff4fdbb1fbf7ffbe7dfffebaf
5f3bb4f7393a33e1339260e13dc297de5396c0021dfcf119bf9ec42c46c494e8a791402952b338f48f656ca11f6d10450edc00db767cce21d5b880f7d72f2cc2
d398af2571687c182716f094313a60dc6985876a2ec3ccb3751ab927e76b13f714a10bd7dc43945a5e1eaf579063894be530c616cd2714a5124538c5d253dfb1
738c1dabfb8210cbaea764ce99604be97d41bc01224e93ccc899154da5d03149c02f1b1741f0b7659bd3e7de8051d7aa47f8c246c2de40d4417e86a965c6fb68
2d51e252394309350d7e8264ec2239ddf0b9891b0b099e8e3065de78818570c93ce6b05ec3e90f21cdb8dd7e4a37898de4929cbb749e20c64ce4889d0f6394ac
5cd829496313fbb938871045de13265df05366ef10f50e7e40e941773f27d872f787b3c133c8b026a53240d4376beef0e57dccacf89d6ee8126157aae9f3c44a
b17d4e9cd131584756689f604cd1255a60ec3dfbdcc160c05696cd4bd20f62c82ac7d815580f901dabea3dc5027a25d5dcece7c91322ac909de2881de073bad9
493c1b9426881fd2fc08bc6eda7c0ca52e7105c0633a3f37818f08f480102f4ea33c16a0c308ee835a9fc4c82a60ea5db8e375c32dff5d658fc1be7c61d1b8c2
be04197c6d1948eca6cc7b6d3343d49aa00c9819822ec3956e41c4727f29a28aab165b3be596f6a62ddd00dd91d5f42424fd6007b4d3fb84ffbbde073a8cb77f
f9c6b10f3e4ebfe3566c25ab6b763a8792c9f14e7f7308b7dbd50c195f904fbfa919a175fa04431dd9cf58b73dcd6d4fe3ffdff73487f6f36d2773a8dfb8ed64
7ce8306e3b99fc70e5e3743265f3027d8d3af0c80e7af4b14f72f0d46749289dca0dc527421ffc08f83db398c0a092d3279eb838055cc5f0a8ca1c4c60e1228e
b48cc799fc0d91f134462b381daafb4a492472d591f0564cc0a1911e76ea5678ba4e4ed9223becacd7d5c16656590592e5782d2cc6e1a04a66e856bb3cc02bd4
6bb6913e68dd1250b2d721614c6693683a48b4b783ca48fa58178ce620a157f65158741d2c3a4afdd6557b2c805ae115f8c1edc1cff49e1f06200242701e07cd
f942f92973f5d6bbda991fd3d3878c69450034d8db08283ddd555c0f2e4fad2e0bb52b78da2261849b4d425b46377822869fc17974aad1abd0b8aeafbba54b2d
7aca147a3e08ad9246bbf33e1637f535c8ede6069a9a9982a6de65cf6f35430899395af5fc251c1ac363b282d811ea3717a211dcbccc25cf36fc4d32cb8a0b39
4222ce0cae934e960d122231f728497abe5a7ee1069aea1ca2b9d51b90103e59725d482b9f1a3970baed64bc5ce2b934dd6e8c284b67af90e1b35ce1fc568bdf
1cac24d91adc3d8d1797de195df3a708422c6cd795011744c0dd413db3e682c0655891c8caf8db294c79da356fa3740c65e388ae62945714339967709dca0b3a
faadb081f196af190c6a98242f8467912ab0a651ad6a5a548d8cc3c1aafb6121653923699635d3ca2aaa6abab39835c3b60cecd8f26645de60b53531e434b3c2
67a97b37e576b7b96ea74f28aa0418bcb09fa3ea5ea12018d4cac92c6a8af17e1a56393b1fb56bc776811fa07695226164fdd656ed8edd8a1ae19c0e066f54f9
416e376a6168b9ed2bb5a5f5adb979b1cdce5e40f2184197bba6526857c2c92e47d0104d754f92a50dd8222f65be35e0c95b73d2f3bfac85fd60d80887955a27
1c57826650ab74c27eb3d20fc3667d1cd66ba341e31514161927f530bbb19fc00506dde4f7f67a7cefee3ed9ded1dc99b3a4caf4dd7c5513d777f7f5c6e1bb7b
8f40d2f9b2d598749bdd41abd26df627956034e854bac3d6a0326a0ddba3c9681876ba9357be77a1c141bf390c5ae34ea5551f0e2b41aba6e877ba9576d068f4
8376bf330efaaff23606569ea58fdc16605ecdebde7f010000ffff0300504b0304140006000800000021000dd1909fb60000001b010000270000007468656d65
2f7468656d652f5f72656c732f7468656d654d616e616765722e786d6c2e72656c73848f4d0ac2301484f78277086f6fd3ba109126dd88d0add40384e4350d36
3f2451eced0dae2c082e8761be9969bb979dc9136332de3168aa1a083ae995719ac16db8ec8e4052164e89d93b64b060828e6f37ed1567914b284d262452282e
3198720e274a939cd08a54f980ae38a38f56e422a3a641c8bbd048f7757da0f19b017cc524bd62107bd5001996509affb3fd381a89672f1f165dfe514173d985
0528a2c6cce0239baa4c04ca5bbabac4df000000ffff0300504b01022d0014000600080000002100e9de0fbfff0000001c020000130000000000000000000000
0000000000005b436f6e74656e745f54797065735d2e786d6c504b01022d0014000600080000002100a5d6a7e7c0000000360100000b00000000000000000000
000000300100005f72656c732f2e72656c73504b01022d00140006000800000021006b799616830000008a0000001c0000000000000000000000000019020000
7468656d652f7468656d652f7468656d654d616e616765722e786d6c504b01022d0014000600080000002100b6f4679893070000c92000001600000000000000
000000000000d60200007468656d652f7468656d652f7468656d65312e786d6c504b01022d00140006000800000021000dd1909fb60000001b01000027000000
000000000000000000009d0a00007468656d652f7468656d652f5f72656c732f7468656d654d616e616765722e786d6c2e72656c73504b050600000000050005005d010000980b00000000}
{\*\colorschememapping 3c3f786d6c2076657273696f6e3d22312e302220656e636f64696e673d225554462d3822207374616e64616c6f6e653d22796573223f3e0d0a3c613a636c724d
617020786d6c6e733a613d22687474703a2f2f736368656d61732e6f70656e786d6c666f726d6174732e6f72672f64726177696e676d6c2f323030362f6d6169
6e22206267313d226c743122207478313d22646b3122206267323d226c743222207478323d22646b322220616363656e74313d22616363656e74312220616363
656e74323d22616363656e74322220616363656e74333d22616363656e74332220616363656e74343d22616363656e74342220616363656e74353d22616363656e74352220616363656e74363d22616363656e74362220686c696e6b3d22686c696e6b2220666f6c486c696e6b3d22666f6c486c696e6b222f3e}
{\*\latentstyles\lsdstimax374\lsdlockeddef0\lsdsemihiddendef0\lsdunhideuseddef0\lsdqformatdef0\lsdprioritydef99{\lsdlockedexcept \lsdqformat1 \lsdpriority0 \lsdlocked0 Normal;\lsdqformat1 \lsdlocked0 heading 1;\lsdqformat1 \lsdlocked0 heading 2;
\lsdqformat1 \lsdlocked0 heading 3;\lsdqformat1 \lsdlocked0 heading 4;\lsdqformat1 \lsdlocked0 heading 5;\lsdqformat1 \lsdlocked0 heading 6;\lsdqformat1 \lsdlocked0 heading 7;\lsdqformat1 \lsdlocked0 heading 8;\lsdqformat1 \lsdlocked0 heading 9;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 4;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 6;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 7;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 8;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 9;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 1;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 2;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 3;
\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 4;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 5;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 6;
\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 7;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 8;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 9;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Normal Indent;
\lsdsemihidden1 \lsdlocked0 footnote text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 annotation text;\lsdsemihidden1 \lsdlocked0 header;\lsdsemihidden1 \lsdlocked0 footer;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index heading;
\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority35 \lsdlocked0 caption;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 table of figures;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 envelope address;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 envelope return;\lsdsemihidden1 \lsdlocked0 footnote reference;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 annotation reference;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 line number;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 page number;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 endnote reference;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 endnote text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 table of authorities;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 macro;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 toa heading;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Bullet;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 4;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Bullet 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Bullet 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Bullet 4;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Bullet 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 4;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 5;\lsdqformat1 \lsdpriority10 \lsdlocked0 Title;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Closing;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Signature;
\lsdsemihidden1 \lsdlocked0 Default Paragraph Font;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text Indent;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Continue;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Continue 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Continue 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Continue 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Continue 5;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Message Header;\lsdqformat1 \lsdpriority11 \lsdlocked0 Subtitle;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Salutation;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Date;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text First Indent;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text First Indent 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Note Heading;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text 2;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text Indent 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text Indent 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Block Text;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Hyperlink;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 FollowedHyperlink;\lsdqformat1 \lsdpriority22 \lsdlocked0 Strong;\lsdqformat1 \lsdpriority20 \lsdlocked0 Emphasis;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Document Map;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Plain Text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 E-mail Signature;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Top of Form;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Bottom of Form;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Normal (Web);\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Acronym;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Address;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Cite;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Code;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Definition;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Keyboard;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Preformatted;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Sample;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Typewriter;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Variable;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Normal Table;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 annotation subject;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 No List;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Outline List 1;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Outline List 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Outline List 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Simple 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Simple 2;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Simple 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Classic 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Classic 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Classic 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Classic 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Colorful 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Colorful 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Colorful 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Columns 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Columns 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Columns 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Columns 4;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Columns 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 6;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 7;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 8;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 6;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 7;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 8;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table 3D effects 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table 3D effects 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table 3D effects 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Contemporary;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Elegant;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Professional;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Subtle 1;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Subtle 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Web 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Web 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Web 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Balloon Text;\lsdpriority39 \lsdlocked0 Table Grid;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Theme;\lsdsemihidden1 \lsdlocked0 Placeholder Text;\lsdqformat1 \lsdpriority1 \lsdlocked0 No Spacing;
\lsdpriority60 \lsdlocked0 Light Shading;\lsdpriority61 \lsdlocked0 Light List;\lsdpriority62 \lsdlocked0 Light Grid;\lsdpriority63 \lsdlocked0 Medium Shading 1;\lsdpriority64 \lsdlocked0 Medium Shading 2;\lsdpriority65 \lsdlocked0 Medium List 1;
\lsdpriority66 \lsdlocked0 Medium List 2;\lsdpriority67 \lsdlocked0 Medium Grid 1;\lsdpriority68 \lsdlocked0 Medium Grid 2;\lsdpriority69 \lsdlocked0 Medium Grid 3;\lsdpriority70 \lsdlocked0 Dark List;\lsdpriority71 \lsdlocked0 Colorful Shading;
\lsdpriority72 \lsdlocked0 Colorful List;\lsdpriority73 \lsdlocked0 Colorful Grid;\lsdpriority60 \lsdlocked0 Light Shading Accent 1;\lsdpriority61 \lsdlocked0 Light List Accent 1;\lsdpriority62 \lsdlocked0 Light Grid Accent 1;
\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 1;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 1;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 1;\lsdsemihidden1 \lsdlocked0 Revision;\lsdqformat1 \lsdpriority34 \lsdlocked0 List Paragraph;
\lsdqformat1 \lsdpriority29 \lsdlocked0 Quote;\lsdqformat1 \lsdpriority30 \lsdlocked0 Intense Quote;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 1;\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 1;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 1;
\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 1;\lsdpriority70 \lsdlocked0 Dark List Accent 1;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 1;\lsdpriority72 \lsdlocked0 Colorful List Accent 1;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 1;
\lsdpriority60 \lsdlocked0 Light Shading Accent 2;\lsdpriority61 \lsdlocked0 Light List Accent 2;\lsdpriority62 \lsdlocked0 Light Grid Accent 2;\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 2;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 2;
\lsdpriority65 \lsdlocked0 Medium List 1 Accent 2;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 2;\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 2;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 2;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 2;
\lsdpriority70 \lsdlocked0 Dark List Accent 2;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 2;\lsdpriority72 \lsdlocked0 Colorful List Accent 2;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 2;\lsdpriority60 \lsdlocked0 Light Shading Accent 3;
\lsdpriority61 \lsdlocked0 Light List Accent 3;\lsdpriority62 \lsdlocked0 Light Grid Accent 3;\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 3;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 3;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 3;
\lsdpriority66 \lsdlocked0 Medium List 2 Accent 3;\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 3;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 3;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 3;\lsdpriority70 \lsdlocked0 Dark List Accent 3;
\lsdpriority71 \lsdlocked0 Colorful Shading Accent 3;\lsdpriority72 \lsdlocked0 Colorful List Accent 3;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 3;\lsdpriority60 \lsdlocked0 Light Shading Accent 4;\lsdpriority61 \lsdlocked0 Light List Accent 4;
\lsdpriority62 \lsdlocked0 Light Grid Accent 4;\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 4;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 4;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 4;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 4;
\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 4;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 4;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 4;\lsdpriority70 \lsdlocked0 Dark List Accent 4;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 4;
\lsdpriority72 \lsdlocked0 Colorful List Accent 4;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 4;\lsdpriority60 \lsdlocked0 Light Shading Accent 5;\lsdpriority61 \lsdlocked0 Light List Accent 5;\lsdpriority62 \lsdlocked0 Light Grid Accent 5;
\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 5;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 5;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 5;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 5;
\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 5;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 5;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 5;\lsdpriority70 \lsdlocked0 Dark List Accent 5;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 5;
\lsdpriority72 \lsdlocked0 Colorful List Accent 5;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 5;\lsdpriority60 \lsdlocked0 Light Shading Accent 6;\lsdpriority61 \lsdlocked0 Light List Accent 6;\lsdpriority62 \lsdlocked0 Light Grid Accent 6;
\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 6;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 6;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 6;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 6;
\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 6;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 6;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 6;\lsdpriority70 \lsdlocked0 Dark List Accent 6;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 6;
\lsdpriority72 \lsdlocked0 Colorful List Accent 6;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 6;\lsdqformat1 \lsdpriority19 \lsdlocked0 Subtle Emphasis;\lsdqformat1 \lsdpriority21 \lsdlocked0 Intense Emphasis;
\lsdqformat1 \lsdpriority31 \lsdlocked0 Subtle Reference;\lsdqformat1 \lsdpriority32 \lsdlocked0 Intense Reference;\lsdqformat1 \lsdpriority33 \lsdlocked0 Book Title;\lsdsemihidden1 \lsdunhideused1 \lsdpriority37 \lsdlocked0 Bibliography;
\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority39 \lsdlocked0 TOC Heading;\lsdpriority41 \lsdlocked0 Plain Table 1;\lsdpriority42 \lsdlocked0 Plain Table 2;\lsdpriority43 \lsdlocked0 Plain Table 3;\lsdpriority44 \lsdlocked0 Plain Table 4;
\lsdpriority45 \lsdlocked0 Plain Table 5;\lsdpriority40 \lsdlocked0 Grid Table Light;\lsdpriority46 \lsdlocked0 Grid Table 1 Light;\lsdpriority47 \lsdlocked0 Grid Table 2;\lsdpriority48 \lsdlocked0 Grid Table 3;\lsdpriority49 \lsdlocked0 Grid Table 4;
\lsdpriority50 \lsdlocked0 Grid Table 5 Dark;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 1;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 1;
\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 1;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 1;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 1;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 1;
\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 1;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 2;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 2;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 2;
\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 2;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 2;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 2;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 2;
\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 3;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 3;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 3;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 3;
\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 3;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 3;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 3;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 4;
\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 4;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 4;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 4;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 4;
\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 4;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 4;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 5;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 5;
\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 5;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 5;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 5;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 5;
\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 5;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 6;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 6;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 6;
\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 6;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 6;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 6;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 6;
\lsdpriority46 \lsdlocked0 List Table 1 Light;\lsdpriority47 \lsdlocked0 List Table 2;\lsdpriority48 \lsdlocked0 List Table 3;\lsdpriority49 \lsdlocked0 List Table 4;\lsdpriority50 \lsdlocked0 List Table 5 Dark;
\lsdpriority51 \lsdlocked0 List Table 6 Colorful;\lsdpriority52 \lsdlocked0 List Table 7 Colorful;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 1;\lsdpriority47 \lsdlocked0 List Table 2 Accent 1;\lsdpriority48 \lsdlocked0 List Table 3 Accent 1;
\lsdpriority49 \lsdlocked0 List Table 4 Accent 1;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 1;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 1;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 1;
\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 2;\lsdpriority47 \lsdlocked0 List Table 2 Accent 2;\lsdpriority48 \lsdlocked0 List Table 3 Accent 2;\lsdpriority49 \lsdlocked0 List Table 4 Accent 2;
\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 2;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 2;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 2;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 3;
\lsdpriority47 \lsdlocked0 List Table 2 Accent 3;\lsdpriority48 \lsdlocked0 List Table 3 Accent 3;\lsdpriority49 \lsdlocked0 List Table 4 Accent 3;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 3;
\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 3;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 3;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 4;\lsdpriority47 \lsdlocked0 List Table 2 Accent 4;
\lsdpriority48 \lsdlocked0 List Table 3 Accent 4;\lsdpriority49 \lsdlocked0 List Table 4 Accent 4;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 4;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 4;
\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 4;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 5;\lsdpriority47 \lsdlocked0 List Table 2 Accent 5;\lsdpriority48 \lsdlocked0 List Table 3 Accent 5;
\lsdpriority49 \lsdlocked0 List Table 4 Accent 5;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 5;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 5;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 5;
\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 6;\lsdpriority47 \lsdlocked0 List Table 2 Accent 6;\lsdpriority48 \lsdlocked0 List Table 3 Accent 6;\lsdpriority49 \lsdlocked0 List Table 4 Accent 6;
\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 6;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 6;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 6;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Mention;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Smart Hyperlink;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Hashtag;}}{\*\datastore 0105000002000000180000004d73786d6c322e534158584d4c5265616465722e362e3000000000000000000000060000
d0cf11e0a1b11ae1000000000000000000000000000000003e000300feff090006000000000000000000000001000000010000000000000000100000feffffff00000000feffffff0000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
fffffffffffffffffdfffffffeffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffff52006f006f007400200045006e00740072007900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016000500ffffffffffffffffffffffff0c6ad98892f1d411a65f0040963251e500000000000000000000000060ed
e8917019d401feffffff00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff00000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff0000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000105000000000000}}