Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Subham Rajgaria/Desktop/Assignment2/top_test_isim_par.exe -prj C:/Users/Subham Rajgaria/Desktop/Assignment2/top_test_par.prj work.top_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Subham Rajgaria/Desktop/Assignment2/netgen/par/top_timesim.v" into library work
Analyzing Verilog file "C:/Users/Subham Rajgaria/Desktop/Assignment2/top_test.v" into library work
Starting static elaboration
WARNING:HDLCompiler:267 - "C:/Users/Subham Rajgaria/Desktop/Assignment2/top_test.v" Line 39: Cannot find port B0 on this module
ERROR:HDLCompiler:25 - "C:/Users/Subham Rajgaria/Desktop/Assignment2/top_test.v" Line 45: Module <top> does not have a port named <Tout>.
ERROR:HDLCompiler:25 - "C:/Users/Subham Rajgaria/Desktop/Assignment2/top_test.v" Line 46: Module <top> does not have a port named <state>.
ERROR:HDLCompiler:25 - "C:/Users/Subham Rajgaria/Desktop/Assignment2/top_test.v" Line 47: Module <top> does not have a port named <B0>.
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
