============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 14 2025  03:14:18 pm
  Module:                 signal_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4 ps) Path Delay Check
     Startpoint: (F) B[6]
       Endpoint: (R) S[17]

                   Capture    Launch  
      Path Delay:+    1900         -  
      Drv Adjust:+       0         0  
         Arrival:=    1900            
                                      
   Required Time:=    1900            
       Data Path:-    1896            
           Slack:=       4            

Exceptions/Constraints:
  max_delay             1900            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[6]                          -       -       F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g98/X                         -       A->X    F     sky130_fd_sc_hd__clkbuf_1      1  5.6    62   325     325    (-,-) 
  addinc_add_7_30_g1545/Y       -       A->Y    R     sky130_fd_sc_hd__inv_2         2  5.8    38    57     382    (-,-) 
  addinc_add_7_30_g1525__2802/Y -       B->Y    F     sky130_fd_sc_hd__nand2_1       4 10.5    82    85     468    (-,-) 
  addinc_add_7_30_g1454__6783/Y -       B_N->Y  F     sky130_fd_sc_hd__nor2b_1       3  9.4    75   170     638    (-,-) 
  addinc_add_7_30_g1367__5122/Y -       A1->Y   R     sky130_fd_sc_hd__a21oi_1       1  5.9   167   174     811    (-,-) 
  addinc_add_7_30_g1326__6783/Y -       B->Y    F     sky130_fd_sc_hd__nand3_2       8 25.3   168   188     999    (-,-) 
  addinc_add_7_30_g1316__7410/X -       A1->X   F     sky130_fd_sc_hd__a31o_4       15 44.9    87   325    1324    (-,-) 
  addinc_add_7_30_g1309/Y       -       A->Y    R     sky130_fd_sc_hd__inv_2         4 12.9    69    92    1415    (-,-) 
  addinc_add_7_30_g1285__2346/Y -       A2->Y   F     sky130_fd_sc_hd__o21ai_1       2  5.2    96    72    1487    (-,-) 
  addinc_add_7_30_g1274__8246/X -       A2_N->X R     sky130_fd_sc_hd__a2bb2o_2      1 51.3   269   409    1895    (-,-) 
  S[17]                         <<<     -       R     (port)                         -    -     -     0    1896    (-,-) 
#------------------------------------------------------------------------------------------------------------------------

