<stg><name>example_Pipeline_convR</name>


<trans_list>

<trans id="1282" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %row = alloca i32 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %kernel_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_load_5

]]></Node>
<StgValue><ssdm name="kernel_load_5_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %kernel_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_load_4

]]></Node>
<StgValue><ssdm name="kernel_load_4_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %kernel_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_load_6

]]></Node>
<StgValue><ssdm name="kernel_load_6_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %kernel_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_load_3

]]></Node>
<StgValue><ssdm name="kernel_load_3_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %kernel_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_load_2

]]></Node>
<StgValue><ssdm name="kernel_load_2_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %kernel_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_load_7

]]></Node>
<StgValue><ssdm name="kernel_load_7_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %kernel_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_load_1

]]></Node>
<StgValue><ssdm name="kernel_load_1_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %kernel_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_load

]]></Node>
<StgValue><ssdm name="kernel_load_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %kernel_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_load_8

]]></Node>
<StgValue><ssdm name="kernel_load_8_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i5 0, i5 %row

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0 %row_1 = load i5 %row

]]></Node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:2 %icmp_ln130 = icmp_eq  i5 %row_1, i5 30

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4 %add_ln130 = add i5 %row_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln130 = br i1 %icmp_ln130, void %.split120_ifconv, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split120_ifconv:1 %p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %row_1, i5 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="10">
<![CDATA[
.split120_ifconv:2 %p_shl_cast = zext i10 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.split120_ifconv:3 %p_shl1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %row_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="6">
<![CDATA[
.split120_ifconv:4 %p_shl1_cast = zext i6 %p_shl1

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:5 %empty_13 = sub i11 %p_shl_cast, i11 %p_shl1_cast

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:6 %p_cast = sext i11 %empty_13

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split120_ifconv:7 %cmp48 = icmp_eq  i5 %row_1, i5 0

]]></Node>
<StgValue><ssdm name="cmp48"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split120_ifconv:8 %cmp76 = icmp_eq  i5 %row_1, i5 29

]]></Node>
<StgValue><ssdm name="cmp76"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:9 %local_in_buffer_addr = getelementptr i32 %local_in_buffer, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:10 %local_in_buffer_load = load i14 %local_in_buffer_addr

]]></Node>
<StgValue><ssdm name="local_in_buffer_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:42 %or_ln132 = or i11 %empty_13, i11 1

]]></Node>
<StgValue><ssdm name="or_ln132"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:43 %or_ln132_cast = sext i11 %or_ln132

]]></Node>
<StgValue><ssdm name="or_ln132_cast"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:44 %local_in_buffer_addr_1 = getelementptr i32 %local_in_buffer, i64 0, i64 %or_ln132_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:45 %local_in_buffer_load_1 = load i14 %local_in_buffer_addr_1

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split120_ifconv:885 %store_ln130 = store i5 %add_ln130, i5 %row

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:10 %local_in_buffer_load = load i14 %local_in_buffer_addr

]]></Node>
<StgValue><ssdm name="local_in_buffer_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split120_ifconv:11 %xor_ln146 = xor i1 %cmp76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln146"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split120_ifconv:12 %or_ln146 = or i1 %cmp48, i1 %xor_ln146

]]></Node>
<StgValue><ssdm name="or_ln146"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split120_ifconv:18 %sel_tmp58 = xor i1 %cmp48, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp58"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split120_ifconv:19 %sel_tmp59 = and i1 %cmp76, i1 %sel_tmp58

]]></Node>
<StgValue><ssdm name="sel_tmp59"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:45 %local_in_buffer_load_1 = load i14 %local_in_buffer_addr_1

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:71 %add_ln132 = add i11 %empty_13, i11 2

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:72 %add_ln132_cast = sext i11 %add_ln132

]]></Node>
<StgValue><ssdm name="add_ln132_cast"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:73 %local_in_buffer_addr_2 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:74 %local_in_buffer_load_2 = load i14 %local_in_buffer_addr_2

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:100 %add_ln132_1 = add i11 %empty_13, i11 3

]]></Node>
<StgValue><ssdm name="add_ln132_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:101 %add_ln132_1_cast = sext i11 %add_ln132_1

]]></Node>
<StgValue><ssdm name="add_ln132_1_cast"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:102 %local_in_buffer_addr_3 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_1_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:103 %local_in_buffer_load_3 = load i14 %local_in_buffer_addr_3

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="73" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="or_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:13 %mul_ln160 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load

]]></Node>
<StgValue><ssdm name="mul_ln160"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:15 %mul_ln152 = mul i32 %kernel_load_read, i32 %local_in_buffer_load

]]></Node>
<StgValue><ssdm name="mul_ln152"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:21 %mul_ln152_1 = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load

]]></Node>
<StgValue><ssdm name="mul_ln152_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:24 %sel_tmp64_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load

]]></Node>
<StgValue><ssdm name="sel_tmp64_v"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:27 %mul_ln165 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load

]]></Node>
<StgValue><ssdm name="mul_ln165"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:29 %sel_tmp67_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load

]]></Node>
<StgValue><ssdm name="sel_tmp67_v"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:32 %sel_tmp73_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load

]]></Node>
<StgValue><ssdm name="sel_tmp73_v"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:35 %mul_ln165_1 = mul i32 %local_in_buffer_load, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln165_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:37 %sel_tmp76_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load

]]></Node>
<StgValue><ssdm name="sel_tmp76_v"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:46 %sel_tmp82 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_1

]]></Node>
<StgValue><ssdm name="sel_tmp82"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:48 %mul_ln152_2 = mul i32 %local_in_buffer_load_1, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:50 %sel_tmp85_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_1

]]></Node>
<StgValue><ssdm name="sel_tmp85_v"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:53 %sel_tmp91_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_1

]]></Node>
<StgValue><ssdm name="sel_tmp91_v"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:56 %mul_ln152_3 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_1

]]></Node>
<StgValue><ssdm name="mul_ln152_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:58 %sel_tmp94_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_1

]]></Node>
<StgValue><ssdm name="sel_tmp94_v"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:61 %sel_tmp100_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_1

]]></Node>
<StgValue><ssdm name="sel_tmp100_v"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:64 %mul_ln152_4 = mul i32 %local_in_buffer_load_1, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_4"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:66 %sel_tmp103_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_1

]]></Node>
<StgValue><ssdm name="sel_tmp103_v"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:74 %local_in_buffer_load_2 = load i14 %local_in_buffer_addr_2

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:103 %local_in_buffer_load_3 = load i14 %local_in_buffer_addr_3

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:129 %add_ln132_2 = add i11 %empty_13, i11 4

]]></Node>
<StgValue><ssdm name="add_ln132_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:130 %add_ln132_2_cast = sext i11 %add_ln132_2

]]></Node>
<StgValue><ssdm name="add_ln132_2_cast"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:131 %local_in_buffer_addr_4 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_2_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_4"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:132 %local_in_buffer_load_4 = load i14 %local_in_buffer_addr_4

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_4"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:158 %add_ln132_3 = add i11 %empty_13, i11 5

]]></Node>
<StgValue><ssdm name="add_ln132_3"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:159 %add_ln132_3_cast = sext i11 %add_ln132_3

]]></Node>
<StgValue><ssdm name="add_ln132_3_cast"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:160 %local_in_buffer_addr_5 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_3_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_5"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:161 %local_in_buffer_load_5 = load i14 %local_in_buffer_addr_5

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="101" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="or_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:13 %mul_ln160 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load

]]></Node>
<StgValue><ssdm name="mul_ln160"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:15 %mul_ln152 = mul i32 %kernel_load_read, i32 %local_in_buffer_load

]]></Node>
<StgValue><ssdm name="mul_ln152"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:21 %mul_ln152_1 = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load

]]></Node>
<StgValue><ssdm name="mul_ln152_1"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:24 %sel_tmp64_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load

]]></Node>
<StgValue><ssdm name="sel_tmp64_v"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:27 %mul_ln165 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load

]]></Node>
<StgValue><ssdm name="mul_ln165"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:29 %sel_tmp67_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load

]]></Node>
<StgValue><ssdm name="sel_tmp67_v"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:32 %sel_tmp73_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load

]]></Node>
<StgValue><ssdm name="sel_tmp73_v"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:35 %mul_ln165_1 = mul i32 %local_in_buffer_load, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln165_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:37 %sel_tmp76_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load

]]></Node>
<StgValue><ssdm name="sel_tmp76_v"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:46 %sel_tmp82 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_1

]]></Node>
<StgValue><ssdm name="sel_tmp82"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:48 %mul_ln152_2 = mul i32 %local_in_buffer_load_1, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_2"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:50 %sel_tmp85_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_1

]]></Node>
<StgValue><ssdm name="sel_tmp85_v"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:53 %sel_tmp91_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_1

]]></Node>
<StgValue><ssdm name="sel_tmp91_v"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:56 %mul_ln152_3 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_1

]]></Node>
<StgValue><ssdm name="mul_ln152_3"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:58 %sel_tmp94_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_1

]]></Node>
<StgValue><ssdm name="sel_tmp94_v"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:61 %sel_tmp100_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_1

]]></Node>
<StgValue><ssdm name="sel_tmp100_v"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:64 %mul_ln152_4 = mul i32 %local_in_buffer_load_1, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_4"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:66 %sel_tmp103_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_1

]]></Node>
<StgValue><ssdm name="sel_tmp103_v"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:75 %sel_tmp109 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_2

]]></Node>
<StgValue><ssdm name="sel_tmp109"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:77 %mul_ln152_5 = mul i32 %local_in_buffer_load_2, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_5"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:79 %sel_tmp112_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_2

]]></Node>
<StgValue><ssdm name="sel_tmp112_v"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:82 %sel_tmp118_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_2

]]></Node>
<StgValue><ssdm name="sel_tmp118_v"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:85 %mul_ln152_6 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_2

]]></Node>
<StgValue><ssdm name="mul_ln152_6"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:87 %sel_tmp121_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_2

]]></Node>
<StgValue><ssdm name="sel_tmp121_v"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:90 %sel_tmp127_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_2

]]></Node>
<StgValue><ssdm name="sel_tmp127_v"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:93 %mul_ln152_7 = mul i32 %local_in_buffer_load_2, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_7"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:95 %sel_tmp130_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_2

]]></Node>
<StgValue><ssdm name="sel_tmp130_v"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:104 %sel_tmp136 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_3

]]></Node>
<StgValue><ssdm name="sel_tmp136"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:106 %mul_ln152_8 = mul i32 %local_in_buffer_load_3, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_8"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:108 %sel_tmp139_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_3

]]></Node>
<StgValue><ssdm name="sel_tmp139_v"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:111 %sel_tmp145_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_3

]]></Node>
<StgValue><ssdm name="sel_tmp145_v"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:114 %mul_ln152_9 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_3

]]></Node>
<StgValue><ssdm name="mul_ln152_9"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:116 %sel_tmp148_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_3

]]></Node>
<StgValue><ssdm name="sel_tmp148_v"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:119 %sel_tmp154_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_3

]]></Node>
<StgValue><ssdm name="sel_tmp154_v"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:122 %mul_ln152_10 = mul i32 %local_in_buffer_load_3, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_10"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:124 %sel_tmp157_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_3

]]></Node>
<StgValue><ssdm name="sel_tmp157_v"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:132 %local_in_buffer_load_4 = load i14 %local_in_buffer_addr_4

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_4"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:161 %local_in_buffer_load_5 = load i14 %local_in_buffer_addr_5

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_5"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:187 %add_ln132_4 = add i11 %empty_13, i11 6

]]></Node>
<StgValue><ssdm name="add_ln132_4"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:188 %add_ln132_4_cast = sext i11 %add_ln132_4

]]></Node>
<StgValue><ssdm name="add_ln132_4_cast"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:189 %local_in_buffer_addr_6 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_4_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_6"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:190 %local_in_buffer_load_6 = load i14 %local_in_buffer_addr_6

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_6"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:216 %add_ln132_5 = add i11 %empty_13, i11 7

]]></Node>
<StgValue><ssdm name="add_ln132_5"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:217 %add_ln132_5_cast = sext i11 %add_ln132_5

]]></Node>
<StgValue><ssdm name="add_ln132_5_cast"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:218 %local_in_buffer_addr_7 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_5_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_7"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:219 %local_in_buffer_load_7 = load i14 %local_in_buffer_addr_7

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="147" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:14 %select_ln146 = select i1 %or_ln146, i32 0, i32 %mul_ln160

]]></Node>
<StgValue><ssdm name="select_ln146"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:16 %add_ln152 = add i32 %mul_ln152, i32 %select_ln146

]]></Node>
<StgValue><ssdm name="add_ln152"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:17 %sel_tmp = select i1 %cmp48, i32 %add_ln152, i32 %select_ln146

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:20 %tmp_2_0_1 = select i1 %sel_tmp59, i32 %add_ln152, i32 %sel_tmp

]]></Node>
<StgValue><ssdm name="tmp_2_0_1"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:22 %add_ln152_1 = add i32 %mul_ln152_1, i32 %tmp_2_0_1

]]></Node>
<StgValue><ssdm name="add_ln152_1"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:47 %tmp_5_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp82

]]></Node>
<StgValue><ssdm name="tmp_5_0_0"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:49 %add_ln152_2 = add i32 %mul_ln152_2, i32 %tmp_5_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_2"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:51 %sel_tmp85 = add i32 %sel_tmp85_v, i32 %add_ln152_2

]]></Node>
<StgValue><ssdm name="sel_tmp85"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:52 %tmp_5_0_2 = select i1 %sel_tmp59, i32 %add_ln152_2, i32 %sel_tmp85

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:75 %sel_tmp109 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_2

]]></Node>
<StgValue><ssdm name="sel_tmp109"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:77 %mul_ln152_5 = mul i32 %local_in_buffer_load_2, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_5"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:79 %sel_tmp112_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_2

]]></Node>
<StgValue><ssdm name="sel_tmp112_v"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:82 %sel_tmp118_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_2

]]></Node>
<StgValue><ssdm name="sel_tmp118_v"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:85 %mul_ln152_6 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_2

]]></Node>
<StgValue><ssdm name="mul_ln152_6"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:87 %sel_tmp121_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_2

]]></Node>
<StgValue><ssdm name="sel_tmp121_v"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:90 %sel_tmp127_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_2

]]></Node>
<StgValue><ssdm name="sel_tmp127_v"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:93 %mul_ln152_7 = mul i32 %local_in_buffer_load_2, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_7"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:95 %sel_tmp130_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_2

]]></Node>
<StgValue><ssdm name="sel_tmp130_v"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:104 %sel_tmp136 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_3

]]></Node>
<StgValue><ssdm name="sel_tmp136"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:106 %mul_ln152_8 = mul i32 %local_in_buffer_load_3, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_8"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:108 %sel_tmp139_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_3

]]></Node>
<StgValue><ssdm name="sel_tmp139_v"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:111 %sel_tmp145_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_3

]]></Node>
<StgValue><ssdm name="sel_tmp145_v"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:114 %mul_ln152_9 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_3

]]></Node>
<StgValue><ssdm name="mul_ln152_9"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:116 %sel_tmp148_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_3

]]></Node>
<StgValue><ssdm name="sel_tmp148_v"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:119 %sel_tmp154_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_3

]]></Node>
<StgValue><ssdm name="sel_tmp154_v"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:122 %mul_ln152_10 = mul i32 %local_in_buffer_load_3, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_10"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:124 %sel_tmp157_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_3

]]></Node>
<StgValue><ssdm name="sel_tmp157_v"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:133 %sel_tmp163 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_4

]]></Node>
<StgValue><ssdm name="sel_tmp163"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:135 %mul_ln152_11 = mul i32 %local_in_buffer_load_4, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_11"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:137 %sel_tmp166_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_4

]]></Node>
<StgValue><ssdm name="sel_tmp166_v"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:140 %sel_tmp172_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_4

]]></Node>
<StgValue><ssdm name="sel_tmp172_v"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:143 %mul_ln152_12 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_4

]]></Node>
<StgValue><ssdm name="mul_ln152_12"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:145 %sel_tmp175_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_4

]]></Node>
<StgValue><ssdm name="sel_tmp175_v"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:148 %sel_tmp181_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_4

]]></Node>
<StgValue><ssdm name="sel_tmp181_v"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:151 %mul_ln152_13 = mul i32 %local_in_buffer_load_4, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_13"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:153 %sel_tmp184_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_4

]]></Node>
<StgValue><ssdm name="sel_tmp184_v"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:162 %sel_tmp190 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_5

]]></Node>
<StgValue><ssdm name="sel_tmp190"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:164 %mul_ln152_14 = mul i32 %local_in_buffer_load_5, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_14"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:166 %sel_tmp193_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_5

]]></Node>
<StgValue><ssdm name="sel_tmp193_v"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:169 %sel_tmp199_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_5

]]></Node>
<StgValue><ssdm name="sel_tmp199_v"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:172 %mul_ln152_15 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_5

]]></Node>
<StgValue><ssdm name="mul_ln152_15"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:174 %sel_tmp202_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_5

]]></Node>
<StgValue><ssdm name="sel_tmp202_v"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:177 %sel_tmp208_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_5

]]></Node>
<StgValue><ssdm name="sel_tmp208_v"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:180 %mul_ln152_16 = mul i32 %local_in_buffer_load_5, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_16"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:182 %sel_tmp211_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_5

]]></Node>
<StgValue><ssdm name="sel_tmp211_v"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:190 %local_in_buffer_load_6 = load i14 %local_in_buffer_addr_6

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_6"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:219 %local_in_buffer_load_7 = load i14 %local_in_buffer_addr_7

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_7"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:245 %add_ln132_6 = add i11 %empty_13, i11 8

]]></Node>
<StgValue><ssdm name="add_ln132_6"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:246 %add_ln132_6_cast = sext i11 %add_ln132_6

]]></Node>
<StgValue><ssdm name="add_ln132_6_cast"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:247 %local_in_buffer_addr_8 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_6_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_8"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:248 %local_in_buffer_load_8 = load i14 %local_in_buffer_addr_8

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_8"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:274 %add_ln132_7 = add i11 %empty_13, i11 9

]]></Node>
<StgValue><ssdm name="add_ln132_7"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:275 %add_ln132_7_cast = sext i11 %add_ln132_7

]]></Node>
<StgValue><ssdm name="add_ln132_7_cast"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:276 %local_in_buffer_addr_9 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_7_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_9"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:277 %local_in_buffer_load_9 = load i14 %local_in_buffer_addr_9

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="202" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:23 %tmp_2_0_2 = select i1 %cmp48, i32 %add_ln152_1, i32 %tmp_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_2_0_2"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:25 %sel_tmp64 = add i32 %sel_tmp64_v, i32 %tmp_2_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp64"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:26 %tmp_2_1_0 = select i1 %cmp48, i32 %add_ln152_1, i32 %sel_tmp64

]]></Node>
<StgValue><ssdm name="tmp_2_1_0"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:28 %add_ln165 = add i32 %mul_ln165, i32 %tmp_2_1_0

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:54 %sel_tmp91 = add i32 %sel_tmp91_v, i32 %tmp_5_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp91"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:55 %tmp_5_1_0 = select i1 %cmp48, i32 %tmp_5_0_2, i32 %sel_tmp91

]]></Node>
<StgValue><ssdm name="tmp_5_1_0"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:57 %add_ln152_3 = add i32 %mul_ln152_3, i32 %tmp_5_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_3"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:76 %tmp_12_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp109

]]></Node>
<StgValue><ssdm name="tmp_12_0_0"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:78 %add_ln152_5 = add i32 %mul_ln152_5, i32 %tmp_12_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_5"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:80 %sel_tmp112 = add i32 %sel_tmp112_v, i32 %add_ln152_5

]]></Node>
<StgValue><ssdm name="sel_tmp112"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:81 %tmp_12_0_2 = select i1 %sel_tmp59, i32 %add_ln152_5, i32 %sel_tmp112

]]></Node>
<StgValue><ssdm name="tmp_12_0_2"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:105 %tmp_19_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp136

]]></Node>
<StgValue><ssdm name="tmp_19_0_0"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:107 %add_ln152_8 = add i32 %mul_ln152_8, i32 %tmp_19_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_8"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:109 %sel_tmp139 = add i32 %sel_tmp139_v, i32 %add_ln152_8

]]></Node>
<StgValue><ssdm name="sel_tmp139"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:110 %tmp_19_0_2 = select i1 %sel_tmp59, i32 %add_ln152_8, i32 %sel_tmp139

]]></Node>
<StgValue><ssdm name="tmp_19_0_2"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:133 %sel_tmp163 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_4

]]></Node>
<StgValue><ssdm name="sel_tmp163"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:135 %mul_ln152_11 = mul i32 %local_in_buffer_load_4, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_11"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:137 %sel_tmp166_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_4

]]></Node>
<StgValue><ssdm name="sel_tmp166_v"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:140 %sel_tmp172_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_4

]]></Node>
<StgValue><ssdm name="sel_tmp172_v"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:143 %mul_ln152_12 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_4

]]></Node>
<StgValue><ssdm name="mul_ln152_12"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:145 %sel_tmp175_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_4

]]></Node>
<StgValue><ssdm name="sel_tmp175_v"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:148 %sel_tmp181_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_4

]]></Node>
<StgValue><ssdm name="sel_tmp181_v"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:151 %mul_ln152_13 = mul i32 %local_in_buffer_load_4, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_13"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:153 %sel_tmp184_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_4

]]></Node>
<StgValue><ssdm name="sel_tmp184_v"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:162 %sel_tmp190 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_5

]]></Node>
<StgValue><ssdm name="sel_tmp190"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:164 %mul_ln152_14 = mul i32 %local_in_buffer_load_5, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_14"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:166 %sel_tmp193_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_5

]]></Node>
<StgValue><ssdm name="sel_tmp193_v"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:169 %sel_tmp199_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_5

]]></Node>
<StgValue><ssdm name="sel_tmp199_v"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:172 %mul_ln152_15 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_5

]]></Node>
<StgValue><ssdm name="mul_ln152_15"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:174 %sel_tmp202_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_5

]]></Node>
<StgValue><ssdm name="sel_tmp202_v"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:177 %sel_tmp208_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_5

]]></Node>
<StgValue><ssdm name="sel_tmp208_v"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:180 %mul_ln152_16 = mul i32 %local_in_buffer_load_5, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_16"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:182 %sel_tmp211_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_5

]]></Node>
<StgValue><ssdm name="sel_tmp211_v"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:191 %sel_tmp217 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_6

]]></Node>
<StgValue><ssdm name="sel_tmp217"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:193 %mul_ln152_17 = mul i32 %local_in_buffer_load_6, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_17"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:195 %sel_tmp220_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_6

]]></Node>
<StgValue><ssdm name="sel_tmp220_v"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:198 %sel_tmp226_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_6

]]></Node>
<StgValue><ssdm name="sel_tmp226_v"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:201 %mul_ln152_18 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_6

]]></Node>
<StgValue><ssdm name="mul_ln152_18"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:203 %sel_tmp229_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_6

]]></Node>
<StgValue><ssdm name="sel_tmp229_v"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:206 %sel_tmp235_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_6

]]></Node>
<StgValue><ssdm name="sel_tmp235_v"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:209 %mul_ln152_19 = mul i32 %local_in_buffer_load_6, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_19"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:211 %sel_tmp238_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_6

]]></Node>
<StgValue><ssdm name="sel_tmp238_v"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:220 %sel_tmp244 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_7

]]></Node>
<StgValue><ssdm name="sel_tmp244"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:222 %mul_ln152_20 = mul i32 %local_in_buffer_load_7, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_20"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:224 %sel_tmp247_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_7

]]></Node>
<StgValue><ssdm name="sel_tmp247_v"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:227 %sel_tmp253_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_7

]]></Node>
<StgValue><ssdm name="sel_tmp253_v"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:230 %mul_ln152_21 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_7

]]></Node>
<StgValue><ssdm name="mul_ln152_21"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:232 %sel_tmp256_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_7

]]></Node>
<StgValue><ssdm name="sel_tmp256_v"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:235 %sel_tmp262_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_7

]]></Node>
<StgValue><ssdm name="sel_tmp262_v"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:238 %mul_ln152_22 = mul i32 %local_in_buffer_load_7, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_22"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:240 %sel_tmp265_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_7

]]></Node>
<StgValue><ssdm name="sel_tmp265_v"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:248 %local_in_buffer_load_8 = load i14 %local_in_buffer_addr_8

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_8"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:277 %local_in_buffer_load_9 = load i14 %local_in_buffer_addr_9

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_9"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:303 %add_ln132_8 = add i11 %empty_13, i11 10

]]></Node>
<StgValue><ssdm name="add_ln132_8"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:304 %add_ln132_8_cast = sext i11 %add_ln132_8

]]></Node>
<StgValue><ssdm name="add_ln132_8_cast"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:305 %local_in_buffer_addr_10 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_8_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_10"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:306 %local_in_buffer_load_10 = load i14 %local_in_buffer_addr_10

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_10"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:332 %add_ln132_9 = add i11 %empty_13, i11 11

]]></Node>
<StgValue><ssdm name="add_ln132_9"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:333 %add_ln132_9_cast = sext i11 %add_ln132_9

]]></Node>
<StgValue><ssdm name="add_ln132_9_cast"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:334 %local_in_buffer_addr_11 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_9_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_11"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:335 %local_in_buffer_load_11 = load i14 %local_in_buffer_addr_11

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="263" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:30 %sel_tmp67 = add i32 %sel_tmp67_v, i32 %add_ln165

]]></Node>
<StgValue><ssdm name="sel_tmp67"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:31 %tmp_2_1_2 = select i1 %sel_tmp59, i32 %add_ln165, i32 %sel_tmp67

]]></Node>
<StgValue><ssdm name="tmp_2_1_2"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:33 %sel_tmp73 = add i32 %sel_tmp73_v, i32 %tmp_2_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp73"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:59 %sel_tmp94 = add i32 %sel_tmp94_v, i32 %add_ln152_3

]]></Node>
<StgValue><ssdm name="sel_tmp94"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:60 %tmp_5_1_2 = select i1 %sel_tmp59, i32 %add_ln152_3, i32 %sel_tmp94

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:62 %sel_tmp100 = add i32 %sel_tmp100_v, i32 %tmp_5_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp100"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:83 %sel_tmp118 = add i32 %sel_tmp118_v, i32 %tmp_12_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp118"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:84 %tmp_12_1_0 = select i1 %cmp48, i32 %tmp_12_0_2, i32 %sel_tmp118

]]></Node>
<StgValue><ssdm name="tmp_12_1_0"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:86 %add_ln152_6 = add i32 %mul_ln152_6, i32 %tmp_12_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_6"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:112 %sel_tmp145 = add i32 %sel_tmp145_v, i32 %tmp_19_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp145"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:113 %tmp_19_1_0 = select i1 %cmp48, i32 %tmp_19_0_2, i32 %sel_tmp145

]]></Node>
<StgValue><ssdm name="tmp_19_1_0"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:115 %add_ln152_9 = add i32 %mul_ln152_9, i32 %tmp_19_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_9"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:134 %tmp_25_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp163

]]></Node>
<StgValue><ssdm name="tmp_25_0_0"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:136 %add_ln152_11 = add i32 %mul_ln152_11, i32 %tmp_25_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_11"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:138 %sel_tmp166 = add i32 %sel_tmp166_v, i32 %add_ln152_11

]]></Node>
<StgValue><ssdm name="sel_tmp166"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:139 %tmp_25_0_2 = select i1 %sel_tmp59, i32 %add_ln152_11, i32 %sel_tmp166

]]></Node>
<StgValue><ssdm name="tmp_25_0_2"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:163 %tmp_31_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp190

]]></Node>
<StgValue><ssdm name="tmp_31_0_0"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:165 %add_ln152_14 = add i32 %mul_ln152_14, i32 %tmp_31_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_14"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:167 %sel_tmp193 = add i32 %sel_tmp193_v, i32 %add_ln152_14

]]></Node>
<StgValue><ssdm name="sel_tmp193"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:168 %tmp_31_0_2 = select i1 %sel_tmp59, i32 %add_ln152_14, i32 %sel_tmp193

]]></Node>
<StgValue><ssdm name="tmp_31_0_2"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:191 %sel_tmp217 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_6

]]></Node>
<StgValue><ssdm name="sel_tmp217"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:193 %mul_ln152_17 = mul i32 %local_in_buffer_load_6, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_17"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:195 %sel_tmp220_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_6

]]></Node>
<StgValue><ssdm name="sel_tmp220_v"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:198 %sel_tmp226_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_6

]]></Node>
<StgValue><ssdm name="sel_tmp226_v"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:201 %mul_ln152_18 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_6

]]></Node>
<StgValue><ssdm name="mul_ln152_18"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:203 %sel_tmp229_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_6

]]></Node>
<StgValue><ssdm name="sel_tmp229_v"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:206 %sel_tmp235_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_6

]]></Node>
<StgValue><ssdm name="sel_tmp235_v"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:209 %mul_ln152_19 = mul i32 %local_in_buffer_load_6, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_19"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:211 %sel_tmp238_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_6

]]></Node>
<StgValue><ssdm name="sel_tmp238_v"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:220 %sel_tmp244 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_7

]]></Node>
<StgValue><ssdm name="sel_tmp244"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:222 %mul_ln152_20 = mul i32 %local_in_buffer_load_7, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_20"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:224 %sel_tmp247_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_7

]]></Node>
<StgValue><ssdm name="sel_tmp247_v"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:227 %sel_tmp253_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_7

]]></Node>
<StgValue><ssdm name="sel_tmp253_v"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:230 %mul_ln152_21 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_7

]]></Node>
<StgValue><ssdm name="mul_ln152_21"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:232 %sel_tmp256_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_7

]]></Node>
<StgValue><ssdm name="sel_tmp256_v"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:235 %sel_tmp262_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_7

]]></Node>
<StgValue><ssdm name="sel_tmp262_v"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:238 %mul_ln152_22 = mul i32 %local_in_buffer_load_7, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_22"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:240 %sel_tmp265_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_7

]]></Node>
<StgValue><ssdm name="sel_tmp265_v"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:249 %sel_tmp271 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_8

]]></Node>
<StgValue><ssdm name="sel_tmp271"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:251 %mul_ln152_23 = mul i32 %local_in_buffer_load_8, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_23"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:253 %sel_tmp274_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_8

]]></Node>
<StgValue><ssdm name="sel_tmp274_v"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:256 %sel_tmp280_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_8

]]></Node>
<StgValue><ssdm name="sel_tmp280_v"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:259 %mul_ln152_24 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_8

]]></Node>
<StgValue><ssdm name="mul_ln152_24"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:261 %sel_tmp283_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_8

]]></Node>
<StgValue><ssdm name="sel_tmp283_v"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:264 %sel_tmp289_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_8

]]></Node>
<StgValue><ssdm name="sel_tmp289_v"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:267 %mul_ln152_25 = mul i32 %local_in_buffer_load_8, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_25"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:269 %sel_tmp292_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_8

]]></Node>
<StgValue><ssdm name="sel_tmp292_v"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:278 %sel_tmp298 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_9

]]></Node>
<StgValue><ssdm name="sel_tmp298"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:280 %mul_ln152_26 = mul i32 %local_in_buffer_load_9, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_26"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:282 %sel_tmp301_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_9

]]></Node>
<StgValue><ssdm name="sel_tmp301_v"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:285 %sel_tmp307_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_9

]]></Node>
<StgValue><ssdm name="sel_tmp307_v"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:288 %mul_ln152_27 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_9

]]></Node>
<StgValue><ssdm name="mul_ln152_27"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:290 %sel_tmp310_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_9

]]></Node>
<StgValue><ssdm name="sel_tmp310_v"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:293 %sel_tmp316_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_9

]]></Node>
<StgValue><ssdm name="sel_tmp316_v"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:296 %mul_ln152_28 = mul i32 %local_in_buffer_load_9, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_28"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:298 %sel_tmp319_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_9

]]></Node>
<StgValue><ssdm name="sel_tmp319_v"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:306 %local_in_buffer_load_10 = load i14 %local_in_buffer_addr_10

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_10"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:335 %local_in_buffer_load_11 = load i14 %local_in_buffer_addr_11

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_11"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:361 %add_ln132_10 = add i11 %empty_13, i11 12

]]></Node>
<StgValue><ssdm name="add_ln132_10"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:362 %add_ln132_10_cast = sext i11 %add_ln132_10

]]></Node>
<StgValue><ssdm name="add_ln132_10_cast"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:363 %local_in_buffer_addr_12 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_10_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_12"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:364 %local_in_buffer_load_12 = load i14 %local_in_buffer_addr_12

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_12"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:390 %add_ln132_11 = add i11 %empty_13, i11 13

]]></Node>
<StgValue><ssdm name="add_ln132_11"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:391 %add_ln132_11_cast = sext i11 %add_ln132_11

]]></Node>
<StgValue><ssdm name="add_ln132_11_cast"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:392 %local_in_buffer_addr_13 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_11_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_13"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:393 %local_in_buffer_load_13 = load i14 %local_in_buffer_addr_13

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="329" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:34 %tmp_2_2_0 = select i1 %cmp48, i32 %tmp_2_1_2, i32 %sel_tmp73

]]></Node>
<StgValue><ssdm name="tmp_2_2_0"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:36 %add_ln165_1 = add i32 %mul_ln165_1, i32 %tmp_2_2_0

]]></Node>
<StgValue><ssdm name="add_ln165_1"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:38 %sel_tmp76 = add i32 %sel_tmp76_v, i32 %add_ln165_1

]]></Node>
<StgValue><ssdm name="sel_tmp76"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:39 %tmp_2_2_2 = select i1 %sel_tmp59, i32 %add_ln165_1, i32 %sel_tmp76

]]></Node>
<StgValue><ssdm name="tmp_2_2_2"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:63 %tmp_5_2_0 = select i1 %cmp48, i32 %tmp_5_1_2, i32 %sel_tmp100

]]></Node>
<StgValue><ssdm name="tmp_5_2_0"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:65 %add_ln152_4 = add i32 %mul_ln152_4, i32 %tmp_5_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_4"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:67 %sel_tmp103 = add i32 %sel_tmp103_v, i32 %add_ln152_4

]]></Node>
<StgValue><ssdm name="sel_tmp103"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:68 %tmp_5_2_2 = select i1 %sel_tmp59, i32 %add_ln152_4, i32 %sel_tmp103

]]></Node>
<StgValue><ssdm name="tmp_5_2_2"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:88 %sel_tmp121 = add i32 %sel_tmp121_v, i32 %add_ln152_6

]]></Node>
<StgValue><ssdm name="sel_tmp121"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:89 %tmp_12_1_2 = select i1 %sel_tmp59, i32 %add_ln152_6, i32 %sel_tmp121

]]></Node>
<StgValue><ssdm name="tmp_12_1_2"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:91 %sel_tmp127 = add i32 %sel_tmp127_v, i32 %tmp_12_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp127"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:117 %sel_tmp148 = add i32 %sel_tmp148_v, i32 %add_ln152_9

]]></Node>
<StgValue><ssdm name="sel_tmp148"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:118 %tmp_19_1_2 = select i1 %sel_tmp59, i32 %add_ln152_9, i32 %sel_tmp148

]]></Node>
<StgValue><ssdm name="tmp_19_1_2"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:120 %sel_tmp154 = add i32 %sel_tmp154_v, i32 %tmp_19_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp154"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:141 %sel_tmp172 = add i32 %sel_tmp172_v, i32 %tmp_25_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp172"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:142 %tmp_25_1_0 = select i1 %cmp48, i32 %tmp_25_0_2, i32 %sel_tmp172

]]></Node>
<StgValue><ssdm name="tmp_25_1_0"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:144 %add_ln152_12 = add i32 %mul_ln152_12, i32 %tmp_25_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_12"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:170 %sel_tmp199 = add i32 %sel_tmp199_v, i32 %tmp_31_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp199"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:171 %tmp_31_1_0 = select i1 %cmp48, i32 %tmp_31_0_2, i32 %sel_tmp199

]]></Node>
<StgValue><ssdm name="tmp_31_1_0"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:173 %add_ln152_15 = add i32 %mul_ln152_15, i32 %tmp_31_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_15"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:192 %tmp_37_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp217

]]></Node>
<StgValue><ssdm name="tmp_37_0_0"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:194 %add_ln152_17 = add i32 %mul_ln152_17, i32 %tmp_37_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_17"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:196 %sel_tmp220 = add i32 %sel_tmp220_v, i32 %add_ln152_17

]]></Node>
<StgValue><ssdm name="sel_tmp220"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:197 %tmp_37_0_2 = select i1 %sel_tmp59, i32 %add_ln152_17, i32 %sel_tmp220

]]></Node>
<StgValue><ssdm name="tmp_37_0_2"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:221 %tmp_43_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp244

]]></Node>
<StgValue><ssdm name="tmp_43_0_0"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:223 %add_ln152_20 = add i32 %mul_ln152_20, i32 %tmp_43_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_20"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:225 %sel_tmp247 = add i32 %sel_tmp247_v, i32 %add_ln152_20

]]></Node>
<StgValue><ssdm name="sel_tmp247"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:226 %tmp_43_0_2 = select i1 %sel_tmp59, i32 %add_ln152_20, i32 %sel_tmp247

]]></Node>
<StgValue><ssdm name="tmp_43_0_2"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:249 %sel_tmp271 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_8

]]></Node>
<StgValue><ssdm name="sel_tmp271"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:251 %mul_ln152_23 = mul i32 %local_in_buffer_load_8, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_23"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:253 %sel_tmp274_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_8

]]></Node>
<StgValue><ssdm name="sel_tmp274_v"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:256 %sel_tmp280_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_8

]]></Node>
<StgValue><ssdm name="sel_tmp280_v"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:259 %mul_ln152_24 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_8

]]></Node>
<StgValue><ssdm name="mul_ln152_24"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:261 %sel_tmp283_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_8

]]></Node>
<StgValue><ssdm name="sel_tmp283_v"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:264 %sel_tmp289_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_8

]]></Node>
<StgValue><ssdm name="sel_tmp289_v"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:267 %mul_ln152_25 = mul i32 %local_in_buffer_load_8, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_25"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:269 %sel_tmp292_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_8

]]></Node>
<StgValue><ssdm name="sel_tmp292_v"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:278 %sel_tmp298 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_9

]]></Node>
<StgValue><ssdm name="sel_tmp298"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:280 %mul_ln152_26 = mul i32 %local_in_buffer_load_9, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_26"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:282 %sel_tmp301_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_9

]]></Node>
<StgValue><ssdm name="sel_tmp301_v"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:285 %sel_tmp307_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_9

]]></Node>
<StgValue><ssdm name="sel_tmp307_v"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:288 %mul_ln152_27 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_9

]]></Node>
<StgValue><ssdm name="mul_ln152_27"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:290 %sel_tmp310_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_9

]]></Node>
<StgValue><ssdm name="sel_tmp310_v"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:293 %sel_tmp316_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_9

]]></Node>
<StgValue><ssdm name="sel_tmp316_v"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:296 %mul_ln152_28 = mul i32 %local_in_buffer_load_9, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_28"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:298 %sel_tmp319_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_9

]]></Node>
<StgValue><ssdm name="sel_tmp319_v"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:307 %sel_tmp325 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_10

]]></Node>
<StgValue><ssdm name="sel_tmp325"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:309 %mul_ln152_29 = mul i32 %local_in_buffer_load_10, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_29"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:311 %sel_tmp328_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_10

]]></Node>
<StgValue><ssdm name="sel_tmp328_v"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:314 %sel_tmp334_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_10

]]></Node>
<StgValue><ssdm name="sel_tmp334_v"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:317 %mul_ln152_30 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_10

]]></Node>
<StgValue><ssdm name="mul_ln152_30"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:319 %sel_tmp337_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_10

]]></Node>
<StgValue><ssdm name="sel_tmp337_v"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:322 %sel_tmp343_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_10

]]></Node>
<StgValue><ssdm name="sel_tmp343_v"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:325 %mul_ln152_31 = mul i32 %local_in_buffer_load_10, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_31"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:327 %sel_tmp346_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_10

]]></Node>
<StgValue><ssdm name="sel_tmp346_v"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:336 %sel_tmp352 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_11

]]></Node>
<StgValue><ssdm name="sel_tmp352"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:338 %mul_ln152_32 = mul i32 %local_in_buffer_load_11, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_32"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:340 %sel_tmp355_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_11

]]></Node>
<StgValue><ssdm name="sel_tmp355_v"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:343 %sel_tmp361_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_11

]]></Node>
<StgValue><ssdm name="sel_tmp361_v"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:346 %mul_ln152_33 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_11

]]></Node>
<StgValue><ssdm name="mul_ln152_33"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:348 %sel_tmp364_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_11

]]></Node>
<StgValue><ssdm name="sel_tmp364_v"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:351 %sel_tmp370_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_11

]]></Node>
<StgValue><ssdm name="sel_tmp370_v"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:354 %mul_ln152_34 = mul i32 %local_in_buffer_load_11, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_34"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:356 %sel_tmp373_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_11

]]></Node>
<StgValue><ssdm name="sel_tmp373_v"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:364 %local_in_buffer_load_12 = load i14 %local_in_buffer_addr_12

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_12"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:393 %local_in_buffer_load_13 = load i14 %local_in_buffer_addr_13

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_13"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:419 %add_ln132_12 = add i11 %empty_13, i11 14

]]></Node>
<StgValue><ssdm name="add_ln132_12"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:420 %add_ln132_12_cast = sext i11 %add_ln132_12

]]></Node>
<StgValue><ssdm name="add_ln132_12_cast"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:421 %local_in_buffer_addr_14 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_12_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_14"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:422 %local_in_buffer_load_14 = load i14 %local_in_buffer_addr_14

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_14"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:448 %add_ln132_13 = add i11 %empty_13, i11 15

]]></Node>
<StgValue><ssdm name="add_ln132_13"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:449 %add_ln132_13_cast = sext i11 %add_ln132_13

]]></Node>
<StgValue><ssdm name="add_ln132_13_cast"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:450 %local_in_buffer_addr_15 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_13_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_15"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:451 %local_in_buffer_load_15 = load i14 %local_in_buffer_addr_15

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_15"/></StgValue>
</operation>

<operation id="1231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:40 %local_out_buffer_addr = getelementptr i32 %local_out_buffer, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:41 %store_ln190 = store i32 %tmp_2_2_2, i14 %local_out_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:69 %local_out_buffer_addr_1 = getelementptr i32 %local_out_buffer, i64 0, i64 %or_ln132_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_1"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:70 %store_ln190 = store i32 %tmp_5_2_2, i14 %local_out_buffer_addr_1

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:92 %tmp_12_2_0 = select i1 %cmp48, i32 %tmp_12_1_2, i32 %sel_tmp127

]]></Node>
<StgValue><ssdm name="tmp_12_2_0"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:94 %add_ln152_7 = add i32 %mul_ln152_7, i32 %tmp_12_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_7"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:96 %sel_tmp130 = add i32 %sel_tmp130_v, i32 %add_ln152_7

]]></Node>
<StgValue><ssdm name="sel_tmp130"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:97 %tmp_12_2_2 = select i1 %sel_tmp59, i32 %add_ln152_7, i32 %sel_tmp130

]]></Node>
<StgValue><ssdm name="tmp_12_2_2"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:121 %tmp_19_2_0 = select i1 %cmp48, i32 %tmp_19_1_2, i32 %sel_tmp154

]]></Node>
<StgValue><ssdm name="tmp_19_2_0"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:123 %add_ln152_10 = add i32 %mul_ln152_10, i32 %tmp_19_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_10"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:125 %sel_tmp157 = add i32 %sel_tmp157_v, i32 %add_ln152_10

]]></Node>
<StgValue><ssdm name="sel_tmp157"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:126 %tmp_19_2_2 = select i1 %sel_tmp59, i32 %add_ln152_10, i32 %sel_tmp157

]]></Node>
<StgValue><ssdm name="tmp_19_2_2"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:146 %sel_tmp175 = add i32 %sel_tmp175_v, i32 %add_ln152_12

]]></Node>
<StgValue><ssdm name="sel_tmp175"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:147 %tmp_25_1_2 = select i1 %sel_tmp59, i32 %add_ln152_12, i32 %sel_tmp175

]]></Node>
<StgValue><ssdm name="tmp_25_1_2"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:149 %sel_tmp181 = add i32 %sel_tmp181_v, i32 %tmp_25_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp181"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:175 %sel_tmp202 = add i32 %sel_tmp202_v, i32 %add_ln152_15

]]></Node>
<StgValue><ssdm name="sel_tmp202"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:176 %tmp_31_1_2 = select i1 %sel_tmp59, i32 %add_ln152_15, i32 %sel_tmp202

]]></Node>
<StgValue><ssdm name="tmp_31_1_2"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:178 %sel_tmp208 = add i32 %sel_tmp208_v, i32 %tmp_31_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp208"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:199 %sel_tmp226 = add i32 %sel_tmp226_v, i32 %tmp_37_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp226"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:200 %tmp_37_1_0 = select i1 %cmp48, i32 %tmp_37_0_2, i32 %sel_tmp226

]]></Node>
<StgValue><ssdm name="tmp_37_1_0"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:202 %add_ln152_18 = add i32 %mul_ln152_18, i32 %tmp_37_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_18"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:228 %sel_tmp253 = add i32 %sel_tmp253_v, i32 %tmp_43_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp253"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:229 %tmp_43_1_0 = select i1 %cmp48, i32 %tmp_43_0_2, i32 %sel_tmp253

]]></Node>
<StgValue><ssdm name="tmp_43_1_0"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:231 %add_ln152_21 = add i32 %mul_ln152_21, i32 %tmp_43_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_21"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:250 %tmp_49_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp271

]]></Node>
<StgValue><ssdm name="tmp_49_0_0"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:252 %add_ln152_23 = add i32 %mul_ln152_23, i32 %tmp_49_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_23"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:254 %sel_tmp274 = add i32 %sel_tmp274_v, i32 %add_ln152_23

]]></Node>
<StgValue><ssdm name="sel_tmp274"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:255 %tmp_49_0_2 = select i1 %sel_tmp59, i32 %add_ln152_23, i32 %sel_tmp274

]]></Node>
<StgValue><ssdm name="tmp_49_0_2"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:279 %tmp_55_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp298

]]></Node>
<StgValue><ssdm name="tmp_55_0_0"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:281 %add_ln152_26 = add i32 %mul_ln152_26, i32 %tmp_55_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_26"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:283 %sel_tmp301 = add i32 %sel_tmp301_v, i32 %add_ln152_26

]]></Node>
<StgValue><ssdm name="sel_tmp301"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:284 %tmp_55_0_2 = select i1 %sel_tmp59, i32 %add_ln152_26, i32 %sel_tmp301

]]></Node>
<StgValue><ssdm name="tmp_55_0_2"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:307 %sel_tmp325 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_10

]]></Node>
<StgValue><ssdm name="sel_tmp325"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:309 %mul_ln152_29 = mul i32 %local_in_buffer_load_10, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_29"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:311 %sel_tmp328_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_10

]]></Node>
<StgValue><ssdm name="sel_tmp328_v"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:314 %sel_tmp334_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_10

]]></Node>
<StgValue><ssdm name="sel_tmp334_v"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:317 %mul_ln152_30 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_10

]]></Node>
<StgValue><ssdm name="mul_ln152_30"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:319 %sel_tmp337_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_10

]]></Node>
<StgValue><ssdm name="sel_tmp337_v"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:322 %sel_tmp343_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_10

]]></Node>
<StgValue><ssdm name="sel_tmp343_v"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:325 %mul_ln152_31 = mul i32 %local_in_buffer_load_10, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_31"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:327 %sel_tmp346_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_10

]]></Node>
<StgValue><ssdm name="sel_tmp346_v"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:336 %sel_tmp352 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_11

]]></Node>
<StgValue><ssdm name="sel_tmp352"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:338 %mul_ln152_32 = mul i32 %local_in_buffer_load_11, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_32"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:340 %sel_tmp355_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_11

]]></Node>
<StgValue><ssdm name="sel_tmp355_v"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:343 %sel_tmp361_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_11

]]></Node>
<StgValue><ssdm name="sel_tmp361_v"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:346 %mul_ln152_33 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_11

]]></Node>
<StgValue><ssdm name="mul_ln152_33"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:348 %sel_tmp364_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_11

]]></Node>
<StgValue><ssdm name="sel_tmp364_v"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:351 %sel_tmp370_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_11

]]></Node>
<StgValue><ssdm name="sel_tmp370_v"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:354 %mul_ln152_34 = mul i32 %local_in_buffer_load_11, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_34"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:356 %sel_tmp373_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_11

]]></Node>
<StgValue><ssdm name="sel_tmp373_v"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:365 %sel_tmp379 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_12

]]></Node>
<StgValue><ssdm name="sel_tmp379"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:367 %mul_ln152_35 = mul i32 %local_in_buffer_load_12, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_35"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:369 %sel_tmp382_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_12

]]></Node>
<StgValue><ssdm name="sel_tmp382_v"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:372 %sel_tmp388_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_12

]]></Node>
<StgValue><ssdm name="sel_tmp388_v"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:375 %mul_ln152_36 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_12

]]></Node>
<StgValue><ssdm name="mul_ln152_36"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:377 %sel_tmp391_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_12

]]></Node>
<StgValue><ssdm name="sel_tmp391_v"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:380 %sel_tmp397_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_12

]]></Node>
<StgValue><ssdm name="sel_tmp397_v"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:383 %mul_ln152_37 = mul i32 %local_in_buffer_load_12, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_37"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:385 %sel_tmp400_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_12

]]></Node>
<StgValue><ssdm name="sel_tmp400_v"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:394 %sel_tmp406 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_13

]]></Node>
<StgValue><ssdm name="sel_tmp406"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:396 %mul_ln152_38 = mul i32 %local_in_buffer_load_13, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_38"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:398 %sel_tmp409_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_13

]]></Node>
<StgValue><ssdm name="sel_tmp409_v"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:401 %sel_tmp415_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_13

]]></Node>
<StgValue><ssdm name="sel_tmp415_v"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:404 %mul_ln152_39 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_13

]]></Node>
<StgValue><ssdm name="mul_ln152_39"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:406 %sel_tmp418_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_13

]]></Node>
<StgValue><ssdm name="sel_tmp418_v"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:409 %sel_tmp424_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_13

]]></Node>
<StgValue><ssdm name="sel_tmp424_v"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:412 %mul_ln152_40 = mul i32 %local_in_buffer_load_13, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_40"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:414 %sel_tmp427_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_13

]]></Node>
<StgValue><ssdm name="sel_tmp427_v"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:422 %local_in_buffer_load_14 = load i14 %local_in_buffer_addr_14

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_14"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:451 %local_in_buffer_load_15 = load i14 %local_in_buffer_addr_15

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_15"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:477 %add_ln132_14 = add i11 %empty_13, i11 16

]]></Node>
<StgValue><ssdm name="add_ln132_14"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:478 %add_ln132_14_cast = sext i11 %add_ln132_14

]]></Node>
<StgValue><ssdm name="add_ln132_14_cast"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:479 %local_in_buffer_addr_16 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_14_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_16"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:480 %local_in_buffer_load_16 = load i14 %local_in_buffer_addr_16

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_16"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:506 %add_ln132_15 = add i11 %empty_13, i11 17

]]></Node>
<StgValue><ssdm name="add_ln132_15"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:507 %add_ln132_15_cast = sext i11 %add_ln132_15

]]></Node>
<StgValue><ssdm name="add_ln132_15_cast"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:508 %local_in_buffer_addr_17 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_15_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_17"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:509 %local_in_buffer_load_17 = load i14 %local_in_buffer_addr_17

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="481" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:98 %local_out_buffer_addr_2 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_2"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:99 %store_ln190 = store i32 %tmp_12_2_2, i14 %local_out_buffer_addr_2

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:127 %local_out_buffer_addr_3 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_1_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_3"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:128 %store_ln190 = store i32 %tmp_19_2_2, i14 %local_out_buffer_addr_3

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:150 %tmp_25_2_0 = select i1 %cmp48, i32 %tmp_25_1_2, i32 %sel_tmp181

]]></Node>
<StgValue><ssdm name="tmp_25_2_0"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:152 %add_ln152_13 = add i32 %mul_ln152_13, i32 %tmp_25_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_13"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:154 %sel_tmp184 = add i32 %sel_tmp184_v, i32 %add_ln152_13

]]></Node>
<StgValue><ssdm name="sel_tmp184"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:155 %tmp_25_2_2 = select i1 %sel_tmp59, i32 %add_ln152_13, i32 %sel_tmp184

]]></Node>
<StgValue><ssdm name="tmp_25_2_2"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:179 %tmp_31_2_0 = select i1 %cmp48, i32 %tmp_31_1_2, i32 %sel_tmp208

]]></Node>
<StgValue><ssdm name="tmp_31_2_0"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:181 %add_ln152_16 = add i32 %mul_ln152_16, i32 %tmp_31_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_16"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:183 %sel_tmp211 = add i32 %sel_tmp211_v, i32 %add_ln152_16

]]></Node>
<StgValue><ssdm name="sel_tmp211"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:184 %tmp_31_2_2 = select i1 %sel_tmp59, i32 %add_ln152_16, i32 %sel_tmp211

]]></Node>
<StgValue><ssdm name="tmp_31_2_2"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:204 %sel_tmp229 = add i32 %sel_tmp229_v, i32 %add_ln152_18

]]></Node>
<StgValue><ssdm name="sel_tmp229"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:205 %tmp_37_1_2 = select i1 %sel_tmp59, i32 %add_ln152_18, i32 %sel_tmp229

]]></Node>
<StgValue><ssdm name="tmp_37_1_2"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:207 %sel_tmp235 = add i32 %sel_tmp235_v, i32 %tmp_37_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp235"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:233 %sel_tmp256 = add i32 %sel_tmp256_v, i32 %add_ln152_21

]]></Node>
<StgValue><ssdm name="sel_tmp256"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:234 %tmp_43_1_2 = select i1 %sel_tmp59, i32 %add_ln152_21, i32 %sel_tmp256

]]></Node>
<StgValue><ssdm name="tmp_43_1_2"/></StgValue>
</operation>

<operation id="498" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:236 %sel_tmp262 = add i32 %sel_tmp262_v, i32 %tmp_43_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp262"/></StgValue>
</operation>

<operation id="499" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:257 %sel_tmp280 = add i32 %sel_tmp280_v, i32 %tmp_49_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp280"/></StgValue>
</operation>

<operation id="500" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:258 %tmp_49_1_0 = select i1 %cmp48, i32 %tmp_49_0_2, i32 %sel_tmp280

]]></Node>
<StgValue><ssdm name="tmp_49_1_0"/></StgValue>
</operation>

<operation id="501" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:260 %add_ln152_24 = add i32 %mul_ln152_24, i32 %tmp_49_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_24"/></StgValue>
</operation>

<operation id="502" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:286 %sel_tmp307 = add i32 %sel_tmp307_v, i32 %tmp_55_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp307"/></StgValue>
</operation>

<operation id="503" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:287 %tmp_55_1_0 = select i1 %cmp48, i32 %tmp_55_0_2, i32 %sel_tmp307

]]></Node>
<StgValue><ssdm name="tmp_55_1_0"/></StgValue>
</operation>

<operation id="504" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:289 %add_ln152_27 = add i32 %mul_ln152_27, i32 %tmp_55_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_27"/></StgValue>
</operation>

<operation id="505" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:308 %tmp_61_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp325

]]></Node>
<StgValue><ssdm name="tmp_61_0_0"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:310 %add_ln152_29 = add i32 %mul_ln152_29, i32 %tmp_61_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_29"/></StgValue>
</operation>

<operation id="507" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:312 %sel_tmp328 = add i32 %sel_tmp328_v, i32 %add_ln152_29

]]></Node>
<StgValue><ssdm name="sel_tmp328"/></StgValue>
</operation>

<operation id="508" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:313 %tmp_61_0_2 = select i1 %sel_tmp59, i32 %add_ln152_29, i32 %sel_tmp328

]]></Node>
<StgValue><ssdm name="tmp_61_0_2"/></StgValue>
</operation>

<operation id="509" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:337 %tmp_67_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp352

]]></Node>
<StgValue><ssdm name="tmp_67_0_0"/></StgValue>
</operation>

<operation id="510" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:339 %add_ln152_32 = add i32 %mul_ln152_32, i32 %tmp_67_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_32"/></StgValue>
</operation>

<operation id="511" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:341 %sel_tmp355 = add i32 %sel_tmp355_v, i32 %add_ln152_32

]]></Node>
<StgValue><ssdm name="sel_tmp355"/></StgValue>
</operation>

<operation id="512" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:342 %tmp_67_0_2 = select i1 %sel_tmp59, i32 %add_ln152_32, i32 %sel_tmp355

]]></Node>
<StgValue><ssdm name="tmp_67_0_2"/></StgValue>
</operation>

<operation id="513" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:365 %sel_tmp379 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_12

]]></Node>
<StgValue><ssdm name="sel_tmp379"/></StgValue>
</operation>

<operation id="514" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:367 %mul_ln152_35 = mul i32 %local_in_buffer_load_12, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_35"/></StgValue>
</operation>

<operation id="515" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:369 %sel_tmp382_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_12

]]></Node>
<StgValue><ssdm name="sel_tmp382_v"/></StgValue>
</operation>

<operation id="516" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:372 %sel_tmp388_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_12

]]></Node>
<StgValue><ssdm name="sel_tmp388_v"/></StgValue>
</operation>

<operation id="517" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:375 %mul_ln152_36 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_12

]]></Node>
<StgValue><ssdm name="mul_ln152_36"/></StgValue>
</operation>

<operation id="518" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:377 %sel_tmp391_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_12

]]></Node>
<StgValue><ssdm name="sel_tmp391_v"/></StgValue>
</operation>

<operation id="519" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:380 %sel_tmp397_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_12

]]></Node>
<StgValue><ssdm name="sel_tmp397_v"/></StgValue>
</operation>

<operation id="520" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:383 %mul_ln152_37 = mul i32 %local_in_buffer_load_12, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_37"/></StgValue>
</operation>

<operation id="521" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:385 %sel_tmp400_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_12

]]></Node>
<StgValue><ssdm name="sel_tmp400_v"/></StgValue>
</operation>

<operation id="522" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:394 %sel_tmp406 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_13

]]></Node>
<StgValue><ssdm name="sel_tmp406"/></StgValue>
</operation>

<operation id="523" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:396 %mul_ln152_38 = mul i32 %local_in_buffer_load_13, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_38"/></StgValue>
</operation>

<operation id="524" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:398 %sel_tmp409_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_13

]]></Node>
<StgValue><ssdm name="sel_tmp409_v"/></StgValue>
</operation>

<operation id="525" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:401 %sel_tmp415_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_13

]]></Node>
<StgValue><ssdm name="sel_tmp415_v"/></StgValue>
</operation>

<operation id="526" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:404 %mul_ln152_39 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_13

]]></Node>
<StgValue><ssdm name="mul_ln152_39"/></StgValue>
</operation>

<operation id="527" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:406 %sel_tmp418_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_13

]]></Node>
<StgValue><ssdm name="sel_tmp418_v"/></StgValue>
</operation>

<operation id="528" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:409 %sel_tmp424_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_13

]]></Node>
<StgValue><ssdm name="sel_tmp424_v"/></StgValue>
</operation>

<operation id="529" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:412 %mul_ln152_40 = mul i32 %local_in_buffer_load_13, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_40"/></StgValue>
</operation>

<operation id="530" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:414 %sel_tmp427_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_13

]]></Node>
<StgValue><ssdm name="sel_tmp427_v"/></StgValue>
</operation>

<operation id="531" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:423 %sel_tmp433 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_14

]]></Node>
<StgValue><ssdm name="sel_tmp433"/></StgValue>
</operation>

<operation id="532" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:425 %mul_ln152_41 = mul i32 %local_in_buffer_load_14, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_41"/></StgValue>
</operation>

<operation id="533" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:427 %sel_tmp436_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_14

]]></Node>
<StgValue><ssdm name="sel_tmp436_v"/></StgValue>
</operation>

<operation id="534" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:430 %sel_tmp442_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_14

]]></Node>
<StgValue><ssdm name="sel_tmp442_v"/></StgValue>
</operation>

<operation id="535" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:433 %mul_ln152_42 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_14

]]></Node>
<StgValue><ssdm name="mul_ln152_42"/></StgValue>
</operation>

<operation id="536" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:435 %sel_tmp445_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_14

]]></Node>
<StgValue><ssdm name="sel_tmp445_v"/></StgValue>
</operation>

<operation id="537" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:438 %sel_tmp451_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_14

]]></Node>
<StgValue><ssdm name="sel_tmp451_v"/></StgValue>
</operation>

<operation id="538" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:441 %mul_ln152_43 = mul i32 %local_in_buffer_load_14, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_43"/></StgValue>
</operation>

<operation id="539" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:443 %sel_tmp454_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_14

]]></Node>
<StgValue><ssdm name="sel_tmp454_v"/></StgValue>
</operation>

<operation id="540" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:452 %sel_tmp460 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_15

]]></Node>
<StgValue><ssdm name="sel_tmp460"/></StgValue>
</operation>

<operation id="541" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:454 %mul_ln152_44 = mul i32 %local_in_buffer_load_15, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_44"/></StgValue>
</operation>

<operation id="542" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:456 %sel_tmp463_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_15

]]></Node>
<StgValue><ssdm name="sel_tmp463_v"/></StgValue>
</operation>

<operation id="543" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:459 %sel_tmp469_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_15

]]></Node>
<StgValue><ssdm name="sel_tmp469_v"/></StgValue>
</operation>

<operation id="544" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:462 %mul_ln152_45 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_15

]]></Node>
<StgValue><ssdm name="mul_ln152_45"/></StgValue>
</operation>

<operation id="545" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:464 %sel_tmp472_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_15

]]></Node>
<StgValue><ssdm name="sel_tmp472_v"/></StgValue>
</operation>

<operation id="546" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:467 %sel_tmp478_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_15

]]></Node>
<StgValue><ssdm name="sel_tmp478_v"/></StgValue>
</operation>

<operation id="547" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:470 %mul_ln152_46 = mul i32 %local_in_buffer_load_15, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_46"/></StgValue>
</operation>

<operation id="548" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:472 %sel_tmp481_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_15

]]></Node>
<StgValue><ssdm name="sel_tmp481_v"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:480 %local_in_buffer_load_16 = load i14 %local_in_buffer_addr_16

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_16"/></StgValue>
</operation>

<operation id="550" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:509 %local_in_buffer_load_17 = load i14 %local_in_buffer_addr_17

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_17"/></StgValue>
</operation>

<operation id="551" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:535 %add_ln132_16 = add i11 %empty_13, i11 18

]]></Node>
<StgValue><ssdm name="add_ln132_16"/></StgValue>
</operation>

<operation id="552" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:536 %add_ln132_16_cast = sext i11 %add_ln132_16

]]></Node>
<StgValue><ssdm name="add_ln132_16_cast"/></StgValue>
</operation>

<operation id="553" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:537 %local_in_buffer_addr_18 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_16_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_18"/></StgValue>
</operation>

<operation id="554" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:538 %local_in_buffer_load_18 = load i14 %local_in_buffer_addr_18

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_18"/></StgValue>
</operation>

<operation id="555" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:564 %add_ln132_17 = add i11 %empty_13, i11 19

]]></Node>
<StgValue><ssdm name="add_ln132_17"/></StgValue>
</operation>

<operation id="556" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:565 %add_ln132_17_cast = sext i11 %add_ln132_17

]]></Node>
<StgValue><ssdm name="add_ln132_17_cast"/></StgValue>
</operation>

<operation id="557" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:566 %local_in_buffer_addr_19 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_17_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_19"/></StgValue>
</operation>

<operation id="558" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:567 %local_in_buffer_load_19 = load i14 %local_in_buffer_addr_19

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="559" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:156 %local_out_buffer_addr_4 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_2_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_4"/></StgValue>
</operation>

<operation id="560" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:157 %store_ln190 = store i32 %tmp_25_2_2, i14 %local_out_buffer_addr_4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="561" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:185 %local_out_buffer_addr_5 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_3_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_5"/></StgValue>
</operation>

<operation id="562" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:186 %store_ln190 = store i32 %tmp_31_2_2, i14 %local_out_buffer_addr_5

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="563" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:208 %tmp_37_2_0 = select i1 %cmp48, i32 %tmp_37_1_2, i32 %sel_tmp235

]]></Node>
<StgValue><ssdm name="tmp_37_2_0"/></StgValue>
</operation>

<operation id="564" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:210 %add_ln152_19 = add i32 %mul_ln152_19, i32 %tmp_37_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_19"/></StgValue>
</operation>

<operation id="565" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:212 %sel_tmp238 = add i32 %sel_tmp238_v, i32 %add_ln152_19

]]></Node>
<StgValue><ssdm name="sel_tmp238"/></StgValue>
</operation>

<operation id="566" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:213 %tmp_37_2_2 = select i1 %sel_tmp59, i32 %add_ln152_19, i32 %sel_tmp238

]]></Node>
<StgValue><ssdm name="tmp_37_2_2"/></StgValue>
</operation>

<operation id="567" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:237 %tmp_43_2_0 = select i1 %cmp48, i32 %tmp_43_1_2, i32 %sel_tmp262

]]></Node>
<StgValue><ssdm name="tmp_43_2_0"/></StgValue>
</operation>

<operation id="568" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:239 %add_ln152_22 = add i32 %mul_ln152_22, i32 %tmp_43_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_22"/></StgValue>
</operation>

<operation id="569" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:241 %sel_tmp265 = add i32 %sel_tmp265_v, i32 %add_ln152_22

]]></Node>
<StgValue><ssdm name="sel_tmp265"/></StgValue>
</operation>

<operation id="570" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:242 %tmp_43_2_2 = select i1 %sel_tmp59, i32 %add_ln152_22, i32 %sel_tmp265

]]></Node>
<StgValue><ssdm name="tmp_43_2_2"/></StgValue>
</operation>

<operation id="571" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:262 %sel_tmp283 = add i32 %sel_tmp283_v, i32 %add_ln152_24

]]></Node>
<StgValue><ssdm name="sel_tmp283"/></StgValue>
</operation>

<operation id="572" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:263 %tmp_49_1_2 = select i1 %sel_tmp59, i32 %add_ln152_24, i32 %sel_tmp283

]]></Node>
<StgValue><ssdm name="tmp_49_1_2"/></StgValue>
</operation>

<operation id="573" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:265 %sel_tmp289 = add i32 %sel_tmp289_v, i32 %tmp_49_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp289"/></StgValue>
</operation>

<operation id="574" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:291 %sel_tmp310 = add i32 %sel_tmp310_v, i32 %add_ln152_27

]]></Node>
<StgValue><ssdm name="sel_tmp310"/></StgValue>
</operation>

<operation id="575" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:292 %tmp_55_1_2 = select i1 %sel_tmp59, i32 %add_ln152_27, i32 %sel_tmp310

]]></Node>
<StgValue><ssdm name="tmp_55_1_2"/></StgValue>
</operation>

<operation id="576" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:294 %sel_tmp316 = add i32 %sel_tmp316_v, i32 %tmp_55_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp316"/></StgValue>
</operation>

<operation id="577" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:315 %sel_tmp334 = add i32 %sel_tmp334_v, i32 %tmp_61_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp334"/></StgValue>
</operation>

<operation id="578" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:316 %tmp_61_1_0 = select i1 %cmp48, i32 %tmp_61_0_2, i32 %sel_tmp334

]]></Node>
<StgValue><ssdm name="tmp_61_1_0"/></StgValue>
</operation>

<operation id="579" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:318 %add_ln152_30 = add i32 %mul_ln152_30, i32 %tmp_61_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_30"/></StgValue>
</operation>

<operation id="580" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:344 %sel_tmp361 = add i32 %sel_tmp361_v, i32 %tmp_67_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp361"/></StgValue>
</operation>

<operation id="581" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:345 %tmp_67_1_0 = select i1 %cmp48, i32 %tmp_67_0_2, i32 %sel_tmp361

]]></Node>
<StgValue><ssdm name="tmp_67_1_0"/></StgValue>
</operation>

<operation id="582" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:347 %add_ln152_33 = add i32 %mul_ln152_33, i32 %tmp_67_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_33"/></StgValue>
</operation>

<operation id="583" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:366 %tmp_73_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp379

]]></Node>
<StgValue><ssdm name="tmp_73_0_0"/></StgValue>
</operation>

<operation id="584" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:368 %add_ln152_35 = add i32 %mul_ln152_35, i32 %tmp_73_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_35"/></StgValue>
</operation>

<operation id="585" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:370 %sel_tmp382 = add i32 %sel_tmp382_v, i32 %add_ln152_35

]]></Node>
<StgValue><ssdm name="sel_tmp382"/></StgValue>
</operation>

<operation id="586" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:371 %tmp_73_0_2 = select i1 %sel_tmp59, i32 %add_ln152_35, i32 %sel_tmp382

]]></Node>
<StgValue><ssdm name="tmp_73_0_2"/></StgValue>
</operation>

<operation id="587" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:395 %tmp_79_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp406

]]></Node>
<StgValue><ssdm name="tmp_79_0_0"/></StgValue>
</operation>

<operation id="588" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:397 %add_ln152_38 = add i32 %mul_ln152_38, i32 %tmp_79_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_38"/></StgValue>
</operation>

<operation id="589" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:399 %sel_tmp409 = add i32 %sel_tmp409_v, i32 %add_ln152_38

]]></Node>
<StgValue><ssdm name="sel_tmp409"/></StgValue>
</operation>

<operation id="590" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:400 %tmp_79_0_2 = select i1 %sel_tmp59, i32 %add_ln152_38, i32 %sel_tmp409

]]></Node>
<StgValue><ssdm name="tmp_79_0_2"/></StgValue>
</operation>

<operation id="591" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:423 %sel_tmp433 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_14

]]></Node>
<StgValue><ssdm name="sel_tmp433"/></StgValue>
</operation>

<operation id="592" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:425 %mul_ln152_41 = mul i32 %local_in_buffer_load_14, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_41"/></StgValue>
</operation>

<operation id="593" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:427 %sel_tmp436_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_14

]]></Node>
<StgValue><ssdm name="sel_tmp436_v"/></StgValue>
</operation>

<operation id="594" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:430 %sel_tmp442_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_14

]]></Node>
<StgValue><ssdm name="sel_tmp442_v"/></StgValue>
</operation>

<operation id="595" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:433 %mul_ln152_42 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_14

]]></Node>
<StgValue><ssdm name="mul_ln152_42"/></StgValue>
</operation>

<operation id="596" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:435 %sel_tmp445_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_14

]]></Node>
<StgValue><ssdm name="sel_tmp445_v"/></StgValue>
</operation>

<operation id="597" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:438 %sel_tmp451_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_14

]]></Node>
<StgValue><ssdm name="sel_tmp451_v"/></StgValue>
</operation>

<operation id="598" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:441 %mul_ln152_43 = mul i32 %local_in_buffer_load_14, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_43"/></StgValue>
</operation>

<operation id="599" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:443 %sel_tmp454_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_14

]]></Node>
<StgValue><ssdm name="sel_tmp454_v"/></StgValue>
</operation>

<operation id="600" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:452 %sel_tmp460 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_15

]]></Node>
<StgValue><ssdm name="sel_tmp460"/></StgValue>
</operation>

<operation id="601" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:454 %mul_ln152_44 = mul i32 %local_in_buffer_load_15, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_44"/></StgValue>
</operation>

<operation id="602" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:456 %sel_tmp463_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_15

]]></Node>
<StgValue><ssdm name="sel_tmp463_v"/></StgValue>
</operation>

<operation id="603" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:459 %sel_tmp469_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_15

]]></Node>
<StgValue><ssdm name="sel_tmp469_v"/></StgValue>
</operation>

<operation id="604" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:462 %mul_ln152_45 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_15

]]></Node>
<StgValue><ssdm name="mul_ln152_45"/></StgValue>
</operation>

<operation id="605" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:464 %sel_tmp472_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_15

]]></Node>
<StgValue><ssdm name="sel_tmp472_v"/></StgValue>
</operation>

<operation id="606" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:467 %sel_tmp478_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_15

]]></Node>
<StgValue><ssdm name="sel_tmp478_v"/></StgValue>
</operation>

<operation id="607" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:470 %mul_ln152_46 = mul i32 %local_in_buffer_load_15, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_46"/></StgValue>
</operation>

<operation id="608" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:472 %sel_tmp481_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_15

]]></Node>
<StgValue><ssdm name="sel_tmp481_v"/></StgValue>
</operation>

<operation id="609" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:481 %sel_tmp487 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_16

]]></Node>
<StgValue><ssdm name="sel_tmp487"/></StgValue>
</operation>

<operation id="610" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:483 %mul_ln152_47 = mul i32 %local_in_buffer_load_16, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_47"/></StgValue>
</operation>

<operation id="611" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:485 %sel_tmp490_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_16

]]></Node>
<StgValue><ssdm name="sel_tmp490_v"/></StgValue>
</operation>

<operation id="612" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:488 %sel_tmp496_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_16

]]></Node>
<StgValue><ssdm name="sel_tmp496_v"/></StgValue>
</operation>

<operation id="613" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:491 %mul_ln152_48 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_16

]]></Node>
<StgValue><ssdm name="mul_ln152_48"/></StgValue>
</operation>

<operation id="614" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:493 %sel_tmp499_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_16

]]></Node>
<StgValue><ssdm name="sel_tmp499_v"/></StgValue>
</operation>

<operation id="615" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:496 %sel_tmp505_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_16

]]></Node>
<StgValue><ssdm name="sel_tmp505_v"/></StgValue>
</operation>

<operation id="616" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:499 %mul_ln152_49 = mul i32 %local_in_buffer_load_16, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_49"/></StgValue>
</operation>

<operation id="617" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:501 %sel_tmp508_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_16

]]></Node>
<StgValue><ssdm name="sel_tmp508_v"/></StgValue>
</operation>

<operation id="618" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:510 %sel_tmp514 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_17

]]></Node>
<StgValue><ssdm name="sel_tmp514"/></StgValue>
</operation>

<operation id="619" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:512 %mul_ln152_50 = mul i32 %local_in_buffer_load_17, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_50"/></StgValue>
</operation>

<operation id="620" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:514 %sel_tmp517_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_17

]]></Node>
<StgValue><ssdm name="sel_tmp517_v"/></StgValue>
</operation>

<operation id="621" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:517 %sel_tmp523_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_17

]]></Node>
<StgValue><ssdm name="sel_tmp523_v"/></StgValue>
</operation>

<operation id="622" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:520 %mul_ln152_51 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_17

]]></Node>
<StgValue><ssdm name="mul_ln152_51"/></StgValue>
</operation>

<operation id="623" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:522 %sel_tmp526_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_17

]]></Node>
<StgValue><ssdm name="sel_tmp526_v"/></StgValue>
</operation>

<operation id="624" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:525 %sel_tmp532_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_17

]]></Node>
<StgValue><ssdm name="sel_tmp532_v"/></StgValue>
</operation>

<operation id="625" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:528 %mul_ln152_52 = mul i32 %local_in_buffer_load_17, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_52"/></StgValue>
</operation>

<operation id="626" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:530 %sel_tmp535_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_17

]]></Node>
<StgValue><ssdm name="sel_tmp535_v"/></StgValue>
</operation>

<operation id="627" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:538 %local_in_buffer_load_18 = load i14 %local_in_buffer_addr_18

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_18"/></StgValue>
</operation>

<operation id="628" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:567 %local_in_buffer_load_19 = load i14 %local_in_buffer_addr_19

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_19"/></StgValue>
</operation>

<operation id="629" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:593 %add_ln132_18 = add i11 %empty_13, i11 20

]]></Node>
<StgValue><ssdm name="add_ln132_18"/></StgValue>
</operation>

<operation id="630" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:594 %add_ln132_18_cast = sext i11 %add_ln132_18

]]></Node>
<StgValue><ssdm name="add_ln132_18_cast"/></StgValue>
</operation>

<operation id="631" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:595 %local_in_buffer_addr_20 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_18_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_20"/></StgValue>
</operation>

<operation id="632" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:596 %local_in_buffer_load_20 = load i14 %local_in_buffer_addr_20

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_20"/></StgValue>
</operation>

<operation id="633" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:622 %add_ln132_19 = add i11 %empty_13, i11 21

]]></Node>
<StgValue><ssdm name="add_ln132_19"/></StgValue>
</operation>

<operation id="634" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:623 %add_ln132_19_cast = sext i11 %add_ln132_19

]]></Node>
<StgValue><ssdm name="add_ln132_19_cast"/></StgValue>
</operation>

<operation id="635" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:624 %local_in_buffer_addr_21 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_19_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_21"/></StgValue>
</operation>

<operation id="636" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:625 %local_in_buffer_load_21 = load i14 %local_in_buffer_addr_21

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="637" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:214 %local_out_buffer_addr_6 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_4_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_6"/></StgValue>
</operation>

<operation id="638" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:215 %store_ln190 = store i32 %tmp_37_2_2, i14 %local_out_buffer_addr_6

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="639" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:243 %local_out_buffer_addr_7 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_5_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_7"/></StgValue>
</operation>

<operation id="640" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:244 %store_ln190 = store i32 %tmp_43_2_2, i14 %local_out_buffer_addr_7

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="641" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:266 %tmp_49_2_0 = select i1 %cmp48, i32 %tmp_49_1_2, i32 %sel_tmp289

]]></Node>
<StgValue><ssdm name="tmp_49_2_0"/></StgValue>
</operation>

<operation id="642" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:268 %add_ln152_25 = add i32 %mul_ln152_25, i32 %tmp_49_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_25"/></StgValue>
</operation>

<operation id="643" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:270 %sel_tmp292 = add i32 %sel_tmp292_v, i32 %add_ln152_25

]]></Node>
<StgValue><ssdm name="sel_tmp292"/></StgValue>
</operation>

<operation id="644" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:271 %tmp_49_2_2 = select i1 %sel_tmp59, i32 %add_ln152_25, i32 %sel_tmp292

]]></Node>
<StgValue><ssdm name="tmp_49_2_2"/></StgValue>
</operation>

<operation id="645" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:295 %tmp_55_2_0 = select i1 %cmp48, i32 %tmp_55_1_2, i32 %sel_tmp316

]]></Node>
<StgValue><ssdm name="tmp_55_2_0"/></StgValue>
</operation>

<operation id="646" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:297 %add_ln152_28 = add i32 %mul_ln152_28, i32 %tmp_55_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_28"/></StgValue>
</operation>

<operation id="647" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:299 %sel_tmp319 = add i32 %sel_tmp319_v, i32 %add_ln152_28

]]></Node>
<StgValue><ssdm name="sel_tmp319"/></StgValue>
</operation>

<operation id="648" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:300 %tmp_55_2_2 = select i1 %sel_tmp59, i32 %add_ln152_28, i32 %sel_tmp319

]]></Node>
<StgValue><ssdm name="tmp_55_2_2"/></StgValue>
</operation>

<operation id="649" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:320 %sel_tmp337 = add i32 %sel_tmp337_v, i32 %add_ln152_30

]]></Node>
<StgValue><ssdm name="sel_tmp337"/></StgValue>
</operation>

<operation id="650" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:321 %tmp_61_1_2 = select i1 %sel_tmp59, i32 %add_ln152_30, i32 %sel_tmp337

]]></Node>
<StgValue><ssdm name="tmp_61_1_2"/></StgValue>
</operation>

<operation id="651" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:323 %sel_tmp343 = add i32 %sel_tmp343_v, i32 %tmp_61_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp343"/></StgValue>
</operation>

<operation id="652" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:349 %sel_tmp364 = add i32 %sel_tmp364_v, i32 %add_ln152_33

]]></Node>
<StgValue><ssdm name="sel_tmp364"/></StgValue>
</operation>

<operation id="653" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:350 %tmp_67_1_2 = select i1 %sel_tmp59, i32 %add_ln152_33, i32 %sel_tmp364

]]></Node>
<StgValue><ssdm name="tmp_67_1_2"/></StgValue>
</operation>

<operation id="654" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:352 %sel_tmp370 = add i32 %sel_tmp370_v, i32 %tmp_67_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp370"/></StgValue>
</operation>

<operation id="655" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:373 %sel_tmp388 = add i32 %sel_tmp388_v, i32 %tmp_73_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp388"/></StgValue>
</operation>

<operation id="656" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:374 %tmp_73_1_0 = select i1 %cmp48, i32 %tmp_73_0_2, i32 %sel_tmp388

]]></Node>
<StgValue><ssdm name="tmp_73_1_0"/></StgValue>
</operation>

<operation id="657" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:376 %add_ln152_36 = add i32 %mul_ln152_36, i32 %tmp_73_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_36"/></StgValue>
</operation>

<operation id="658" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:402 %sel_tmp415 = add i32 %sel_tmp415_v, i32 %tmp_79_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp415"/></StgValue>
</operation>

<operation id="659" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:403 %tmp_79_1_0 = select i1 %cmp48, i32 %tmp_79_0_2, i32 %sel_tmp415

]]></Node>
<StgValue><ssdm name="tmp_79_1_0"/></StgValue>
</operation>

<operation id="660" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:405 %add_ln152_39 = add i32 %mul_ln152_39, i32 %tmp_79_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_39"/></StgValue>
</operation>

<operation id="661" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:424 %tmp_85_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp433

]]></Node>
<StgValue><ssdm name="tmp_85_0_0"/></StgValue>
</operation>

<operation id="662" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:426 %add_ln152_41 = add i32 %mul_ln152_41, i32 %tmp_85_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_41"/></StgValue>
</operation>

<operation id="663" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:428 %sel_tmp436 = add i32 %sel_tmp436_v, i32 %add_ln152_41

]]></Node>
<StgValue><ssdm name="sel_tmp436"/></StgValue>
</operation>

<operation id="664" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:429 %tmp_85_0_2 = select i1 %sel_tmp59, i32 %add_ln152_41, i32 %sel_tmp436

]]></Node>
<StgValue><ssdm name="tmp_85_0_2"/></StgValue>
</operation>

<operation id="665" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:453 %tmp_91_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp460

]]></Node>
<StgValue><ssdm name="tmp_91_0_0"/></StgValue>
</operation>

<operation id="666" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:455 %add_ln152_44 = add i32 %mul_ln152_44, i32 %tmp_91_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_44"/></StgValue>
</operation>

<operation id="667" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:457 %sel_tmp463 = add i32 %sel_tmp463_v, i32 %add_ln152_44

]]></Node>
<StgValue><ssdm name="sel_tmp463"/></StgValue>
</operation>

<operation id="668" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:458 %tmp_91_0_2 = select i1 %sel_tmp59, i32 %add_ln152_44, i32 %sel_tmp463

]]></Node>
<StgValue><ssdm name="tmp_91_0_2"/></StgValue>
</operation>

<operation id="669" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:481 %sel_tmp487 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_16

]]></Node>
<StgValue><ssdm name="sel_tmp487"/></StgValue>
</operation>

<operation id="670" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:483 %mul_ln152_47 = mul i32 %local_in_buffer_load_16, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_47"/></StgValue>
</operation>

<operation id="671" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:485 %sel_tmp490_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_16

]]></Node>
<StgValue><ssdm name="sel_tmp490_v"/></StgValue>
</operation>

<operation id="672" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:488 %sel_tmp496_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_16

]]></Node>
<StgValue><ssdm name="sel_tmp496_v"/></StgValue>
</operation>

<operation id="673" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:491 %mul_ln152_48 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_16

]]></Node>
<StgValue><ssdm name="mul_ln152_48"/></StgValue>
</operation>

<operation id="674" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:493 %sel_tmp499_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_16

]]></Node>
<StgValue><ssdm name="sel_tmp499_v"/></StgValue>
</operation>

<operation id="675" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:496 %sel_tmp505_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_16

]]></Node>
<StgValue><ssdm name="sel_tmp505_v"/></StgValue>
</operation>

<operation id="676" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:499 %mul_ln152_49 = mul i32 %local_in_buffer_load_16, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_49"/></StgValue>
</operation>

<operation id="677" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:501 %sel_tmp508_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_16

]]></Node>
<StgValue><ssdm name="sel_tmp508_v"/></StgValue>
</operation>

<operation id="678" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:510 %sel_tmp514 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_17

]]></Node>
<StgValue><ssdm name="sel_tmp514"/></StgValue>
</operation>

<operation id="679" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:512 %mul_ln152_50 = mul i32 %local_in_buffer_load_17, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_50"/></StgValue>
</operation>

<operation id="680" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:514 %sel_tmp517_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_17

]]></Node>
<StgValue><ssdm name="sel_tmp517_v"/></StgValue>
</operation>

<operation id="681" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:517 %sel_tmp523_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_17

]]></Node>
<StgValue><ssdm name="sel_tmp523_v"/></StgValue>
</operation>

<operation id="682" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:520 %mul_ln152_51 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_17

]]></Node>
<StgValue><ssdm name="mul_ln152_51"/></StgValue>
</operation>

<operation id="683" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:522 %sel_tmp526_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_17

]]></Node>
<StgValue><ssdm name="sel_tmp526_v"/></StgValue>
</operation>

<operation id="684" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:525 %sel_tmp532_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_17

]]></Node>
<StgValue><ssdm name="sel_tmp532_v"/></StgValue>
</operation>

<operation id="685" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:528 %mul_ln152_52 = mul i32 %local_in_buffer_load_17, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_52"/></StgValue>
</operation>

<operation id="686" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:530 %sel_tmp535_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_17

]]></Node>
<StgValue><ssdm name="sel_tmp535_v"/></StgValue>
</operation>

<operation id="687" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:539 %sel_tmp541 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_18

]]></Node>
<StgValue><ssdm name="sel_tmp541"/></StgValue>
</operation>

<operation id="688" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:541 %mul_ln152_53 = mul i32 %local_in_buffer_load_18, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_53"/></StgValue>
</operation>

<operation id="689" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:543 %sel_tmp544_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_18

]]></Node>
<StgValue><ssdm name="sel_tmp544_v"/></StgValue>
</operation>

<operation id="690" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:546 %sel_tmp550_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_18

]]></Node>
<StgValue><ssdm name="sel_tmp550_v"/></StgValue>
</operation>

<operation id="691" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:549 %mul_ln152_54 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_18

]]></Node>
<StgValue><ssdm name="mul_ln152_54"/></StgValue>
</operation>

<operation id="692" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:551 %sel_tmp553_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_18

]]></Node>
<StgValue><ssdm name="sel_tmp553_v"/></StgValue>
</operation>

<operation id="693" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:554 %sel_tmp559_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_18

]]></Node>
<StgValue><ssdm name="sel_tmp559_v"/></StgValue>
</operation>

<operation id="694" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:557 %mul_ln152_55 = mul i32 %local_in_buffer_load_18, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_55"/></StgValue>
</operation>

<operation id="695" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:559 %sel_tmp562_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_18

]]></Node>
<StgValue><ssdm name="sel_tmp562_v"/></StgValue>
</operation>

<operation id="696" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:568 %sel_tmp568 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_19

]]></Node>
<StgValue><ssdm name="sel_tmp568"/></StgValue>
</operation>

<operation id="697" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:570 %mul_ln152_56 = mul i32 %local_in_buffer_load_19, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_56"/></StgValue>
</operation>

<operation id="698" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:572 %sel_tmp571_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_19

]]></Node>
<StgValue><ssdm name="sel_tmp571_v"/></StgValue>
</operation>

<operation id="699" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:575 %sel_tmp577_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_19

]]></Node>
<StgValue><ssdm name="sel_tmp577_v"/></StgValue>
</operation>

<operation id="700" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:578 %mul_ln152_57 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_19

]]></Node>
<StgValue><ssdm name="mul_ln152_57"/></StgValue>
</operation>

<operation id="701" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:580 %sel_tmp580_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_19

]]></Node>
<StgValue><ssdm name="sel_tmp580_v"/></StgValue>
</operation>

<operation id="702" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:583 %sel_tmp586_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_19

]]></Node>
<StgValue><ssdm name="sel_tmp586_v"/></StgValue>
</operation>

<operation id="703" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:586 %mul_ln152_58 = mul i32 %local_in_buffer_load_19, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_58"/></StgValue>
</operation>

<operation id="704" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:588 %sel_tmp589_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_19

]]></Node>
<StgValue><ssdm name="sel_tmp589_v"/></StgValue>
</operation>

<operation id="705" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:596 %local_in_buffer_load_20 = load i14 %local_in_buffer_addr_20

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_20"/></StgValue>
</operation>

<operation id="706" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:625 %local_in_buffer_load_21 = load i14 %local_in_buffer_addr_21

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_21"/></StgValue>
</operation>

<operation id="707" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:651 %add_ln132_20 = add i11 %empty_13, i11 22

]]></Node>
<StgValue><ssdm name="add_ln132_20"/></StgValue>
</operation>

<operation id="708" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:652 %add_ln132_20_cast = sext i11 %add_ln132_20

]]></Node>
<StgValue><ssdm name="add_ln132_20_cast"/></StgValue>
</operation>

<operation id="709" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:653 %local_in_buffer_addr_22 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_20_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_22"/></StgValue>
</operation>

<operation id="710" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:654 %local_in_buffer_load_22 = load i14 %local_in_buffer_addr_22

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_22"/></StgValue>
</operation>

<operation id="711" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:680 %add_ln132_21 = add i11 %empty_13, i11 23

]]></Node>
<StgValue><ssdm name="add_ln132_21"/></StgValue>
</operation>

<operation id="712" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:681 %add_ln132_21_cast = sext i11 %add_ln132_21

]]></Node>
<StgValue><ssdm name="add_ln132_21_cast"/></StgValue>
</operation>

<operation id="713" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:682 %local_in_buffer_addr_23 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_21_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_23"/></StgValue>
</operation>

<operation id="714" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:683 %local_in_buffer_load_23 = load i14 %local_in_buffer_addr_23

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="715" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:272 %local_out_buffer_addr_8 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_6_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_8"/></StgValue>
</operation>

<operation id="716" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:273 %store_ln190 = store i32 %tmp_49_2_2, i14 %local_out_buffer_addr_8

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="717" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:301 %local_out_buffer_addr_9 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_7_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_9"/></StgValue>
</operation>

<operation id="718" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:302 %store_ln190 = store i32 %tmp_55_2_2, i14 %local_out_buffer_addr_9

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="719" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:324 %tmp_61_2_0 = select i1 %cmp48, i32 %tmp_61_1_2, i32 %sel_tmp343

]]></Node>
<StgValue><ssdm name="tmp_61_2_0"/></StgValue>
</operation>

<operation id="720" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:326 %add_ln152_31 = add i32 %mul_ln152_31, i32 %tmp_61_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_31"/></StgValue>
</operation>

<operation id="721" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:328 %sel_tmp346 = add i32 %sel_tmp346_v, i32 %add_ln152_31

]]></Node>
<StgValue><ssdm name="sel_tmp346"/></StgValue>
</operation>

<operation id="722" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:329 %tmp_61_2_2 = select i1 %sel_tmp59, i32 %add_ln152_31, i32 %sel_tmp346

]]></Node>
<StgValue><ssdm name="tmp_61_2_2"/></StgValue>
</operation>

<operation id="723" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:353 %tmp_67_2_0 = select i1 %cmp48, i32 %tmp_67_1_2, i32 %sel_tmp370

]]></Node>
<StgValue><ssdm name="tmp_67_2_0"/></StgValue>
</operation>

<operation id="724" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:355 %add_ln152_34 = add i32 %mul_ln152_34, i32 %tmp_67_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_34"/></StgValue>
</operation>

<operation id="725" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:357 %sel_tmp373 = add i32 %sel_tmp373_v, i32 %add_ln152_34

]]></Node>
<StgValue><ssdm name="sel_tmp373"/></StgValue>
</operation>

<operation id="726" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:358 %tmp_67_2_2 = select i1 %sel_tmp59, i32 %add_ln152_34, i32 %sel_tmp373

]]></Node>
<StgValue><ssdm name="tmp_67_2_2"/></StgValue>
</operation>

<operation id="727" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:378 %sel_tmp391 = add i32 %sel_tmp391_v, i32 %add_ln152_36

]]></Node>
<StgValue><ssdm name="sel_tmp391"/></StgValue>
</operation>

<operation id="728" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:379 %tmp_73_1_2 = select i1 %sel_tmp59, i32 %add_ln152_36, i32 %sel_tmp391

]]></Node>
<StgValue><ssdm name="tmp_73_1_2"/></StgValue>
</operation>

<operation id="729" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:381 %sel_tmp397 = add i32 %sel_tmp397_v, i32 %tmp_73_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp397"/></StgValue>
</operation>

<operation id="730" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:407 %sel_tmp418 = add i32 %sel_tmp418_v, i32 %add_ln152_39

]]></Node>
<StgValue><ssdm name="sel_tmp418"/></StgValue>
</operation>

<operation id="731" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:408 %tmp_79_1_2 = select i1 %sel_tmp59, i32 %add_ln152_39, i32 %sel_tmp418

]]></Node>
<StgValue><ssdm name="tmp_79_1_2"/></StgValue>
</operation>

<operation id="732" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:410 %sel_tmp424 = add i32 %sel_tmp424_v, i32 %tmp_79_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp424"/></StgValue>
</operation>

<operation id="733" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:431 %sel_tmp442 = add i32 %sel_tmp442_v, i32 %tmp_85_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp442"/></StgValue>
</operation>

<operation id="734" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:432 %tmp_85_1_0 = select i1 %cmp48, i32 %tmp_85_0_2, i32 %sel_tmp442

]]></Node>
<StgValue><ssdm name="tmp_85_1_0"/></StgValue>
</operation>

<operation id="735" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:434 %add_ln152_42 = add i32 %mul_ln152_42, i32 %tmp_85_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_42"/></StgValue>
</operation>

<operation id="736" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:460 %sel_tmp469 = add i32 %sel_tmp469_v, i32 %tmp_91_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp469"/></StgValue>
</operation>

<operation id="737" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:461 %tmp_91_1_0 = select i1 %cmp48, i32 %tmp_91_0_2, i32 %sel_tmp469

]]></Node>
<StgValue><ssdm name="tmp_91_1_0"/></StgValue>
</operation>

<operation id="738" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:463 %add_ln152_45 = add i32 %mul_ln152_45, i32 %tmp_91_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_45"/></StgValue>
</operation>

<operation id="739" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:482 %tmp_97_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp487

]]></Node>
<StgValue><ssdm name="tmp_97_0_0"/></StgValue>
</operation>

<operation id="740" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:484 %add_ln152_47 = add i32 %mul_ln152_47, i32 %tmp_97_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_47"/></StgValue>
</operation>

<operation id="741" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:486 %sel_tmp490 = add i32 %sel_tmp490_v, i32 %add_ln152_47

]]></Node>
<StgValue><ssdm name="sel_tmp490"/></StgValue>
</operation>

<operation id="742" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:487 %tmp_97_0_2 = select i1 %sel_tmp59, i32 %add_ln152_47, i32 %sel_tmp490

]]></Node>
<StgValue><ssdm name="tmp_97_0_2"/></StgValue>
</operation>

<operation id="743" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:511 %tmp_103_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp514

]]></Node>
<StgValue><ssdm name="tmp_103_0_0"/></StgValue>
</operation>

<operation id="744" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:513 %add_ln152_50 = add i32 %mul_ln152_50, i32 %tmp_103_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_50"/></StgValue>
</operation>

<operation id="745" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:515 %sel_tmp517 = add i32 %sel_tmp517_v, i32 %add_ln152_50

]]></Node>
<StgValue><ssdm name="sel_tmp517"/></StgValue>
</operation>

<operation id="746" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:516 %tmp_103_0_2 = select i1 %sel_tmp59, i32 %add_ln152_50, i32 %sel_tmp517

]]></Node>
<StgValue><ssdm name="tmp_103_0_2"/></StgValue>
</operation>

<operation id="747" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:539 %sel_tmp541 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_18

]]></Node>
<StgValue><ssdm name="sel_tmp541"/></StgValue>
</operation>

<operation id="748" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:541 %mul_ln152_53 = mul i32 %local_in_buffer_load_18, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_53"/></StgValue>
</operation>

<operation id="749" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:543 %sel_tmp544_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_18

]]></Node>
<StgValue><ssdm name="sel_tmp544_v"/></StgValue>
</operation>

<operation id="750" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:546 %sel_tmp550_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_18

]]></Node>
<StgValue><ssdm name="sel_tmp550_v"/></StgValue>
</operation>

<operation id="751" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:549 %mul_ln152_54 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_18

]]></Node>
<StgValue><ssdm name="mul_ln152_54"/></StgValue>
</operation>

<operation id="752" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:551 %sel_tmp553_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_18

]]></Node>
<StgValue><ssdm name="sel_tmp553_v"/></StgValue>
</operation>

<operation id="753" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:554 %sel_tmp559_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_18

]]></Node>
<StgValue><ssdm name="sel_tmp559_v"/></StgValue>
</operation>

<operation id="754" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:557 %mul_ln152_55 = mul i32 %local_in_buffer_load_18, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_55"/></StgValue>
</operation>

<operation id="755" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:559 %sel_tmp562_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_18

]]></Node>
<StgValue><ssdm name="sel_tmp562_v"/></StgValue>
</operation>

<operation id="756" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:568 %sel_tmp568 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_19

]]></Node>
<StgValue><ssdm name="sel_tmp568"/></StgValue>
</operation>

<operation id="757" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:570 %mul_ln152_56 = mul i32 %local_in_buffer_load_19, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_56"/></StgValue>
</operation>

<operation id="758" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:572 %sel_tmp571_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_19

]]></Node>
<StgValue><ssdm name="sel_tmp571_v"/></StgValue>
</operation>

<operation id="759" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:575 %sel_tmp577_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_19

]]></Node>
<StgValue><ssdm name="sel_tmp577_v"/></StgValue>
</operation>

<operation id="760" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:578 %mul_ln152_57 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_19

]]></Node>
<StgValue><ssdm name="mul_ln152_57"/></StgValue>
</operation>

<operation id="761" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:580 %sel_tmp580_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_19

]]></Node>
<StgValue><ssdm name="sel_tmp580_v"/></StgValue>
</operation>

<operation id="762" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:583 %sel_tmp586_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_19

]]></Node>
<StgValue><ssdm name="sel_tmp586_v"/></StgValue>
</operation>

<operation id="763" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:586 %mul_ln152_58 = mul i32 %local_in_buffer_load_19, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_58"/></StgValue>
</operation>

<operation id="764" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:588 %sel_tmp589_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_19

]]></Node>
<StgValue><ssdm name="sel_tmp589_v"/></StgValue>
</operation>

<operation id="765" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:597 %sel_tmp595 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_20

]]></Node>
<StgValue><ssdm name="sel_tmp595"/></StgValue>
</operation>

<operation id="766" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:599 %mul_ln152_59 = mul i32 %local_in_buffer_load_20, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_59"/></StgValue>
</operation>

<operation id="767" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:601 %sel_tmp598_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_20

]]></Node>
<StgValue><ssdm name="sel_tmp598_v"/></StgValue>
</operation>

<operation id="768" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:604 %sel_tmp604_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_20

]]></Node>
<StgValue><ssdm name="sel_tmp604_v"/></StgValue>
</operation>

<operation id="769" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:607 %mul_ln152_60 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_20

]]></Node>
<StgValue><ssdm name="mul_ln152_60"/></StgValue>
</operation>

<operation id="770" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:609 %sel_tmp607_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_20

]]></Node>
<StgValue><ssdm name="sel_tmp607_v"/></StgValue>
</operation>

<operation id="771" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:612 %sel_tmp613_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_20

]]></Node>
<StgValue><ssdm name="sel_tmp613_v"/></StgValue>
</operation>

<operation id="772" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:615 %mul_ln152_61 = mul i32 %local_in_buffer_load_20, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_61"/></StgValue>
</operation>

<operation id="773" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:617 %sel_tmp616_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_20

]]></Node>
<StgValue><ssdm name="sel_tmp616_v"/></StgValue>
</operation>

<operation id="774" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:626 %sel_tmp622 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_21

]]></Node>
<StgValue><ssdm name="sel_tmp622"/></StgValue>
</operation>

<operation id="775" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:628 %mul_ln152_62 = mul i32 %local_in_buffer_load_21, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_62"/></StgValue>
</operation>

<operation id="776" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:630 %sel_tmp625_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_21

]]></Node>
<StgValue><ssdm name="sel_tmp625_v"/></StgValue>
</operation>

<operation id="777" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:633 %sel_tmp631_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_21

]]></Node>
<StgValue><ssdm name="sel_tmp631_v"/></StgValue>
</operation>

<operation id="778" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:636 %mul_ln152_63 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_21

]]></Node>
<StgValue><ssdm name="mul_ln152_63"/></StgValue>
</operation>

<operation id="779" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:638 %sel_tmp634_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_21

]]></Node>
<StgValue><ssdm name="sel_tmp634_v"/></StgValue>
</operation>

<operation id="780" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:641 %sel_tmp640_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_21

]]></Node>
<StgValue><ssdm name="sel_tmp640_v"/></StgValue>
</operation>

<operation id="781" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:644 %mul_ln152_64 = mul i32 %local_in_buffer_load_21, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_64"/></StgValue>
</operation>

<operation id="782" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:646 %sel_tmp643_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_21

]]></Node>
<StgValue><ssdm name="sel_tmp643_v"/></StgValue>
</operation>

<operation id="783" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:654 %local_in_buffer_load_22 = load i14 %local_in_buffer_addr_22

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_22"/></StgValue>
</operation>

<operation id="784" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:683 %local_in_buffer_load_23 = load i14 %local_in_buffer_addr_23

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_23"/></StgValue>
</operation>

<operation id="785" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:709 %add_ln132_22 = add i11 %empty_13, i11 24

]]></Node>
<StgValue><ssdm name="add_ln132_22"/></StgValue>
</operation>

<operation id="786" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:710 %add_ln132_22_cast = sext i11 %add_ln132_22

]]></Node>
<StgValue><ssdm name="add_ln132_22_cast"/></StgValue>
</operation>

<operation id="787" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:711 %local_in_buffer_addr_24 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_22_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_24"/></StgValue>
</operation>

<operation id="788" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:712 %local_in_buffer_load_24 = load i14 %local_in_buffer_addr_24

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_24"/></StgValue>
</operation>

<operation id="789" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:738 %add_ln132_23 = add i11 %empty_13, i11 25

]]></Node>
<StgValue><ssdm name="add_ln132_23"/></StgValue>
</operation>

<operation id="790" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:739 %add_ln132_23_cast = sext i11 %add_ln132_23

]]></Node>
<StgValue><ssdm name="add_ln132_23_cast"/></StgValue>
</operation>

<operation id="791" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:740 %local_in_buffer_addr_25 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_23_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_25"/></StgValue>
</operation>

<operation id="792" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:741 %local_in_buffer_load_25 = load i14 %local_in_buffer_addr_25

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="793" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:330 %local_out_buffer_addr_10 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_8_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_10"/></StgValue>
</operation>

<operation id="794" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:331 %store_ln190 = store i32 %tmp_61_2_2, i14 %local_out_buffer_addr_10

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="795" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:359 %local_out_buffer_addr_11 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_9_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_11"/></StgValue>
</operation>

<operation id="796" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:360 %store_ln190 = store i32 %tmp_67_2_2, i14 %local_out_buffer_addr_11

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="797" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:382 %tmp_73_2_0 = select i1 %cmp48, i32 %tmp_73_1_2, i32 %sel_tmp397

]]></Node>
<StgValue><ssdm name="tmp_73_2_0"/></StgValue>
</operation>

<operation id="798" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:384 %add_ln152_37 = add i32 %mul_ln152_37, i32 %tmp_73_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_37"/></StgValue>
</operation>

<operation id="799" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:386 %sel_tmp400 = add i32 %sel_tmp400_v, i32 %add_ln152_37

]]></Node>
<StgValue><ssdm name="sel_tmp400"/></StgValue>
</operation>

<operation id="800" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:387 %tmp_73_2_2 = select i1 %sel_tmp59, i32 %add_ln152_37, i32 %sel_tmp400

]]></Node>
<StgValue><ssdm name="tmp_73_2_2"/></StgValue>
</operation>

<operation id="801" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:411 %tmp_79_2_0 = select i1 %cmp48, i32 %tmp_79_1_2, i32 %sel_tmp424

]]></Node>
<StgValue><ssdm name="tmp_79_2_0"/></StgValue>
</operation>

<operation id="802" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:413 %add_ln152_40 = add i32 %mul_ln152_40, i32 %tmp_79_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_40"/></StgValue>
</operation>

<operation id="803" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:415 %sel_tmp427 = add i32 %sel_tmp427_v, i32 %add_ln152_40

]]></Node>
<StgValue><ssdm name="sel_tmp427"/></StgValue>
</operation>

<operation id="804" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:416 %tmp_79_2_2 = select i1 %sel_tmp59, i32 %add_ln152_40, i32 %sel_tmp427

]]></Node>
<StgValue><ssdm name="tmp_79_2_2"/></StgValue>
</operation>

<operation id="805" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:436 %sel_tmp445 = add i32 %sel_tmp445_v, i32 %add_ln152_42

]]></Node>
<StgValue><ssdm name="sel_tmp445"/></StgValue>
</operation>

<operation id="806" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:437 %tmp_85_1_2 = select i1 %sel_tmp59, i32 %add_ln152_42, i32 %sel_tmp445

]]></Node>
<StgValue><ssdm name="tmp_85_1_2"/></StgValue>
</operation>

<operation id="807" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:439 %sel_tmp451 = add i32 %sel_tmp451_v, i32 %tmp_85_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp451"/></StgValue>
</operation>

<operation id="808" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:465 %sel_tmp472 = add i32 %sel_tmp472_v, i32 %add_ln152_45

]]></Node>
<StgValue><ssdm name="sel_tmp472"/></StgValue>
</operation>

<operation id="809" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:466 %tmp_91_1_2 = select i1 %sel_tmp59, i32 %add_ln152_45, i32 %sel_tmp472

]]></Node>
<StgValue><ssdm name="tmp_91_1_2"/></StgValue>
</operation>

<operation id="810" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:468 %sel_tmp478 = add i32 %sel_tmp478_v, i32 %tmp_91_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp478"/></StgValue>
</operation>

<operation id="811" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:489 %sel_tmp496 = add i32 %sel_tmp496_v, i32 %tmp_97_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp496"/></StgValue>
</operation>

<operation id="812" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:490 %tmp_97_1_0 = select i1 %cmp48, i32 %tmp_97_0_2, i32 %sel_tmp496

]]></Node>
<StgValue><ssdm name="tmp_97_1_0"/></StgValue>
</operation>

<operation id="813" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:492 %add_ln152_48 = add i32 %mul_ln152_48, i32 %tmp_97_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_48"/></StgValue>
</operation>

<operation id="814" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:518 %sel_tmp523 = add i32 %sel_tmp523_v, i32 %tmp_103_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp523"/></StgValue>
</operation>

<operation id="815" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:519 %tmp_103_1_0 = select i1 %cmp48, i32 %tmp_103_0_2, i32 %sel_tmp523

]]></Node>
<StgValue><ssdm name="tmp_103_1_0"/></StgValue>
</operation>

<operation id="816" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:521 %add_ln152_51 = add i32 %mul_ln152_51, i32 %tmp_103_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_51"/></StgValue>
</operation>

<operation id="817" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:540 %tmp_109_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp541

]]></Node>
<StgValue><ssdm name="tmp_109_0_0"/></StgValue>
</operation>

<operation id="818" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:542 %add_ln152_53 = add i32 %mul_ln152_53, i32 %tmp_109_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_53"/></StgValue>
</operation>

<operation id="819" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:544 %sel_tmp544 = add i32 %sel_tmp544_v, i32 %add_ln152_53

]]></Node>
<StgValue><ssdm name="sel_tmp544"/></StgValue>
</operation>

<operation id="820" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:545 %tmp_109_0_2 = select i1 %sel_tmp59, i32 %add_ln152_53, i32 %sel_tmp544

]]></Node>
<StgValue><ssdm name="tmp_109_0_2"/></StgValue>
</operation>

<operation id="821" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:569 %tmp_115_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp568

]]></Node>
<StgValue><ssdm name="tmp_115_0_0"/></StgValue>
</operation>

<operation id="822" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:571 %add_ln152_56 = add i32 %mul_ln152_56, i32 %tmp_115_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_56"/></StgValue>
</operation>

<operation id="823" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:573 %sel_tmp571 = add i32 %sel_tmp571_v, i32 %add_ln152_56

]]></Node>
<StgValue><ssdm name="sel_tmp571"/></StgValue>
</operation>

<operation id="824" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:574 %tmp_115_0_2 = select i1 %sel_tmp59, i32 %add_ln152_56, i32 %sel_tmp571

]]></Node>
<StgValue><ssdm name="tmp_115_0_2"/></StgValue>
</operation>

<operation id="825" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:597 %sel_tmp595 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_20

]]></Node>
<StgValue><ssdm name="sel_tmp595"/></StgValue>
</operation>

<operation id="826" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:599 %mul_ln152_59 = mul i32 %local_in_buffer_load_20, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_59"/></StgValue>
</operation>

<operation id="827" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:601 %sel_tmp598_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_20

]]></Node>
<StgValue><ssdm name="sel_tmp598_v"/></StgValue>
</operation>

<operation id="828" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:604 %sel_tmp604_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_20

]]></Node>
<StgValue><ssdm name="sel_tmp604_v"/></StgValue>
</operation>

<operation id="829" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:607 %mul_ln152_60 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_20

]]></Node>
<StgValue><ssdm name="mul_ln152_60"/></StgValue>
</operation>

<operation id="830" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:609 %sel_tmp607_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_20

]]></Node>
<StgValue><ssdm name="sel_tmp607_v"/></StgValue>
</operation>

<operation id="831" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:612 %sel_tmp613_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_20

]]></Node>
<StgValue><ssdm name="sel_tmp613_v"/></StgValue>
</operation>

<operation id="832" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:615 %mul_ln152_61 = mul i32 %local_in_buffer_load_20, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_61"/></StgValue>
</operation>

<operation id="833" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:617 %sel_tmp616_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_20

]]></Node>
<StgValue><ssdm name="sel_tmp616_v"/></StgValue>
</operation>

<operation id="834" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:626 %sel_tmp622 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_21

]]></Node>
<StgValue><ssdm name="sel_tmp622"/></StgValue>
</operation>

<operation id="835" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:628 %mul_ln152_62 = mul i32 %local_in_buffer_load_21, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_62"/></StgValue>
</operation>

<operation id="836" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:630 %sel_tmp625_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_21

]]></Node>
<StgValue><ssdm name="sel_tmp625_v"/></StgValue>
</operation>

<operation id="837" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:633 %sel_tmp631_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_21

]]></Node>
<StgValue><ssdm name="sel_tmp631_v"/></StgValue>
</operation>

<operation id="838" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:636 %mul_ln152_63 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_21

]]></Node>
<StgValue><ssdm name="mul_ln152_63"/></StgValue>
</operation>

<operation id="839" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:638 %sel_tmp634_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_21

]]></Node>
<StgValue><ssdm name="sel_tmp634_v"/></StgValue>
</operation>

<operation id="840" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:641 %sel_tmp640_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_21

]]></Node>
<StgValue><ssdm name="sel_tmp640_v"/></StgValue>
</operation>

<operation id="841" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:644 %mul_ln152_64 = mul i32 %local_in_buffer_load_21, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_64"/></StgValue>
</operation>

<operation id="842" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:646 %sel_tmp643_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_21

]]></Node>
<StgValue><ssdm name="sel_tmp643_v"/></StgValue>
</operation>

<operation id="843" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:655 %sel_tmp649 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_22

]]></Node>
<StgValue><ssdm name="sel_tmp649"/></StgValue>
</operation>

<operation id="844" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:657 %mul_ln152_65 = mul i32 %local_in_buffer_load_22, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_65"/></StgValue>
</operation>

<operation id="845" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:659 %sel_tmp652_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_22

]]></Node>
<StgValue><ssdm name="sel_tmp652_v"/></StgValue>
</operation>

<operation id="846" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:662 %sel_tmp658_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_22

]]></Node>
<StgValue><ssdm name="sel_tmp658_v"/></StgValue>
</operation>

<operation id="847" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:665 %mul_ln152_66 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_22

]]></Node>
<StgValue><ssdm name="mul_ln152_66"/></StgValue>
</operation>

<operation id="848" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:667 %sel_tmp661_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_22

]]></Node>
<StgValue><ssdm name="sel_tmp661_v"/></StgValue>
</operation>

<operation id="849" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:670 %sel_tmp667_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_22

]]></Node>
<StgValue><ssdm name="sel_tmp667_v"/></StgValue>
</operation>

<operation id="850" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:673 %mul_ln152_67 = mul i32 %local_in_buffer_load_22, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_67"/></StgValue>
</operation>

<operation id="851" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:675 %sel_tmp670_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_22

]]></Node>
<StgValue><ssdm name="sel_tmp670_v"/></StgValue>
</operation>

<operation id="852" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:684 %sel_tmp676 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_23

]]></Node>
<StgValue><ssdm name="sel_tmp676"/></StgValue>
</operation>

<operation id="853" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:686 %mul_ln152_68 = mul i32 %local_in_buffer_load_23, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_68"/></StgValue>
</operation>

<operation id="854" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:688 %sel_tmp679_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_23

]]></Node>
<StgValue><ssdm name="sel_tmp679_v"/></StgValue>
</operation>

<operation id="855" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:691 %sel_tmp685_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_23

]]></Node>
<StgValue><ssdm name="sel_tmp685_v"/></StgValue>
</operation>

<operation id="856" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:694 %mul_ln152_69 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_23

]]></Node>
<StgValue><ssdm name="mul_ln152_69"/></StgValue>
</operation>

<operation id="857" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:696 %sel_tmp688_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_23

]]></Node>
<StgValue><ssdm name="sel_tmp688_v"/></StgValue>
</operation>

<operation id="858" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:699 %sel_tmp694_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_23

]]></Node>
<StgValue><ssdm name="sel_tmp694_v"/></StgValue>
</operation>

<operation id="859" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:702 %mul_ln152_70 = mul i32 %local_in_buffer_load_23, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_70"/></StgValue>
</operation>

<operation id="860" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:704 %sel_tmp697_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_23

]]></Node>
<StgValue><ssdm name="sel_tmp697_v"/></StgValue>
</operation>

<operation id="861" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:712 %local_in_buffer_load_24 = load i14 %local_in_buffer_addr_24

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_24"/></StgValue>
</operation>

<operation id="862" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:741 %local_in_buffer_load_25 = load i14 %local_in_buffer_addr_25

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_25"/></StgValue>
</operation>

<operation id="863" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:767 %add_ln132_24 = add i11 %empty_13, i11 26

]]></Node>
<StgValue><ssdm name="add_ln132_24"/></StgValue>
</operation>

<operation id="864" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:768 %add_ln132_24_cast = sext i11 %add_ln132_24

]]></Node>
<StgValue><ssdm name="add_ln132_24_cast"/></StgValue>
</operation>

<operation id="865" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:769 %local_in_buffer_addr_26 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_24_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_26"/></StgValue>
</operation>

<operation id="866" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:770 %local_in_buffer_load_26 = load i14 %local_in_buffer_addr_26

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_26"/></StgValue>
</operation>

<operation id="867" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:796 %add_ln132_25 = add i11 %empty_13, i11 27

]]></Node>
<StgValue><ssdm name="add_ln132_25"/></StgValue>
</operation>

<operation id="868" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:797 %add_ln132_25_cast = sext i11 %add_ln132_25

]]></Node>
<StgValue><ssdm name="add_ln132_25_cast"/></StgValue>
</operation>

<operation id="869" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:798 %local_in_buffer_addr_27 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_25_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_27"/></StgValue>
</operation>

<operation id="870" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:799 %local_in_buffer_load_27 = load i14 %local_in_buffer_addr_27

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="871" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:388 %local_out_buffer_addr_12 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_10_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_12"/></StgValue>
</operation>

<operation id="872" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:389 %store_ln190 = store i32 %tmp_73_2_2, i14 %local_out_buffer_addr_12

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="873" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:417 %local_out_buffer_addr_13 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_11_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_13"/></StgValue>
</operation>

<operation id="874" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:418 %store_ln190 = store i32 %tmp_79_2_2, i14 %local_out_buffer_addr_13

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="875" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:440 %tmp_85_2_0 = select i1 %cmp48, i32 %tmp_85_1_2, i32 %sel_tmp451

]]></Node>
<StgValue><ssdm name="tmp_85_2_0"/></StgValue>
</operation>

<operation id="876" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:442 %add_ln152_43 = add i32 %mul_ln152_43, i32 %tmp_85_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_43"/></StgValue>
</operation>

<operation id="877" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:444 %sel_tmp454 = add i32 %sel_tmp454_v, i32 %add_ln152_43

]]></Node>
<StgValue><ssdm name="sel_tmp454"/></StgValue>
</operation>

<operation id="878" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:445 %tmp_85_2_2 = select i1 %sel_tmp59, i32 %add_ln152_43, i32 %sel_tmp454

]]></Node>
<StgValue><ssdm name="tmp_85_2_2"/></StgValue>
</operation>

<operation id="879" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:469 %tmp_91_2_0 = select i1 %cmp48, i32 %tmp_91_1_2, i32 %sel_tmp478

]]></Node>
<StgValue><ssdm name="tmp_91_2_0"/></StgValue>
</operation>

<operation id="880" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:471 %add_ln152_46 = add i32 %mul_ln152_46, i32 %tmp_91_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_46"/></StgValue>
</operation>

<operation id="881" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:473 %sel_tmp481 = add i32 %sel_tmp481_v, i32 %add_ln152_46

]]></Node>
<StgValue><ssdm name="sel_tmp481"/></StgValue>
</operation>

<operation id="882" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:474 %tmp_91_2_2 = select i1 %sel_tmp59, i32 %add_ln152_46, i32 %sel_tmp481

]]></Node>
<StgValue><ssdm name="tmp_91_2_2"/></StgValue>
</operation>

<operation id="883" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:494 %sel_tmp499 = add i32 %sel_tmp499_v, i32 %add_ln152_48

]]></Node>
<StgValue><ssdm name="sel_tmp499"/></StgValue>
</operation>

<operation id="884" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:495 %tmp_97_1_2 = select i1 %sel_tmp59, i32 %add_ln152_48, i32 %sel_tmp499

]]></Node>
<StgValue><ssdm name="tmp_97_1_2"/></StgValue>
</operation>

<operation id="885" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:497 %sel_tmp505 = add i32 %sel_tmp505_v, i32 %tmp_97_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp505"/></StgValue>
</operation>

<operation id="886" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:523 %sel_tmp526 = add i32 %sel_tmp526_v, i32 %add_ln152_51

]]></Node>
<StgValue><ssdm name="sel_tmp526"/></StgValue>
</operation>

<operation id="887" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:524 %tmp_103_1_2 = select i1 %sel_tmp59, i32 %add_ln152_51, i32 %sel_tmp526

]]></Node>
<StgValue><ssdm name="tmp_103_1_2"/></StgValue>
</operation>

<operation id="888" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:526 %sel_tmp532 = add i32 %sel_tmp532_v, i32 %tmp_103_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp532"/></StgValue>
</operation>

<operation id="889" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:547 %sel_tmp550 = add i32 %sel_tmp550_v, i32 %tmp_109_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp550"/></StgValue>
</operation>

<operation id="890" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:548 %tmp_109_1_0 = select i1 %cmp48, i32 %tmp_109_0_2, i32 %sel_tmp550

]]></Node>
<StgValue><ssdm name="tmp_109_1_0"/></StgValue>
</operation>

<operation id="891" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:550 %add_ln152_54 = add i32 %mul_ln152_54, i32 %tmp_109_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_54"/></StgValue>
</operation>

<operation id="892" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:576 %sel_tmp577 = add i32 %sel_tmp577_v, i32 %tmp_115_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp577"/></StgValue>
</operation>

<operation id="893" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:577 %tmp_115_1_0 = select i1 %cmp48, i32 %tmp_115_0_2, i32 %sel_tmp577

]]></Node>
<StgValue><ssdm name="tmp_115_1_0"/></StgValue>
</operation>

<operation id="894" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:579 %add_ln152_57 = add i32 %mul_ln152_57, i32 %tmp_115_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_57"/></StgValue>
</operation>

<operation id="895" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:598 %tmp_121_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp595

]]></Node>
<StgValue><ssdm name="tmp_121_0_0"/></StgValue>
</operation>

<operation id="896" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:600 %add_ln152_59 = add i32 %mul_ln152_59, i32 %tmp_121_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_59"/></StgValue>
</operation>

<operation id="897" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:602 %sel_tmp598 = add i32 %sel_tmp598_v, i32 %add_ln152_59

]]></Node>
<StgValue><ssdm name="sel_tmp598"/></StgValue>
</operation>

<operation id="898" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:603 %tmp_121_0_2 = select i1 %sel_tmp59, i32 %add_ln152_59, i32 %sel_tmp598

]]></Node>
<StgValue><ssdm name="tmp_121_0_2"/></StgValue>
</operation>

<operation id="899" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:627 %tmp_127_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp622

]]></Node>
<StgValue><ssdm name="tmp_127_0_0"/></StgValue>
</operation>

<operation id="900" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:629 %add_ln152_62 = add i32 %mul_ln152_62, i32 %tmp_127_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_62"/></StgValue>
</operation>

<operation id="901" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:631 %sel_tmp625 = add i32 %sel_tmp625_v, i32 %add_ln152_62

]]></Node>
<StgValue><ssdm name="sel_tmp625"/></StgValue>
</operation>

<operation id="902" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:632 %tmp_127_0_2 = select i1 %sel_tmp59, i32 %add_ln152_62, i32 %sel_tmp625

]]></Node>
<StgValue><ssdm name="tmp_127_0_2"/></StgValue>
</operation>

<operation id="903" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:655 %sel_tmp649 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_22

]]></Node>
<StgValue><ssdm name="sel_tmp649"/></StgValue>
</operation>

<operation id="904" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:657 %mul_ln152_65 = mul i32 %local_in_buffer_load_22, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_65"/></StgValue>
</operation>

<operation id="905" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:659 %sel_tmp652_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_22

]]></Node>
<StgValue><ssdm name="sel_tmp652_v"/></StgValue>
</operation>

<operation id="906" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:662 %sel_tmp658_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_22

]]></Node>
<StgValue><ssdm name="sel_tmp658_v"/></StgValue>
</operation>

<operation id="907" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:665 %mul_ln152_66 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_22

]]></Node>
<StgValue><ssdm name="mul_ln152_66"/></StgValue>
</operation>

<operation id="908" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:667 %sel_tmp661_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_22

]]></Node>
<StgValue><ssdm name="sel_tmp661_v"/></StgValue>
</operation>

<operation id="909" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:670 %sel_tmp667_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_22

]]></Node>
<StgValue><ssdm name="sel_tmp667_v"/></StgValue>
</operation>

<operation id="910" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:673 %mul_ln152_67 = mul i32 %local_in_buffer_load_22, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_67"/></StgValue>
</operation>

<operation id="911" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:675 %sel_tmp670_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_22

]]></Node>
<StgValue><ssdm name="sel_tmp670_v"/></StgValue>
</operation>

<operation id="912" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:684 %sel_tmp676 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_23

]]></Node>
<StgValue><ssdm name="sel_tmp676"/></StgValue>
</operation>

<operation id="913" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:686 %mul_ln152_68 = mul i32 %local_in_buffer_load_23, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_68"/></StgValue>
</operation>

<operation id="914" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:688 %sel_tmp679_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_23

]]></Node>
<StgValue><ssdm name="sel_tmp679_v"/></StgValue>
</operation>

<operation id="915" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:691 %sel_tmp685_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_23

]]></Node>
<StgValue><ssdm name="sel_tmp685_v"/></StgValue>
</operation>

<operation id="916" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:694 %mul_ln152_69 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_23

]]></Node>
<StgValue><ssdm name="mul_ln152_69"/></StgValue>
</operation>

<operation id="917" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:696 %sel_tmp688_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_23

]]></Node>
<StgValue><ssdm name="sel_tmp688_v"/></StgValue>
</operation>

<operation id="918" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:699 %sel_tmp694_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_23

]]></Node>
<StgValue><ssdm name="sel_tmp694_v"/></StgValue>
</operation>

<operation id="919" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:702 %mul_ln152_70 = mul i32 %local_in_buffer_load_23, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_70"/></StgValue>
</operation>

<operation id="920" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:704 %sel_tmp697_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_23

]]></Node>
<StgValue><ssdm name="sel_tmp697_v"/></StgValue>
</operation>

<operation id="921" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:713 %sel_tmp703 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_24

]]></Node>
<StgValue><ssdm name="sel_tmp703"/></StgValue>
</operation>

<operation id="922" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:715 %mul_ln152_71 = mul i32 %local_in_buffer_load_24, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_71"/></StgValue>
</operation>

<operation id="923" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:717 %sel_tmp706_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_24

]]></Node>
<StgValue><ssdm name="sel_tmp706_v"/></StgValue>
</operation>

<operation id="924" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:720 %sel_tmp712_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_24

]]></Node>
<StgValue><ssdm name="sel_tmp712_v"/></StgValue>
</operation>

<operation id="925" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:723 %mul_ln152_72 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_24

]]></Node>
<StgValue><ssdm name="mul_ln152_72"/></StgValue>
</operation>

<operation id="926" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:725 %sel_tmp715_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_24

]]></Node>
<StgValue><ssdm name="sel_tmp715_v"/></StgValue>
</operation>

<operation id="927" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:728 %sel_tmp721_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_24

]]></Node>
<StgValue><ssdm name="sel_tmp721_v"/></StgValue>
</operation>

<operation id="928" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:731 %mul_ln152_73 = mul i32 %local_in_buffer_load_24, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_73"/></StgValue>
</operation>

<operation id="929" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:733 %sel_tmp724_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_24

]]></Node>
<StgValue><ssdm name="sel_tmp724_v"/></StgValue>
</operation>

<operation id="930" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:742 %sel_tmp730 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_25

]]></Node>
<StgValue><ssdm name="sel_tmp730"/></StgValue>
</operation>

<operation id="931" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:744 %mul_ln152_74 = mul i32 %local_in_buffer_load_25, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_74"/></StgValue>
</operation>

<operation id="932" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:746 %sel_tmp733_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_25

]]></Node>
<StgValue><ssdm name="sel_tmp733_v"/></StgValue>
</operation>

<operation id="933" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:749 %sel_tmp739_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_25

]]></Node>
<StgValue><ssdm name="sel_tmp739_v"/></StgValue>
</operation>

<operation id="934" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:752 %mul_ln152_75 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_25

]]></Node>
<StgValue><ssdm name="mul_ln152_75"/></StgValue>
</operation>

<operation id="935" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:754 %sel_tmp742_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_25

]]></Node>
<StgValue><ssdm name="sel_tmp742_v"/></StgValue>
</operation>

<operation id="936" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:757 %sel_tmp748_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_25

]]></Node>
<StgValue><ssdm name="sel_tmp748_v"/></StgValue>
</operation>

<operation id="937" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:760 %mul_ln152_76 = mul i32 %local_in_buffer_load_25, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_76"/></StgValue>
</operation>

<operation id="938" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:762 %sel_tmp751_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_25

]]></Node>
<StgValue><ssdm name="sel_tmp751_v"/></StgValue>
</operation>

<operation id="939" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:770 %local_in_buffer_load_26 = load i14 %local_in_buffer_addr_26

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_26"/></StgValue>
</operation>

<operation id="940" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:799 %local_in_buffer_load_27 = load i14 %local_in_buffer_addr_27

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_27"/></StgValue>
</operation>

<operation id="941" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:825 %add_ln132_26 = add i11 %empty_13, i11 28

]]></Node>
<StgValue><ssdm name="add_ln132_26"/></StgValue>
</operation>

<operation id="942" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:826 %add_ln132_26_cast = sext i11 %add_ln132_26

]]></Node>
<StgValue><ssdm name="add_ln132_26_cast"/></StgValue>
</operation>

<operation id="943" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:827 %local_in_buffer_addr_28 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_26_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_28"/></StgValue>
</operation>

<operation id="944" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:828 %local_in_buffer_load_28 = load i14 %local_in_buffer_addr_28

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_28"/></StgValue>
</operation>

<operation id="945" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split120_ifconv:854 %add_ln132_27 = add i11 %empty_13, i11 29

]]></Node>
<StgValue><ssdm name="add_ln132_27"/></StgValue>
</operation>

<operation id="946" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="11">
<![CDATA[
.split120_ifconv:855 %add_ln132_27_cast = sext i11 %add_ln132_27

]]></Node>
<StgValue><ssdm name="add_ln132_27_cast"/></StgValue>
</operation>

<operation id="947" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:856 %local_in_buffer_addr_29 = getelementptr i32 %local_in_buffer, i64 0, i64 %add_ln132_27_cast

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr_29"/></StgValue>
</operation>

<operation id="948" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:857 %local_in_buffer_load_29 = load i14 %local_in_buffer_addr_29

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="949" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:446 %local_out_buffer_addr_14 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_12_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_14"/></StgValue>
</operation>

<operation id="950" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:447 %store_ln190 = store i32 %tmp_85_2_2, i14 %local_out_buffer_addr_14

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="951" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:475 %local_out_buffer_addr_15 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_13_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_15"/></StgValue>
</operation>

<operation id="952" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:476 %store_ln190 = store i32 %tmp_91_2_2, i14 %local_out_buffer_addr_15

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="953" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:498 %tmp_97_2_0 = select i1 %cmp48, i32 %tmp_97_1_2, i32 %sel_tmp505

]]></Node>
<StgValue><ssdm name="tmp_97_2_0"/></StgValue>
</operation>

<operation id="954" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:500 %add_ln152_49 = add i32 %mul_ln152_49, i32 %tmp_97_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_49"/></StgValue>
</operation>

<operation id="955" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:502 %sel_tmp508 = add i32 %sel_tmp508_v, i32 %add_ln152_49

]]></Node>
<StgValue><ssdm name="sel_tmp508"/></StgValue>
</operation>

<operation id="956" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:503 %tmp_97_2_2 = select i1 %sel_tmp59, i32 %add_ln152_49, i32 %sel_tmp508

]]></Node>
<StgValue><ssdm name="tmp_97_2_2"/></StgValue>
</operation>

<operation id="957" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:527 %tmp_103_2_0 = select i1 %cmp48, i32 %tmp_103_1_2, i32 %sel_tmp532

]]></Node>
<StgValue><ssdm name="tmp_103_2_0"/></StgValue>
</operation>

<operation id="958" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:529 %add_ln152_52 = add i32 %mul_ln152_52, i32 %tmp_103_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_52"/></StgValue>
</operation>

<operation id="959" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:531 %sel_tmp535 = add i32 %sel_tmp535_v, i32 %add_ln152_52

]]></Node>
<StgValue><ssdm name="sel_tmp535"/></StgValue>
</operation>

<operation id="960" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:532 %tmp_103_2_2 = select i1 %sel_tmp59, i32 %add_ln152_52, i32 %sel_tmp535

]]></Node>
<StgValue><ssdm name="tmp_103_2_2"/></StgValue>
</operation>

<operation id="961" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:552 %sel_tmp553 = add i32 %sel_tmp553_v, i32 %add_ln152_54

]]></Node>
<StgValue><ssdm name="sel_tmp553"/></StgValue>
</operation>

<operation id="962" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:553 %tmp_109_1_2 = select i1 %sel_tmp59, i32 %add_ln152_54, i32 %sel_tmp553

]]></Node>
<StgValue><ssdm name="tmp_109_1_2"/></StgValue>
</operation>

<operation id="963" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:555 %sel_tmp559 = add i32 %sel_tmp559_v, i32 %tmp_109_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp559"/></StgValue>
</operation>

<operation id="964" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:581 %sel_tmp580 = add i32 %sel_tmp580_v, i32 %add_ln152_57

]]></Node>
<StgValue><ssdm name="sel_tmp580"/></StgValue>
</operation>

<operation id="965" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:582 %tmp_115_1_2 = select i1 %sel_tmp59, i32 %add_ln152_57, i32 %sel_tmp580

]]></Node>
<StgValue><ssdm name="tmp_115_1_2"/></StgValue>
</operation>

<operation id="966" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:584 %sel_tmp586 = add i32 %sel_tmp586_v, i32 %tmp_115_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp586"/></StgValue>
</operation>

<operation id="967" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:605 %sel_tmp604 = add i32 %sel_tmp604_v, i32 %tmp_121_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp604"/></StgValue>
</operation>

<operation id="968" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:606 %tmp_121_1_0 = select i1 %cmp48, i32 %tmp_121_0_2, i32 %sel_tmp604

]]></Node>
<StgValue><ssdm name="tmp_121_1_0"/></StgValue>
</operation>

<operation id="969" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:608 %add_ln152_60 = add i32 %mul_ln152_60, i32 %tmp_121_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_60"/></StgValue>
</operation>

<operation id="970" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:634 %sel_tmp631 = add i32 %sel_tmp631_v, i32 %tmp_127_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp631"/></StgValue>
</operation>

<operation id="971" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:635 %tmp_127_1_0 = select i1 %cmp48, i32 %tmp_127_0_2, i32 %sel_tmp631

]]></Node>
<StgValue><ssdm name="tmp_127_1_0"/></StgValue>
</operation>

<operation id="972" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:637 %add_ln152_63 = add i32 %mul_ln152_63, i32 %tmp_127_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_63"/></StgValue>
</operation>

<operation id="973" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:656 %tmp_133_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp649

]]></Node>
<StgValue><ssdm name="tmp_133_0_0"/></StgValue>
</operation>

<operation id="974" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:658 %add_ln152_65 = add i32 %mul_ln152_65, i32 %tmp_133_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_65"/></StgValue>
</operation>

<operation id="975" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:660 %sel_tmp652 = add i32 %sel_tmp652_v, i32 %add_ln152_65

]]></Node>
<StgValue><ssdm name="sel_tmp652"/></StgValue>
</operation>

<operation id="976" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:661 %tmp_133_0_2 = select i1 %sel_tmp59, i32 %add_ln152_65, i32 %sel_tmp652

]]></Node>
<StgValue><ssdm name="tmp_133_0_2"/></StgValue>
</operation>

<operation id="977" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:685 %tmp_139_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp676

]]></Node>
<StgValue><ssdm name="tmp_139_0_0"/></StgValue>
</operation>

<operation id="978" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:687 %add_ln152_68 = add i32 %mul_ln152_68, i32 %tmp_139_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_68"/></StgValue>
</operation>

<operation id="979" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:689 %sel_tmp679 = add i32 %sel_tmp679_v, i32 %add_ln152_68

]]></Node>
<StgValue><ssdm name="sel_tmp679"/></StgValue>
</operation>

<operation id="980" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:690 %tmp_139_0_2 = select i1 %sel_tmp59, i32 %add_ln152_68, i32 %sel_tmp679

]]></Node>
<StgValue><ssdm name="tmp_139_0_2"/></StgValue>
</operation>

<operation id="981" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:713 %sel_tmp703 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_24

]]></Node>
<StgValue><ssdm name="sel_tmp703"/></StgValue>
</operation>

<operation id="982" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:715 %mul_ln152_71 = mul i32 %local_in_buffer_load_24, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_71"/></StgValue>
</operation>

<operation id="983" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:717 %sel_tmp706_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_24

]]></Node>
<StgValue><ssdm name="sel_tmp706_v"/></StgValue>
</operation>

<operation id="984" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:720 %sel_tmp712_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_24

]]></Node>
<StgValue><ssdm name="sel_tmp712_v"/></StgValue>
</operation>

<operation id="985" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:723 %mul_ln152_72 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_24

]]></Node>
<StgValue><ssdm name="mul_ln152_72"/></StgValue>
</operation>

<operation id="986" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:725 %sel_tmp715_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_24

]]></Node>
<StgValue><ssdm name="sel_tmp715_v"/></StgValue>
</operation>

<operation id="987" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:728 %sel_tmp721_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_24

]]></Node>
<StgValue><ssdm name="sel_tmp721_v"/></StgValue>
</operation>

<operation id="988" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:731 %mul_ln152_73 = mul i32 %local_in_buffer_load_24, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_73"/></StgValue>
</operation>

<operation id="989" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:733 %sel_tmp724_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_24

]]></Node>
<StgValue><ssdm name="sel_tmp724_v"/></StgValue>
</operation>

<operation id="990" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:742 %sel_tmp730 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_25

]]></Node>
<StgValue><ssdm name="sel_tmp730"/></StgValue>
</operation>

<operation id="991" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:744 %mul_ln152_74 = mul i32 %local_in_buffer_load_25, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_74"/></StgValue>
</operation>

<operation id="992" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:746 %sel_tmp733_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_25

]]></Node>
<StgValue><ssdm name="sel_tmp733_v"/></StgValue>
</operation>

<operation id="993" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:749 %sel_tmp739_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_25

]]></Node>
<StgValue><ssdm name="sel_tmp739_v"/></StgValue>
</operation>

<operation id="994" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:752 %mul_ln152_75 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_25

]]></Node>
<StgValue><ssdm name="mul_ln152_75"/></StgValue>
</operation>

<operation id="995" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:754 %sel_tmp742_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_25

]]></Node>
<StgValue><ssdm name="sel_tmp742_v"/></StgValue>
</operation>

<operation id="996" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:757 %sel_tmp748_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_25

]]></Node>
<StgValue><ssdm name="sel_tmp748_v"/></StgValue>
</operation>

<operation id="997" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:760 %mul_ln152_76 = mul i32 %local_in_buffer_load_25, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_76"/></StgValue>
</operation>

<operation id="998" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:762 %sel_tmp751_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_25

]]></Node>
<StgValue><ssdm name="sel_tmp751_v"/></StgValue>
</operation>

<operation id="999" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:771 %sel_tmp757 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_26

]]></Node>
<StgValue><ssdm name="sel_tmp757"/></StgValue>
</operation>

<operation id="1000" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:773 %mul_ln152_77 = mul i32 %local_in_buffer_load_26, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_77"/></StgValue>
</operation>

<operation id="1001" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:775 %sel_tmp760_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_26

]]></Node>
<StgValue><ssdm name="sel_tmp760_v"/></StgValue>
</operation>

<operation id="1002" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:778 %sel_tmp766_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_26

]]></Node>
<StgValue><ssdm name="sel_tmp766_v"/></StgValue>
</operation>

<operation id="1003" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:781 %mul_ln152_78 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_26

]]></Node>
<StgValue><ssdm name="mul_ln152_78"/></StgValue>
</operation>

<operation id="1004" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:783 %sel_tmp769_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_26

]]></Node>
<StgValue><ssdm name="sel_tmp769_v"/></StgValue>
</operation>

<operation id="1005" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:786 %sel_tmp775_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_26

]]></Node>
<StgValue><ssdm name="sel_tmp775_v"/></StgValue>
</operation>

<operation id="1006" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:789 %mul_ln152_79 = mul i32 %local_in_buffer_load_26, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_79"/></StgValue>
</operation>

<operation id="1007" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:791 %sel_tmp778_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_26

]]></Node>
<StgValue><ssdm name="sel_tmp778_v"/></StgValue>
</operation>

<operation id="1008" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:800 %sel_tmp784 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_27

]]></Node>
<StgValue><ssdm name="sel_tmp784"/></StgValue>
</operation>

<operation id="1009" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:802 %mul_ln152_80 = mul i32 %local_in_buffer_load_27, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_80"/></StgValue>
</operation>

<operation id="1010" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:804 %sel_tmp787_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_27

]]></Node>
<StgValue><ssdm name="sel_tmp787_v"/></StgValue>
</operation>

<operation id="1011" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:807 %sel_tmp793_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_27

]]></Node>
<StgValue><ssdm name="sel_tmp793_v"/></StgValue>
</operation>

<operation id="1012" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:810 %mul_ln152_81 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_27

]]></Node>
<StgValue><ssdm name="mul_ln152_81"/></StgValue>
</operation>

<operation id="1013" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:812 %sel_tmp796_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_27

]]></Node>
<StgValue><ssdm name="sel_tmp796_v"/></StgValue>
</operation>

<operation id="1014" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:815 %sel_tmp802_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_27

]]></Node>
<StgValue><ssdm name="sel_tmp802_v"/></StgValue>
</operation>

<operation id="1015" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:818 %mul_ln152_82 = mul i32 %local_in_buffer_load_27, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_82"/></StgValue>
</operation>

<operation id="1016" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:820 %sel_tmp805_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_27

]]></Node>
<StgValue><ssdm name="sel_tmp805_v"/></StgValue>
</operation>

<operation id="1017" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:828 %local_in_buffer_load_28 = load i14 %local_in_buffer_addr_28

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_28"/></StgValue>
</operation>

<operation id="1018" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="14">
<![CDATA[
.split120_ifconv:857 %local_in_buffer_load_29 = load i14 %local_in_buffer_addr_29

]]></Node>
<StgValue><ssdm name="local_in_buffer_load_29"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="1019" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:504 %local_out_buffer_addr_16 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_14_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_16"/></StgValue>
</operation>

<operation id="1020" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:505 %store_ln190 = store i32 %tmp_97_2_2, i14 %local_out_buffer_addr_16

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="1021" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:533 %local_out_buffer_addr_17 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_15_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_17"/></StgValue>
</operation>

<operation id="1022" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:534 %store_ln190 = store i32 %tmp_103_2_2, i14 %local_out_buffer_addr_17

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="1023" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:556 %tmp_109_2_0 = select i1 %cmp48, i32 %tmp_109_1_2, i32 %sel_tmp559

]]></Node>
<StgValue><ssdm name="tmp_109_2_0"/></StgValue>
</operation>

<operation id="1024" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:558 %add_ln152_55 = add i32 %mul_ln152_55, i32 %tmp_109_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_55"/></StgValue>
</operation>

<operation id="1025" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:560 %sel_tmp562 = add i32 %sel_tmp562_v, i32 %add_ln152_55

]]></Node>
<StgValue><ssdm name="sel_tmp562"/></StgValue>
</operation>

<operation id="1026" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:561 %tmp_109_2_2 = select i1 %sel_tmp59, i32 %add_ln152_55, i32 %sel_tmp562

]]></Node>
<StgValue><ssdm name="tmp_109_2_2"/></StgValue>
</operation>

<operation id="1027" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:585 %tmp_115_2_0 = select i1 %cmp48, i32 %tmp_115_1_2, i32 %sel_tmp586

]]></Node>
<StgValue><ssdm name="tmp_115_2_0"/></StgValue>
</operation>

<operation id="1028" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:587 %add_ln152_58 = add i32 %mul_ln152_58, i32 %tmp_115_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_58"/></StgValue>
</operation>

<operation id="1029" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:589 %sel_tmp589 = add i32 %sel_tmp589_v, i32 %add_ln152_58

]]></Node>
<StgValue><ssdm name="sel_tmp589"/></StgValue>
</operation>

<operation id="1030" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:590 %tmp_115_2_2 = select i1 %sel_tmp59, i32 %add_ln152_58, i32 %sel_tmp589

]]></Node>
<StgValue><ssdm name="tmp_115_2_2"/></StgValue>
</operation>

<operation id="1031" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:610 %sel_tmp607 = add i32 %sel_tmp607_v, i32 %add_ln152_60

]]></Node>
<StgValue><ssdm name="sel_tmp607"/></StgValue>
</operation>

<operation id="1032" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:611 %tmp_121_1_2 = select i1 %sel_tmp59, i32 %add_ln152_60, i32 %sel_tmp607

]]></Node>
<StgValue><ssdm name="tmp_121_1_2"/></StgValue>
</operation>

<operation id="1033" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:613 %sel_tmp613 = add i32 %sel_tmp613_v, i32 %tmp_121_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp613"/></StgValue>
</operation>

<operation id="1034" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:639 %sel_tmp634 = add i32 %sel_tmp634_v, i32 %add_ln152_63

]]></Node>
<StgValue><ssdm name="sel_tmp634"/></StgValue>
</operation>

<operation id="1035" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:640 %tmp_127_1_2 = select i1 %sel_tmp59, i32 %add_ln152_63, i32 %sel_tmp634

]]></Node>
<StgValue><ssdm name="tmp_127_1_2"/></StgValue>
</operation>

<operation id="1036" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:642 %sel_tmp640 = add i32 %sel_tmp640_v, i32 %tmp_127_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp640"/></StgValue>
</operation>

<operation id="1037" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:663 %sel_tmp658 = add i32 %sel_tmp658_v, i32 %tmp_133_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp658"/></StgValue>
</operation>

<operation id="1038" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:664 %tmp_133_1_0 = select i1 %cmp48, i32 %tmp_133_0_2, i32 %sel_tmp658

]]></Node>
<StgValue><ssdm name="tmp_133_1_0"/></StgValue>
</operation>

<operation id="1039" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:666 %add_ln152_66 = add i32 %mul_ln152_66, i32 %tmp_133_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_66"/></StgValue>
</operation>

<operation id="1040" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:692 %sel_tmp685 = add i32 %sel_tmp685_v, i32 %tmp_139_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp685"/></StgValue>
</operation>

<operation id="1041" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:693 %tmp_139_1_0 = select i1 %cmp48, i32 %tmp_139_0_2, i32 %sel_tmp685

]]></Node>
<StgValue><ssdm name="tmp_139_1_0"/></StgValue>
</operation>

<operation id="1042" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:695 %add_ln152_69 = add i32 %mul_ln152_69, i32 %tmp_139_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_69"/></StgValue>
</operation>

<operation id="1043" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:714 %tmp_145_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp703

]]></Node>
<StgValue><ssdm name="tmp_145_0_0"/></StgValue>
</operation>

<operation id="1044" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:716 %add_ln152_71 = add i32 %mul_ln152_71, i32 %tmp_145_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_71"/></StgValue>
</operation>

<operation id="1045" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:718 %sel_tmp706 = add i32 %sel_tmp706_v, i32 %add_ln152_71

]]></Node>
<StgValue><ssdm name="sel_tmp706"/></StgValue>
</operation>

<operation id="1046" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:719 %tmp_145_0_2 = select i1 %sel_tmp59, i32 %add_ln152_71, i32 %sel_tmp706

]]></Node>
<StgValue><ssdm name="tmp_145_0_2"/></StgValue>
</operation>

<operation id="1047" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:743 %tmp_151_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp730

]]></Node>
<StgValue><ssdm name="tmp_151_0_0"/></StgValue>
</operation>

<operation id="1048" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:745 %add_ln152_74 = add i32 %mul_ln152_74, i32 %tmp_151_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_74"/></StgValue>
</operation>

<operation id="1049" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:747 %sel_tmp733 = add i32 %sel_tmp733_v, i32 %add_ln152_74

]]></Node>
<StgValue><ssdm name="sel_tmp733"/></StgValue>
</operation>

<operation id="1050" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:748 %tmp_151_0_2 = select i1 %sel_tmp59, i32 %add_ln152_74, i32 %sel_tmp733

]]></Node>
<StgValue><ssdm name="tmp_151_0_2"/></StgValue>
</operation>

<operation id="1051" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:771 %sel_tmp757 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_26

]]></Node>
<StgValue><ssdm name="sel_tmp757"/></StgValue>
</operation>

<operation id="1052" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:773 %mul_ln152_77 = mul i32 %local_in_buffer_load_26, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_77"/></StgValue>
</operation>

<operation id="1053" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:775 %sel_tmp760_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_26

]]></Node>
<StgValue><ssdm name="sel_tmp760_v"/></StgValue>
</operation>

<operation id="1054" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:778 %sel_tmp766_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_26

]]></Node>
<StgValue><ssdm name="sel_tmp766_v"/></StgValue>
</operation>

<operation id="1055" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:781 %mul_ln152_78 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_26

]]></Node>
<StgValue><ssdm name="mul_ln152_78"/></StgValue>
</operation>

<operation id="1056" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:783 %sel_tmp769_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_26

]]></Node>
<StgValue><ssdm name="sel_tmp769_v"/></StgValue>
</operation>

<operation id="1057" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:786 %sel_tmp775_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_26

]]></Node>
<StgValue><ssdm name="sel_tmp775_v"/></StgValue>
</operation>

<operation id="1058" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:789 %mul_ln152_79 = mul i32 %local_in_buffer_load_26, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_79"/></StgValue>
</operation>

<operation id="1059" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:791 %sel_tmp778_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_26

]]></Node>
<StgValue><ssdm name="sel_tmp778_v"/></StgValue>
</operation>

<operation id="1060" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:800 %sel_tmp784 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_27

]]></Node>
<StgValue><ssdm name="sel_tmp784"/></StgValue>
</operation>

<operation id="1061" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:802 %mul_ln152_80 = mul i32 %local_in_buffer_load_27, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_80"/></StgValue>
</operation>

<operation id="1062" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:804 %sel_tmp787_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_27

]]></Node>
<StgValue><ssdm name="sel_tmp787_v"/></StgValue>
</operation>

<operation id="1063" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:807 %sel_tmp793_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_27

]]></Node>
<StgValue><ssdm name="sel_tmp793_v"/></StgValue>
</operation>

<operation id="1064" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:810 %mul_ln152_81 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_27

]]></Node>
<StgValue><ssdm name="mul_ln152_81"/></StgValue>
</operation>

<operation id="1065" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:812 %sel_tmp796_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_27

]]></Node>
<StgValue><ssdm name="sel_tmp796_v"/></StgValue>
</operation>

<operation id="1066" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:815 %sel_tmp802_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_27

]]></Node>
<StgValue><ssdm name="sel_tmp802_v"/></StgValue>
</operation>

<operation id="1067" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:818 %mul_ln152_82 = mul i32 %local_in_buffer_load_27, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_82"/></StgValue>
</operation>

<operation id="1068" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:820 %sel_tmp805_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_27

]]></Node>
<StgValue><ssdm name="sel_tmp805_v"/></StgValue>
</operation>

<operation id="1069" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:829 %sel_tmp811 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_28

]]></Node>
<StgValue><ssdm name="sel_tmp811"/></StgValue>
</operation>

<operation id="1070" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:831 %mul_ln152_83 = mul i32 %local_in_buffer_load_28, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_83"/></StgValue>
</operation>

<operation id="1071" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:833 %sel_tmp814_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_28

]]></Node>
<StgValue><ssdm name="sel_tmp814_v"/></StgValue>
</operation>

<operation id="1072" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:836 %sel_tmp820_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_28

]]></Node>
<StgValue><ssdm name="sel_tmp820_v"/></StgValue>
</operation>

<operation id="1073" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:839 %mul_ln152_84 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_28

]]></Node>
<StgValue><ssdm name="mul_ln152_84"/></StgValue>
</operation>

<operation id="1074" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:841 %sel_tmp823_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_28

]]></Node>
<StgValue><ssdm name="sel_tmp823_v"/></StgValue>
</operation>

<operation id="1075" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:844 %sel_tmp829_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_28

]]></Node>
<StgValue><ssdm name="sel_tmp829_v"/></StgValue>
</operation>

<operation id="1076" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:847 %mul_ln152_85 = mul i32 %local_in_buffer_load_28, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_85"/></StgValue>
</operation>

<operation id="1077" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:849 %sel_tmp832_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_28

]]></Node>
<StgValue><ssdm name="sel_tmp832_v"/></StgValue>
</operation>

<operation id="1078" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:858 %sel_tmp838 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_29

]]></Node>
<StgValue><ssdm name="sel_tmp838"/></StgValue>
</operation>

<operation id="1079" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:860 %mul_ln150 = mul i32 %local_in_buffer_load_29, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln150"/></StgValue>
</operation>

<operation id="1080" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:862 %sel_tmp841_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_29

]]></Node>
<StgValue><ssdm name="sel_tmp841_v"/></StgValue>
</operation>

<operation id="1081" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:865 %sel_tmp847_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_29

]]></Node>
<StgValue><ssdm name="sel_tmp847_v"/></StgValue>
</operation>

<operation id="1082" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:868 %mul_ln150_1 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_29

]]></Node>
<StgValue><ssdm name="mul_ln150_1"/></StgValue>
</operation>

<operation id="1083" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:870 %sel_tmp850_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_29

]]></Node>
<StgValue><ssdm name="sel_tmp850_v"/></StgValue>
</operation>

<operation id="1084" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:873 %mul_ln160_1 = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_29

]]></Node>
<StgValue><ssdm name="mul_ln160_1"/></StgValue>
</operation>

<operation id="1085" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:876 %mul_ln152_86 = mul i32 %kernel_load_4_read, i32 %local_in_buffer_load_29

]]></Node>
<StgValue><ssdm name="mul_ln152_86"/></StgValue>
</operation>

<operation id="1086" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:880 %mul_ln152_87 = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_29

]]></Node>
<StgValue><ssdm name="mul_ln152_87"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="1087" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:562 %local_out_buffer_addr_18 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_16_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_18"/></StgValue>
</operation>

<operation id="1088" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:563 %store_ln190 = store i32 %tmp_109_2_2, i14 %local_out_buffer_addr_18

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="1089" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:591 %local_out_buffer_addr_19 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_17_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_19"/></StgValue>
</operation>

<operation id="1090" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:592 %store_ln190 = store i32 %tmp_115_2_2, i14 %local_out_buffer_addr_19

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="1091" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:614 %tmp_121_2_0 = select i1 %cmp48, i32 %tmp_121_1_2, i32 %sel_tmp613

]]></Node>
<StgValue><ssdm name="tmp_121_2_0"/></StgValue>
</operation>

<operation id="1092" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:616 %add_ln152_61 = add i32 %mul_ln152_61, i32 %tmp_121_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_61"/></StgValue>
</operation>

<operation id="1093" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:618 %sel_tmp616 = add i32 %sel_tmp616_v, i32 %add_ln152_61

]]></Node>
<StgValue><ssdm name="sel_tmp616"/></StgValue>
</operation>

<operation id="1094" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:619 %tmp_121_2_2 = select i1 %sel_tmp59, i32 %add_ln152_61, i32 %sel_tmp616

]]></Node>
<StgValue><ssdm name="tmp_121_2_2"/></StgValue>
</operation>

<operation id="1095" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:643 %tmp_127_2_0 = select i1 %cmp48, i32 %tmp_127_1_2, i32 %sel_tmp640

]]></Node>
<StgValue><ssdm name="tmp_127_2_0"/></StgValue>
</operation>

<operation id="1096" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:645 %add_ln152_64 = add i32 %mul_ln152_64, i32 %tmp_127_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_64"/></StgValue>
</operation>

<operation id="1097" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:647 %sel_tmp643 = add i32 %sel_tmp643_v, i32 %add_ln152_64

]]></Node>
<StgValue><ssdm name="sel_tmp643"/></StgValue>
</operation>

<operation id="1098" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:648 %tmp_127_2_2 = select i1 %sel_tmp59, i32 %add_ln152_64, i32 %sel_tmp643

]]></Node>
<StgValue><ssdm name="tmp_127_2_2"/></StgValue>
</operation>

<operation id="1099" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:668 %sel_tmp661 = add i32 %sel_tmp661_v, i32 %add_ln152_66

]]></Node>
<StgValue><ssdm name="sel_tmp661"/></StgValue>
</operation>

<operation id="1100" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:669 %tmp_133_1_2 = select i1 %sel_tmp59, i32 %add_ln152_66, i32 %sel_tmp661

]]></Node>
<StgValue><ssdm name="tmp_133_1_2"/></StgValue>
</operation>

<operation id="1101" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:671 %sel_tmp667 = add i32 %sel_tmp667_v, i32 %tmp_133_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp667"/></StgValue>
</operation>

<operation id="1102" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:697 %sel_tmp688 = add i32 %sel_tmp688_v, i32 %add_ln152_69

]]></Node>
<StgValue><ssdm name="sel_tmp688"/></StgValue>
</operation>

<operation id="1103" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:698 %tmp_139_1_2 = select i1 %sel_tmp59, i32 %add_ln152_69, i32 %sel_tmp688

]]></Node>
<StgValue><ssdm name="tmp_139_1_2"/></StgValue>
</operation>

<operation id="1104" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:700 %sel_tmp694 = add i32 %sel_tmp694_v, i32 %tmp_139_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp694"/></StgValue>
</operation>

<operation id="1105" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:721 %sel_tmp712 = add i32 %sel_tmp712_v, i32 %tmp_145_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp712"/></StgValue>
</operation>

<operation id="1106" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:722 %tmp_145_1_0 = select i1 %cmp48, i32 %tmp_145_0_2, i32 %sel_tmp712

]]></Node>
<StgValue><ssdm name="tmp_145_1_0"/></StgValue>
</operation>

<operation id="1107" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:724 %add_ln152_72 = add i32 %mul_ln152_72, i32 %tmp_145_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_72"/></StgValue>
</operation>

<operation id="1108" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:750 %sel_tmp739 = add i32 %sel_tmp739_v, i32 %tmp_151_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp739"/></StgValue>
</operation>

<operation id="1109" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:751 %tmp_151_1_0 = select i1 %cmp48, i32 %tmp_151_0_2, i32 %sel_tmp739

]]></Node>
<StgValue><ssdm name="tmp_151_1_0"/></StgValue>
</operation>

<operation id="1110" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:753 %add_ln152_75 = add i32 %mul_ln152_75, i32 %tmp_151_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_75"/></StgValue>
</operation>

<operation id="1111" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:772 %tmp_157_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp757

]]></Node>
<StgValue><ssdm name="tmp_157_0_0"/></StgValue>
</operation>

<operation id="1112" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:774 %add_ln152_77 = add i32 %mul_ln152_77, i32 %tmp_157_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_77"/></StgValue>
</operation>

<operation id="1113" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:776 %sel_tmp760 = add i32 %sel_tmp760_v, i32 %add_ln152_77

]]></Node>
<StgValue><ssdm name="sel_tmp760"/></StgValue>
</operation>

<operation id="1114" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:777 %tmp_157_0_2 = select i1 %sel_tmp59, i32 %add_ln152_77, i32 %sel_tmp760

]]></Node>
<StgValue><ssdm name="tmp_157_0_2"/></StgValue>
</operation>

<operation id="1115" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:801 %tmp_163_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp784

]]></Node>
<StgValue><ssdm name="tmp_163_0_0"/></StgValue>
</operation>

<operation id="1116" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:803 %add_ln152_80 = add i32 %mul_ln152_80, i32 %tmp_163_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_80"/></StgValue>
</operation>

<operation id="1117" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:805 %sel_tmp787 = add i32 %sel_tmp787_v, i32 %add_ln152_80

]]></Node>
<StgValue><ssdm name="sel_tmp787"/></StgValue>
</operation>

<operation id="1118" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:806 %tmp_163_0_2 = select i1 %sel_tmp59, i32 %add_ln152_80, i32 %sel_tmp787

]]></Node>
<StgValue><ssdm name="tmp_163_0_2"/></StgValue>
</operation>

<operation id="1119" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:829 %sel_tmp811 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_28

]]></Node>
<StgValue><ssdm name="sel_tmp811"/></StgValue>
</operation>

<operation id="1120" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:831 %mul_ln152_83 = mul i32 %local_in_buffer_load_28, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln152_83"/></StgValue>
</operation>

<operation id="1121" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:833 %sel_tmp814_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_28

]]></Node>
<StgValue><ssdm name="sel_tmp814_v"/></StgValue>
</operation>

<operation id="1122" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:836 %sel_tmp820_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_28

]]></Node>
<StgValue><ssdm name="sel_tmp820_v"/></StgValue>
</operation>

<operation id="1123" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:839 %mul_ln152_84 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_28

]]></Node>
<StgValue><ssdm name="mul_ln152_84"/></StgValue>
</operation>

<operation id="1124" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:841 %sel_tmp823_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_28

]]></Node>
<StgValue><ssdm name="sel_tmp823_v"/></StgValue>
</operation>

<operation id="1125" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:844 %sel_tmp829_v = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_28

]]></Node>
<StgValue><ssdm name="sel_tmp829_v"/></StgValue>
</operation>

<operation id="1126" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:847 %mul_ln152_85 = mul i32 %local_in_buffer_load_28, i32 %kernel_load_4_read

]]></Node>
<StgValue><ssdm name="mul_ln152_85"/></StgValue>
</operation>

<operation id="1127" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:849 %sel_tmp832_v = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_28

]]></Node>
<StgValue><ssdm name="sel_tmp832_v"/></StgValue>
</operation>

<operation id="1128" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:858 %sel_tmp838 = mul i32 %kernel_load_8_read, i32 %local_in_buffer_load_29

]]></Node>
<StgValue><ssdm name="sel_tmp838"/></StgValue>
</operation>

<operation id="1129" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:860 %mul_ln150 = mul i32 %local_in_buffer_load_29, i32 %kernel_load_read

]]></Node>
<StgValue><ssdm name="mul_ln150"/></StgValue>
</operation>

<operation id="1130" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:862 %sel_tmp841_v = mul i32 %kernel_load_1_read, i32 %local_in_buffer_load_29

]]></Node>
<StgValue><ssdm name="sel_tmp841_v"/></StgValue>
</operation>

<operation id="1131" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:865 %sel_tmp847_v = mul i32 %kernel_load_7_read, i32 %local_in_buffer_load_29

]]></Node>
<StgValue><ssdm name="sel_tmp847_v"/></StgValue>
</operation>

<operation id="1132" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:868 %mul_ln150_1 = mul i32 %kernel_load_2_read, i32 %local_in_buffer_load_29

]]></Node>
<StgValue><ssdm name="mul_ln150_1"/></StgValue>
</operation>

<operation id="1133" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:870 %sel_tmp850_v = mul i32 %kernel_load_3_read, i32 %local_in_buffer_load_29

]]></Node>
<StgValue><ssdm name="sel_tmp850_v"/></StgValue>
</operation>

<operation id="1134" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:873 %mul_ln160_1 = mul i32 %kernel_load_6_read, i32 %local_in_buffer_load_29

]]></Node>
<StgValue><ssdm name="mul_ln160_1"/></StgValue>
</operation>

<operation id="1135" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:876 %mul_ln152_86 = mul i32 %kernel_load_4_read, i32 %local_in_buffer_load_29

]]></Node>
<StgValue><ssdm name="mul_ln152_86"/></StgValue>
</operation>

<operation id="1136" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:880 %mul_ln152_87 = mul i32 %kernel_load_5_read, i32 %local_in_buffer_load_29

]]></Node>
<StgValue><ssdm name="mul_ln152_87"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="1137" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:620 %local_out_buffer_addr_20 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_18_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_20"/></StgValue>
</operation>

<operation id="1138" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:621 %store_ln190 = store i32 %tmp_121_2_2, i14 %local_out_buffer_addr_20

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="1139" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:649 %local_out_buffer_addr_21 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_19_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_21"/></StgValue>
</operation>

<operation id="1140" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:650 %store_ln190 = store i32 %tmp_127_2_2, i14 %local_out_buffer_addr_21

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="1141" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:672 %tmp_133_2_0 = select i1 %cmp48, i32 %tmp_133_1_2, i32 %sel_tmp667

]]></Node>
<StgValue><ssdm name="tmp_133_2_0"/></StgValue>
</operation>

<operation id="1142" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:674 %add_ln152_67 = add i32 %mul_ln152_67, i32 %tmp_133_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_67"/></StgValue>
</operation>

<operation id="1143" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:676 %sel_tmp670 = add i32 %sel_tmp670_v, i32 %add_ln152_67

]]></Node>
<StgValue><ssdm name="sel_tmp670"/></StgValue>
</operation>

<operation id="1144" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:677 %tmp_133_2_2 = select i1 %sel_tmp59, i32 %add_ln152_67, i32 %sel_tmp670

]]></Node>
<StgValue><ssdm name="tmp_133_2_2"/></StgValue>
</operation>

<operation id="1145" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:701 %tmp_139_2_0 = select i1 %cmp48, i32 %tmp_139_1_2, i32 %sel_tmp694

]]></Node>
<StgValue><ssdm name="tmp_139_2_0"/></StgValue>
</operation>

<operation id="1146" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:703 %add_ln152_70 = add i32 %mul_ln152_70, i32 %tmp_139_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_70"/></StgValue>
</operation>

<operation id="1147" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:705 %sel_tmp697 = add i32 %sel_tmp697_v, i32 %add_ln152_70

]]></Node>
<StgValue><ssdm name="sel_tmp697"/></StgValue>
</operation>

<operation id="1148" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:706 %tmp_139_2_2 = select i1 %sel_tmp59, i32 %add_ln152_70, i32 %sel_tmp697

]]></Node>
<StgValue><ssdm name="tmp_139_2_2"/></StgValue>
</operation>

<operation id="1149" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:726 %sel_tmp715 = add i32 %sel_tmp715_v, i32 %add_ln152_72

]]></Node>
<StgValue><ssdm name="sel_tmp715"/></StgValue>
</operation>

<operation id="1150" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:727 %tmp_145_1_2 = select i1 %sel_tmp59, i32 %add_ln152_72, i32 %sel_tmp715

]]></Node>
<StgValue><ssdm name="tmp_145_1_2"/></StgValue>
</operation>

<operation id="1151" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:729 %sel_tmp721 = add i32 %sel_tmp721_v, i32 %tmp_145_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp721"/></StgValue>
</operation>

<operation id="1152" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:755 %sel_tmp742 = add i32 %sel_tmp742_v, i32 %add_ln152_75

]]></Node>
<StgValue><ssdm name="sel_tmp742"/></StgValue>
</operation>

<operation id="1153" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:756 %tmp_151_1_2 = select i1 %sel_tmp59, i32 %add_ln152_75, i32 %sel_tmp742

]]></Node>
<StgValue><ssdm name="tmp_151_1_2"/></StgValue>
</operation>

<operation id="1154" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:758 %sel_tmp748 = add i32 %sel_tmp748_v, i32 %tmp_151_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp748"/></StgValue>
</operation>

<operation id="1155" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:779 %sel_tmp766 = add i32 %sel_tmp766_v, i32 %tmp_157_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp766"/></StgValue>
</operation>

<operation id="1156" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:780 %tmp_157_1_0 = select i1 %cmp48, i32 %tmp_157_0_2, i32 %sel_tmp766

]]></Node>
<StgValue><ssdm name="tmp_157_1_0"/></StgValue>
</operation>

<operation id="1157" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:782 %add_ln152_78 = add i32 %mul_ln152_78, i32 %tmp_157_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_78"/></StgValue>
</operation>

<operation id="1158" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:808 %sel_tmp793 = add i32 %sel_tmp793_v, i32 %tmp_163_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp793"/></StgValue>
</operation>

<operation id="1159" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:809 %tmp_163_1_0 = select i1 %cmp48, i32 %tmp_163_0_2, i32 %sel_tmp793

]]></Node>
<StgValue><ssdm name="tmp_163_1_0"/></StgValue>
</operation>

<operation id="1160" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:811 %add_ln152_81 = add i32 %mul_ln152_81, i32 %tmp_163_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_81"/></StgValue>
</operation>

<operation id="1161" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:830 %tmp_169_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp811

]]></Node>
<StgValue><ssdm name="tmp_169_0_0"/></StgValue>
</operation>

<operation id="1162" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:832 %add_ln152_83 = add i32 %mul_ln152_83, i32 %tmp_169_0_0

]]></Node>
<StgValue><ssdm name="add_ln152_83"/></StgValue>
</operation>

<operation id="1163" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:834 %sel_tmp814 = add i32 %sel_tmp814_v, i32 %add_ln152_83

]]></Node>
<StgValue><ssdm name="sel_tmp814"/></StgValue>
</operation>

<operation id="1164" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:835 %tmp_169_0_2 = select i1 %sel_tmp59, i32 %add_ln152_83, i32 %sel_tmp814

]]></Node>
<StgValue><ssdm name="tmp_169_0_2"/></StgValue>
</operation>

<operation id="1165" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:859 %tmp_174_0_0 = select i1 %cmp48, i32 0, i32 %sel_tmp838

]]></Node>
<StgValue><ssdm name="tmp_174_0_0"/></StgValue>
</operation>

<operation id="1166" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:861 %add_ln150 = add i32 %mul_ln150, i32 %tmp_174_0_0

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="1167" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:863 %sel_tmp841 = add i32 %sel_tmp841_v, i32 %add_ln150

]]></Node>
<StgValue><ssdm name="sel_tmp841"/></StgValue>
</operation>

<operation id="1168" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:864 %tmp_174_0_2 = select i1 %sel_tmp59, i32 %add_ln150, i32 %sel_tmp841

]]></Node>
<StgValue><ssdm name="tmp_174_0_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="1169" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:678 %local_out_buffer_addr_22 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_20_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_22"/></StgValue>
</operation>

<operation id="1170" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:679 %store_ln190 = store i32 %tmp_133_2_2, i14 %local_out_buffer_addr_22

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="1171" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:707 %local_out_buffer_addr_23 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_21_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_23"/></StgValue>
</operation>

<operation id="1172" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:708 %store_ln190 = store i32 %tmp_139_2_2, i14 %local_out_buffer_addr_23

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="1173" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:730 %tmp_145_2_0 = select i1 %cmp48, i32 %tmp_145_1_2, i32 %sel_tmp721

]]></Node>
<StgValue><ssdm name="tmp_145_2_0"/></StgValue>
</operation>

<operation id="1174" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:732 %add_ln152_73 = add i32 %mul_ln152_73, i32 %tmp_145_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_73"/></StgValue>
</operation>

<operation id="1175" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:734 %sel_tmp724 = add i32 %sel_tmp724_v, i32 %add_ln152_73

]]></Node>
<StgValue><ssdm name="sel_tmp724"/></StgValue>
</operation>

<operation id="1176" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:735 %tmp_145_2_2 = select i1 %sel_tmp59, i32 %add_ln152_73, i32 %sel_tmp724

]]></Node>
<StgValue><ssdm name="tmp_145_2_2"/></StgValue>
</operation>

<operation id="1177" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:759 %tmp_151_2_0 = select i1 %cmp48, i32 %tmp_151_1_2, i32 %sel_tmp748

]]></Node>
<StgValue><ssdm name="tmp_151_2_0"/></StgValue>
</operation>

<operation id="1178" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:761 %add_ln152_76 = add i32 %mul_ln152_76, i32 %tmp_151_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_76"/></StgValue>
</operation>

<operation id="1179" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:763 %sel_tmp751 = add i32 %sel_tmp751_v, i32 %add_ln152_76

]]></Node>
<StgValue><ssdm name="sel_tmp751"/></StgValue>
</operation>

<operation id="1180" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:764 %tmp_151_2_2 = select i1 %sel_tmp59, i32 %add_ln152_76, i32 %sel_tmp751

]]></Node>
<StgValue><ssdm name="tmp_151_2_2"/></StgValue>
</operation>

<operation id="1181" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:784 %sel_tmp769 = add i32 %sel_tmp769_v, i32 %add_ln152_78

]]></Node>
<StgValue><ssdm name="sel_tmp769"/></StgValue>
</operation>

<operation id="1182" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:785 %tmp_157_1_2 = select i1 %sel_tmp59, i32 %add_ln152_78, i32 %sel_tmp769

]]></Node>
<StgValue><ssdm name="tmp_157_1_2"/></StgValue>
</operation>

<operation id="1183" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:787 %sel_tmp775 = add i32 %sel_tmp775_v, i32 %tmp_157_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp775"/></StgValue>
</operation>

<operation id="1184" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:813 %sel_tmp796 = add i32 %sel_tmp796_v, i32 %add_ln152_81

]]></Node>
<StgValue><ssdm name="sel_tmp796"/></StgValue>
</operation>

<operation id="1185" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:814 %tmp_163_1_2 = select i1 %sel_tmp59, i32 %add_ln152_81, i32 %sel_tmp796

]]></Node>
<StgValue><ssdm name="tmp_163_1_2"/></StgValue>
</operation>

<operation id="1186" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:816 %sel_tmp802 = add i32 %sel_tmp802_v, i32 %tmp_163_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp802"/></StgValue>
</operation>

<operation id="1187" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:837 %sel_tmp820 = add i32 %sel_tmp820_v, i32 %tmp_169_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp820"/></StgValue>
</operation>

<operation id="1188" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:838 %tmp_169_1_0 = select i1 %cmp48, i32 %tmp_169_0_2, i32 %sel_tmp820

]]></Node>
<StgValue><ssdm name="tmp_169_1_0"/></StgValue>
</operation>

<operation id="1189" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:840 %add_ln152_84 = add i32 %mul_ln152_84, i32 %tmp_169_1_0

]]></Node>
<StgValue><ssdm name="add_ln152_84"/></StgValue>
</operation>

<operation id="1190" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:866 %sel_tmp847 = add i32 %sel_tmp847_v, i32 %tmp_174_0_2

]]></Node>
<StgValue><ssdm name="sel_tmp847"/></StgValue>
</operation>

<operation id="1191" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:867 %tmp_174_1_0 = select i1 %cmp48, i32 %tmp_174_0_2, i32 %sel_tmp847

]]></Node>
<StgValue><ssdm name="tmp_174_1_0"/></StgValue>
</operation>

<operation id="1192" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:869 %add_ln150_1 = add i32 %mul_ln150_1, i32 %tmp_174_1_0

]]></Node>
<StgValue><ssdm name="add_ln150_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="1193" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:736 %local_out_buffer_addr_24 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_22_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_24"/></StgValue>
</operation>

<operation id="1194" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:737 %store_ln190 = store i32 %tmp_145_2_2, i14 %local_out_buffer_addr_24

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="1195" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:765 %local_out_buffer_addr_25 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_23_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_25"/></StgValue>
</operation>

<operation id="1196" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:766 %store_ln190 = store i32 %tmp_151_2_2, i14 %local_out_buffer_addr_25

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="1197" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:788 %tmp_157_2_0 = select i1 %cmp48, i32 %tmp_157_1_2, i32 %sel_tmp775

]]></Node>
<StgValue><ssdm name="tmp_157_2_0"/></StgValue>
</operation>

<operation id="1198" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:790 %add_ln152_79 = add i32 %mul_ln152_79, i32 %tmp_157_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_79"/></StgValue>
</operation>

<operation id="1199" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:792 %sel_tmp778 = add i32 %sel_tmp778_v, i32 %add_ln152_79

]]></Node>
<StgValue><ssdm name="sel_tmp778"/></StgValue>
</operation>

<operation id="1200" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:793 %tmp_157_2_2 = select i1 %sel_tmp59, i32 %add_ln152_79, i32 %sel_tmp778

]]></Node>
<StgValue><ssdm name="tmp_157_2_2"/></StgValue>
</operation>

<operation id="1201" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:817 %tmp_163_2_0 = select i1 %cmp48, i32 %tmp_163_1_2, i32 %sel_tmp802

]]></Node>
<StgValue><ssdm name="tmp_163_2_0"/></StgValue>
</operation>

<operation id="1202" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:819 %add_ln152_82 = add i32 %mul_ln152_82, i32 %tmp_163_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_82"/></StgValue>
</operation>

<operation id="1203" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:821 %sel_tmp805 = add i32 %sel_tmp805_v, i32 %add_ln152_82

]]></Node>
<StgValue><ssdm name="sel_tmp805"/></StgValue>
</operation>

<operation id="1204" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:822 %tmp_163_2_2 = select i1 %sel_tmp59, i32 %add_ln152_82, i32 %sel_tmp805

]]></Node>
<StgValue><ssdm name="tmp_163_2_2"/></StgValue>
</operation>

<operation id="1205" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:842 %sel_tmp823 = add i32 %sel_tmp823_v, i32 %add_ln152_84

]]></Node>
<StgValue><ssdm name="sel_tmp823"/></StgValue>
</operation>

<operation id="1206" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:843 %tmp_169_1_2 = select i1 %sel_tmp59, i32 %add_ln152_84, i32 %sel_tmp823

]]></Node>
<StgValue><ssdm name="tmp_169_1_2"/></StgValue>
</operation>

<operation id="1207" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:845 %sel_tmp829 = add i32 %sel_tmp829_v, i32 %tmp_169_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp829"/></StgValue>
</operation>

<operation id="1208" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:871 %sel_tmp850 = add i32 %sel_tmp850_v, i32 %add_ln150_1

]]></Node>
<StgValue><ssdm name="sel_tmp850"/></StgValue>
</operation>

<operation id="1209" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:872 %tmp_174_1_2 = select i1 %sel_tmp59, i32 %add_ln150_1, i32 %sel_tmp850

]]></Node>
<StgValue><ssdm name="tmp_174_1_2"/></StgValue>
</operation>

<operation id="1210" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:874 %add_ln160 = add i32 %mul_ln160_1, i32 %tmp_174_1_2

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="1211" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:875 %select_ln146_1 = select i1 %or_ln146, i32 %tmp_174_1_2, i32 %add_ln160

]]></Node>
<StgValue><ssdm name="select_ln146_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="1212" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:794 %local_out_buffer_addr_26 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_24_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_26"/></StgValue>
</operation>

<operation id="1213" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:795 %store_ln190 = store i32 %tmp_157_2_2, i14 %local_out_buffer_addr_26

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="1214" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:823 %local_out_buffer_addr_27 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_25_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_27"/></StgValue>
</operation>

<operation id="1215" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:824 %store_ln190 = store i32 %tmp_163_2_2, i14 %local_out_buffer_addr_27

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="1216" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:846 %tmp_169_2_0 = select i1 %cmp48, i32 %tmp_169_1_2, i32 %sel_tmp829

]]></Node>
<StgValue><ssdm name="tmp_169_2_0"/></StgValue>
</operation>

<operation id="1217" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:848 %add_ln152_85 = add i32 %mul_ln152_85, i32 %tmp_169_2_0

]]></Node>
<StgValue><ssdm name="add_ln152_85"/></StgValue>
</operation>

<operation id="1218" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:850 %sel_tmp832 = add i32 %sel_tmp832_v, i32 %add_ln152_85

]]></Node>
<StgValue><ssdm name="sel_tmp832"/></StgValue>
</operation>

<operation id="1219" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:851 %tmp_169_2_2 = select i1 %sel_tmp59, i32 %add_ln152_85, i32 %sel_tmp832

]]></Node>
<StgValue><ssdm name="tmp_169_2_2"/></StgValue>
</operation>

<operation id="1220" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:877 %add_ln152_86 = add i32 %mul_ln152_86, i32 %select_ln146_1

]]></Node>
<StgValue><ssdm name="add_ln152_86"/></StgValue>
</operation>

<operation id="1221" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:878 %sel_tmp857 = select i1 %sel_tmp59, i32 %add_ln152_86, i32 %select_ln146_1

]]></Node>
<StgValue><ssdm name="sel_tmp857"/></StgValue>
</operation>

<operation id="1222" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:879 %tmp_174_2_1 = select i1 %cmp48, i32 %add_ln152_86, i32 %sel_tmp857

]]></Node>
<StgValue><ssdm name="tmp_174_2_1"/></StgValue>
</operation>

<operation id="1223" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split120_ifconv:881 %add_ln152_87 = add i32 %mul_ln152_87, i32 %tmp_174_2_1

]]></Node>
<StgValue><ssdm name="add_ln152_87"/></StgValue>
</operation>

<operation id="1224" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split120_ifconv:882 %tmp_174_2_2 = select i1 %cmp48, i32 %add_ln152_87, i32 %sel_tmp857

]]></Node>
<StgValue><ssdm name="tmp_174_2_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="1225" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split120_ifconv:0 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="1226" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:852 %local_out_buffer_addr_28 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_26_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_28"/></StgValue>
</operation>

<operation id="1227" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:853 %store_ln190 = store i32 %tmp_169_2_2, i14 %local_out_buffer_addr_28

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="1228" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split120_ifconv:883 %local_out_buffer_addr_29 = getelementptr i32 %local_out_buffer, i64 0, i64 %add_ln132_27_cast

]]></Node>
<StgValue><ssdm name="local_out_buffer_addr_29"/></StgValue>
</operation>

<operation id="1229" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split120_ifconv:884 %store_ln190 = store i32 %tmp_174_2_2, i14 %local_out_buffer_addr_29

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="1230" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
.split120_ifconv:886 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
