
---------- Begin Simulation Statistics ----------
final_tick                               886842736500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184552                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703540                       # Number of bytes of host memory used
host_op_rate                                   340617                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   541.85                       # Real time elapsed on the host
host_tick_rate                             1636683994                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184564364                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.886843                       # Number of seconds simulated
sim_ticks                                886842736500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.957181                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10609810                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10614355                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1511                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10610432                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                162                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             329                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              167                       # Number of indirect misses.
system.cpu.branchPred.lookups                10619128                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2835                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          147                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184564364                       # Number of ops (including micro ops) committed
system.cpu.cpi                              17.736855                       # CPI: cycles per instruction
system.cpu.discardedOps                          3960                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44861749                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2093370                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           168956                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                      1514502319                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.056380                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                       1773685473                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97748508     52.96%     52.96% # Class of committed instruction
system.cpu.op_class_0::IntMult                     79      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::MemRead                2089319      1.13%     54.09% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84726440     45.91%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184564364                       # Class of committed instruction
system.cpu.tickCycles                       259183154                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10509669                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21085698                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           97                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10573357                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1096                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21149600                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1096                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 886842736500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1709                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10508833                       # Transaction distribution
system.membus.trans_dist::CleanEvict              822                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10574334                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10574334                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1709                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31661741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31661741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    674716032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               674716032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10576043                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10576043    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10576043                       # Request fanout histogram
system.membus.respLayer1.occupancy        34518203500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         42105291500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 886842736500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1894                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     21081184                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          460                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2464                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10574349                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10574349                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1298                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          596                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     31722787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31725843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        56256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    676713472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              676769728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10510751                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336282656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21086994                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000057                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007521                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21085801     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1193      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21086994                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15861205500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10574947994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1299497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 886842736500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  110                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   81                       # number of demand (read+write) hits
system.l2.demand_hits::total                      191                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 110                       # number of overall hits
system.l2.overall_hits::.cpu.data                  81                       # number of overall hits
system.l2.overall_hits::total                     191                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1188                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           10574864                       # number of demand (read+write) misses
system.l2.demand_misses::total               10576052                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1188                       # number of overall misses
system.l2.overall_misses::.cpu.data          10574864                       # number of overall misses
system.l2.overall_misses::total              10576052                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     92113000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 815400713500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     815492826500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     92113000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 815400713500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    815492826500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1298                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10574945                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10576243                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1298                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10574945                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10576243                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.915254                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999992                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999982                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.915254                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999992                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999982                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77536.195286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77107.442091                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77107.490253                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77536.195286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77107.442091                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77107.490253                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            10508833                       # number of writebacks
system.l2.writebacks::total                  10508833                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      10574858                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10576043                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     10574858                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10576043                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80104500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 709651743000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 709731847500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80104500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 709651743000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 709731847500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.912943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999992                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999981                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.912943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999992                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999981                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67598.734177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67107.448913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67107.503960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67598.734177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67107.448913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67107.503960                       # average overall mshr miss latency
system.l2.replacements                       10510751                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10572351                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10572351                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10572351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10572351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          455                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              455                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          455                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          455                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        10574334                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10574334                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 815355938500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  815355938500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      10574349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10574349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77107.072512                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77107.072512                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     10574334                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10574334                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 709612598500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 709612598500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67107.072512                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67107.072512                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            110                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                110                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1188                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1188                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     92113000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     92113000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1298                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1298                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.915254                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.915254                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77536.195286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77536.195286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1185                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1185                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80104500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80104500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.912943                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.912943                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67598.734177                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67598.734177                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            66                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                66                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          530                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             530                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     44775000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     44775000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          596                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           596                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.889262                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.889262                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84481.132075                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84481.132075                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     39144500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     39144500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.879195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.879195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74703.244275                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74703.244275                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 886842736500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 65159.785713                       # Cycle average of tags in use
system.l2.tags.total_refs                    21149494                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10576287                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999709                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.379157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         8.644118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     65149.762439                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994259                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10761                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        53579                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 179772311                       # Number of tag accesses
system.l2.tags.data_accesses                179772311                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 886842736500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          37920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      338395456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          338433376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        37920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336282656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336282656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data        10574858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10576043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     10508833                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           10508833                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             42758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         381573240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             381615998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        42758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            42758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      379190856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            379190856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      379190856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            42758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        381573240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            760806854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5256496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  10574858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001301518750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328523                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328523                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31540660                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4947139                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10576043                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10508833                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10576043                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10508833                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               5252337                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            660779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            660878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            660722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            661203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            661139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            660839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            660990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            660709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            660940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            661085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           661196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           661163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           661243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           661199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           661195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           660763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328344                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  80309199250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                52880215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            278610005500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7593.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26343.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9770867                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4876309                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10576043                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             10508833                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10574498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1185336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    854.846383                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   751.232801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.577252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21919      1.85%      1.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        78629      6.63%      8.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        58354      4.92%     13.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        35015      2.95%     16.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        38059      3.21%     19.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        47626      4.02%     23.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        51267      4.33%     27.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        41067      3.46%     31.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       813400     68.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1185336                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       328523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.192644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.995153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     99.037445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       328522    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328523                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.025401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328472     99.98%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               43      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328523                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              676866752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336414080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               338433376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336282656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       763.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       379.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    381.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    379.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  886842720000                       # Total gap between requests
system.mem_ctrls.avgGap                      42060.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        37920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    338395456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    168207040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 42758.426538683161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 381573239.620258212090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 189669524.344128161669                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1185                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data     10574858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     10508833                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     31624000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 278578381500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21618785928250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26686.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26343.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2057201.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4232670540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2249717745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         37761917760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13721944500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     70006266720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     205219576080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     167731126080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       500923219425                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        564.838836                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 429006659250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29613480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 428222597250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4230635640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2248632375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         37751029260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13716828900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     70006266720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     205134023070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     167803170720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       500890586685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.802040                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 429214658750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29613480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 428014597750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    886842736500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 886842736500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     43001153                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         43001153                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     43001153                       # number of overall hits
system.cpu.icache.overall_hits::total        43001153                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1298                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1298                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1298                       # number of overall misses
system.cpu.icache.overall_misses::total          1298                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     96579000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96579000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     96579000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96579000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     43002451                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43002451                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     43002451                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43002451                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000030                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000030                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74406.009245                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74406.009245                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74406.009245                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74406.009245                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          460                       # number of writebacks
system.cpu.icache.writebacks::total               460                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1298                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1298                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1298                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1298                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95281000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95281000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73406.009245                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73406.009245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73406.009245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73406.009245                       # average overall mshr miss latency
system.cpu.icache.replacements                    460                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     43001153                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        43001153                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1298                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1298                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     96579000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96579000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     43002451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43002451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74406.009245                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74406.009245                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1298                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1298                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95281000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95281000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73406.009245                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73406.009245                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 886842736500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           754.589508                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43002451                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1298                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          33129.777350                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   754.589508                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.736904                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.736904                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          838                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          838                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          86006200                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         86006200                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 886842736500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 886842736500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 886842736500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     65632341                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         65632341                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     65632379                       # number of overall hits
system.cpu.dcache.overall_hits::total        65632379                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     21144381                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21144381                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     21144422                       # number of overall misses
system.cpu.dcache.overall_misses::total      21144422                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1683210681000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1683210681000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1683210681000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1683210681000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86776722                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86776722                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86776801                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86776801                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.243664                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243664                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.243664                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243664                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79605.578475                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79605.578475                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79605.424116                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79605.424116                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          326                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10572351                       # number of writebacks
system.cpu.dcache.writebacks::total          10572351                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     10569472                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10569472                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     10569472                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10569472                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     10574909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10574909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10574944                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10574944                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 831261303500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 831261303500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 831263931998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 831263931998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121863                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121863                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121864                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121864                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78606.946263                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78606.946263                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78606.934656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78606.934656                       # average overall mshr miss latency
system.cpu.dcache.replacements               10572897                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2050174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2050174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          587                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           587                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     46006000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     46006000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2050761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2050761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000286                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000286                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78374.787053                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78374.787053                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          560                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          560                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     43681500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     43681500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000273                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000273                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78002.678571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78002.678571                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     63582167                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       63582167                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     21143794                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     21143794                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1683164675000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1683164675000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84725961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84725961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.249555                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.249555                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79605.612645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79605.612645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     10569445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10569445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     10574349                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     10574349                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 831217622000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 831217622000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78606.978264                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78606.978264                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           38                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            38                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           79                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           79                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.518987                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.518987                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           35                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           35                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2628498                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2628498                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.443038                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.443038                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75099.942857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75099.942857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 886842736500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2047.267613                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            76207391                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10574945                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.206410                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2047.267613                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1076                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          852                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         184128683                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        184128683                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 886842736500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 886842736500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
