# 2023_SPRING_NYCU_ICLAB
<<<<<<< HEAD

| Week | Course Content                                       | Lab Unit                                            
|------|------------------------------------------------------|-----------------------------------------------------
| 01   | Introduction (Environment Setting)                   | -                                                   
| 02   | Verilog Combination Syntax                           | Lab01: Chinese Course                               
| 03   | Sequential Logic Design (1/2) + generate syntax      | Lab02: 12-Queen                                     
| 04   | Testbench Programming Syntax                         | Lab03: Subway Surfers                               
| 05   | Sequential Logic Design (2/2)                        | Lab04: Simple RNN                                   
| 06   | Memory & coding style & nLint                        | Lab05: Matrix Multiplication to find Trace          
| 07   | Design Compiler + IP Design (DesignWare) with genvar | Lab06: Elliptic Curve Group Operation               
| 08   | Midterm Exam + Online Test + Midterm Project         | Midterm Project: Gray-level co-occurrence matrix (GLCM) 
| 09   | Synthesis & Static Time Analysis + Cross Clock Domain | Lab07: CDC Doraemon tester                          
| 10   | Low power design                                     | Lab08: Siamese Neural Network                       
| 11   | SystemVerilog for design                             | Lab09: Online Shopping Platform Simulation          
| 12   | SystemVerilog for verification                       | Lab10: OS (from Lab09) Coverage                     
| 13   | Formal Verification (Bonus)                          | Bonus Lab                                           
| 14   | APR: From RTL to GDSII                               | Lab11: Matrix Multiplication with Systolic Array    
| 15   | APR: IR-Drop Analysis                                | Lab12: Train Tour APRII                             
| 16   | Final Exam + Final Project                           | Final Project: Customized ISA Processor            


=======
>>>>>>> parent of 48f1ecf (update readme)
