#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May  4 16:49:37 2022
# Process ID: 54068
# Current directory: /mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.runs/synth_1
# Command line: vivado -log AppCombi_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AppCombi_top.tcl
# Log file: /mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.runs/synth_1/AppCombi_top.vds
# Journal file: /mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source AppCombi_top.tcl -notrace
Command: synth_design -top AppCombi_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 54170
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2400.918 ; gain = 0.000 ; free physical = 126 ; free virtual = 2667
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AppCombi_top' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:41]
	Parameter const_CLK_syst_MHz bound to: 125 - type: integer 
INFO: [Synth 8-3491] module 'synchro_module_v2' declared at '/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:40' bound to instance 'inst_synch' of component 'synchro_module_v2' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:86]
INFO: [Synth 8-638] synthesizing module 'synchro_module_v2' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:49]
	Parameter const_CLK_syst_MHz bound to: 125 - type: integer 
INFO: [Synth 8-113] binding component instance 'ClockBuffer' to cell 'BUFG' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'synchro_module_v2' (1#1) [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:49]
INFO: [Synth 8-3491] module 'septSegments_Top' declared at '/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:46' bound to instance 'inst_aff' of component 'septSegments_Top' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'septSegments_Top' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:56]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'septSegments_encodeur' declared at '/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:44' bound to instance 'inst_segm_lsb' of component 'septSegments_encodeur' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'septSegments_encodeur' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:52]
INFO: [Synth 8-226] default block is never used [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'septSegments_encodeur' (2#1) [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:52]
INFO: [Synth 8-3491] module 'septSegments_encodeur' declared at '/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:44' bound to instance 'inst_segm_msb' of component 'septSegments_encodeur' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:90]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'septSegments_refreshPmod' declared at '/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:19' bound to instance 'inst_refresh' of component 'septSegments_refreshPmod' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'septSegments_refreshPmod' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:29]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'septSegments_refreshPmod' (3#1) [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'septSegments_Top' (4#1) [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:56]
INFO: [Synth 8-3491] module 'Thermo2Bin' declared at '/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:34' bound to instance 'termo2Bin' of component 'Thermo2Bin' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:104]
INFO: [Synth 8-638] synthesizing module 'Thermo2Bin' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:40]
INFO: [Synth 8-3491] module 'ThermoChecker2Bit' declared at '/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/new/ThermoChecker2Bit.vhd:25' bound to instance 'thcheck1' of component 'ThermoChecker2Bit' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:48]
INFO: [Synth 8-638] synthesizing module 'ThermoChecker2Bit' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/new/ThermoChecker2Bit.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ThermoChecker2Bit' (5#1) [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/new/ThermoChecker2Bit.vhd:30]
INFO: [Synth 8-3491] module 'ThermoChecker2Bit' declared at '/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/new/ThermoChecker2Bit.vhd:25' bound to instance 'thcheck2' of component 'ThermoChecker2Bit' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:54]
INFO: [Synth 8-3491] module 'ThermoChecker2Bit' declared at '/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/new/ThermoChecker2Bit.vhd:25' bound to instance 'thcheck3' of component 'ThermoChecker2Bit' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:60]
INFO: [Synth 8-3491] module 'ThermoChecker2Bit' declared at '/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/new/ThermoChecker2Bit.vhd:25' bound to instance 'thcheck4' of component 'ThermoChecker2Bit' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:66]
INFO: [Synth 8-3491] module 'ThermoChecker2Bit' declared at '/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/new/ThermoChecker2Bit.vhd:25' bound to instance 'thcheck5' of component 'ThermoChecker2Bit' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:72]
INFO: [Synth 8-3491] module 'ThermoChecker2Bit' declared at '/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/new/ThermoChecker2Bit.vhd:25' bound to instance 'thcheck6' of component 'ThermoChecker2Bit' [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Thermo2Bin' (6#1) [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'AppCombi_top' (7#1) [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2400.918 ; gain = 0.000 ; free physical = 956 ; free virtual = 3438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2400.918 ; gain = 0.000 ; free physical = 947 ; free virtual = 3426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2400.918 ; gain = 0.000 ; free physical = 947 ; free virtual = 3426
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2400.918 ; gain = 0.000 ; free physical = 935 ; free virtual = 3414
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'o_DEL2'. [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_DEL3'. [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_S1'. [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_S2'. [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AppCombi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AppCombi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2481.438 ; gain = 0.000 ; free physical = 892 ; free virtual = 3374
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2481.438 ; gain = 0.000 ; free physical = 891 ; free virtual = 3373
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2481.438 ; gain = 80.520 ; free physical = 929 ; free virtual = 3439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2481.438 ; gain = 80.520 ; free physical = 929 ; free virtual = 3439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2481.438 ; gain = 80.520 ; free physical = 929 ; free virtual = 3439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2481.438 ; gain = 80.520 ; free physical = 921 ; free virtual = 3432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2481.438 ; gain = 80.520 ; free physical = 908 ; free virtual = 3422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2481.438 ; gain = 80.520 ; free physical = 807 ; free virtual = 3301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2481.438 ; gain = 80.520 ; free physical = 805 ; free virtual = 3299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2481.438 ; gain = 80.520 ; free physical = 805 ; free virtual = 3299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2481.438 ; gain = 80.520 ; free physical = 806 ; free virtual = 3301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2481.438 ; gain = 80.520 ; free physical = 806 ; free virtual = 3301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2481.438 ; gain = 80.520 ; free physical = 806 ; free virtual = 3301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2481.438 ; gain = 80.520 ; free physical = 806 ; free virtual = 3301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2481.438 ; gain = 80.520 ; free physical = 806 ; free virtual = 3301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2481.438 ; gain = 80.520 ; free physical = 806 ; free virtual = 3301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     4|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |     1|
|6     |LUT4   |     5|
|7     |LUT5   |     2|
|8     |LUT6   |     5|
|9     |FDRE   |    23|
|10    |IBUF   |    13|
|11    |OBUF   |    17|
|12    |OBUFT  |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2481.438 ; gain = 80.520 ; free physical = 806 ; free virtual = 3301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2481.438 ; gain = 0.000 ; free physical = 863 ; free virtual = 3358
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2481.445 ; gain = 80.520 ; free physical = 864 ; free virtual = 3358
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2481.445 ; gain = 0.000 ; free physical = 858 ; free virtual = 3352
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2481.445 ; gain = 0.000 ; free physical = 887 ; free virtual = 3382
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2481.445 ; gain = 80.969 ; free physical = 1033 ; free virtual = 3528
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-vivado/pb_APP_log_comb.runs/synth_1/AppCombi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AppCombi_top_utilization_synth.rpt -pb AppCombi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:50:20 2022...
