Loading plugins phase: Elapsed time ==> 0s.224ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\EQF1248 Fan Fixture\Code\Fan Fixture.cydsn\Fan Fixture.cyprj -d CY8C3246LTI-149 -s C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\EQF1248 Fan Fixture\Code\Fan Fixture.cydsn\Generated_Source\PSoC3 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.741ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.050ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Fan Fixture.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\EQF1248 Fan Fixture\Code\Fan Fixture.cydsn\Fan Fixture.cyprj -dcpsoc3 Fan Fixture.v -verilog
======================================================================

======================================================================
Compiling:  Fan Fixture.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\EQF1248 Fan Fixture\Code\Fan Fixture.cydsn\Fan Fixture.cyprj -dcpsoc3 Fan Fixture.v -verilog
======================================================================

======================================================================
Compiling:  Fan Fixture.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\EQF1248 Fan Fixture\Code\Fan Fixture.cydsn\Fan Fixture.cyprj -dcpsoc3 -verilog Fan Fixture.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed May 30 14:55:55 2018


======================================================================
Compiling:  Fan Fixture.v
Program  :   vpp
Options  :    -yv2 -q10 Fan Fixture.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed May 30 14:55:56 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Fan Fixture.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Fan Fixture.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\EQF1248 Fan Fixture\Code\Fan Fixture.cydsn\Fan Fixture.cyprj -dcpsoc3 -verilog Fan Fixture.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed May 30 14:55:57 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\EQF1248 Fan Fixture\Code\Fan Fixture.cydsn\codegentemp\Fan Fixture.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\EQF1248 Fan Fixture\Code\Fan Fixture.cydsn\codegentemp\Fan Fixture.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Fan Fixture.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\EQF1248 Fan Fixture\Code\Fan Fixture.cydsn\Fan Fixture.cyprj -dcpsoc3 -verilog Fan Fixture.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed May 30 14:55:59 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\EQF1248 Fan Fixture\Code\Fan Fixture.cydsn\codegentemp\Fan Fixture.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\EQF1248 Fan Fixture\Code\Fan Fixture.cydsn\codegentemp\Fan Fixture.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\pwmFan2:PWMUDB:km_run\
	\pwmFan2:PWMUDB:ctrl_cmpmode2_2\
	\pwmFan2:PWMUDB:ctrl_cmpmode2_1\
	\pwmFan2:PWMUDB:ctrl_cmpmode2_0\
	\pwmFan2:PWMUDB:ctrl_cmpmode1_2\
	\pwmFan2:PWMUDB:ctrl_cmpmode1_1\
	\pwmFan2:PWMUDB:ctrl_cmpmode1_0\
	\pwmFan2:PWMUDB:capt_rising\
	\pwmFan2:PWMUDB:capt_falling\
	\pwmFan2:PWMUDB:trig_rise\
	\pwmFan2:PWMUDB:trig_fall\
	\pwmFan2:PWMUDB:sc_kill\
	\pwmFan2:PWMUDB:min_kill\
	\pwmFan2:PWMUDB:km_tc\
	\pwmFan2:PWMUDB:db_tc\
	\pwmFan2:PWMUDB:dith_sel\
	\pwmFan2:PWMUDB:compare2\
	\pwmFan2:Net_101\
	Net_660
	Net_661
	\pwmFan2:PWMUDB:MODULE_1:b_31\
	\pwmFan2:PWMUDB:MODULE_1:b_30\
	\pwmFan2:PWMUDB:MODULE_1:b_29\
	\pwmFan2:PWMUDB:MODULE_1:b_28\
	\pwmFan2:PWMUDB:MODULE_1:b_27\
	\pwmFan2:PWMUDB:MODULE_1:b_26\
	\pwmFan2:PWMUDB:MODULE_1:b_25\
	\pwmFan2:PWMUDB:MODULE_1:b_24\
	\pwmFan2:PWMUDB:MODULE_1:b_23\
	\pwmFan2:PWMUDB:MODULE_1:b_22\
	\pwmFan2:PWMUDB:MODULE_1:b_21\
	\pwmFan2:PWMUDB:MODULE_1:b_20\
	\pwmFan2:PWMUDB:MODULE_1:b_19\
	\pwmFan2:PWMUDB:MODULE_1:b_18\
	\pwmFan2:PWMUDB:MODULE_1:b_17\
	\pwmFan2:PWMUDB:MODULE_1:b_16\
	\pwmFan2:PWMUDB:MODULE_1:b_15\
	\pwmFan2:PWMUDB:MODULE_1:b_14\
	\pwmFan2:PWMUDB:MODULE_1:b_13\
	\pwmFan2:PWMUDB:MODULE_1:b_12\
	\pwmFan2:PWMUDB:MODULE_1:b_11\
	\pwmFan2:PWMUDB:MODULE_1:b_10\
	\pwmFan2:PWMUDB:MODULE_1:b_9\
	\pwmFan2:PWMUDB:MODULE_1:b_8\
	\pwmFan2:PWMUDB:MODULE_1:b_7\
	\pwmFan2:PWMUDB:MODULE_1:b_6\
	\pwmFan2:PWMUDB:MODULE_1:b_5\
	\pwmFan2:PWMUDB:MODULE_1:b_4\
	\pwmFan2:PWMUDB:MODULE_1:b_3\
	\pwmFan2:PWMUDB:MODULE_1:b_2\
	\pwmFan2:PWMUDB:MODULE_1:b_1\
	\pwmFan2:PWMUDB:MODULE_1:b_0\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:a_31\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:a_30\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:a_29\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:a_28\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:a_27\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:a_26\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:a_25\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:a_24\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_31\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_30\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_29\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_28\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_27\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_26\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_25\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_24\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_23\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_22\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_21\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_20\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_19\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_18\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_17\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_16\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_15\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_14\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_13\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_12\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_11\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_10\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_9\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_8\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_7\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_6\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_5\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_4\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_3\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_2\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_1\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:b_0\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_31\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_30\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_29\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_28\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_27\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_26\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_25\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_24\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_23\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_22\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_21\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_20\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_19\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_18\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_17\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_16\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_15\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_14\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_13\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_12\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_11\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_10\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_9\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_8\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_7\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_6\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_5\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_4\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_3\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_2\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_662
	Net_659
	\pwmFan2:Net_113\
	\pwmFan2:Net_107\
	\pwmFan2:Net_114\
	\statusButtons:status_7\
	Net_223_0
	Net_223_1
	Net_223_2
	Net_223_3
	\pwmFan:PWMUDB:km_run\
	\pwmFan:PWMUDB:ctrl_cmpmode2_2\
	\pwmFan:PWMUDB:ctrl_cmpmode2_1\
	\pwmFan:PWMUDB:ctrl_cmpmode2_0\
	\pwmFan:PWMUDB:ctrl_cmpmode1_2\
	\pwmFan:PWMUDB:ctrl_cmpmode1_1\
	\pwmFan:PWMUDB:ctrl_cmpmode1_0\
	\pwmFan:PWMUDB:capt_rising\
	\pwmFan:PWMUDB:capt_falling\
	\pwmFan:PWMUDB:trig_rise\
	\pwmFan:PWMUDB:trig_fall\
	\pwmFan:PWMUDB:sc_kill\
	\pwmFan:PWMUDB:min_kill\
	\pwmFan:PWMUDB:km_tc\
	\pwmFan:PWMUDB:db_tc\
	\pwmFan:PWMUDB:dith_sel\
	\pwmFan:PWMUDB:compare2\
	\pwmFan:Net_101\
	Net_674
	Net_675
	\pwmFan:PWMUDB:MODULE_2:b_31\
	\pwmFan:PWMUDB:MODULE_2:b_30\
	\pwmFan:PWMUDB:MODULE_2:b_29\
	\pwmFan:PWMUDB:MODULE_2:b_28\
	\pwmFan:PWMUDB:MODULE_2:b_27\
	\pwmFan:PWMUDB:MODULE_2:b_26\
	\pwmFan:PWMUDB:MODULE_2:b_25\
	\pwmFan:PWMUDB:MODULE_2:b_24\
	\pwmFan:PWMUDB:MODULE_2:b_23\
	\pwmFan:PWMUDB:MODULE_2:b_22\
	\pwmFan:PWMUDB:MODULE_2:b_21\
	\pwmFan:PWMUDB:MODULE_2:b_20\
	\pwmFan:PWMUDB:MODULE_2:b_19\
	\pwmFan:PWMUDB:MODULE_2:b_18\
	\pwmFan:PWMUDB:MODULE_2:b_17\
	\pwmFan:PWMUDB:MODULE_2:b_16\
	\pwmFan:PWMUDB:MODULE_2:b_15\
	\pwmFan:PWMUDB:MODULE_2:b_14\
	\pwmFan:PWMUDB:MODULE_2:b_13\
	\pwmFan:PWMUDB:MODULE_2:b_12\
	\pwmFan:PWMUDB:MODULE_2:b_11\
	\pwmFan:PWMUDB:MODULE_2:b_10\
	\pwmFan:PWMUDB:MODULE_2:b_9\
	\pwmFan:PWMUDB:MODULE_2:b_8\
	\pwmFan:PWMUDB:MODULE_2:b_7\
	\pwmFan:PWMUDB:MODULE_2:b_6\
	\pwmFan:PWMUDB:MODULE_2:b_5\
	\pwmFan:PWMUDB:MODULE_2:b_4\
	\pwmFan:PWMUDB:MODULE_2:b_3\
	\pwmFan:PWMUDB:MODULE_2:b_2\
	\pwmFan:PWMUDB:MODULE_2:b_1\
	\pwmFan:PWMUDB:MODULE_2:b_0\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:a_31\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:a_30\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:a_29\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:a_28\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:a_27\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:a_26\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:a_25\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:a_24\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_31\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_30\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_29\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_28\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_27\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_26\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_25\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_24\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_23\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_22\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_21\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_20\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_19\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_18\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_17\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_16\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_15\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_14\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_13\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_12\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_11\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_10\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_9\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_8\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_7\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_6\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_5\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_4\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_3\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_2\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_1\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:b_0\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_31\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_30\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_29\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_28\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_27\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_26\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_25\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_24\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_23\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_22\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_21\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_20\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_19\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_18\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_17\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_16\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_15\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_14\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_13\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_12\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_11\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_10\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_9\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_8\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_7\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_6\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_5\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_4\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_3\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:s_2\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_676
	Net_673
	\pwmFan:Net_113\
	\pwmFan:Net_107\
	\pwmFan:Net_114\
	\adcVFan:Net_268\
	\adcVFan:Net_270\

    Synthesized names
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_31\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_30\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_29\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_28\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_27\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_26\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_25\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_24\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_23\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_22\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_21\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_20\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_19\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_18\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_17\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_16\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_15\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_14\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_13\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_12\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_11\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_10\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_9\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_8\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_7\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_6\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_5\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_4\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_3\
	\pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_2\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_31\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_30\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_29\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_28\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_27\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_26\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_25\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_24\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_23\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_22\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_21\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_20\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_19\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_18\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_17\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_16\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_15\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_14\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_13\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_12\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_11\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_10\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_9\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_8\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_7\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_6\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_5\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_4\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_3\
	\pwmFan:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 275 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__pinVFan_net_0
Aliasing tmpOE__pinUp_net_0 to tmpOE__pinVFan_net_0
Aliasing tmpOE__pinDown_net_0 to tmpOE__pinVFan_net_0
Aliasing \pwmFan2:PWMUDB:hwCapture\ to zero
Aliasing \pwmFan2:PWMUDB:trig_out\ to tmpOE__pinVFan_net_0
Aliasing Net_439 to zero
Aliasing \pwmFan2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \pwmFan2:PWMUDB:ltch_kill_reg\\R\ to \pwmFan2:PWMUDB:runmode_enable\\R\
Aliasing \pwmFan2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \pwmFan2:PWMUDB:min_kill_reg\\R\ to \pwmFan2:PWMUDB:runmode_enable\\R\
Aliasing \pwmFan2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \pwmFan2:PWMUDB:final_kill\ to tmpOE__pinVFan_net_0
Aliasing \pwmFan2:PWMUDB:dith_count_1\\R\ to \pwmFan2:PWMUDB:runmode_enable\\R\
Aliasing \pwmFan2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \pwmFan2:PWMUDB:dith_count_0\\R\ to \pwmFan2:PWMUDB:runmode_enable\\R\
Aliasing \pwmFan2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \pwmFan2:PWMUDB:status_6\ to zero
Aliasing \pwmFan2:PWMUDB:status_4\ to zero
Aliasing \pwmFan2:PWMUDB:cmp2\ to zero
Aliasing \pwmFan2:PWMUDB:cmp1_status_reg\\R\ to \pwmFan2:PWMUDB:runmode_enable\\R\
Aliasing \pwmFan2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \pwmFan2:PWMUDB:cmp2_status_reg\\R\ to \pwmFan2:PWMUDB:runmode_enable\\R\
Aliasing \pwmFan2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \pwmFan2:PWMUDB:final_kill_reg\\R\ to \pwmFan2:PWMUDB:runmode_enable\\R\
Aliasing \pwmFan2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \pwmFan2:PWMUDB:cs_addr_0\ to \pwmFan2:PWMUDB:runmode_enable\\R\
Aliasing \pwmFan2:PWMUDB:pwm1_i\ to zero
Aliasing \pwmFan2:PWMUDB:pwm2_i\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__pinVFan_net_0
Aliasing tmpOE__pinPWM2_net_0 to tmpOE__pinVFan_net_0
Aliasing \statusButtons:status_6\ to zero
Aliasing \statusButtons:status_5\ to zero
Aliasing \statusButtons:status_4\ to zero
Aliasing \lcdDisplay:tmpOE__LCDPort_net_6\ to tmpOE__pinVFan_net_0
Aliasing \lcdDisplay:tmpOE__LCDPort_net_5\ to tmpOE__pinVFan_net_0
Aliasing \lcdDisplay:tmpOE__LCDPort_net_4\ to tmpOE__pinVFan_net_0
Aliasing \lcdDisplay:tmpOE__LCDPort_net_3\ to tmpOE__pinVFan_net_0
Aliasing \lcdDisplay:tmpOE__LCDPort_net_2\ to tmpOE__pinVFan_net_0
Aliasing \lcdDisplay:tmpOE__LCDPort_net_1\ to tmpOE__pinVFan_net_0
Aliasing \lcdDisplay:tmpOE__LCDPort_net_0\ to tmpOE__pinVFan_net_0
Aliasing tmpOE__pinMode_net_0 to tmpOE__pinVFan_net_0
Aliasing tmpOE__pinStart_net_0 to tmpOE__pinVFan_net_0
Aliasing \pwmFan:PWMUDB:hwCapture\ to zero
Aliasing \pwmFan:PWMUDB:trig_out\ to tmpOE__pinVFan_net_0
Aliasing Net_424 to zero
Aliasing \pwmFan:PWMUDB:runmode_enable\\S\ to zero
Aliasing \pwmFan:PWMUDB:ltch_kill_reg\\R\ to \pwmFan:PWMUDB:runmode_enable\\R\
Aliasing \pwmFan:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \pwmFan:PWMUDB:min_kill_reg\\R\ to \pwmFan:PWMUDB:runmode_enable\\R\
Aliasing \pwmFan:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \pwmFan:PWMUDB:final_kill\ to tmpOE__pinVFan_net_0
Aliasing \pwmFan:PWMUDB:dith_count_1\\R\ to \pwmFan:PWMUDB:runmode_enable\\R\
Aliasing \pwmFan:PWMUDB:dith_count_1\\S\ to zero
Aliasing \pwmFan:PWMUDB:dith_count_0\\R\ to \pwmFan:PWMUDB:runmode_enable\\R\
Aliasing \pwmFan:PWMUDB:dith_count_0\\S\ to zero
Aliasing \pwmFan:PWMUDB:status_6\ to zero
Aliasing \pwmFan:PWMUDB:status_4\ to zero
Aliasing \pwmFan:PWMUDB:cmp2\ to zero
Aliasing \pwmFan:PWMUDB:cmp1_status_reg\\R\ to \pwmFan:PWMUDB:runmode_enable\\R\
Aliasing \pwmFan:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \pwmFan:PWMUDB:cmp2_status_reg\\R\ to \pwmFan:PWMUDB:runmode_enable\\R\
Aliasing \pwmFan:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \pwmFan:PWMUDB:final_kill_reg\\R\ to \pwmFan:PWMUDB:runmode_enable\\R\
Aliasing \pwmFan:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \pwmFan:PWMUDB:cs_addr_0\ to \pwmFan:PWMUDB:runmode_enable\\R\
Aliasing \pwmFan:PWMUDB:pwm1_i\ to zero
Aliasing \pwmFan:PWMUDB:pwm2_i\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__pinVFan_net_0
Aliasing tmpOE__pinPWM_net_0 to tmpOE__pinVFan_net_0
Aliasing \adcVFan:Net_482\ to zero
Aliasing \adcVFan:Net_252\ to zero
Aliasing \adcVFan:soc\ to tmpOE__pinVFan_net_0
Aliasing \pwmFan2:PWMUDB:min_kill_reg\\D\ to tmpOE__pinVFan_net_0
Aliasing \pwmFan2:PWMUDB:prevCapture\\D\ to zero
Aliasing \pwmFan2:PWMUDB:trig_last\\D\ to zero
Aliasing \pwmFan2:PWMUDB:ltch_kill_reg\\D\ to tmpOE__pinVFan_net_0
Aliasing \pwmFan2:PWMUDB:prevCompare1\\D\ to \pwmFan2:PWMUDB:pwm_temp\
Aliasing \pwmFan2:PWMUDB:tc_i_reg\\D\ to \pwmFan2:PWMUDB:status_2\
Aliasing Net_224_0D to zero
Aliasing Net_225_0D to zero
Aliasing Net_224_1D to zero
Aliasing Net_225_1D to zero
Aliasing Net_224_2D to zero
Aliasing Net_225_2D to zero
Aliasing Net_224_3D to zero
Aliasing Net_225_3D to zero
Aliasing \pwmFan:PWMUDB:min_kill_reg\\D\ to tmpOE__pinVFan_net_0
Aliasing \pwmFan:PWMUDB:prevCapture\\D\ to zero
Aliasing \pwmFan:PWMUDB:trig_last\\D\ to zero
Aliasing \pwmFan:PWMUDB:ltch_kill_reg\\D\ to tmpOE__pinVFan_net_0
Aliasing \pwmFan:PWMUDB:prevCompare1\\D\ to \pwmFan:PWMUDB:pwm_temp\
Aliasing \pwmFan:PWMUDB:tc_i_reg\\D\ to \pwmFan:PWMUDB:status_2\
Removing Lhs of wire one[7] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire tmpOE__pinUp_net_0[10] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire tmpOE__pinDown_net_0[16] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \pwmFan2:PWMUDB:ctrl_enable\[35] = \pwmFan2:PWMUDB:control_7\[27]
Removing Lhs of wire \pwmFan2:PWMUDB:hwCapture\[45] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:hwEnable\[46] = \pwmFan2:PWMUDB:control_7\[27]
Removing Lhs of wire \pwmFan2:PWMUDB:trig_out\[50] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \pwmFan2:PWMUDB:runmode_enable\\R\[52] = zero[2]
Removing Lhs of wire Net_439[53] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:runmode_enable\\S\[54] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:final_enable\[55] = \pwmFan2:PWMUDB:runmode_enable\[51]
Removing Lhs of wire \pwmFan2:PWMUDB:ltch_kill_reg\\R\[59] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:ltch_kill_reg\\S\[60] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:min_kill_reg\\R\[61] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:min_kill_reg\\S\[62] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:final_kill\[65] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_1\[69] = \pwmFan2:PWMUDB:MODULE_1:g2:a0:s_1\[308]
Removing Lhs of wire \pwmFan2:PWMUDB:add_vi_vv_MODGEN_1_0\[71] = \pwmFan2:PWMUDB:MODULE_1:g2:a0:s_0\[309]
Removing Lhs of wire \pwmFan2:PWMUDB:dith_count_1\\R\[72] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:dith_count_1\\S\[73] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:dith_count_0\\R\[74] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:dith_count_0\\S\[75] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:status_6\[78] = zero[2]
Removing Rhs of wire \pwmFan2:PWMUDB:status_5\[79] = \pwmFan2:PWMUDB:final_kill_reg\[93]
Removing Lhs of wire \pwmFan2:PWMUDB:status_4\[80] = zero[2]
Removing Rhs of wire \pwmFan2:PWMUDB:status_3\[81] = \pwmFan2:PWMUDB:fifo_full\[100]
Removing Rhs of wire \pwmFan2:PWMUDB:status_1\[83] = \pwmFan2:PWMUDB:cmp2_status_reg\[92]
Removing Rhs of wire \pwmFan2:PWMUDB:status_0\[84] = \pwmFan2:PWMUDB:cmp1_status_reg\[91]
Removing Lhs of wire \pwmFan2:PWMUDB:cmp2_status\[89] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:cmp2\[90] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:cmp1_status_reg\\R\[94] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:cmp1_status_reg\\S\[95] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:cmp2_status_reg\\R\[96] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:cmp2_status_reg\\S\[97] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:final_kill_reg\\R\[98] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:final_kill_reg\\S\[99] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:cs_addr_2\[101] = \pwmFan2:PWMUDB:tc_i\[57]
Removing Lhs of wire \pwmFan2:PWMUDB:cs_addr_1\[102] = \pwmFan2:PWMUDB:runmode_enable\[51]
Removing Lhs of wire \pwmFan2:PWMUDB:cs_addr_0\[103] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:compare1\[136] = \pwmFan2:PWMUDB:cmp1_less\[107]
Removing Lhs of wire \pwmFan2:PWMUDB:pwm1_i\[141] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:pwm2_i\[143] = zero[2]
Removing Rhs of wire \pwmFan2:Net_96\[146] = \pwmFan2:PWMUDB:pwm_i_reg\[138]
Removing Lhs of wire \pwmFan2:PWMUDB:pwm_temp\[149] = \pwmFan2:PWMUDB:cmp1\[87]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_23\[190] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_22\[191] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_21\[192] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_20\[193] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_19\[194] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_18\[195] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_17\[196] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_16\[197] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_15\[198] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_14\[199] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_13\[200] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_12\[201] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_11\[202] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_10\[203] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_9\[204] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_8\[205] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_7\[206] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_6\[207] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_5\[208] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_4\[209] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_3\[210] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_2\[211] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_1\[212] = \pwmFan2:PWMUDB:MODIN1_1\[213]
Removing Lhs of wire \pwmFan2:PWMUDB:MODIN1_1\[213] = \pwmFan2:PWMUDB:dith_count_1\[68]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:a_0\[214] = \pwmFan2:PWMUDB:MODIN1_0\[215]
Removing Lhs of wire \pwmFan2:PWMUDB:MODIN1_0\[215] = \pwmFan2:PWMUDB:dith_count_0\[70]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[347] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[348] = tmpOE__pinVFan_net_0[1]
Removing Rhs of wire Net_651[349] = \pwmFan2:Net_96\[146]
Removing Lhs of wire tmpOE__pinPWM2_net_0[356] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \statusButtons:status_6\[365] = zero[2]
Removing Lhs of wire \statusButtons:status_5\[366] = zero[2]
Removing Lhs of wire \statusButtons:status_4\[367] = zero[2]
Removing Lhs of wire \statusButtons:status_3\[368] = Net_423_3[369]
Removing Lhs of wire \statusButtons:status_2\[370] = Net_423_2[371]
Removing Lhs of wire \statusButtons:status_1\[372] = Net_423_1[373]
Removing Lhs of wire \statusButtons:status_0\[374] = Net_423_0[375]
Removing Lhs of wire \lcdDisplay:tmpOE__LCDPort_net_6\[406] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \lcdDisplay:tmpOE__LCDPort_net_5\[407] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \lcdDisplay:tmpOE__LCDPort_net_4\[408] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \lcdDisplay:tmpOE__LCDPort_net_3\[409] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \lcdDisplay:tmpOE__LCDPort_net_2\[410] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \lcdDisplay:tmpOE__LCDPort_net_1\[411] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \lcdDisplay:tmpOE__LCDPort_net_0\[412] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire tmpOE__pinMode_net_0[430] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire tmpOE__pinStart_net_0[435] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \pwmFan:PWMUDB:ctrl_enable\[452] = \pwmFan:PWMUDB:control_7\[444]
Removing Lhs of wire \pwmFan:PWMUDB:hwCapture\[462] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:hwEnable\[463] = \pwmFan:PWMUDB:control_7\[444]
Removing Lhs of wire \pwmFan:PWMUDB:trig_out\[467] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \pwmFan:PWMUDB:runmode_enable\\R\[469] = zero[2]
Removing Lhs of wire Net_424[470] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:runmode_enable\\S\[471] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:final_enable\[472] = \pwmFan:PWMUDB:runmode_enable\[468]
Removing Lhs of wire \pwmFan:PWMUDB:ltch_kill_reg\\R\[476] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:ltch_kill_reg\\S\[477] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:min_kill_reg\\R\[478] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:min_kill_reg\\S\[479] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:final_kill\[482] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \pwmFan:PWMUDB:add_vi_vv_MODGEN_2_1\[486] = \pwmFan:PWMUDB:MODULE_2:g2:a0:s_1\[725]
Removing Lhs of wire \pwmFan:PWMUDB:add_vi_vv_MODGEN_2_0\[488] = \pwmFan:PWMUDB:MODULE_2:g2:a0:s_0\[726]
Removing Lhs of wire \pwmFan:PWMUDB:dith_count_1\\R\[489] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:dith_count_1\\S\[490] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:dith_count_0\\R\[491] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:dith_count_0\\S\[492] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:status_6\[495] = zero[2]
Removing Rhs of wire \pwmFan:PWMUDB:status_5\[496] = \pwmFan:PWMUDB:final_kill_reg\[510]
Removing Lhs of wire \pwmFan:PWMUDB:status_4\[497] = zero[2]
Removing Rhs of wire \pwmFan:PWMUDB:status_3\[498] = \pwmFan:PWMUDB:fifo_full\[517]
Removing Rhs of wire \pwmFan:PWMUDB:status_1\[500] = \pwmFan:PWMUDB:cmp2_status_reg\[509]
Removing Rhs of wire \pwmFan:PWMUDB:status_0\[501] = \pwmFan:PWMUDB:cmp1_status_reg\[508]
Removing Lhs of wire \pwmFan:PWMUDB:cmp2_status\[506] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:cmp2\[507] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:cmp1_status_reg\\R\[511] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:cmp1_status_reg\\S\[512] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:cmp2_status_reg\\R\[513] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:cmp2_status_reg\\S\[514] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:final_kill_reg\\R\[515] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:final_kill_reg\\S\[516] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:cs_addr_2\[518] = \pwmFan:PWMUDB:tc_i\[474]
Removing Lhs of wire \pwmFan:PWMUDB:cs_addr_1\[519] = \pwmFan:PWMUDB:runmode_enable\[468]
Removing Lhs of wire \pwmFan:PWMUDB:cs_addr_0\[520] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:compare1\[553] = \pwmFan:PWMUDB:cmp1_less\[524]
Removing Lhs of wire \pwmFan:PWMUDB:pwm1_i\[558] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:pwm2_i\[560] = zero[2]
Removing Rhs of wire \pwmFan:Net_96\[563] = \pwmFan:PWMUDB:pwm_i_reg\[555]
Removing Lhs of wire \pwmFan:PWMUDB:pwm_temp\[566] = \pwmFan:PWMUDB:cmp1\[504]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_23\[607] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_22\[608] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_21\[609] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_20\[610] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_19\[611] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_18\[612] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_17\[613] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_16\[614] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_15\[615] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_14\[616] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_13\[617] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_12\[618] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_11\[619] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_10\[620] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_9\[621] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_8\[622] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_7\[623] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_6\[624] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_5\[625] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_4\[626] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_3\[627] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_2\[628] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_1\[629] = \pwmFan:PWMUDB:MODIN2_1\[630]
Removing Lhs of wire \pwmFan:PWMUDB:MODIN2_1\[630] = \pwmFan:PWMUDB:dith_count_1\[485]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:a_0\[631] = \pwmFan:PWMUDB:MODIN2_0\[632]
Removing Lhs of wire \pwmFan:PWMUDB:MODIN2_0\[632] = \pwmFan:PWMUDB:dith_count_0\[487]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[764] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[765] = tmpOE__pinVFan_net_0[1]
Removing Rhs of wire Net_652[766] = \pwmFan:Net_96\[563]
Removing Lhs of wire tmpOE__pinPWM_net_0[773] = tmpOE__pinVFan_net_0[1]
Removing Rhs of wire \adcVFan:Net_488\[794] = \adcVFan:Net_250\[829]
Removing Lhs of wire \adcVFan:Net_481\[796] = zero[2]
Removing Lhs of wire \adcVFan:Net_482\[797] = zero[2]
Removing Lhs of wire \adcVFan:Net_252\[831] = zero[2]
Removing Lhs of wire \adcVFan:soc\[833] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \pwmFan2:PWMUDB:min_kill_reg\\D\[839] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \pwmFan2:PWMUDB:prevCapture\\D\[840] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:trig_last\\D\[841] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:ltch_kill_reg\\D\[844] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \pwmFan2:PWMUDB:prevCompare1\\D\[847] = \pwmFan2:PWMUDB:cmp1\[87]
Removing Lhs of wire \pwmFan2:PWMUDB:cmp1_status_reg\\D\[848] = \pwmFan2:PWMUDB:cmp1_status\[88]
Removing Lhs of wire \pwmFan2:PWMUDB:cmp2_status_reg\\D\[849] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:pwm_i_reg\\D\[851] = \pwmFan2:PWMUDB:pwm_i\[139]
Removing Lhs of wire \pwmFan2:PWMUDB:pwm1_i_reg\\D\[852] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:pwm2_i_reg\\D\[853] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:tc_i_reg\\D\[854] = \pwmFan2:PWMUDB:status_2\[82]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[859] = Net_195_0[11]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[860] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[381]
Removing Lhs of wire Net_224_0D[861] = zero[2]
Removing Lhs of wire Net_225_0D[862] = zero[2]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[1]:d_sync_0\\D\[863] = Net_195_1[17]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[1]:d_sync_1\\D\[864] = \Debouncer_1:DEBOUNCER[1]:d_sync_0\[386]
Removing Lhs of wire Net_224_1D[865] = zero[2]
Removing Lhs of wire Net_225_1D[866] = zero[2]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[2]:d_sync_0\\D\[867] = Net_195_2[392]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[2]:d_sync_1\\D\[868] = \Debouncer_1:DEBOUNCER[2]:d_sync_0\[391]
Removing Lhs of wire Net_224_2D[869] = zero[2]
Removing Lhs of wire Net_225_2D[870] = zero[2]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[3]:d_sync_0\\D\[871] = Net_195_3[398]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[3]:d_sync_1\\D\[872] = \Debouncer_1:DEBOUNCER[3]:d_sync_0\[397]
Removing Lhs of wire Net_224_3D[873] = zero[2]
Removing Lhs of wire Net_225_3D[874] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:min_kill_reg\\D\[875] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \pwmFan:PWMUDB:prevCapture\\D\[876] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:trig_last\\D\[877] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:ltch_kill_reg\\D\[880] = tmpOE__pinVFan_net_0[1]
Removing Lhs of wire \pwmFan:PWMUDB:prevCompare1\\D\[883] = \pwmFan:PWMUDB:cmp1\[504]
Removing Lhs of wire \pwmFan:PWMUDB:cmp1_status_reg\\D\[884] = \pwmFan:PWMUDB:cmp1_status\[505]
Removing Lhs of wire \pwmFan:PWMUDB:cmp2_status_reg\\D\[885] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:pwm_i_reg\\D\[887] = \pwmFan:PWMUDB:pwm_i\[556]
Removing Lhs of wire \pwmFan:PWMUDB:pwm1_i_reg\\D\[888] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:pwm2_i_reg\\D\[889] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:tc_i_reg\\D\[890] = \pwmFan:PWMUDB:status_2\[499]

------------------------------------------------------
Aliased 0 equations, 204 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__pinVFan_net_0' (cost = 0):
tmpOE__pinVFan_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:cmp1\' (cost = 0):
\pwmFan2:PWMUDB:cmp1\ <= (\pwmFan2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\pwmFan2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \pwmFan2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\pwmFan2:PWMUDB:dith_count_1\ and \pwmFan2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:cmp1\' (cost = 0):
\pwmFan:PWMUDB:cmp1\ <= (\pwmFan:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\pwmFan:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \pwmFan:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\pwmFan:PWMUDB:dith_count_1\ and \pwmFan:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \pwmFan2:PWMUDB:dith_count_0\ and \pwmFan2:PWMUDB:dith_count_1\)
	OR (not \pwmFan2:PWMUDB:dith_count_1\ and \pwmFan2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\pwmFan:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \pwmFan:PWMUDB:dith_count_0\ and \pwmFan:PWMUDB:dith_count_1\)
	OR (not \pwmFan:PWMUDB:dith_count_1\ and \pwmFan:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 50 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \pwmFan2:PWMUDB:final_capture\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \pwmFan:PWMUDB:final_capture\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \pwmFan2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \pwmFan:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \pwmFan2:PWMUDB:final_capture\[105] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[318] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[328] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[338] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:final_capture\[522] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[735] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[745] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[755] = zero[2]
Removing Lhs of wire \pwmFan2:PWMUDB:runmode_enable\\D\[842] = \pwmFan2:PWMUDB:control_7\[27]
Removing Lhs of wire \pwmFan2:PWMUDB:final_kill_reg\\D\[850] = zero[2]
Removing Lhs of wire \pwmFan:PWMUDB:runmode_enable\\D\[878] = \pwmFan:PWMUDB:control_7\[444]
Removing Lhs of wire \pwmFan:PWMUDB:final_kill_reg\\D\[886] = zero[2]

------------------------------------------------------
Aliased 0 equations, 12 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya "-.fftprj=C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\EQF1248 Fan Fixture\Code\Fan Fixture.cydsn\Fan Fixture.cyprj" -dcpsoc3 "Fan Fixture.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 6s.929ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 30 May 2018 14:56:00
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\EQF1248 Fan Fixture\Code\Fan Fixture.cydsn\Fan Fixture.cyprj -d CY8C3246LTI-149 Fan Fixture.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \pwmFan2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \pwmFan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \pwmFan2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_224_0 from registered to combinatorial
    Converted constant MacroCell: Net_225_0 from registered to combinatorial
    Converted constant MacroCell: Net_224_1 from registered to combinatorial
    Converted constant MacroCell: Net_225_1 from registered to combinatorial
    Converted constant MacroCell: Net_224_2 from registered to combinatorial
    Converted constant MacroCell: Net_225_2 from registered to combinatorial
    Converted constant MacroCell: Net_224_3 from registered to combinatorial
    Converted constant MacroCell: Net_225_3 from registered to combinatorial
    Converted constant MacroCell: \pwmFan:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \pwmFan:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'adcVFan_Ext_CP_Clk'. Fanout=1, Signal=\adcVFan:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'adcVFan_theACLK'. Fanout=1, Signal=\adcVFan:Net_488\
    Digital Clock 1: Automatic-assigning  clock 'clkPWM2'. Fanout=1, Signal=Net_265
    Digital Clock 2: Automatic-assigning  clock 'clkPWM'. Fanout=1, Signal=Net_22
    Digital Clock 3: Automatic-assigning  clock 'clkDebounce'. Fanout=2, Signal=Net_149
    Digital Clock 4: Automatic-assigning  clock 'clkDisplay'. Fanout=1, Signal=Net_400
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \pwmFan2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clkPWM2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clkPWM2, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: clkDebounce was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clkDebounce, EnableOut: Constant 1
    UDB Clk/Enable \pwmFan:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clkPWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clkPWM, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = pinVFan(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinVFan(0)__PA ,
            analog_term => Net_645 ,
            pad => pinVFan(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinUp(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinUp(0)__PA ,
            fb => Net_195_0 ,
            pad => pinUp(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinDown(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinDown(0)__PA ,
            fb => Net_195_1 ,
            pad => pinDown(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinPWM2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinPWM2(0)__PA ,
            pin_input => Net_651 ,
            pad => pinPWM2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \lcdDisplay:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcdDisplay:LCDPort(0)\__PA ,
            pad => \lcdDisplay:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcdDisplay:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcdDisplay:LCDPort(1)\__PA ,
            pad => \lcdDisplay:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcdDisplay:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcdDisplay:LCDPort(2)\__PA ,
            pad => \lcdDisplay:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcdDisplay:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcdDisplay:LCDPort(3)\__PA ,
            pad => \lcdDisplay:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcdDisplay:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcdDisplay:LCDPort(4)\__PA ,
            pad => \lcdDisplay:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcdDisplay:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcdDisplay:LCDPort(5)\__PA ,
            pad => \lcdDisplay:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcdDisplay:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcdDisplay:LCDPort(6)\__PA ,
            pad => \lcdDisplay:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = pinMode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinMode(0)__PA ,
            fb => Net_195_3 ,
            pad => pinMode(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinStart(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinStart(0)__PA ,
            fb => Net_195_2 ,
            pad => pinStart(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinPWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinPWM(0)__PA ,
            pin_input => Net_586 ,
            pad => pinPWM(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\pwmFan2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan2:PWMUDB:runmode_enable\ * \pwmFan2:PWMUDB:tc_i\
        );
        Output = \pwmFan2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\pwmFan:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan:PWMUDB:runmode_enable\ * \pwmFan:PWMUDB:tc_i\
        );
        Output = \pwmFan:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_586, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_652
        );
        Output = Net_586 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\pwmFan2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_265) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan2:PWMUDB:control_7\
        );
        Output = \pwmFan2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\pwmFan2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_265) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan2:PWMUDB:cmp1_less\
        );
        Output = \pwmFan2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\pwmFan2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_265) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwmFan2:PWMUDB:prevCompare1\ * \pwmFan2:PWMUDB:cmp1_less\
        );
        Output = \pwmFan2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_651, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_265) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan2:PWMUDB:runmode_enable\ * \pwmFan2:PWMUDB:cmp1_less\
        );
        Output = Net_651 (fanout=1)

    MacroCell: Name=Net_423_3, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[3]:d_sync_0\ * 
              !\Debouncer_1:DEBOUNCER[3]:d_sync_1\
        );
        Output = Net_423_3 (fanout=1)

    MacroCell: Name=Net_423_2, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[2]:d_sync_0\ * 
              !\Debouncer_1:DEBOUNCER[2]:d_sync_1\
        );
        Output = Net_423_2 (fanout=1)

    MacroCell: Name=Net_423_1, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[1]:d_sync_0\ * 
              !\Debouncer_1:DEBOUNCER[1]:d_sync_1\
        );
        Output = Net_423_1 (fanout=1)

    MacroCell: Name=Net_423_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_423_0 (fanout=1)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_195_0
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[1]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_195_1
        );
        Output = \Debouncer_1:DEBOUNCER[1]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[1]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[1]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[1]:d_sync_1\ (fanout=1)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[2]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_195_2
        );
        Output = \Debouncer_1:DEBOUNCER[2]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[2]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[2]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[2]:d_sync_1\ (fanout=1)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[3]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_195_3
        );
        Output = \Debouncer_1:DEBOUNCER[3]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[3]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[3]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[3]:d_sync_1\ (fanout=1)

    MacroCell: Name=\pwmFan:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan:PWMUDB:control_7\
        );
        Output = \pwmFan:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\pwmFan:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan:PWMUDB:cmp1_less\
        );
        Output = \pwmFan:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\pwmFan:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwmFan:PWMUDB:prevCompare1\ * \pwmFan:PWMUDB:cmp1_less\
        );
        Output = \pwmFan:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_652, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan:PWMUDB:runmode_enable\ * \pwmFan:PWMUDB:cmp1_less\
        );
        Output = Net_652 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\pwmFan2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_265 ,
            cs_addr_2 => \pwmFan2:PWMUDB:tc_i\ ,
            cs_addr_1 => \pwmFan2:PWMUDB:runmode_enable\ ,
            cl0_comb => \pwmFan2:PWMUDB:cmp1_less\ ,
            z0_comb => \pwmFan2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \pwmFan2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\pwmFan:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_22 ,
            cs_addr_2 => \pwmFan:PWMUDB:tc_i\ ,
            cs_addr_1 => \pwmFan:PWMUDB:runmode_enable\ ,
            cl0_comb => \pwmFan:PWMUDB:cmp1_less\ ,
            z0_comb => \pwmFan:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \pwmFan:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\pwmFan2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_265 ,
            status_3 => \pwmFan2:PWMUDB:status_3\ ,
            status_2 => \pwmFan2:PWMUDB:status_2\ ,
            status_0 => \pwmFan2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\statusButtons:sts_intr:sts_reg\
        PORT MAP (
            clock => Net_149 ,
            status_3 => Net_423_3 ,
            status_2 => Net_423_2 ,
            status_1 => Net_423_1 ,
            status_0 => Net_423_0 ,
            interrupt => Net_124 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\pwmFan:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_22 ,
            status_3 => \pwmFan:PWMUDB:status_3\ ,
            status_2 => \pwmFan:PWMUDB:status_2\ ,
            status_0 => \pwmFan:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\pwmFan2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_265 ,
            control_7 => \pwmFan2:PWMUDB:control_7\ ,
            control_6 => \pwmFan2:PWMUDB:control_6\ ,
            control_5 => \pwmFan2:PWMUDB:control_5\ ,
            control_4 => \pwmFan2:PWMUDB:control_4\ ,
            control_3 => \pwmFan2:PWMUDB:control_3\ ,
            control_2 => \pwmFan2:PWMUDB:control_2\ ,
            control_1 => \pwmFan2:PWMUDB:control_1\ ,
            control_0 => \pwmFan2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\pwmFan:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_22 ,
            control_7 => \pwmFan:PWMUDB:control_7\ ,
            control_6 => \pwmFan:PWMUDB:control_6\ ,
            control_5 => \pwmFan:PWMUDB:control_5\ ,
            control_4 => \pwmFan:PWMUDB:control_4\ ,
            control_3 => \pwmFan:PWMUDB:control_3\ ,
            control_2 => \pwmFan:PWMUDB:control_2\ ,
            control_1 => \pwmFan:PWMUDB:control_1\ ,
            control_0 => \pwmFan:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isrButton
        PORT MAP (
            interrupt => Net_124 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isrUpdateDisplay
        PORT MAP (
            interrupt => Net_400_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\adcVFan:IRQ\
        PORT MAP (
            interrupt => Net_656 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\rtcClock:isr\
        PORT MAP (
            interrupt => OPPS_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   19 :   27 :   46 : 41.30 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   24 :  168 :  192 : 12.50 %
  Unique P-terms              :   23 :  361 :  384 :  5.99 %
  Total P-terms               :   23 :      :      :        
  Datapath Cells              :    2 :   22 :   24 :  8.33 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    3 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.151ms
Tech Mapping phase: Elapsed time ==> 0s.241ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\adcVFan:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : \lcdDisplay:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \lcdDisplay:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \lcdDisplay:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \lcdDisplay:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \lcdDisplay:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \lcdDisplay:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \lcdDisplay:LCDPort(6)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : pinDown(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : pinMode(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : pinPWM(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : pinPWM2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : pinStart(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : pinUp(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : pinVFan(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \adcVFan:DSM\
Vref[6]@[FFB(Vref,6)] : \adcVFan:vRef_2\
Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : \lcdDisplay:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \lcdDisplay:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \lcdDisplay:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \lcdDisplay:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \lcdDisplay:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \lcdDisplay:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \lcdDisplay:LCDPort(6)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : pinDown(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : pinMode(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : pinPWM(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : pinPWM2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : pinStart(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : pinUp(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : pinVFan(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \adcVFan:DSM\
Vref[6]@[FFB(Vref,6)] : \adcVFan:vRef_2\

Analog Placement phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \adcVFan:Net_20\ {
    dsm_0_vminus
  }
  Net: \adcVFan:Net_244\ {
    common_vssa
  }
  Net: \adcVFan:Net_35\ {
  }
  Net: Net_645 {
    p3_2
    agr6_x_p3_2
    agr6
    agl6_x_agr6
    agl6
    agl6_x_dsm_0_vplus
    dsm_0_vplus
  }
  Net: \adcVFan:Net_249\ {
  }
  Net: \adcVFan:Net_257\ {
  }
  Net: \adcVFan:Net_109\ {
  }
  Net: \adcVFan:Net_34\ {
  }
  Net: AmuxNet::\adcVFan:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  p3_2                                             -> Net_645
  agr6_x_p3_2                                      -> Net_645
  agr6                                             -> Net_645
  agl6_x_agr6                                      -> Net_645
  agl6                                             -> Net_645
  agl6_x_dsm_0_vplus                               -> Net_645
  dsm_0_vplus                                      -> Net_645
  dsm_0_vminus                                     -> \adcVFan:Net_20\
  common_vssa                                      -> \adcVFan:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\adcVFan:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\adcVFan:AMux\
}
Mux Info {
  Mux: \adcVFan:AMux\ {
     Mouth: \adcVFan:Net_20\
     Guts:  AmuxNet::\adcVFan:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \adcVFan:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \adcVFan:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    9 :   39 :   48 :  18.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.22
                   Pterms :            2.56
               Macrocells :            2.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          5 :       4.60 :       4.80
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\pwmFan:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwmFan:PWMUDB:prevCompare1\ * \pwmFan:PWMUDB:cmp1_less\
        );
        Output = \pwmFan:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\pwmFan:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan:PWMUDB:cmp1_less\
        );
        Output = \pwmFan:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_652, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan:PWMUDB:runmode_enable\ * \pwmFan:PWMUDB:cmp1_less\
        );
        Output = Net_652 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\pwmFan:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan:PWMUDB:control_7\
        );
        Output = \pwmFan:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\pwmFan:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan:PWMUDB:runmode_enable\ * \pwmFan:PWMUDB:tc_i\
        );
        Output = \pwmFan:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_586, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_652
        );
        Output = Net_586 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\pwmFan:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_22 ,
        cs_addr_2 => \pwmFan:PWMUDB:tc_i\ ,
        cs_addr_1 => \pwmFan:PWMUDB:runmode_enable\ ,
        cl0_comb => \pwmFan:PWMUDB:cmp1_less\ ,
        z0_comb => \pwmFan:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \pwmFan:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\pwmFan:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_22 ,
        status_3 => \pwmFan:PWMUDB:status_3\ ,
        status_2 => \pwmFan:PWMUDB:status_2\ ,
        status_0 => \pwmFan:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\pwmFan:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_22 ,
        control_7 => \pwmFan:PWMUDB:control_7\ ,
        control_6 => \pwmFan:PWMUDB:control_6\ ,
        control_5 => \pwmFan:PWMUDB:control_5\ ,
        control_4 => \pwmFan:PWMUDB:control_4\ ,
        control_3 => \pwmFan:PWMUDB:control_3\ ,
        control_2 => \pwmFan:PWMUDB:control_2\ ,
        control_1 => \pwmFan:PWMUDB:control_1\ ,
        control_0 => \pwmFan:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_423_0, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_423_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_423_3, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[3]:d_sync_0\ * 
              !\Debouncer_1:DEBOUNCER[3]:d_sync_1\
        );
        Output = Net_423_3 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[3]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[3]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[3]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[3]:d_sync_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_195_3
        );
        Output = \Debouncer_1:DEBOUNCER[3]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\statusButtons:sts_intr:sts_reg\
    PORT MAP (
        clock => Net_149 ,
        status_3 => Net_423_3 ,
        status_2 => Net_423_2 ,
        status_1 => Net_423_1 ,
        status_0 => Net_423_0 ,
        interrupt => Net_124 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_651, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_265) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan2:PWMUDB:runmode_enable\ * \pwmFan2:PWMUDB:cmp1_less\
        );
        Output = Net_651 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\pwmFan2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_265) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan2:PWMUDB:control_7\
        );
        Output = \pwmFan2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\pwmFan2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_265) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan2:PWMUDB:cmp1_less\
        );
        Output = \pwmFan2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\pwmFan2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_265) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwmFan2:PWMUDB:prevCompare1\ * \pwmFan2:PWMUDB:cmp1_less\
        );
        Output = \pwmFan2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\pwmFan2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwmFan2:PWMUDB:runmode_enable\ * \pwmFan2:PWMUDB:tc_i\
        );
        Output = \pwmFan2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\pwmFan2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_265 ,
        cs_addr_2 => \pwmFan2:PWMUDB:tc_i\ ,
        cs_addr_1 => \pwmFan2:PWMUDB:runmode_enable\ ,
        cl0_comb => \pwmFan2:PWMUDB:cmp1_less\ ,
        z0_comb => \pwmFan2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \pwmFan2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\pwmFan2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_265 ,
        status_3 => \pwmFan2:PWMUDB:status_3\ ,
        status_2 => \pwmFan2:PWMUDB:status_2\ ,
        status_0 => \pwmFan2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\pwmFan2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_265 ,
        control_7 => \pwmFan2:PWMUDB:control_7\ ,
        control_6 => \pwmFan2:PWMUDB:control_6\ ,
        control_5 => \pwmFan2:PWMUDB:control_5\ ,
        control_4 => \pwmFan2:PWMUDB:control_4\ ,
        control_3 => \pwmFan2:PWMUDB:control_3\ ,
        control_2 => \pwmFan2:PWMUDB:control_2\ ,
        control_1 => \pwmFan2:PWMUDB:control_1\ ,
        control_0 => \pwmFan2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_195_0
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[1]:d_sync_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[1]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[1]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[1]:d_sync_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_195_1
        );
        Output = \Debouncer_1:DEBOUNCER[1]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_423_2, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[2]:d_sync_0\ * 
              !\Debouncer_1:DEBOUNCER[2]:d_sync_1\
        );
        Output = Net_423_2 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[2]:d_sync_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[2]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[2]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[2]:d_sync_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_195_2
        );
        Output = \Debouncer_1:DEBOUNCER[2]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_423_1, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_149) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[1]:d_sync_0\ * 
              !\Debouncer_1:DEBOUNCER[1]:d_sync_1\
        );
        Output = Net_423_1 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\rtcClock:isr\
        PORT MAP (
            interrupt => OPPS_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isrButton
        PORT MAP (
            interrupt => Net_124 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isrUpdateDisplay
        PORT MAP (
            interrupt => Net_400_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\adcVFan:IRQ\
        PORT MAP (
            interrupt => Net_656 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = pinStart(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinStart(0)__PA ,
        fb => Net_195_2 ,
        pad => pinStart(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = pinUp(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinUp(0)__PA ,
        fb => Net_195_0 ,
        pad => pinUp(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = pinDown(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinDown(0)__PA ,
        fb => Net_195_1 ,
        pad => pinDown(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \lcdDisplay:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcdDisplay:LCDPort(0)\__PA ,
        pad => \lcdDisplay:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \lcdDisplay:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcdDisplay:LCDPort(1)\__PA ,
        pad => \lcdDisplay:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \lcdDisplay:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcdDisplay:LCDPort(2)\__PA ,
        pad => \lcdDisplay:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \lcdDisplay:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcdDisplay:LCDPort(3)\__PA ,
        pad => \lcdDisplay:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \lcdDisplay:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcdDisplay:LCDPort(4)\__PA ,
        pad => \lcdDisplay:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \lcdDisplay:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcdDisplay:LCDPort(5)\__PA ,
        pad => \lcdDisplay:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \lcdDisplay:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcdDisplay:LCDPort(6)\__PA ,
        pad => \lcdDisplay:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = pinVFan(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinVFan(0)__PA ,
        analog_term => Net_645 ,
        pad => pinVFan(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = pinPWM2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinPWM2(0)__PA ,
        pin_input => Net_651 ,
        pad => pinPWM2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=7]: 
Pin : Name = pinPWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinPWM(0)__PA ,
        pin_input => Net_586 ,
        pad => pinPWM(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=5]: 
Pin : Name = pinMode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinMode(0)__PA ,
        fb => Net_195_3 ,
        pad => pinMode(0)_PAD );
    Properties:
    {
    }

Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \adcVFan:Net_93\ ,
            dclk_0 => \adcVFan:Net_93_local\ ,
            aclk_glb_0 => \adcVFan:Net_488\ ,
            aclk_0 => \adcVFan:Net_488_local\ ,
            clk_a_dig_glb_0 => \adcVFan:Net_488_adig\ ,
            clk_a_dig_0 => \adcVFan:Net_488_adig_local\ ,
            dclk_glb_1 => Net_265 ,
            dclk_1 => Net_265_local ,
            dclk_glb_2 => Net_22 ,
            dclk_2 => Net_22_local ,
            dclk_glb_3 => Net_149 ,
            dclk_3 => Net_149_local ,
            dclk_glb_4 => Net_400 ,
            dclk_4 => Net_400_local );
        Properties:
        {
        }
Comparator group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\adcVFan:DSM\
        PORT MAP (
            aclock => \adcVFan:Net_488\ ,
            vplus => Net_645 ,
            vminus => \adcVFan:Net_20\ ,
            reset_dec => \adcVFan:mod_reset\ ,
            extclk_cp_udb => \adcVFan:Net_93_local\ ,
            ext_pin_1 => \adcVFan:Net_249\ ,
            ext_pin_2 => \adcVFan:Net_257\ ,
            ext_vssa => \adcVFan:Net_109\ ,
            qtz_ref => \adcVFan:Net_34\ ,
            dec_clock => \adcVFan:aclock\ ,
            mod_dat_3 => \adcVFan:mod_dat_3\ ,
            mod_dat_2 => \adcVFan:mod_dat_2\ ,
            mod_dat_1 => \adcVFan:mod_dat_1\ ,
            mod_dat_0 => \adcVFan:mod_dat_0\ ,
            dout_udb_7 => \adcVFan:Net_245_7\ ,
            dout_udb_6 => \adcVFan:Net_245_6\ ,
            dout_udb_5 => \adcVFan:Net_245_5\ ,
            dout_udb_4 => \adcVFan:Net_245_4\ ,
            dout_udb_3 => \adcVFan:Net_245_3\ ,
            dout_udb_2 => \adcVFan:Net_245_2\ ,
            dout_udb_1 => \adcVFan:Net_245_1\ ,
            dout_udb_0 => \adcVFan:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\adcVFan:DEC\
        PORT MAP (
            aclock => \adcVFan:aclock\ ,
            mod_dat_3 => \adcVFan:mod_dat_3\ ,
            mod_dat_2 => \adcVFan:mod_dat_2\ ,
            mod_dat_1 => \adcVFan:mod_dat_1\ ,
            mod_dat_0 => \adcVFan:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \adcVFan:mod_reset\ ,
            interrupt => Net_656 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: 
    Pm Block @ F(PM,0): 
    pmcell: Name =PM
        PORT MAP (
            onepps_int => OPPS_OUT );
        Properties:
        {
        }
SPC group 0: empty
Timer group 0: empty
VIDAC group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\adcVFan:vRef_2\
        PORT MAP (
            vout => \adcVFan:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\adcVFan:AMux\
        PORT MAP (
            muxin_1 => \adcVFan:Net_35\ ,
            muxin_0 => \adcVFan:Net_244\ ,
            vout => \adcVFan:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+----------------
   0 |   4 |     * |      NONE |      RES_PULL_UP |             pinStart(0) | FB(Net_195_2)
     |   5 |     * |      NONE |      RES_PULL_UP |                pinUp(0) | FB(Net_195_0)
     |   6 |     * |      NONE |      RES_PULL_UP |              pinDown(0) | FB(Net_195_1)
-----+-----+-------+-----------+------------------+-------------------------+----------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \lcdDisplay:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \lcdDisplay:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \lcdDisplay:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \lcdDisplay:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \lcdDisplay:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \lcdDisplay:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \lcdDisplay:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-------------------------+----------------
   3 |   2 |     * |      NONE |      HI_Z_ANALOG |              pinVFan(0) | Analog(Net_645)
     |   3 |     * |      NONE |         CMOS_OUT |              pinPWM2(0) | In(Net_651)
-----+-----+-------+-----------+------------------+-------------------------+----------------
  12 |   7 |     * |      NONE |         CMOS_OUT |               pinPWM(0) | In(Net_586)
-----+-----+-------+-----------+------------------+-------------------------+----------------
  15 |   5 |     * |      NONE |      RES_PULL_UP |              pinMode(0) | FB(Net_195_3)
---------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.054ms
Digital Placement phase: Elapsed time ==> 1s.441ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc3/route_arch-rrg.cydata" --vh2-path "Fan Fixture_r.vh2" --pcf-path "Fan Fixture.pco" --des-name "Fan Fixture" --dsf-path "Fan Fixture.dsf" --sdc-path "Fan Fixture.sdc" --lib-path "Fan Fixture_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.658ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.153ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.060ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Fan Fixture_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.522ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.217ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.630ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.630ms
API generation phase: Elapsed time ==> 1s.652ms
Dependency generation phase: Elapsed time ==> 0s.020ms
Cleanup phase: Elapsed time ==> 0s.000ms
