OpenROAD b7631451350809842e4fb0c635c3f3ed7f6b270f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUF_X32.
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0038] Number of created patterns = 150000.
[INFO CTS-0038] Number of created patterns = 200000.
[INFO CTS-0038] Number of created patterns = 250000.
[INFO CTS-0038] Number of created patterns = 300000.
[INFO CTS-0039] Number of created patterns = 313632.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           12          
[WARNING CTS-0043] 6336 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 313632.
[INFO CTS-0047]     Number of keys in characterization LUT: 1640.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk_i" found for clock "clk_i".
[INFO CTS-0010]  Clock net "clk_i" has 120 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1400" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1399" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1398" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1397" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1396" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1395" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1394" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1393" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1392" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1391" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1390" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1389" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1388" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1387" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1386" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1385" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1384" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1383" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1382" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1381" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1380" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1379" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1378" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1377" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1376" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1375" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1374" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1373" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1372" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1371" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1370" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1369" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1368" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1367" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1366" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1365" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1364" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1363" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1362" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1361" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1360" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1359" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1358" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1357" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1356" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1355" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1354" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1353" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1352" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1351" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1350" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1349" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1348" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1347" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1346" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1345" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1344" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1343" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1342" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1341" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1340" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1339" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1338" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1337" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1336" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1335" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1334" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1333" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1332" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1331" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1330" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1329" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1328" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1327" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1326" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1325" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1324" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1323" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1322" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1321" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1320" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1319" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1318" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1317" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1316" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1315" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1314" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1313" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1312" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1311" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1310" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1309" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1308" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1307" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1306" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1305" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1304" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1303" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1302" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1301" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1300" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1299" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1298" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1297" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1296" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1295" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1294" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1293" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1292" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1291" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1290" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1289" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1288" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1287" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1286" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1285" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1284" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1283" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1282" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1281" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1280" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1279" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1278" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1277" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1276" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1275" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1274" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1273" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1272" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1271" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1270" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1269" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1268" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1267" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1266" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1265" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1264" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1263" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1262" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1261" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1260" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1259" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1258" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1257" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1256" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1255" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1254" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1253" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1252" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1251" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1250" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1249" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1248" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1247" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1246" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1245" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1244" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1243" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1242" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1241" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1240" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1239" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1238" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1237" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1236" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1235" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1234" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1233" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1232" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1231" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1230" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1229" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1228" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1227" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1226" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1225" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1224" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1223" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1222" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1221" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1220" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1219" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1218" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1217" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1216" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1215" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1214" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1213" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1212" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1211" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1210" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1209" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1208" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1207" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1206" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1205" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1204" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1203" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1202" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1201" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1200" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1199" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1198" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1197" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1196" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1195" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1194" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1193" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1192" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1191" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1190" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1189" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1188" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1187" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1186" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1185" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1184" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1183" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1182" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1181" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1180" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1179" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1178" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1177" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1176" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1175" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1174" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1173" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1172" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1171" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1170" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1169" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1168" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1167" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1166" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1165" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1164" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1163" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1162" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1161" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1160" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1159" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1158" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1157" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1156" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1155" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1154" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1153" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1152" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1151" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1150" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1149" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1148" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1147" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1146" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1145" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1144" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1143" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1142" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1141" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1140" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1139" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1138" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1137" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1136" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1135" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1134" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1133" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1132" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1131" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1130" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1129" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1128" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1127" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1126" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1125" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1124" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1123" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1122" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1121" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1120" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1119" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1118" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1117" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1116" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1115" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1114" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1113" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1112" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1111" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1110" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1109" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1108" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1107" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1106" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1105" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1104" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1103" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1102" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1101" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1100" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1099" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1098" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1097" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1096" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1095" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1094" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1093" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1092" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1091" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1090" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1089" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1088" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1087" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1086" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1085" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1084" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1083" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1082" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1081" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1080" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1079" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1078" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1077" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1076" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1075" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1074" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1073" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1072" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1071" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1070" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1069" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1068" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1067" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1066" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1065" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1064" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1063" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1062" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1061" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1060" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1059" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1058" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1057" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1056" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1055" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1054" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1053" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1052" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1051" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1050" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1049" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1048" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1047" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1046" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1045" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1044" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1043" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1042" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1041" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1040" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1039" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1038" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1037" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1036" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1035" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1034" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1033" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1032" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1031" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1030" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1029" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1028" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1027" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1026" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1025" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1024" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1023" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1022" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1021" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1020" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1019" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1018" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1017" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1016" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1015" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1014" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1013" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1012" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1011" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1010" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1009" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1008" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1007" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1006" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1005" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1004" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1003" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1002" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1001" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1000" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net999" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net998" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net997" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net996" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net995" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net994" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net993" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net992" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net991" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net990" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net989" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net988" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net987" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net986" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net985" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net984" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net983" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net982" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net981" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net980" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net979" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net978" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net977" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net976" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net975" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net974" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net973" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net972" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net971" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net970" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net969" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net968" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net967" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net966" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net965" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net964" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net963" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net962" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net961" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net960" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net959" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net958" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net957" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net956" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net955" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net954" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net953" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net952" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net951" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net950" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net949" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net948" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net947" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net946" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net945" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net944" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net943" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net942" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net941" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net940" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net939" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net938" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net937" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net936" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net935" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net934" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net933" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net932" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net931" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net930" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net929" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net928" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net927" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net926" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net925" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net924" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net923" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net922" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net921" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net920" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net919" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net918" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net917" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net916" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net915" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net914" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net913" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net912" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net911" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net910" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net909" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net908" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net907" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net906" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net905" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net904" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net903" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net902" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net901" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net900" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net899" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net898" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net897" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net896" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net895" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net894" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net893" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net892" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net891" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net890" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net889" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net888" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net887" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net886" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net885" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net884" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net883" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net882" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net881" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net880" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net879" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net878" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net877" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net876" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net875" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net874" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net873" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net872" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net871" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net870" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net869" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net868" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net867" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net866" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net865" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net864" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net863" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net862" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net861" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net860" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net859" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net858" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net857" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net856" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net855" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net854" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net853" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net852" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net851" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net850" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net849" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net848" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net847" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net846" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net845" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net844" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net843" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net842" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net841" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net840" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net839" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net838" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net837" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net836" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net835" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net834" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net833" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net832" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net831" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net830" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net829" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net828" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net827" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net826" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net825" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net824" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net823" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net822" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net821" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net820" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net819" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net818" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net817" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net816" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net815" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net814" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net813" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net812" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net811" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net810" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net809" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net808" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net807" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net806" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net805" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net804" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net803" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net802" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net801" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net800" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net799" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net798" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net797" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net796" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net795" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net794" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net793" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net792" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net791" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net790" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net789" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net788" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net787" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net786" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net785" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net784" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net783" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net782" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net781" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net780" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net779" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net778" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net777" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net776" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net775" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net774" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net773" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net772" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net771" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net770" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net769" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net768" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net767" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net766" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net765" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net764" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net763" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net762" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net761" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net760" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net759" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net758" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net757" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net756" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net755" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net754" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net753" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net752" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net751" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net750" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net749" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net748" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net747" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net746" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net745" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net744" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net743" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net742" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net741" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net740" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net739" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net738" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net737" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net736" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net735" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net734" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net733" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net732" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net731" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net730" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net729" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net728" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net727" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net726" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net725" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net724" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net723" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net722" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net721" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net720" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net719" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net718" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net717" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net716" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net715" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net714" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net713" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net712" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net711" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net710" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net709" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net708" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net707" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net706" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net705" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net704" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net703" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net702" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net701" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net700" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net699" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net698" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net697" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net696" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net695" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net694" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net693" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net692" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net691" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net690" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net689" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net688" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net687" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net686" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net685" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net684" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net683" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net682" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net681" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net680" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net679" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net678" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net677" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net676" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net675" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net674" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net673" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net672" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net671" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net670" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net669" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net668" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net667" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net666" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net665" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net664" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net663" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net662" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net661" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net660" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net659" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net658" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net657" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net656" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net655" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net654" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net653" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net652" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net651" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net650" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net649" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net648" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net647" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net646" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net645" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net644" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net643" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net642" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net641" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net640" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net639" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net638" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net637" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net636" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net635" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net634" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net633" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net632" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net631" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net630" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net629" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net628" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net627" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net626" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net625" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net624" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net623" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net622" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net621" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net620" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net619" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net618" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net617" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net616" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net615" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net614" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net613" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net612" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net611" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net610" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net609" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net608" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net607" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net606" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net605" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net604" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net603" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net602" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net601" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net600" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net599" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net598" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net597" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net596" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net595" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net594" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net593" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net592" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net591" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net590" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net589" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net588" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net587" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net586" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net585" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net584" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net583" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net582" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net581" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net580" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net579" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net578" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net577" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net576" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net575" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net574" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net573" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net572" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net571" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net570" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net569" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net568" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net567" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net566" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net565" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net564" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net563" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net562" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net561" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net560" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net559" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net558" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net557" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net556" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net555" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net554" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net553" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net552" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net551" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net550" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net549" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net548" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net547" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net546" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net545" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net544" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net543" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net542" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net541" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net540" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net539" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net538" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net537" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net536" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net535" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net534" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net533" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net532" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net531" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net530" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net529" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net528" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net527" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net526" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net525" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net524" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net523" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net522" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net521" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net520" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net519" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net518" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net517" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net516" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net515" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net514" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net513" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net512" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net511" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net510" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net509" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net508" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net507" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net506" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net505" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net504" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net503" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net502" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net501" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net500" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net499" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net498" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net497" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net496" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net495" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net494" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net493" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net492" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net491" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net490" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net489" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net488" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net487" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net486" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net485" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net484" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net483" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net482" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net481" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net480" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net479" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net478" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net477" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net476" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net475" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net474" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net473" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net472" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net471" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net470" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net469" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net468" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net467" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net466" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net465" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net464" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net463" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net462" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net461" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net460" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net459" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net458" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net457" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net456" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net455" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net454" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net453" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net452" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net451" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net450" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net449" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net448" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net447" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net446" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net445" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net444" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net443" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net442" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net441" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net440" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net439" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net438" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net437" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net436" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net435" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net434" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net433" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net432" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net431" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net430" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net429" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net428" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net427" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net426" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net425" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net424" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net423" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net422" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net421" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net420" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net419" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net418" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net417" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net416" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net415" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net414" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net413" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net412" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net411" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net410" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net409" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net408" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net407" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net406" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net405" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net404" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net403" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net402" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net401" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] message limit reached, this message will no longer print
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/_023_" has 16 sinks.
[INFO CTS-0008] TritonCTS found 530 clock nets.
[INFO CTS-0097] Characterization used 4 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 120.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(224335, 121975), (682215, 586775)].
[INFO CTS-0024]  Normalized sink region: [(16.0239, 8.7125), (48.7296, 41.9125)].
[INFO CTS-0025]     Width:  32.7057.
[INFO CTS-0026]     Height: 33.2000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 60
    Sub-region size: 32.7057 X 16.6000
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 4320 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 30
    Sub-region size: 16.3529 X 16.6000
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 4320 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
 Out of 48 sinks, 7 sinks closer to other cluster.
 Out of 72 sinks, 14 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 15
    Sub-region size: 16.3529 X 8.3000
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 388 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 4 delay: 1
 Out of 28 sinks, 1 sinks closer to other cluster.
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 8.1764 X 8.3000
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 98 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 4 delay: 26
      location: 0.5 buffer: BUF_X4
 Out of 12 sinks, 2 sinks closer to other cluster.
 Out of 17 sinks, 4 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 120.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(586810, 366450), (632790, 394450)].
[INFO CTS-0024]  Normalized sink region: [(41.915, 26.175), (45.1993, 28.175)].
[INFO CTS-0025]     Width:  3.2843.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.6421 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.6421 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.8211 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
 Out of 16 sinks, 1 sinks closer to other cluster.
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(637400, 387625), (659060, 441175)].
[INFO CTS-0024]  Normalized sink region: [(45.5286, 27.6875), (47.0757, 31.5125)].
[INFO CTS-0025]     Width:  1.5471.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(563680, 387625), (608140, 415625)].
[INFO CTS-0024]  Normalized sink region: [(40.2629, 27.6875), (43.4386, 29.6875)].
[INFO CTS-0025]     Width:  3.1757.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5879 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(546580, 329175), (593700, 379575)].
[INFO CTS-0024]  Normalized sink region: [(39.0414, 23.5125), (42.4071, 27.1125)].
[INFO CTS-0025]     Width:  3.3657.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3657 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(565960, 317975), (603960, 368375)].
[INFO CTS-0024]  Normalized sink region: [(40.4257, 22.7125), (43.14, 26.3125)].
[INFO CTS-0025]     Width:  2.7143.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7143 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(561020, 334775), (600260, 362775)].
[INFO CTS-0024]  Normalized sink region: [(40.0729, 23.9125), (42.8757, 25.9125)].
[INFO CTS-0025]     Width:  2.8029.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4014 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(556840, 334775), (602540, 365225)].
[INFO CTS-0024]  Normalized sink region: [(39.7743, 23.9125), (43.0386, 26.0875)].
[INFO CTS-0025]     Width:  3.2643.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6321 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(612040, 390775), (644340, 452375)].
[INFO CTS-0024]  Normalized sink region: [(43.7171, 27.9125), (46.0243, 32.3125)].
[INFO CTS-0025]     Width:  2.3071.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3071 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(613840, 387625), (645100, 452375)].
[INFO CTS-0024]  Normalized sink region: [(43.8457, 27.6875), (46.0786, 32.3125)].
[INFO CTS-0025]     Width:  2.2329.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2329 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(542780, 337225), (594840, 376425)].
[INFO CTS-0024]  Normalized sink region: [(38.77, 24.0875), (42.4886, 26.8875)].
[INFO CTS-0025]     Width:  3.7186.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8593 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(542880, 334775), (591140, 373975)].
[INFO CTS-0024]  Normalized sink region: [(38.7771, 23.9125), (42.2243, 26.7125)].
[INFO CTS-0025]     Width:  3.4471.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7236 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(631320, 385175), (668180, 432425)].
[INFO CTS-0024]  Normalized sink region: [(45.0943, 27.5125), (47.7271, 30.8875)].
[INFO CTS-0025]     Width:  2.6329.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6329 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(632840, 385175), (667800, 432425)].
[INFO CTS-0024]  Normalized sink region: [(45.2029, 27.5125), (47.7, 30.8875)].
[INFO CTS-0025]     Width:  2.4971.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4971 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(557700, 393225), (602820, 449225)].
[INFO CTS-0024]  Normalized sink region: [(39.8357, 28.0875), (43.0586, 32.0875)].
[INFO CTS-0025]     Width:  3.2229.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2229 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(612040, 312375), (660580, 365225)].
[INFO CTS-0024]  Normalized sink region: [(43.7171, 22.3125), (47.1843, 26.0875)].
[INFO CTS-0025]     Width:  3.4671.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4671 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(609280, 312375), (654120, 368375)].
[INFO CTS-0024]  Normalized sink region: [(43.52, 22.3125), (46.7229, 26.3125)].
[INFO CTS-0025]     Width:  3.2029.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2029 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(608520, 323575), (648140, 362775)].
[INFO CTS-0024]  Normalized sink region: [(43.4657, 23.1125), (46.2957, 25.9125)].
[INFO CTS-0025]     Width:  2.8300.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4150 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(612320, 323575), (651840, 362775)].
[INFO CTS-0024]  Normalized sink region: [(43.7371, 23.1125), (46.56, 25.9125)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(566720, 396375), (592560, 454825)].
[INFO CTS-0024]  Normalized sink region: [(40.48, 28.3125), (42.3257, 32.4875)].
[INFO CTS-0025]     Width:  1.8457.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(562540, 393225), (595980, 457975)].
[INFO CTS-0024]  Normalized sink region: [(40.1814, 28.0875), (42.57, 32.7125)].
[INFO CTS-0025]     Width:  2.3886.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3886 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(611560, 393225), (638540, 441175)].
[INFO CTS-0024]  Normalized sink region: [(43.6829, 28.0875), (45.61, 31.5125)].
[INFO CTS-0025]     Width:  1.9271.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(610800, 393225), (635500, 441175)].
[INFO CTS-0024]  Normalized sink region: [(43.6286, 28.0875), (45.3929, 31.5125)].
[INFO CTS-0025]     Width:  1.7643.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(562160, 314825), (597500, 365225)].
[INFO CTS-0024]  Normalized sink region: [(40.1543, 22.4875), (42.6786, 26.0875)].
[INFO CTS-0025]     Width:  2.5243.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5243 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(633220, 387625), (657160, 443625)].
[INFO CTS-0024]  Normalized sink region: [(45.23, 27.6875), (46.94, 31.6875)].
[INFO CTS-0025]     Width:  1.7100.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(544300, 326025), (588760, 376425)].
[INFO CTS-0024]  Normalized sink region: [(38.8786, 23.2875), (42.0543, 26.8875)].
[INFO CTS-0025]     Width:  3.1757.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1757 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(615360, 334775), (652600, 376425)].
[INFO CTS-0024]  Normalized sink region: [(43.9543, 23.9125), (46.6143, 26.8875)].
[INFO CTS-0025]     Width:  2.6600.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6600 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(549620, 382025), (598740, 435575)].
[INFO CTS-0024]  Normalized sink region: [(39.2586, 27.2875), (42.7671, 31.1125)].
[INFO CTS-0025]     Width:  3.5086.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5086 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(615740, 329175), (657540, 376425)].
[INFO CTS-0024]  Normalized sink region: [(43.9814, 23.5125), (46.9671, 26.8875)].
[INFO CTS-0025]     Width:  2.9857.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9857 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(554280, 382025), (602820, 435575)].
[INFO CTS-0024]  Normalized sink region: [(39.5914, 27.2875), (43.0586, 31.1125)].
[INFO CTS-0025]     Width:  3.4671.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4671 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(550480, 385175), (605860, 432425)].
[INFO CTS-0024]  Normalized sink region: [(39.32, 27.5125), (43.2757, 30.8875)].
[INFO CTS-0025]     Width:  3.9557.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9779 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(619260, 329175), (667040, 379575)].
[INFO CTS-0024]  Normalized sink region: [(44.2329, 23.5125), (47.6457, 27.1125)].
[INFO CTS-0025]     Width:  3.4129.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4129 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(619540, 331625), (662860, 376425)].
[INFO CTS-0024]  Normalized sink region: [(44.2529, 23.6875), (47.3471, 26.8875)].
[INFO CTS-0025]     Width:  3.0943.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0943 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(558840, 390775), (606240, 449225)].
[INFO CTS-0024]  Normalized sink region: [(39.9171, 27.9125), (43.3029, 32.0875)].
[INFO CTS-0025]     Width:  3.3857.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3857 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(349960, 313600), (392630, 364000)].
[INFO CTS-0024]  Normalized sink region: [(24.9971, 22.4), (28.045, 26)].
[INFO CTS-0025]     Width:  3.0479.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 3.0479 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 64 sinks, 15 sinks closer to other cluster.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.5239 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5239 X 0.9000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 15 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(386980, 354025), (430680, 401975)].
[INFO CTS-0024]  Normalized sink region: [(27.6414, 25.2875), (30.7629, 28.7125)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1214 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(377480, 362775), (417860, 407575)].
[INFO CTS-0024]  Normalized sink region: [(26.9629, 25.9125), (29.8471, 29.1125)].
[INFO CTS-0025]     Width:  2.8843.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8843 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(339480, 278775), (383560, 306775)].
[INFO CTS-0024]  Normalized sink region: [(24.2486, 19.9125), (27.3971, 21.9125)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(325900, 306775), (381280, 337225)].
[INFO CTS-0024]  Normalized sink region: [(23.2786, 21.9125), (27.2343, 24.0875)].
[INFO CTS-0025]     Width:  3.9557.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9779 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(332640, 312375), (367980, 340375)].
[INFO CTS-0024]  Normalized sink region: [(23.76, 22.3125), (26.2843, 24.3125)].
[INFO CTS-0025]     Width:  2.5243.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2621 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(332260, 314825), (366460, 342825)].
[INFO CTS-0024]  Normalized sink region: [(23.7329, 22.4875), (26.1757, 24.4875)].
[INFO CTS-0025]     Width:  2.4429.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2214 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(376060, 354025), (418900, 424375)].
[INFO CTS-0024]  Normalized sink region: [(26.8614, 25.2875), (29.9214, 30.3125)].
[INFO CTS-0025]     Width:  3.0600.
[INFO CTS-0026]     Height: 5.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0600 X 2.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(381380, 359625), (421940, 421225)].
[INFO CTS-0024]  Normalized sink region: [(27.2414, 25.6875), (30.1386, 30.0875)].
[INFO CTS-0025]     Width:  2.8971.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8971 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(331500, 281225), (378240, 306775)].
[INFO CTS-0024]  Normalized sink region: [(23.6786, 20.0875), (27.0171, 21.9125)].
[INFO CTS-0025]     Width:  3.3386.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6693 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(327800, 284375), (375300, 309225)].
[INFO CTS-0024]  Normalized sink region: [(23.4143, 20.3125), (26.8071, 22.0875)].
[INFO CTS-0025]     Width:  3.3929.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6964 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(377580, 359625), (432960, 393225)].
[INFO CTS-0024]  Normalized sink region: [(26.97, 25.6875), (30.9257, 28.0875)].
[INFO CTS-0025]     Width:  3.9557.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9779 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(381380, 357175), (429920, 390775)].
[INFO CTS-0024]  Normalized sink region: [(27.2414, 25.5125), (30.7086, 27.9125)].
[INFO CTS-0025]     Width:  3.4671.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7336 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(343280, 359625), (369220, 418775)].
[INFO CTS-0024]  Normalized sink region: [(24.52, 25.6875), (26.3729, 29.9125)].
[INFO CTS-0025]     Width:  1.8529.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8529 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(385460, 301175), (437520, 342825)].
[INFO CTS-0024]  Normalized sink region: [(27.5329, 21.5125), (31.2514, 24.4875)].
[INFO CTS-0025]     Width:  3.7186.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8593 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(390020, 301175), (433720, 345975)].
[INFO CTS-0024]  Normalized sink region: [(27.8586, 21.5125), (30.98, 24.7125)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1214 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(394580, 292425), (426980, 334775)].
[INFO CTS-0024]  Normalized sink region: [(28.1843, 20.8875), (30.4986, 23.9125)].
[INFO CTS-0025]     Width:  2.3143.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3143 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(396480, 292425), (432960, 342825)].
[INFO CTS-0024]  Normalized sink region: [(28.32, 20.8875), (30.9257, 24.4875)].
[INFO CTS-0025]     Width:  2.6057.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6057 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(352020, 359625), (375580, 404425)].
[INFO CTS-0024]  Normalized sink region: [(25.1443, 25.6875), (26.8271, 28.8875)].
[INFO CTS-0025]     Width:  1.6829.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(350880, 357175), (373680, 410025)].
[INFO CTS-0024]  Normalized sink region: [(25.0629, 25.5125), (26.6914, 29.2875)].
[INFO CTS-0025]     Width:  1.6286.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(374920, 359625), (410260, 432425)].
[INFO CTS-0024]  Normalized sink region: [(26.78, 25.6875), (29.3043, 30.8875)].
[INFO CTS-0025]     Width:  2.5243.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5243 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(372920, 354025), (413580, 429975)].
[INFO CTS-0024]  Normalized sink region: [(26.6371, 25.2875), (29.5414, 30.7125)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 5.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9043 X 2.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(323140, 303625), (375580, 340375)].
[INFO CTS-0024]  Normalized sink region: [(23.0814, 21.6875), (26.8271, 24.3125)].
[INFO CTS-0025]     Width:  3.7457.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(382140, 357175), (428020, 404425)].
[INFO CTS-0024]  Normalized sink region: [(27.2957, 25.5125), (30.5729, 28.8875)].
[INFO CTS-0025]     Width:  3.2771.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2771 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(340620, 275625), (379380, 309225)].
[INFO CTS-0024]  Normalized sink region: [(24.33, 19.6875), (27.0986, 22.0875)].
[INFO CTS-0025]     Width:  2.7686.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(386220, 281225), (417760, 342825)].
[INFO CTS-0024]  Normalized sink region: [(27.5871, 20.0875), (29.84, 24.4875)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(327040, 348425), (350120, 415625)].
[INFO CTS-0024]  Normalized sink region: [(23.36, 24.8875), (25.0086, 29.6875)].
[INFO CTS-0025]     Width:  1.6486.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6486 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(382140, 278775), (420800, 340375)].
[INFO CTS-0024]  Normalized sink region: [(27.2957, 19.9125), (30.0571, 24.3125)].
[INFO CTS-0025]     Width:  2.7614.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7614 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(329980, 351575), (352020, 426825)].
[INFO CTS-0024]  Normalized sink region: [(23.57, 25.1125), (25.1443, 30.4875)].
[INFO CTS-0025]     Width:  1.5743.
[INFO CTS-0026]     Height: 5.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 2.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(330740, 351575), (351260, 421225)].
[INFO CTS-0024]  Normalized sink region: [(23.6243, 25.1125), (25.09, 30.0875)].
[INFO CTS-0025]     Width:  1.4657.
[INFO CTS-0026]     Height: 4.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 2.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(384700, 275625), (430300, 348425)].
[INFO CTS-0024]  Normalized sink region: [(27.4786, 19.6875), (30.7357, 24.8875)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2571 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(388500, 273175), (431060, 351575)].
[INFO CTS-0024]  Normalized sink region: [(27.75, 19.5125), (30.79, 25.1125)].
[INFO CTS-0025]     Width:  3.0400.
[INFO CTS-0026]     Height: 5.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0400 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(345560, 357175), (369120, 424375)].
[INFO CTS-0024]  Normalized sink region: [(24.6829, 25.5125), (26.3657, 30.3125)].
[INFO CTS-0025]     Width:  1.6829.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(331720, 209650), (388450, 243250)].
[INFO CTS-0024]  Normalized sink region: [(23.6943, 14.975), (27.7464, 17.375)].
[INFO CTS-0025]     Width:  4.0521.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.0261 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.0261 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 30 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0130 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(403700, 219625), (430680, 270025)].
[INFO CTS-0024]  Normalized sink region: [(28.8357, 15.6875), (30.7629, 19.2875)].
[INFO CTS-0025]     Width:  1.9271.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(303000, 222775), (338440, 233975)].
[INFO CTS-0024]  Normalized sink region: [(21.6429, 15.9125), (24.1743, 16.7125)].
[INFO CTS-0025]     Width:  2.5314.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2657 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(281440, 177975), (334540, 219625)].
[INFO CTS-0024]  Normalized sink region: [(20.1029, 12.7125), (23.8957, 15.6875)].
[INFO CTS-0025]     Width:  3.7929.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8964 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(303380, 169225), (348600, 211575)].
[INFO CTS-0024]  Normalized sink region: [(21.67, 12.0875), (24.9, 15.1125)].
[INFO CTS-0025]     Width:  3.2300.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6150 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(294360, 172375), (345940, 219625)].
[INFO CTS-0024]  Normalized sink region: [(21.0257, 12.3125), (24.71, 15.6875)].
[INFO CTS-0025]     Width:  3.6843.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8421 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(292460, 177975), (348980, 219625)].
[INFO CTS-0024]  Normalized sink region: [(20.89, 12.7125), (24.9271, 15.6875)].
[INFO CTS-0025]     Width:  4.0371.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0186 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(362760, 228375), (405320, 256375)].
[INFO CTS-0024]  Normalized sink region: [(25.9114, 16.3125), (28.9514, 18.3125)].
[INFO CTS-0025]     Width:  3.0400.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(364940, 225225), (408360, 258825)].
[INFO CTS-0024]  Normalized sink region: [(26.0671, 16.0875), (29.1686, 18.4875)].
[INFO CTS-0025]     Width:  3.1014.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5507 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(269280, 183575), (340240, 222775)].
[INFO CTS-0024]  Normalized sink region: [(19.2343, 13.1125), (24.3029, 15.9125)].
[INFO CTS-0025]     Width:  5.0686.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.5343 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(271460, 183575), (333780, 217175)].
[INFO CTS-0024]  Normalized sink region: [(19.39, 13.1125), (23.8414, 15.5125)].
[INFO CTS-0025]     Width:  4.4514.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(404940, 219625), (437900, 264425)].
[INFO CTS-0024]  Normalized sink region: [(28.9243, 15.6875), (31.2786, 18.8875)].
[INFO CTS-0025]     Width:  2.3543.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3543 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(406460, 217175), (436760, 261975)].
[INFO CTS-0024]  Normalized sink region: [(29.0329, 15.5125), (31.1971, 18.7125)].
[INFO CTS-0025]     Width:  2.1643.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1643 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(301960, 242025), (347180, 284375)].
[INFO CTS-0024]  Normalized sink region: [(21.5686, 17.2875), (24.7986, 20.3125)].
[INFO CTS-0025]     Width:  3.2300.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6150 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(363520, 191625), (424220, 214025)].
[INFO CTS-0024]  Normalized sink region: [(25.9657, 13.6875), (30.3014, 15.2875)].
[INFO CTS-0025]     Width:  4.3357.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1679 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(367220, 194775), (420420, 211575)].
[INFO CTS-0024]  Normalized sink region: [(26.23, 13.9125), (30.03, 15.1125)].
[INFO CTS-0025]     Width:  3.8000.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(371400, 183575), (424700, 214025)].
[INFO CTS-0024]  Normalized sink region: [(26.5286, 13.1125), (30.3357, 15.2875)].
[INFO CTS-0025]     Width:  3.8071.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9036 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(374820, 186025), (426880, 217175)].
[INFO CTS-0024]  Normalized sink region: [(26.7729, 13.2875), (30.4914, 15.5125)].
[INFO CTS-0025]     Width:  3.7186.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8593 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(308320, 239575), (342520, 286825)].
[INFO CTS-0024]  Normalized sink region: [(22.0229, 17.1125), (24.4657, 20.4875)].
[INFO CTS-0025]     Width:  2.4429.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4429 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(308320, 236425), (341380, 292425)].
[INFO CTS-0024]  Normalized sink region: [(22.0229, 16.8875), (24.3843, 20.8875)].
[INFO CTS-0025]     Width:  2.3614.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3614 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(367220, 236425), (397720, 270025)].
[INFO CTS-0024]  Normalized sink region: [(26.23, 16.8875), (28.4086, 19.2875)].
[INFO CTS-0025]     Width:  2.1786.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1786 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(365420, 233975), (400000, 270025)].
[INFO CTS-0024]  Normalized sink region: [(26.1014, 16.7125), (28.5714, 19.2875)].
[INFO CTS-0025]     Width:  2.4700.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4700 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(302620, 172375), (342140, 211575)].
[INFO CTS-0024]  Normalized sink region: [(21.6157, 12.3125), (24.4386, 15.1125)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(397720, 222775), (425740, 267575)].
[INFO CTS-0024]  Normalized sink region: [(28.4086, 15.9125), (30.41, 19.1125)].
[INFO CTS-0025]     Width:  2.0014.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0014 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(280200, 180425), (330360, 217175)].
[INFO CTS-0024]  Normalized sink region: [(20.0143, 12.8875), (23.5971, 15.5125)].
[INFO CTS-0025]     Width:  3.5829.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(358580, 166775), (403320, 202825)].
[INFO CTS-0024]  Normalized sink region: [(25.6129, 11.9125), (28.8086, 14.4875)].
[INFO CTS-0025]     Width:  3.1957.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5979 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(288180, 239575), (353540, 273175)].
[INFO CTS-0024]  Normalized sink region: [(20.5843, 17.1125), (25.2529, 19.5125)].
[INFO CTS-0025]     Width:  4.6686.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3343 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(352400, 163625), (406080, 205975)].
[INFO CTS-0024]  Normalized sink region: [(25.1714, 11.6875), (29.0057, 14.7125)].
[INFO CTS-0025]     Width:  3.8343.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9171 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(288560, 239575), (358480, 278775)].
[INFO CTS-0024]  Normalized sink region: [(20.6114, 17.1125), (25.6057, 19.9125)].
[INFO CTS-0025]     Width:  4.9943.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4971 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(287040, 236425), (359620, 284375)].
[INFO CTS-0024]  Normalized sink region: [(20.5029, 16.8875), (25.6871, 20.3125)].
[INFO CTS-0025]     Width:  5.1843.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.5921 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(359340, 169225), (412060, 202825)].
[INFO CTS-0024]  Normalized sink region: [(25.6671, 12.0875), (29.4329, 14.4875)].
[INFO CTS-0025]     Width:  3.7657.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8829 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(358100, 169225), (417380, 208425)].
[INFO CTS-0024]  Normalized sink region: [(25.5786, 12.0875), (29.8129, 14.8875)].
[INFO CTS-0025]     Width:  4.2343.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1171 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(300720, 245175), (348600, 278775)].
[INFO CTS-0024]  Normalized sink region: [(21.48, 17.5125), (24.9, 19.9125)].
[INFO CTS-0025]     Width:  3.4200.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(171470, 237650), (242530, 291200)].
[INFO CTS-0024]  Normalized sink region: [(12.2479, 16.975), (17.3236, 20.8)].
[INFO CTS-0025]     Width:  5.0757.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.5379 X 3.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.5379 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2689 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 14 sinks, 4 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(246480, 250775), (276880, 278775)].
[INFO CTS-0024]  Normalized sink region: [(17.6057, 17.9125), (19.7771, 19.9125)].
[INFO CTS-0025]     Width:  2.1714.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0857 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(217880, 222775), (250180, 245175)].
[INFO CTS-0024]  Normalized sink region: [(15.5629, 15.9125), (17.87, 17.5125)].
[INFO CTS-0025]     Width:  2.3071.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1536 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(249040, 197225), (271840, 239575)].
[INFO CTS-0024]  Normalized sink region: [(17.7886, 14.0875), (19.4171, 17.1125)].
[INFO CTS-0025]     Width:  1.6286.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(149580, 211575), (179880, 258825)].
[INFO CTS-0024]  Normalized sink region: [(10.6843, 15.1125), (12.8486, 18.4875)].
[INFO CTS-0025]     Width:  2.1643.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1643 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(156320, 205975), (184440, 247625)].
[INFO CTS-0024]  Normalized sink region: [(11.1657, 14.7125), (13.1743, 17.6875)].
[INFO CTS-0025]     Width:  2.0086.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(158980, 200375), (183680, 250775)].
[INFO CTS-0024]  Normalized sink region: [(11.3557, 14.3125), (13.12, 17.9125)].
[INFO CTS-0025]     Width:  1.7643.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(180740, 256375), (217980, 289975)].
[INFO CTS-0024]  Normalized sink region: [(12.91, 18.3125), (15.57, 20.7125)].
[INFO CTS-0025]     Width:  2.6600.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3300 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(184060, 258825), (222060, 286825)].
[INFO CTS-0024]  Normalized sink region: [(13.1471, 18.4875), (15.8614, 20.4875)].
[INFO CTS-0025]     Width:  2.7143.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3571 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(235360, 189175), (261200, 247625)].
[INFO CTS-0024]  Normalized sink region: [(16.8114, 13.5125), (18.6571, 17.6875)].
[INFO CTS-0025]     Width:  1.8457.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(236120, 186025), (260440, 242025)].
[INFO CTS-0024]  Normalized sink region: [(16.8657, 13.2875), (18.6029, 17.2875)].
[INFO CTS-0025]     Width:  1.7371.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(245240, 250775), (280960, 292425)].
[INFO CTS-0024]  Normalized sink region: [(17.5171, 17.9125), (20.0686, 20.8875)].
[INFO CTS-0025]     Width:  2.5514.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5514 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(243820, 253225), (284380, 289975)].
[INFO CTS-0024]  Normalized sink region: [(17.4157, 18.0875), (20.3129, 20.7125)].
[INFO CTS-0025]     Width:  2.8971.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4486 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(204580, 177975), (231940, 245175)].
[INFO CTS-0024]  Normalized sink region: [(14.6129, 12.7125), (16.5671, 17.5125)].
[INFO CTS-0025]     Width:  1.9543.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9543 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(233460, 286825), (261580, 320425)].
[INFO CTS-0024]  Normalized sink region: [(16.6757, 20.4875), (18.6843, 22.8875)].
[INFO CTS-0025]     Width:  2.0086.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(233460, 289975), (264620, 323575)].
[INFO CTS-0024]  Normalized sink region: [(16.6757, 20.7125), (18.9014, 23.1125)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(219880, 289975), (245340, 326025)].
[INFO CTS-0024]  Normalized sink region: [(15.7057, 20.7125), (17.5243, 23.2875)].
[INFO CTS-0025]     Width:  1.8186.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(222820, 286825), (249420, 323575)].
[INFO CTS-0024]  Normalized sink region: [(15.9157, 20.4875), (17.8157, 23.1125)].
[INFO CTS-0025]     Width:  1.9000.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(203820, 194775), (229660, 239575)].
[INFO CTS-0024]  Normalized sink region: [(14.5586, 13.9125), (16.4043, 17.1125)].
[INFO CTS-0025]     Width:  1.8457.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(206480, 189175), (232700, 236425)].
[INFO CTS-0024]  Normalized sink region: [(14.7486, 13.5125), (16.6214, 16.8875)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(183680, 247625), (222820, 278775)].
[INFO CTS-0024]  Normalized sink region: [(13.12, 17.6875), (15.9157, 19.9125)].
[INFO CTS-0025]     Width:  2.7957.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3979 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(177700, 250775), (216740, 278775)].
[INFO CTS-0024]  Normalized sink region: [(12.6929, 17.9125), (15.4814, 19.9125)].
[INFO CTS-0025]     Width:  2.7886.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3943 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(152520, 214025), (175700, 253225)].
[INFO CTS-0024]  Normalized sink region: [(10.8943, 15.2875), (12.55, 18.0875)].
[INFO CTS-0025]     Width:  1.6557.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(240680, 247625), (272980, 278775)].
[INFO CTS-0024]  Normalized sink region: [(17.1914, 17.6875), (19.4986, 19.9125)].
[INFO CTS-0025]     Width:  2.3071.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1536 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(244860, 194775), (267280, 242025)].
[INFO CTS-0024]  Normalized sink region: [(17.49, 13.9125), (19.0914, 17.2875)].
[INFO CTS-0025]     Width:  1.6014.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6014 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(172660, 292425), (209520, 317975)].
[INFO CTS-0024]  Normalized sink region: [(12.3329, 20.8875), (14.9657, 22.7125)].
[INFO CTS-0025]     Width:  2.6329.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3164 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(182260, 186025), (199260, 236425)].
[INFO CTS-0024]  Normalized sink region: [(13.0186, 13.2875), (14.2329, 16.8875)].
[INFO CTS-0025]     Width:  1.2143.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2143 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(174660, 289975), (203920, 317975)].
[INFO CTS-0024]  Normalized sink region: [(12.4757, 20.7125), (14.5657, 22.7125)].
[INFO CTS-0025]     Width:  2.0900.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0450 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(176080, 177975), (196980, 245175)].
[INFO CTS-0024]  Normalized sink region: [(12.5771, 12.7125), (14.07, 17.5125)].
[INFO CTS-0025]     Width:  1.4929.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(178080, 174825), (201920, 242025)].
[INFO CTS-0024]  Normalized sink region: [(12.72, 12.4875), (14.4229, 17.2875)].
[INFO CTS-0025]     Width:  1.7029.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7029 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(179220, 289975), (216460, 329175)].
[INFO CTS-0024]  Normalized sink region: [(12.8014, 20.7125), (15.4614, 23.5125)].
[INFO CTS-0025]     Width:  2.6600.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6600 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(180260, 292425), (214840, 326025)].
[INFO CTS-0024]  Normalized sink region: [(12.8757, 20.8875), (15.3457, 23.2875)].
[INFO CTS-0025]     Width:  2.4700.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2350 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(201540, 174825), (226340, 242025)].
[INFO CTS-0024]  Normalized sink region: [(14.3957, 12.4875), (16.1671, 17.2875)].
[INFO CTS-0025]     Width:  1.7714.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7714 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(278520, 562450), (333730, 590450)].
[INFO CTS-0024]  Normalized sink region: [(19.8943, 40.175), (23.8379, 42.175)].
[INFO CTS-0025]     Width:  3.9436.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.9718 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 64 sinks, 2 sinks closer to other cluster.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.9718 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 26 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9859 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 12 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(320100, 583625), (336820, 631575)].
[INFO CTS-0024]  Normalized sink region: [(22.8643, 41.6875), (24.0586, 45.1125)].
[INFO CTS-0025]     Width:  1.1943.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1943 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(267660, 516425), (302720, 575575)].
[INFO CTS-0024]  Normalized sink region: [(19.1186, 36.8875), (21.6229, 41.1125)].
[INFO CTS-0025]     Width:  2.5043.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5043 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(253220, 502775), (306040, 561225)].
[INFO CTS-0024]  Normalized sink region: [(18.0871, 35.9125), (21.86, 40.0875)].
[INFO CTS-0025]     Width:  3.7729.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7729 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(244860, 522025), (308320, 566825)].
[INFO CTS-0024]  Normalized sink region: [(17.49, 37.2875), (22.0229, 40.4875)].
[INFO CTS-0025]     Width:  4.5329.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2664 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(252840, 527625), (297400, 572425)].
[INFO CTS-0024]  Normalized sink region: [(18.06, 37.6875), (21.2429, 40.8875)].
[INFO CTS-0025]     Width:  3.1829.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1829 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(250180, 525175), (298160, 575575)].
[INFO CTS-0024]  Normalized sink region: [(17.87, 37.5125), (21.2971, 41.1125)].
[INFO CTS-0025]     Width:  3.4271.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4271 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(296540, 583625), (321620, 650825)].
[INFO CTS-0024]  Normalized sink region: [(21.1814, 41.6875), (22.9729, 46.4875)].
[INFO CTS-0025]     Width:  1.7914.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(299580, 586775), (322760, 650825)].
[INFO CTS-0024]  Normalized sink region: [(21.3986, 41.9125), (23.0543, 46.4875)].
[INFO CTS-0025]     Width:  1.6557.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(246000, 499625), (309080, 575575)].
[INFO CTS-0024]  Normalized sink region: [(17.5714, 35.6875), (22.0771, 41.1125)].
[INFO CTS-0025]     Width:  4.5057.
[INFO CTS-0026]     Height: 5.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.5057 X 2.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(248760, 502775), (307560, 578025)].
[INFO CTS-0024]  Normalized sink region: [(17.7686, 35.9125), (21.9686, 41.2875)].
[INFO CTS-0025]     Width:  4.2000.
[INFO CTS-0026]     Height: 5.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.2000 X 2.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(333400, 578025), (347840, 639625)].
[INFO CTS-0024]  Normalized sink region: [(23.8143, 41.2875), (24.8457, 45.6875)].
[INFO CTS-0025]     Width:  1.0314.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0314 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(333500, 575575), (347840, 639625)].
[INFO CTS-0024]  Normalized sink region: [(23.8214, 41.1125), (24.8457, 45.6875)].
[INFO CTS-0025]     Width:  1.0243.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0243 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(255220, 586775), (294640, 659575)].
[INFO CTS-0024]  Normalized sink region: [(18.23, 41.9125), (21.0457, 47.1125)].
[INFO CTS-0025]     Width:  2.8157.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8157 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(311460, 499625), (340620, 558775)].
[INFO CTS-0024]  Normalized sink region: [(22.2471, 35.6875), (24.33, 39.9125)].
[INFO CTS-0025]     Width:  2.0829.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0829 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(315540, 502775), (339100, 555625)].
[INFO CTS-0024]  Normalized sink region: [(22.5386, 35.9125), (24.2214, 39.6875)].
[INFO CTS-0025]     Width:  1.6829.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(314400, 491575), (333880, 561225)].
[INFO CTS-0024]  Normalized sink region: [(22.4571, 35.1125), (23.8486, 40.0875)].
[INFO CTS-0025]     Width:  1.3914.
[INFO CTS-0026]     Height: 4.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3914 X 2.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(317820, 494025), (339860, 561225)].
[INFO CTS-0024]  Normalized sink region: [(22.7014, 35.2875), (24.2757, 40.0875)].
[INFO CTS-0025]     Width:  1.5743.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(267280, 592375), (288180, 653975)].
[INFO CTS-0024]  Normalized sink region: [(19.0914, 42.3125), (20.5843, 46.7125)].
[INFO CTS-0025]     Width:  1.4929.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(264240, 589225), (296540, 653975)].
[INFO CTS-0024]  Normalized sink region: [(18.8743, 42.0875), (21.1814, 46.7125)].
[INFO CTS-0025]     Width:  2.3071.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3071 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(297680, 589225), (314780, 642775)].
[INFO CTS-0024]  Normalized sink region: [(21.2629, 42.0875), (22.4843, 45.9125)].
[INFO CTS-0025]     Width:  1.2214.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2214 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(295500, 592375), (317060, 637175)].
[INFO CTS-0024]  Normalized sink region: [(21.1071, 42.3125), (22.6471, 45.5125)].
[INFO CTS-0025]     Width:  1.5400.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5400 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(243060, 519575), (298820, 566825)].
[INFO CTS-0024]  Normalized sink region: [(17.3614, 37.1125), (21.3443, 40.4875)].
[INFO CTS-0025]     Width:  3.9829.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9914 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(320100, 581175), (334160, 634025)].
[INFO CTS-0024]  Normalized sink region: [(22.8643, 41.5125), (23.8686, 45.2875)].
[INFO CTS-0025]     Width:  1.0043.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0043 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(253600, 499625), (304520, 564375)].
[INFO CTS-0024]  Normalized sink region: [(18.1143, 35.6875), (21.7514, 40.3125)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6371 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(261200, 485975), (314400, 553175)].
[INFO CTS-0024]  Normalized sink region: [(18.6571, 34.7125), (22.4571, 39.5125)].
[INFO CTS-0025]     Width:  3.8000.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8000 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(250560, 583625), (280200, 639625)].
[INFO CTS-0024]  Normalized sink region: [(17.8971, 41.6875), (20.0143, 45.6875)].
[INFO CTS-0025]     Width:  2.1171.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1171 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(262060, 482825), (312600, 550025)].
[INFO CTS-0024]  Normalized sink region: [(18.7186, 34.4875), (22.3286, 39.2875)].
[INFO CTS-0025]     Width:  3.6100.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6100 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(252560, 589225), (288940, 645225)].
[INFO CTS-0024]  Normalized sink region: [(18.04, 42.0875), (20.6386, 46.0875)].
[INFO CTS-0025]     Width:  2.5986.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5986 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(251320, 586775), (285520, 648375)].
[INFO CTS-0024]  Normalized sink region: [(17.9514, 41.9125), (20.3943, 46.3125)].
[INFO CTS-0025]     Width:  2.4429.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4429 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(268420, 477225), (321240, 550025)].
[INFO CTS-0024]  Normalized sink region: [(19.1729, 34.0875), (22.9457, 39.2875)].
[INFO CTS-0025]     Width:  3.7729.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7729 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(271460, 480375), (323520, 553175)].
[INFO CTS-0024]  Normalized sink region: [(19.39, 34.3125), (23.1086, 39.5125)].
[INFO CTS-0025]     Width:  3.7186.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7186 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(259300, 583625), (287040, 656425)].
[INFO CTS-0024]  Normalized sink region: [(18.5214, 41.6875), (20.5029, 46.8875)].
[INFO CTS-0025]     Width:  1.9814.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9814 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(151980, 590450), (229610, 612850)].
[INFO CTS-0024]  Normalized sink region: [(10.8557, 42.175), (16.4007, 43.775)].
[INFO CTS-0025]     Width:  5.5450.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.7725 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.7725 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 38 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3862 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 13 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(216360, 530775), (234600, 597975)].
[INFO CTS-0024]  Normalized sink region: [(15.4543, 37.9125), (16.7571, 42.7125)].
[INFO CTS-0025]     Width:  1.3029.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3029 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(196980, 544425), (213320, 594825)].
[INFO CTS-0024]  Normalized sink region: [(14.07, 38.8875), (15.2371, 42.4875)].
[INFO CTS-0025]     Width:  1.1671.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1671 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(136940, 606025), (151760, 665175)].
[INFO CTS-0024]  Normalized sink region: [(9.78143, 43.2875), (10.84, 47.5125)].
[INFO CTS-0025]     Width:  1.0586.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0586 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(164300, 611625), (189000, 665175)].
[INFO CTS-0024]  Normalized sink region: [(11.7357, 43.6875), (13.5, 47.5125)].
[INFO CTS-0025]     Width:  1.7643.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(161260, 609175), (191760, 653975)].
[INFO CTS-0024]  Normalized sink region: [(11.5186, 43.5125), (13.6971, 46.7125)].
[INFO CTS-0025]     Width:  2.1786.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1786 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(158980, 611625), (190620, 653975)].
[INFO CTS-0024]  Normalized sink region: [(11.3557, 43.6875), (13.6157, 46.7125)].
[INFO CTS-0025]     Width:  2.2600.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2600 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(184440, 525175), (206960, 589225)].
[INFO CTS-0024]  Normalized sink region: [(13.1743, 37.5125), (14.7829, 42.0875)].
[INFO CTS-0025]     Width:  1.6086.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6086 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(188240, 525175), (211420, 592375)].
[INFO CTS-0024]  Normalized sink region: [(13.4457, 37.5125), (15.1014, 42.3125)].
[INFO CTS-0025]     Width:  1.6557.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(131240, 611625), (157180, 650825)].
[INFO CTS-0024]  Normalized sink region: [(9.37429, 43.6875), (11.2271, 46.4875)].
[INFO CTS-0025]     Width:  1.8529.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8529 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(132100, 609175), (157460, 653975)].
[INFO CTS-0024]  Normalized sink region: [(9.43571, 43.5125), (11.2471, 46.7125)].
[INFO CTS-0025]     Width:  1.8114.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8114 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(215980, 538825), (240680, 594825)].
[INFO CTS-0024]  Normalized sink region: [(15.4271, 38.4875), (17.1914, 42.4875)].
[INFO CTS-0025]     Width:  1.7643.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(214460, 541975), (240300, 597975)].
[INFO CTS-0024]  Normalized sink region: [(15.3186, 38.7125), (17.1643, 42.7125)].
[INFO CTS-0025]     Width:  1.8457.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(133140, 544425), (173420, 597975)].
[INFO CTS-0024]  Normalized sink region: [(9.51, 38.8875), (12.3871, 42.7125)].
[INFO CTS-0025]     Width:  2.8771.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8771 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(223200, 603575), (244860, 656425)].
[INFO CTS-0024]  Normalized sink region: [(15.9429, 43.1125), (17.49, 46.8875)].
[INFO CTS-0025]     Width:  1.5471.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(219400, 606025), (248280, 659575)].
[INFO CTS-0024]  Normalized sink region: [(15.6714, 43.2875), (17.7343, 47.1125)].
[INFO CTS-0025]     Width:  2.0629.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0629 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(225480, 611625), (246380, 670775)].
[INFO CTS-0024]  Normalized sink region: [(16.1057, 43.6875), (17.5986, 47.9125)].
[INFO CTS-0025]     Width:  1.4929.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(224720, 611625), (246100, 670775)].
[INFO CTS-0024]  Normalized sink region: [(16.0514, 43.6875), (17.5786, 47.9125)].
[INFO CTS-0025]     Width:  1.5271.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5271 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(138460, 536375), (171620, 589225)].
[INFO CTS-0024]  Normalized sink region: [(9.89, 38.3125), (12.2586, 42.0875)].
[INFO CTS-0025]     Width:  2.3686.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3686 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(136940, 538825), (174180, 592375)].
[INFO CTS-0024]  Normalized sink region: [(9.78143, 38.4875), (12.4414, 42.3125)].
[INFO CTS-0025]     Width:  2.6600.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6600 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(180740, 536375), (197840, 586775)].
[INFO CTS-0024]  Normalized sink region: [(12.91, 38.3125), (14.1314, 41.9125)].
[INFO CTS-0025]     Width:  1.2214.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2214 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(181020, 533225), (197740, 589225)].
[INFO CTS-0024]  Normalized sink region: [(12.93, 38.0875), (14.1243, 42.0875)].
[INFO CTS-0025]     Width:  1.1943.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1943 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(160980, 614775), (185960, 665175)].
[INFO CTS-0024]  Normalized sink region: [(11.4986, 43.9125), (13.2829, 47.5125)].
[INFO CTS-0025]     Width:  1.7843.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7843 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(215700, 530775), (232700, 594825)].
[INFO CTS-0024]  Normalized sink region: [(15.4071, 37.9125), (16.6214, 42.4875)].
[INFO CTS-0025]     Width:  1.2143.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2143 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(132480, 603575), (156320, 665175)].
[INFO CTS-0024]  Normalized sink region: [(9.46286, 43.1125), (11.1657, 47.5125)].
[INFO CTS-0025]     Width:  1.7029.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7029 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(192140, 611625), (214840, 659575)].
[INFO CTS-0024]  Normalized sink region: [(13.7243, 43.6875), (15.3457, 47.1125)].
[INFO CTS-0025]     Width:  1.6214.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6214 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(124500, 550025), (162020, 589225)].
[INFO CTS-0024]  Normalized sink region: [(8.89286, 39.2875), (11.5729, 42.0875)].
[INFO CTS-0025]     Width:  2.6800.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6800 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(195460, 611625), (213420, 662025)].
[INFO CTS-0024]  Normalized sink region: [(13.9614, 43.6875), (15.2443, 47.2875)].
[INFO CTS-0025]     Width:  1.2829.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2829 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(125160, 544425), (168860, 592375)].
[INFO CTS-0024]  Normalized sink region: [(8.94, 38.8875), (12.0614, 42.3125)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1214 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(126020, 547575), (174560, 589225)].
[INFO CTS-0024]  Normalized sink region: [(9.00143, 39.1125), (12.4686, 42.0875)].
[INFO CTS-0025]     Width:  3.4671.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7336 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(194800, 609175), (221680, 673225)].
[INFO CTS-0024]  Normalized sink region: [(13.9143, 43.5125), (15.8343, 48.0875)].
[INFO CTS-0025]     Width:  1.9200.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9200 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(195560, 609175), (219780, 673225)].
[INFO CTS-0024]  Normalized sink region: [(13.9686, 43.5125), (15.6986, 48.0875)].
[INFO CTS-0025]     Width:  1.7300.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7300 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(130200, 541975), (174560, 597975)].
[INFO CTS-0024]  Normalized sink region: [(9.3, 38.7125), (12.4686, 42.7125)].
[INFO CTS-0025]     Width:  3.1686.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1686 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(466240, 288050), (519170, 332850)].
[INFO CTS-0024]  Normalized sink region: [(33.3029, 20.575), (37.0836, 23.775)].
[INFO CTS-0025]     Width:  3.7807.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.8904 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.8904 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9452 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 20 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(514660, 222775), (529100, 289975)].
[INFO CTS-0024]  Normalized sink region: [(36.7614, 15.9125), (37.7929, 20.7125)].
[INFO CTS-0025]     Width:  1.0314.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0314 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(487300, 320425), (500600, 370825)].
[INFO CTS-0024]  Normalized sink region: [(34.8071, 22.8875), (35.7571, 26.4875)].
[INFO CTS-0025]     Width:  0.9500.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9500 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(442080, 309225), (486920, 337225)].
[INFO CTS-0024]  Normalized sink region: [(31.5771, 22.0875), (34.78, 24.0875)].
[INFO CTS-0025]     Width:  3.2029.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6014 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(445120, 337225), (480460, 379575)].
[INFO CTS-0024]  Normalized sink region: [(31.7943, 24.0875), (34.3186, 27.1125)].
[INFO CTS-0025]     Width:  2.5243.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5243 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(437140, 345975), (478560, 370825)].
[INFO CTS-0024]  Normalized sink region: [(31.2243, 24.7125), (34.1829, 26.4875)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4793 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(436380, 345975), (477040, 373975)].
[INFO CTS-0024]  Normalized sink region: [(31.17, 24.7125), (34.0743, 26.7125)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4521 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(484640, 239575), (510200, 295575)].
[INFO CTS-0024]  Normalized sink region: [(34.6171, 17.1125), (36.4429, 21.1125)].
[INFO CTS-0025]     Width:  1.8257.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8257 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(489580, 242025), (510580, 295575)].
[INFO CTS-0024]  Normalized sink region: [(34.97, 17.2875), (36.47, 21.1125)].
[INFO CTS-0025]     Width:  1.5000.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5000 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(438000, 301175), (473620, 337225)].
[INFO CTS-0024]  Normalized sink region: [(31.2857, 21.5125), (33.83, 24.0875)].
[INFO CTS-0025]     Width:  2.5443.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5443 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(438000, 298025), (478560, 340375)].
[INFO CTS-0024]  Normalized sink region: [(31.2857, 21.2875), (34.1829, 24.3125)].
[INFO CTS-0025]     Width:  2.8971.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8971 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(515040, 233975), (535560, 298025)].
[INFO CTS-0024]  Normalized sink region: [(36.7886, 16.7125), (38.2543, 21.2875)].
[INFO CTS-0025]     Width:  1.4657.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(515040, 236425), (534800, 301175)].
[INFO CTS-0024]  Normalized sink region: [(36.7886, 16.8875), (38.2, 21.5125)].
[INFO CTS-0025]     Width:  1.4114.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(447120, 225225), (480460, 292425)].
[INFO CTS-0024]  Normalized sink region: [(31.9371, 16.0875), (34.3186, 20.8875)].
[INFO CTS-0025]     Width:  2.3814.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3814 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(516560, 314825), (537460, 376425)].
[INFO CTS-0024]  Normalized sink region: [(36.8971, 22.4875), (38.39, 26.8875)].
[INFO CTS-0025]     Width:  1.4929.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(514660, 314825), (531760, 379575)].
[INFO CTS-0024]  Normalized sink region: [(36.7614, 22.4875), (37.9829, 27.1125)].
[INFO CTS-0025]     Width:  1.2214.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2214 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(518080, 309225), (535560, 387625)].
[INFO CTS-0024]  Normalized sink region: [(37.0057, 22.0875), (38.2543, 27.6875)].
[INFO CTS-0025]     Width:  1.2486.
[INFO CTS-0026]     Height: 5.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2486 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(521120, 314825), (539360, 390775)].
[INFO CTS-0024]  Normalized sink region: [(37.2229, 22.4875), (38.5257, 27.9125)].
[INFO CTS-0025]     Width:  1.3029.
[INFO CTS-0026]     Height: 5.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3029 X 2.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(457280, 214025), (476000, 286825)].
[INFO CTS-0024]  Normalized sink region: [(32.6629, 15.2875), (34, 20.4875)].
[INFO CTS-0025]     Width:  1.3371.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3371 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(456900, 214025), (481600, 289975)].
[INFO CTS-0024]  Normalized sink region: [(32.6357, 15.2875), (34.4, 20.7125)].
[INFO CTS-0025]     Width:  1.7643.
[INFO CTS-0026]     Height: 5.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 2.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(485780, 222775), (510480, 289975)].
[INFO CTS-0024]  Normalized sink region: [(34.6986, 15.9125), (36.4629, 20.7125)].
[INFO CTS-0025]     Width:  1.7643.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(485780, 228375), (507540, 286825)].
[INFO CTS-0024]  Normalized sink region: [(34.6986, 16.3125), (36.2529, 20.4875)].
[INFO CTS-0025]     Width:  1.5543.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5543 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(442940, 340375), (474100, 379575)].
[INFO CTS-0024]  Normalized sink region: [(31.6386, 24.3125), (33.8643, 27.1125)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(511240, 219625), (526440, 292425)].
[INFO CTS-0024]  Normalized sink region: [(36.5171, 15.6875), (37.6029, 20.8875)].
[INFO CTS-0025]     Width:  1.0857.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0857 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(444360, 309225), (481980, 340375)].
[INFO CTS-0024]  Normalized sink region: [(31.74, 22.0875), (34.4271, 24.3125)].
[INFO CTS-0025]     Width:  2.6871.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3436 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(482460, 314825), (514280, 379575)].
[INFO CTS-0024]  Normalized sink region: [(34.4614, 22.4875), (36.7343, 27.1125)].
[INFO CTS-0025]     Width:  2.2729.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2729 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(443600, 236425), (474860, 289975)].
[INFO CTS-0024]  Normalized sink region: [(31.6857, 16.8875), (33.9186, 20.7125)].
[INFO CTS-0025]     Width:  2.2329.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2329 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(482080, 320425), (514280, 385175)].
[INFO CTS-0024]  Normalized sink region: [(34.4343, 22.8875), (36.7343, 27.5125)].
[INFO CTS-0025]     Width:  2.3000.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3000 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(441800, 233975), (478180, 286825)].
[INFO CTS-0024]  Normalized sink region: [(31.5571, 16.7125), (34.1557, 20.4875)].
[INFO CTS-0025]     Width:  2.5986.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5986 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(440280, 236425), (479420, 286825)].
[INFO CTS-0024]  Normalized sink region: [(31.4486, 16.8875), (34.2443, 20.4875)].
[INFO CTS-0025]     Width:  2.7957.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7957 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(488540, 317975), (512760, 390775)].
[INFO CTS-0024]  Normalized sink region: [(34.8957, 22.7125), (36.6257, 27.9125)].
[INFO CTS-0025]     Width:  1.7300.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7300 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(488820, 312375), (515420, 387625)].
[INFO CTS-0024]  Normalized sink region: [(34.9157, 22.3125), (36.8157, 27.6875)].
[INFO CTS-0025]     Width:  1.9000.
[INFO CTS-0026]     Height: 5.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 2.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(445120, 225225), (478180, 289975)].
[INFO CTS-0024]  Normalized sink region: [(31.7943, 16.0875), (34.1557, 20.7125)].
[INFO CTS-0025]     Width:  2.3614.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3614 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(495880, 599200), (526010, 640850)].
[INFO CTS-0024]  Normalized sink region: [(35.42, 42.8), (37.5721, 45.775)].
[INFO CTS-0025]     Width:  2.1521.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 2.1521 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.0761 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 33 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0761 X 0.7438
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(467160, 622825), (510860, 665175)].
[INFO CTS-0024]  Normalized sink region: [(33.3686, 44.4875), (36.49, 47.5125)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5607 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(486160, 566825), (507160, 614775)].
[INFO CTS-0024]  Normalized sink region: [(34.7257, 40.4875), (36.2257, 43.9125)].
[INFO CTS-0025]     Width:  1.5000.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5000 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(525680, 553175), (557220, 603575)].
[INFO CTS-0024]  Normalized sink region: [(37.5486, 39.5125), (39.8014, 43.1125)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(519980, 575575), (574320, 617225)].
[INFO CTS-0024]  Normalized sink region: [(37.1414, 41.1125), (41.0229, 44.0875)].
[INFO CTS-0025]     Width:  3.8814.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9407 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(511720, 566825), (565200, 620375)].
[INFO CTS-0024]  Normalized sink region: [(36.5514, 40.4875), (40.3714, 44.3125)].
[INFO CTS-0025]     Width:  3.8200.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8200 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(514380, 564375), (562160, 617225)].
[INFO CTS-0024]  Normalized sink region: [(36.7414, 40.3125), (40.1543, 44.0875)].
[INFO CTS-0025]     Width:  3.4129.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4129 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(444740, 620375), (499840, 670775)].
[INFO CTS-0024]  Normalized sink region: [(31.7671, 44.3125), (35.7029, 47.9125)].
[INFO CTS-0025]     Width:  3.9357.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9679 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(449400, 622825), (498320, 670775)].
[INFO CTS-0024]  Normalized sink region: [(32.1, 44.4875), (35.5943, 47.9125)].
[INFO CTS-0025]     Width:  3.4943.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7471 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(526440, 566825), (550480, 614775)].
[INFO CTS-0024]  Normalized sink region: [(37.6029, 40.4875), (39.32, 43.9125)].
[INFO CTS-0025]     Width:  1.7171.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7171 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(520360, 561225), (550760, 609175)].
[INFO CTS-0024]  Normalized sink region: [(37.1686, 40.0875), (39.34, 43.5125)].
[INFO CTS-0025]     Width:  2.1714.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1714 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(468300, 625975), (513140, 673225)].
[INFO CTS-0024]  Normalized sink region: [(33.45, 44.7125), (36.6529, 48.0875)].
[INFO CTS-0025]     Width:  3.2029.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2029 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(464500, 628425), (513900, 673225)].
[INFO CTS-0024]  Normalized sink region: [(33.1786, 44.8875), (36.7071, 48.0875)].
[INFO CTS-0025]     Width:  3.5286.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(452440, 555625), (504780, 611625)].
[INFO CTS-0024]  Normalized sink region: [(32.3171, 39.6875), (36.0557, 43.6875)].
[INFO CTS-0025]     Width:  3.7386.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7386 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(557980, 620375), (590660, 670775)].
[INFO CTS-0024]  Normalized sink region: [(39.8557, 44.3125), (42.19, 47.9125)].
[INFO CTS-0025]     Width:  2.3343.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3343 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(561400, 622825), (592180, 670775)].
[INFO CTS-0024]  Normalized sink region: [(40.1, 44.4875), (42.2986, 47.9125)].
[INFO CTS-0025]     Width:  2.1986.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1986 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(559120, 628425), (582020, 662025)].
[INFO CTS-0024]  Normalized sink region: [(39.9371, 44.8875), (41.5729, 47.2875)].
[INFO CTS-0025]     Width:  1.6357.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6357 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(562160, 620375), (582680, 659575)].
[INFO CTS-0024]  Normalized sink region: [(40.1543, 44.3125), (41.62, 47.1125)].
[INFO CTS-0025]     Width:  1.4657.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(456140, 555625), (498040, 597975)].
[INFO CTS-0024]  Normalized sink region: [(32.5814, 39.6875), (35.5743, 42.7125)].
[INFO CTS-0025]     Width:  2.9929.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9929 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(458800, 558775), (506680, 600425)].
[INFO CTS-0024]  Normalized sink region: [(32.7714, 39.9125), (36.1914, 42.8875)].
[INFO CTS-0025]     Width:  3.4200.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(454720, 617225), (496900, 659575)].
[INFO CTS-0024]  Normalized sink region: [(32.48, 44.0875), (35.4929, 47.1125)].
[INFO CTS-0025]     Width:  3.0129.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0129 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(455760, 617225), (496420, 662025)].
[INFO CTS-0024]  Normalized sink region: [(32.5543, 44.0875), (35.4586, 47.2875)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9043 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(512100, 575575), (577360, 609175)].
[INFO CTS-0024]  Normalized sink region: [(36.5786, 41.1125), (41.24, 43.5125)].
[INFO CTS-0025]     Width:  4.6614.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3307 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(462980, 617225), (505920, 662025)].
[INFO CTS-0024]  Normalized sink region: [(33.07, 44.0875), (36.1371, 47.2875)].
[INFO CTS-0025]     Width:  3.0671.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0671 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(522260, 553175), (553800, 600425)].
[INFO CTS-0024]  Normalized sink region: [(37.3043, 39.5125), (39.5571, 42.8875)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(519220, 625975), (561400, 659575)].
[INFO CTS-0024]  Normalized sink region: [(37.0871, 44.7125), (40.1, 47.1125)].
[INFO CTS-0025]     Width:  3.0129.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5064 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(443220, 569975), (499940, 603575)].
[INFO CTS-0024]  Normalized sink region: [(31.6586, 40.7125), (35.71, 43.1125)].
[INFO CTS-0025]     Width:  4.0514.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0257 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(518840, 628425), (557980, 656425)].
[INFO CTS-0024]  Normalized sink region: [(37.06, 44.8875), (39.8557, 46.8875)].
[INFO CTS-0025]     Width:  2.7957.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3979 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(446360, 566825), (505920, 611625)].
[INFO CTS-0024]  Normalized sink region: [(31.8829, 40.4875), (36.1371, 43.6875)].
[INFO CTS-0025]     Width:  4.2543.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1271 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(446360, 564375), (502500, 614775)].
[INFO CTS-0024]  Normalized sink region: [(31.8829, 40.3125), (35.8929, 43.9125)].
[INFO CTS-0025]     Width:  4.0100.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0050 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(518840, 628425), (554280, 670775)].
[INFO CTS-0024]  Normalized sink region: [(37.06, 44.8875), (39.5914, 47.9125)].
[INFO CTS-0025]     Width:  2.5314.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5314 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(524160, 625975), (552760, 670775)].
[INFO CTS-0024]  Normalized sink region: [(37.44, 44.7125), (39.4829, 47.9125)].
[INFO CTS-0025]     Width:  2.0429.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0429 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(448640, 555625), (510100, 611625)].
[INFO CTS-0024]  Normalized sink region: [(32.0457, 39.6875), (36.4357, 43.6875)].
[INFO CTS-0025]     Width:  4.3900.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1950 X 4.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(447240, 442400), (505490, 500850)].
[INFO CTS-0024]  Normalized sink region: [(31.9457, 31.6), (36.1064, 35.775)].
[INFO CTS-0025]     Width:  4.1607.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 4.1607 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 2.0804 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0804 X 1.0438
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 18 sinks, 2 sinks closer to other cluster.
 Out of 20 sinks, 2 sinks closer to other cluster.
 Out of 12 sinks, 3 sinks closer to other cluster.
 Out of 14 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(482840, 502775), (532900, 536375)].
[INFO CTS-0024]  Normalized sink region: [(34.4886, 35.9125), (38.0643, 38.3125)].
[INFO CTS-0025]     Width:  3.5757.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7879 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(452440, 463575), (478280, 494025)].
[INFO CTS-0024]  Normalized sink region: [(32.3171, 33.1125), (34.1629, 35.2875)].
[INFO CTS-0025]     Width:  1.8457.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 1.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(425460, 415625), (461840, 452375)].
[INFO CTS-0024]  Normalized sink region: [(30.39, 29.6875), (32.9886, 32.3125)].
[INFO CTS-0025]     Width:  2.5986.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5986 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(440180, 385175), (480840, 421225)].
[INFO CTS-0024]  Normalized sink region: [(31.4414, 27.5125), (34.3457, 30.0875)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4521 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(432300, 398825), (484260, 426825)].
[INFO CTS-0024]  Normalized sink region: [(30.8786, 28.4875), (34.59, 30.4875)].
[INFO CTS-0025]     Width:  3.7114.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8557 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(433820, 396375), (485020, 429975)].
[INFO CTS-0024]  Normalized sink region: [(30.9871, 28.3125), (34.6443, 30.7125)].
[INFO CTS-0025]     Width:  3.6571.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8286 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(486640, 497175), (537460, 544425)].
[INFO CTS-0024]  Normalized sink region: [(34.76, 35.5125), (38.39, 38.8875)].
[INFO CTS-0025]     Width:  3.6300.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8150 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(489200, 494025), (534800, 547575)].
[INFO CTS-0024]  Normalized sink region: [(34.9429, 35.2875), (38.2, 39.1125)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2571 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(434200, 424375), (472860, 457975)].
[INFO CTS-0024]  Normalized sink region: [(31.0143, 30.3125), (33.7757, 32.7125)].
[INFO CTS-0025]     Width:  2.7614.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3807 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(432300, 421225), (470580, 454825)].
[INFO CTS-0024]  Normalized sink region: [(30.8786, 30.0875), (33.6129, 32.4875)].
[INFO CTS-0025]     Width:  2.7343.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3671 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(492620, 497175), (542780, 541975)].
[INFO CTS-0024]  Normalized sink region: [(35.1871, 35.5125), (38.77, 38.7125)].
[INFO CTS-0025]     Width:  3.5829.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(492620, 502775), (545060, 536375)].
[INFO CTS-0024]  Normalized sink region: [(35.1871, 35.9125), (38.9329, 38.3125)].
[INFO CTS-0025]     Width:  3.7457.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(434200, 480375), (451960, 544425)].
[INFO CTS-0024]  Normalized sink region: [(31.0143, 34.3125), (32.2829, 38.8875)].
[INFO CTS-0025]     Width:  1.2686.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2686 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(497280, 393225), (545440, 435575)].
[INFO CTS-0024]  Normalized sink region: [(35.52, 28.0875), (38.96, 31.1125)].
[INFO CTS-0025]     Width:  3.4400.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7200 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(499840, 393225), (542780, 438025)].
[INFO CTS-0024]  Normalized sink region: [(35.7029, 28.0875), (38.77, 31.2875)].
[INFO CTS-0025]     Width:  3.0671.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0671 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(501740, 396375), (539080, 443625)].
[INFO CTS-0024]  Normalized sink region: [(35.8386, 28.3125), (38.5057, 31.6875)].
[INFO CTS-0025]     Width:  2.6671.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6671 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(502880, 396375), (540120, 441175)].
[INFO CTS-0024]  Normalized sink region: [(35.92, 28.3125), (38.58, 31.5125)].
[INFO CTS-0025]     Width:  2.6600.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6600 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(439420, 480375), (450540, 553175)].
[INFO CTS-0024]  Normalized sink region: [(31.3871, 34.3125), (32.1814, 39.5125)].
[INFO CTS-0025]     Width:  0.7943.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7943 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(439420, 482825), (455380, 555625)].
[INFO CTS-0024]  Normalized sink region: [(31.3871, 34.4875), (32.5271, 39.6875)].
[INFO CTS-0025]     Width:  1.1400.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1400 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(478280, 485975), (521880, 550025)].
[INFO CTS-0024]  Normalized sink region: [(34.1629, 34.7125), (37.2771, 39.2875)].
[INFO CTS-0025]     Width:  3.1143.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1143 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(480840, 491575), (528720, 553175)].
[INFO CTS-0024]  Normalized sink region: [(34.3457, 35.1125), (37.7657, 39.5125)].
[INFO CTS-0025]     Width:  3.4200.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4200 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(437140, 385175), (477520, 424375)].
[INFO CTS-0024]  Normalized sink region: [(31.2243, 27.5125), (34.1086, 30.3125)].
[INFO CTS-0025]     Width:  2.8843.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4421 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(485780, 497175), (528340, 536375)].
[INFO CTS-0024]  Normalized sink region: [(34.6986, 35.5125), (37.7386, 38.3125)].
[INFO CTS-0025]     Width:  3.0400.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(422700, 415625), (461840, 452375)].
[INFO CTS-0024]  Normalized sink region: [(30.1929, 29.6875), (32.9886, 32.3125)].
[INFO CTS-0025]     Width:  2.7957.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3979 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(492620, 418775), (534140, 454825)].
[INFO CTS-0024]  Normalized sink region: [(35.1871, 29.9125), (38.1529, 32.4875)].
[INFO CTS-0025]     Width:  2.9657.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4829 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(455000, 494025), (472580, 547575)].
[INFO CTS-0024]  Normalized sink region: [(32.5, 35.2875), (33.7557, 39.1125)].
[INFO CTS-0025]     Width:  1.2557.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2557 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(493760, 418775), (539360, 457975)].
[INFO CTS-0024]  Normalized sink region: [(35.2686, 29.9125), (38.5257, 32.7125)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(459180, 485975), (480180, 547575)].
[INFO CTS-0024]  Normalized sink region: [(32.7986, 34.7125), (34.2986, 39.1125)].
[INFO CTS-0025]     Width:  1.5000.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5000 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(453860, 488425), (476660, 550025)].
[INFO CTS-0024]  Normalized sink region: [(32.4186, 34.8875), (34.0471, 39.2875)].
[INFO CTS-0025]     Width:  1.6286.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(498320, 426825), (552280, 457975)].
[INFO CTS-0024]  Normalized sink region: [(35.5943, 30.4875), (39.4486, 32.7125)].
[INFO CTS-0025]     Width:  3.8543.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(501740, 424375), (554560, 457975)].
[INFO CTS-0024]  Normalized sink region: [(35.8386, 30.3125), (39.6114, 32.7125)].
[INFO CTS-0025]     Width:  3.7729.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8864 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(433820, 480375), (449020, 544425)].
[INFO CTS-0024]  Normalized sink region: [(30.9871, 34.3125), (32.0729, 38.8875)].
[INFO CTS-0025]     Width:  1.0857.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0857 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(338560, 95200), (382750, 120050)].
[INFO CTS-0024]  Normalized sink region: [(24.1829, 6.8), (27.3393, 8.575)].
[INFO CTS-0025]     Width:  3.1564.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.5782 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.5782 X 0.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.7891 X 0.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 20 sinks, 1 sinks closer to other cluster.
 Out of 13 sinks, 1 sinks closer to other cluster.
 Out of 16 sinks, 4 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(371020, 107625), (391920, 152425)].
[INFO CTS-0024]  Normalized sink region: [(26.5014, 7.6875), (27.9943, 10.8875)].
[INFO CTS-0025]     Width:  1.4929.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(307560, 118825), (352120, 155575)].
[INFO CTS-0024]  Normalized sink region: [(21.9686, 8.4875), (25.1514, 11.1125)].
[INFO CTS-0025]     Width:  3.1829.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5914 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(298060, 46025), (347460, 90825)].
[INFO CTS-0024]  Normalized sink region: [(21.29, 3.2875), (24.8186, 6.4875)].
[INFO CTS-0025]     Width:  3.5286.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(316680, 32375), (352020, 93975)].
[INFO CTS-0024]  Normalized sink region: [(22.62, 2.3125), (25.1443, 6.7125)].
[INFO CTS-0025]     Width:  2.5243.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5243 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(308320, 32375), (345560, 102025)].
[INFO CTS-0024]  Normalized sink region: [(22.0229, 2.3125), (24.6829, 7.2875)].
[INFO CTS-0025]     Width:  2.6600.
[INFO CTS-0026]     Height: 4.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6600 X 2.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(308800, 34825), (347460, 102025)].
[INFO CTS-0024]  Normalized sink region: [(22.0571, 2.4875), (24.8186, 7.2875)].
[INFO CTS-0025]     Width:  2.7614.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7614 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(395720, 105175), (426880, 158025)].
[INFO CTS-0024]  Normalized sink region: [(28.2657, 7.5125), (30.4914, 11.2875)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(397620, 102025), (430680, 161175)].
[INFO CTS-0024]  Normalized sink region: [(28.4014, 7.2875), (30.7629, 11.5125)].
[INFO CTS-0025]     Width:  2.3614.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3614 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(300340, 49175), (350600, 93975)].
[INFO CTS-0024]  Normalized sink region: [(21.4529, 3.5125), (25.0429, 6.7125)].
[INFO CTS-0025]     Width:  3.5900.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7950 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(298440, 51625), (350120, 96425)].
[INFO CTS-0024]  Normalized sink region: [(21.3171, 3.6875), (25.0086, 6.8875)].
[INFO CTS-0025]     Width:  3.6914.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(366180, 107625), (400280, 161175)].
[INFO CTS-0024]  Normalized sink region: [(26.1557, 7.6875), (28.5914, 11.5125)].
[INFO CTS-0025]     Width:  2.4357.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4357 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(370260, 105175), (403800, 161175)].
[INFO CTS-0024]  Normalized sink region: [(26.4471, 7.5125), (28.8429, 11.5125)].
[INFO CTS-0025]     Width:  2.3957.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3957 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(301580, 107625), (358860, 144375)].
[INFO CTS-0024]  Normalized sink region: [(21.5414, 7.6875), (25.6329, 10.3125)].
[INFO CTS-0025]     Width:  4.0914.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0457 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(378340, 54775), (416620, 99575)].
[INFO CTS-0024]  Normalized sink region: [(27.0243, 3.9125), (29.7586, 7.1125)].
[INFO CTS-0025]     Width:  2.7343.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7343 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(380900, 54775), (413200, 99575)].
[INFO CTS-0024]  Normalized sink region: [(27.2071, 3.9125), (29.5143, 7.1125)].
[INFO CTS-0025]     Width:  2.3071.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3071 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(385180, 43575), (410160, 90825)].
[INFO CTS-0024]  Normalized sink region: [(27.5129, 3.1125), (29.2971, 6.4875)].
[INFO CTS-0025]     Width:  1.7843.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7843 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(386220, 43575), (412920, 93975)].
[INFO CTS-0024]  Normalized sink region: [(27.5871, 3.1125), (29.4943, 6.7125)].
[INFO CTS-0025]     Width:  1.9071.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9071 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(315540, 110775), (348980, 141225)].
[INFO CTS-0024]  Normalized sink region: [(22.5386, 7.9125), (24.9271, 10.0875)].
[INFO CTS-0025]     Width:  2.3886.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1943 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(311740, 107625), (351640, 144375)].
[INFO CTS-0024]  Normalized sink region: [(22.2671, 7.6875), (25.1171, 10.3125)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4250 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(393820, 107625), (423940, 152425)].
[INFO CTS-0024]  Normalized sink region: [(28.13, 7.6875), (30.2814, 10.8875)].
[INFO CTS-0025]     Width:  2.1514.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1514 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(394960, 107625), (419760, 152425)].
[INFO CTS-0024]  Normalized sink region: [(28.2114, 7.6875), (29.9829, 10.8875)].
[INFO CTS-0025]     Width:  1.7714.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7714 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(315540, 34825), (348220, 99575)].
[INFO CTS-0024]  Normalized sink region: [(22.5386, 2.4875), (24.8729, 7.1125)].
[INFO CTS-0025]     Width:  2.3343.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3343 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(366080, 113225), (392680, 149975)].
[INFO CTS-0024]  Normalized sink region: [(26.1486, 8.0875), (28.0486, 10.7125)].
[INFO CTS-0025]     Width:  1.9000.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(302340, 43575), (344800, 93975)].
[INFO CTS-0024]  Normalized sink region: [(21.5957, 3.1125), (24.6286, 6.7125)].
[INFO CTS-0025]     Width:  3.0329.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0329 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(353920, 43575), (382520, 93975)].
[INFO CTS-0024]  Normalized sink region: [(25.28, 3.1125), (27.3229, 6.7125)].
[INFO CTS-0025]     Width:  2.0429.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0429 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(295400, 110775), (352120, 163625)].
[INFO CTS-0024]  Normalized sink region: [(21.1, 7.9125), (25.1514, 11.6875)].
[INFO CTS-0025]     Width:  4.0514.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0257 X 3.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(356580, 40425), (382900, 90825)].
[INFO CTS-0024]  Normalized sink region: [(25.47, 2.8875), (27.35, 6.4875)].
[INFO CTS-0025]     Width:  1.8800.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8800 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(302620, 116375), (360000, 166775)].
[INFO CTS-0024]  Normalized sink region: [(21.6157, 8.3125), (25.7143, 11.9125)].
[INFO CTS-0025]     Width:  4.0986.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0493 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(299200, 113225), (357060, 166775)].
[INFO CTS-0024]  Normalized sink region: [(21.3714, 8.0875), (25.5043, 11.9125)].
[INFO CTS-0025]     Width:  4.1329.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0664 X 3.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(359620, 34825), (390400, 93975)].
[INFO CTS-0024]  Normalized sink region: [(25.6871, 2.4875), (27.8857, 6.7125)].
[INFO CTS-0025]     Width:  2.1986.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1986 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(361140, 34825), (392680, 90825)].
[INFO CTS-0024]  Normalized sink region: [(25.7957, 2.4875), (28.0486, 6.4875)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(301200, 105175), (358960, 144375)].
[INFO CTS-0024]  Normalized sink region: [(21.5143, 7.5125), (25.64, 10.3125)].
[INFO CTS-0025]     Width:  4.1257.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0629 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(201000, 89600), (250510, 123200)].
[INFO CTS-0024]  Normalized sink region: [(14.3571, 6.4), (17.8936, 8.8)].
[INFO CTS-0025]     Width:  3.5364.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.7682 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.7682 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.8841 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 21 sinks, 1 sinks closer to other cluster.
 Out of 14 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(247140, 107625), (277160, 166775)].
[INFO CTS-0024]  Normalized sink region: [(17.6529, 7.6875), (19.7971, 11.9125)].
[INFO CTS-0025]     Width:  2.1443.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(232700, 116375), (285520, 155575)].
[INFO CTS-0024]  Normalized sink region: [(16.6214, 8.3125), (20.3943, 11.1125)].
[INFO CTS-0025]     Width:  3.7729.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8864 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(185580, 40425), (207720, 96425)].
[INFO CTS-0024]  Normalized sink region: [(13.2557, 2.8875), (14.8371, 6.8875)].
[INFO CTS-0025]     Width:  1.5814.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5814 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(213320, 37975), (248280, 90825)].
[INFO CTS-0024]  Normalized sink region: [(15.2371, 2.7125), (17.7343, 6.4875)].
[INFO CTS-0025]     Width:  2.4971.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4971 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(200780, 34825), (240020, 88375)].
[INFO CTS-0024]  Normalized sink region: [(14.3414, 2.4875), (17.1443, 6.3125)].
[INFO CTS-0025]     Width:  2.8029.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8029 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(198120, 34825), (236980, 85225)].
[INFO CTS-0024]  Normalized sink region: [(14.1514, 2.4875), (16.9271, 6.0875)].
[INFO CTS-0025]     Width:  2.7757.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7757 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(231180, 113225), (258640, 183575)].
[INFO CTS-0024]  Normalized sink region: [(16.5129, 8.0875), (18.4743, 13.1125)].
[INFO CTS-0025]     Width:  1.9614.
[INFO CTS-0026]     Height: 5.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9614 X 2.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(231180, 113225), (262340, 180425)].
[INFO CTS-0024]  Normalized sink region: [(16.5129, 8.0875), (18.7386, 12.8875)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(176460, 46025), (203820, 96425)].
[INFO CTS-0024]  Normalized sink region: [(12.6043, 3.2875), (14.5586, 6.8875)].
[INFO CTS-0025]     Width:  1.9543.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9543 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(176560, 46025), (210280, 96425)].
[INFO CTS-0024]  Normalized sink region: [(12.6114, 3.2875), (15.02, 6.8875)].
[INFO CTS-0025]     Width:  2.4086.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4086 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(240680, 113225), (281340, 158025)].
[INFO CTS-0024]  Normalized sink region: [(17.1914, 8.0875), (20.0957, 11.2875)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9043 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(242580, 110775), (281720, 161175)].
[INFO CTS-0024]  Normalized sink region: [(17.3271, 7.9125), (20.1229, 11.5125)].
[INFO CTS-0025]     Width:  2.7957.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7957 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(176560, 113225), (218360, 161175)].
[INFO CTS-0024]  Normalized sink region: [(12.6114, 8.0875), (15.5971, 11.5125)].
[INFO CTS-0025]     Width:  2.9857.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9857 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(240680, 79625), (293120, 107625)].
[INFO CTS-0024]  Normalized sink region: [(17.1914, 5.6875), (20.9371, 7.6875)].
[INFO CTS-0025]     Width:  3.7457.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(244860, 85225), (289800, 110775)].
[INFO CTS-0024]  Normalized sink region: [(17.49, 6.0875), (20.7, 7.9125)].
[INFO CTS-0025]     Width:  3.2100.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6050 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(248280, 65975), (294260, 105175)].
[INFO CTS-0024]  Normalized sink region: [(17.7343, 4.7125), (21.0186, 7.5125)].
[INFO CTS-0025]     Width:  3.2843.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6421 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(251320, 62825), (296540, 102025)].
[INFO CTS-0024]  Normalized sink region: [(17.9514, 4.4875), (21.1814, 7.2875)].
[INFO CTS-0025]     Width:  3.2300.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6150 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(187860, 113225), (214180, 172375)].
[INFO CTS-0024]  Normalized sink region: [(13.4186, 8.0875), (15.2986, 12.3125)].
[INFO CTS-0025]     Width:  1.8800.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8800 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(187860, 110775), (217120, 169225)].
[INFO CTS-0024]  Normalized sink region: [(13.4186, 7.9125), (15.5086, 12.0875)].
[INFO CTS-0025]     Width:  2.0900.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0900 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(224060, 116375), (247620, 172375)].
[INFO CTS-0024]  Normalized sink region: [(16.0043, 8.3125), (17.6871, 12.3125)].
[INFO CTS-0025]     Width:  1.6829.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(219880, 118825), (252080, 169225)].
[INFO CTS-0024]  Normalized sink region: [(15.7057, 8.4875), (18.0057, 12.0875)].
[INFO CTS-0025]     Width:  2.3000.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3000 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(206860, 43575), (249800, 88375)].
[INFO CTS-0024]  Normalized sink region: [(14.7757, 3.1125), (17.8429, 6.3125)].
[INFO CTS-0025]     Width:  3.0671.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0671 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(248280, 105175), (272220, 172375)].
[INFO CTS-0024]  Normalized sink region: [(17.7343, 7.5125), (19.4443, 12.3125)].
[INFO CTS-0025]     Width:  1.7100.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(183400, 37975), (206960, 93975)].
[INFO CTS-0024]  Normalized sink region: [(13.1, 2.7125), (14.7829, 6.7125)].
[INFO CTS-0025]     Width:  1.6829.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(226240, 40425), (279440, 90825)].
[INFO CTS-0024]  Normalized sink region: [(16.16, 2.8875), (19.96, 6.4875)].
[INFO CTS-0025]     Width:  3.8000.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(167720, 105175), (203440, 155575)].
[INFO CTS-0024]  Normalized sink region: [(11.98, 7.5125), (14.5314, 11.1125)].
[INFO CTS-0025]     Width:  2.5514.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5514 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(224720, 37975), (281340, 90825)].
[INFO CTS-0024]  Normalized sink region: [(16.0514, 2.7125), (20.0957, 6.4875)].
[INFO CTS-0025]     Width:  4.0443.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0221 X 3.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(172000, 102025), (208480, 149975)].
[INFO CTS-0024]  Normalized sink region: [(12.2857, 7.2875), (14.8914, 10.7125)].
[INFO CTS-0025]     Width:  2.6057.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6057 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(170000, 102025), (204580, 149975)].
[INFO CTS-0024]  Normalized sink region: [(12.1429, 7.2875), (14.6129, 10.7125)].
[INFO CTS-0025]     Width:  2.4700.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4700 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(231280, 40425), (287520, 82775)].
[INFO CTS-0024]  Normalized sink region: [(16.52, 2.8875), (20.5371, 5.9125)].
[INFO CTS-0025]     Width:  4.0171.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(233080, 46025), (292740, 85225)].
[INFO CTS-0024]  Normalized sink region: [(16.6486, 3.2875), (20.91, 6.0875)].
[INFO CTS-0025]     Width:  4.2614.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1307 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(177220, 110775), (214940, 166775)].
[INFO CTS-0024]  Normalized sink region: [(12.6586, 7.9125), (15.3529, 11.9125)].
[INFO CTS-0025]     Width:  2.6943.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6943 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(256970, 369600), (308270, 400050)].
[INFO CTS-0024]  Normalized sink region: [(18.355, 26.4), (22.0193, 28.575)].
[INFO CTS-0025]     Width:  3.6643.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.8321 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 64 sinks, 1 sinks closer to other cluster.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.8321 X 1.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9161 X 1.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 17 sinks, 1 sinks closer to other cluster.
 Out of 12 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(295400, 385175), (327320, 460425)].
[INFO CTS-0024]  Normalized sink region: [(21.1, 27.5125), (23.38, 32.8875)].
[INFO CTS-0025]     Width:  2.2800.
[INFO CTS-0026]     Height: 5.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2800 X 2.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(269180, 404425), (279820, 454825)].
[INFO CTS-0024]  Normalized sink region: [(19.2271, 28.8875), (19.9871, 32.4875)].
[INFO CTS-0025]     Width:  0.7600.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7600 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(208860, 345975), (259680, 385175)].
[INFO CTS-0024]  Normalized sink region: [(14.9186, 24.7125), (18.5486, 27.5125)].
[INFO CTS-0025]     Width:  3.6300.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8150 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(226620, 326025), (274880, 373975)].
[INFO CTS-0024]  Normalized sink region: [(16.1871, 23.2875), (19.6343, 26.7125)].
[INFO CTS-0025]     Width:  3.4471.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7236 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(220260, 329175), (269660, 373975)].
[INFO CTS-0024]  Normalized sink region: [(15.7329, 23.5125), (19.2614, 26.7125)].
[INFO CTS-0025]     Width:  3.5286.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(216740, 334775), (266900, 370825)].
[INFO CTS-0024]  Normalized sink region: [(15.4814, 23.9125), (19.0643, 26.4875)].
[INFO CTS-0025]     Width:  3.5829.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(279540, 387625), (316300, 432425)].
[INFO CTS-0024]  Normalized sink region: [(19.9671, 27.6875), (22.5929, 30.8875)].
[INFO CTS-0025]     Width:  2.6257.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6257 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(283720, 390775), (318580, 435575)].
[INFO CTS-0024]  Normalized sink region: [(20.2657, 27.9125), (22.7557, 31.1125)].
[INFO CTS-0025]     Width:  2.4900.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4900 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(212280, 354025), (265000, 385175)].
[INFO CTS-0024]  Normalized sink region: [(15.1629, 25.2875), (18.9286, 27.5125)].
[INFO CTS-0025]     Width:  3.7657.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8829 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(216360, 354025), (260060, 385175)].
[INFO CTS-0024]  Normalized sink region: [(15.4543, 25.2875), (18.5757, 27.5125)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5607 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(293880, 379575), (325800, 452375)].
[INFO CTS-0024]  Normalized sink region: [(20.9914, 27.1125), (23.2714, 32.3125)].
[INFO CTS-0025]     Width:  2.2800.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2800 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(294260, 382025), (325420, 449225)].
[INFO CTS-0024]  Normalized sink region: [(21.0186, 27.2875), (23.2443, 32.0875)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(233460, 396375), (259300, 449225)].
[INFO CTS-0024]  Normalized sink region: [(16.6757, 28.3125), (18.5214, 32.0875)].
[INFO CTS-0025]     Width:  1.8457.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(298540, 312375), (323520, 368375)].
[INFO CTS-0024]  Normalized sink region: [(21.3243, 22.3125), (23.1086, 26.3125)].
[INFO CTS-0025]     Width:  1.7843.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7843 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(298820, 309225), (320860, 370825)].
[INFO CTS-0024]  Normalized sink region: [(21.3443, 22.0875), (22.9186, 26.4875)].
[INFO CTS-0025]     Width:  1.5743.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(296920, 298025), (318580, 368375)].
[INFO CTS-0024]  Normalized sink region: [(21.2086, 21.2875), (22.7557, 26.3125)].
[INFO CTS-0025]     Width:  1.5471.
[INFO CTS-0026]     Height: 5.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 2.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(290840, 298025), (316680, 373975)].
[INFO CTS-0024]  Normalized sink region: [(20.7743, 21.2875), (22.62, 26.7125)].
[INFO CTS-0025]     Width:  1.8457.
[INFO CTS-0026]     Height: 5.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 2.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(235080, 398825), (260820, 463575)].
[INFO CTS-0024]  Normalized sink region: [(16.7914, 28.4875), (18.63, 33.1125)].
[INFO CTS-0025]     Width:  1.8386.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8386 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(237640, 401975), (263200, 463575)].
[INFO CTS-0024]  Normalized sink region: [(16.9743, 28.7125), (18.8, 33.1125)].
[INFO CTS-0025]     Width:  1.8257.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8257 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(279060, 398825), (308800, 446775)].
[INFO CTS-0024]  Normalized sink region: [(19.9329, 28.4875), (22.0571, 31.9125)].
[INFO CTS-0025]     Width:  2.1243.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1243 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(282480, 393225), (311360, 443625)].
[INFO CTS-0024]  Normalized sink region: [(20.1771, 28.0875), (22.24, 31.6875)].
[INFO CTS-0025]     Width:  2.0629.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0629 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(227380, 329175), (272600, 370825)].
[INFO CTS-0024]  Normalized sink region: [(16.2414, 23.5125), (19.4714, 26.4875)].
[INFO CTS-0025]     Width:  3.2300.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6150 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(288180, 385175), (322380, 460425)].
[INFO CTS-0024]  Normalized sink region: [(20.5843, 27.5125), (23.0271, 32.8875)].
[INFO CTS-0025]     Width:  2.4429.
[INFO CTS-0026]     Height: 5.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4429 X 2.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(206100, 342825), (259780, 379575)].
[INFO CTS-0024]  Normalized sink region: [(14.7214, 24.4875), (18.5557, 27.1125)].
[INFO CTS-0025]     Width:  3.8343.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9171 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(267380, 309225), (290940, 365225)].
[INFO CTS-0024]  Normalized sink region: [(19.0986, 22.0875), (20.7814, 26.0875)].
[INFO CTS-0025]     Width:  1.6829.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(223960, 387625), (263960, 446775)].
[INFO CTS-0024]  Normalized sink region: [(15.9971, 27.6875), (18.8543, 31.9125)].
[INFO CTS-0025]     Width:  2.8571.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8571 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(269180, 312375), (293600, 362775)].
[INFO CTS-0024]  Normalized sink region: [(19.2271, 22.3125), (20.9714, 25.9125)].
[INFO CTS-0025]     Width:  1.7443.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7443 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(222440, 387625), (267660, 441175)].
[INFO CTS-0024]  Normalized sink region: [(15.8886, 27.6875), (19.1186, 31.5125)].
[INFO CTS-0025]     Width:  3.2300.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2300 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(224720, 390775), (271080, 443625)].
[INFO CTS-0024]  Normalized sink region: [(16.0514, 27.9125), (19.3629, 31.6875)].
[INFO CTS-0025]     Width:  3.3114.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3114 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(274220, 301175), (296920, 365225)].
[INFO CTS-0024]  Normalized sink region: [(19.5871, 21.5125), (21.2086, 26.0875)].
[INFO CTS-0025]     Width:  1.6214.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6214 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(274500, 295575), (301860, 362775)].
[INFO CTS-0024]  Normalized sink region: [(19.6071, 21.1125), (21.5614, 25.9125)].
[INFO CTS-0025]     Width:  1.9543.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9543 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(233940, 393225), (265760, 452375)].
[INFO CTS-0024]  Normalized sink region: [(16.71, 28.0875), (18.9829, 32.3125)].
[INFO CTS-0025]     Width:  2.2729.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2729 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(148180, 444850), (221250, 472850)].
[INFO CTS-0024]  Normalized sink region: [(10.5843, 31.775), (15.8036, 33.775)].
[INFO CTS-0025]     Width:  5.2193.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.6096 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 64 sinks, 9 sinks closer to other cluster.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.6096 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 26 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3048 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 17 sinks, 4 sinks closer to other cluster.
 Out of 21 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(194700, 385175), (212180, 446775)].
[INFO CTS-0024]  Normalized sink region: [(13.9071, 27.5125), (15.1557, 31.9125)].
[INFO CTS-0025]     Width:  1.2486.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2486 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(176840, 454825), (196700, 480375)].
[INFO CTS-0024]  Normalized sink region: [(12.6314, 32.4875), (14.05, 34.3125)].
[INFO CTS-0025]     Width:  1.4186.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4186 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(125920, 474775), (160980, 533225)].
[INFO CTS-0024]  Normalized sink region: [(8.99429, 33.9125), (11.4986, 38.0875)].
[INFO CTS-0025]     Width:  2.5043.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5043 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(119940, 463575), (164400, 505225)].
[INFO CTS-0024]  Normalized sink region: [(8.56714, 33.1125), (11.7429, 36.0875)].
[INFO CTS-0025]     Width:  3.1757.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5879 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(120600, 457975), (159360, 502775)].
[INFO CTS-0024]  Normalized sink region: [(8.61429, 32.7125), (11.3829, 35.9125)].
[INFO CTS-0025]     Width:  2.7686.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7686 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(118040, 457975), (155560, 502775)].
[INFO CTS-0024]  Normalized sink region: [(8.43143, 32.7125), (11.1114, 35.9125)].
[INFO CTS-0025]     Width:  2.6800.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6800 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(167820, 398825), (190900, 449225)].
[INFO CTS-0024]  Normalized sink region: [(11.9871, 28.4875), (13.6357, 32.0875)].
[INFO CTS-0025]     Width:  1.6486.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6486 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(169620, 401975), (190140, 452375)].
[INFO CTS-0024]  Normalized sink region: [(12.1157, 28.7125), (13.5814, 32.3125)].
[INFO CTS-0025]     Width:  1.4657.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(120980, 474775), (168100, 525175)].
[INFO CTS-0024]  Normalized sink region: [(8.64143, 33.9125), (12.0071, 37.5125)].
[INFO CTS-0025]     Width:  3.3657.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3657 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(118800, 471625), (162120, 522025)].
[INFO CTS-0024]  Normalized sink region: [(8.48571, 33.6875), (11.58, 37.2875)].
[INFO CTS-0025]     Width:  3.0943.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0943 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(194320, 401975), (217500, 449225)].
[INFO CTS-0024]  Normalized sink region: [(13.88, 28.7125), (15.5357, 32.0875)].
[INFO CTS-0025]     Width:  1.6557.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(198120, 398825), (219400, 449225)].
[INFO CTS-0024]  Normalized sink region: [(14.1514, 28.4875), (15.6714, 32.0875)].
[INFO CTS-0025]     Width:  1.5200.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(117280, 390775), (153280, 446775)].
[INFO CTS-0024]  Normalized sink region: [(8.37714, 27.9125), (10.9486, 31.9125)].
[INFO CTS-0025]     Width:  2.5714.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5714 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(211420, 463575), (237260, 510825)].
[INFO CTS-0024]  Normalized sink region: [(15.1014, 33.1125), (16.9471, 36.4875)].
[INFO CTS-0025]     Width:  1.8457.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(210280, 460425), (237260, 508375)].
[INFO CTS-0024]  Normalized sink region: [(15.02, 32.8875), (16.9471, 36.3125)].
[INFO CTS-0025]     Width:  1.9271.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(208760, 466025), (228620, 519575)].
[INFO CTS-0024]  Normalized sink region: [(14.9114, 33.2875), (16.33, 37.1125)].
[INFO CTS-0025]     Width:  1.4186.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4186 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(215600, 469175), (233840, 522025)].
[INFO CTS-0024]  Normalized sink region: [(15.4, 33.5125), (16.7029, 37.2875)].
[INFO CTS-0025]     Width:  1.3029.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3029 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(127820, 382025), (151380, 452375)].
[INFO CTS-0024]  Normalized sink region: [(9.13, 27.2875), (10.8129, 32.3125)].
[INFO CTS-0025]     Width:  1.6829.
[INFO CTS-0026]     Height: 5.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 2.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(128580, 385175), (157460, 449225)].
[INFO CTS-0024]  Normalized sink region: [(9.18429, 27.5125), (11.2471, 32.0875)].
[INFO CTS-0025]     Width:  2.0629.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0629 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(166680, 387625), (187100, 443625)].
[INFO CTS-0024]  Normalized sink region: [(11.9057, 27.6875), (13.3643, 31.6875)].
[INFO CTS-0025]     Width:  1.4586.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4586 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(165060, 390775), (187200, 446775)].
[INFO CTS-0024]  Normalized sink region: [(11.79, 27.9125), (13.3714, 31.9125)].
[INFO CTS-0025]     Width:  1.5814.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5814 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(114520, 460425), (160500, 508375)].
[INFO CTS-0024]  Normalized sink region: [(8.18, 32.8875), (11.4643, 36.3125)].
[INFO CTS-0025]     Width:  3.2843.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2843 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(195180, 387625), (209620, 449225)].
[INFO CTS-0024]  Normalized sink region: [(13.9414, 27.6875), (14.9729, 32.0875)].
[INFO CTS-0025]     Width:  1.0314.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0314 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(124780, 477225), (160880, 533225)].
[INFO CTS-0024]  Normalized sink region: [(8.91286, 34.0875), (11.4914, 38.0875)].
[INFO CTS-0025]     Width:  2.5786.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5786 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(171900, 466025), (200500, 513975)].
[INFO CTS-0024]  Normalized sink region: [(12.2786, 33.2875), (14.3214, 36.7125)].
[INFO CTS-0025]     Width:  2.0429.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0429 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(113760, 401975), (157840, 449225)].
[INFO CTS-0024]  Normalized sink region: [(8.12571, 28.7125), (11.2743, 32.0875)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1486 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(172280, 469175), (203540, 516425)].
[INFO CTS-0024]  Normalized sink region: [(12.3057, 33.5125), (14.5386, 36.8875)].
[INFO CTS-0025]     Width:  2.2329.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2329 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(118700, 396375), (156700, 443625)].
[INFO CTS-0024]  Normalized sink region: [(8.47857, 28.3125), (11.1929, 31.6875)].
[INFO CTS-0025]     Width:  2.7143.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7143 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(116420, 393225), (154900, 443625)].
[INFO CTS-0024]  Normalized sink region: [(8.31571, 28.0875), (11.0643, 31.6875)].
[INFO CTS-0025]     Width:  2.7486.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7486 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(171620, 466025), (207240, 522025)].
[INFO CTS-0024]  Normalized sink region: [(12.2586, 33.2875), (14.8029, 37.2875)].
[INFO CTS-0025]     Width:  2.5443.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5443 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(171900, 469175), (208760, 525175)].
[INFO CTS-0024]  Normalized sink region: [(12.2786, 33.5125), (14.9114, 37.5125)].
[INFO CTS-0025]     Width:  2.6329.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6329 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(117660, 387625), (158220, 446775)].
[INFO CTS-0024]  Normalized sink region: [(8.40429, 27.6875), (11.3014, 31.9125)].
[INFO CTS-0025]     Width:  2.8971.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8971 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(594030, 187250), (620250, 265650)].
[INFO CTS-0024]  Normalized sink region: [(42.4307, 13.375), (44.3036, 18.975)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 5.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.8729 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.9364 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9364 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 21 sinks, 1 sinks closer to other cluster.
 Out of 12 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(544400, 253225), (610420, 275625)].
[INFO CTS-0024]  Normalized sink region: [(38.8857, 18.0875), (43.6014, 19.6875)].
[INFO CTS-0025]     Width:  4.7157.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3579 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(547720, 214025), (595320, 225225)].
[INFO CTS-0024]  Normalized sink region: [(39.1229, 15.2875), (42.5229, 16.0875)].
[INFO CTS-0025]     Width:  3.4000.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7000 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(618780, 172375), (673500, 194775)].
[INFO CTS-0024]  Normalized sink region: [(44.1986, 12.3125), (48.1071, 13.9125)].
[INFO CTS-0025]     Width:  3.9086.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9543 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(618400, 197225), (678440, 225225)].
[INFO CTS-0024]  Normalized sink region: [(44.1714, 14.0875), (48.46, 16.0875)].
[INFO CTS-0025]     Width:  4.2886.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(620680, 197225), (660960, 222775)].
[INFO CTS-0024]  Normalized sink region: [(44.3343, 14.0875), (47.2114, 15.9125)].
[INFO CTS-0025]     Width:  2.8771.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4386 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(615740, 200375), (657640, 222775)].
[INFO CTS-0024]  Normalized sink region: [(43.9814, 14.3125), (46.9743, 15.9125)].
[INFO CTS-0025]     Width:  2.9929.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4964 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(549620, 228375), (600920, 250775)].
[INFO CTS-0024]  Normalized sink region: [(39.2586, 16.3125), (42.9229, 17.9125)].
[INFO CTS-0025]     Width:  3.6643.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8321 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(554940, 225225), (601300, 250775)].
[INFO CTS-0024]  Normalized sink region: [(39.6386, 16.0875), (42.95, 17.9125)].
[INFO CTS-0025]     Width:  3.3114.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(618120, 166775), (662200, 189175)].
[INFO CTS-0024]  Normalized sink region: [(44.1514, 11.9125), (47.3, 13.5125)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(619540, 166775), (656880, 191625)].
[INFO CTS-0024]  Normalized sink region: [(44.2529, 11.9125), (46.92, 13.6875)].
[INFO CTS-0025]     Width:  2.6671.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3336 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(555420, 250775), (600920, 278775)].
[INFO CTS-0024]  Normalized sink region: [(39.6729, 17.9125), (42.9229, 19.9125)].
[INFO CTS-0025]     Width:  3.2500.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6250 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(550380, 256375), (600260, 278775)].
[INFO CTS-0024]  Normalized sink region: [(39.3129, 18.3125), (42.8757, 19.9125)].
[INFO CTS-0025]     Width:  3.5629.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7814 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(545060, 166775), (602820, 191625)].
[INFO CTS-0024]  Normalized sink region: [(38.9329, 11.9125), (43.0586, 13.6875)].
[INFO CTS-0025]     Width:  4.1257.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0629 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(618780, 258825), (664380, 281225)].
[INFO CTS-0024]  Normalized sink region: [(44.1986, 18.4875), (47.4557, 20.0875)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(619160, 256375), (661440, 281225)].
[INFO CTS-0024]  Normalized sink region: [(44.2257, 18.3125), (47.2457, 20.0875)].
[INFO CTS-0025]     Width:  3.0200.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5100 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(616880, 256375), (672840, 278775)].
[INFO CTS-0024]  Normalized sink region: [(44.0629, 18.3125), (48.06, 19.9125)].
[INFO CTS-0025]     Width:  3.9971.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9986 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(620680, 258825), (675780, 281225)].
[INFO CTS-0024]  Normalized sink region: [(44.3343, 18.4875), (48.27, 20.0875)].
[INFO CTS-0025]     Width:  3.9357.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9679 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(550760, 163625), (598360, 186025)].
[INFO CTS-0024]  Normalized sink region: [(39.34, 11.6875), (42.74, 13.2875)].
[INFO CTS-0025]     Width:  3.4000.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7000 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(553040, 161175), (602440, 191625)].
[INFO CTS-0024]  Normalized sink region: [(39.5029, 11.5125), (43.0314, 13.6875)].
[INFO CTS-0025]     Width:  3.5286.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(539460, 217175), (595600, 242025)].
[INFO CTS-0024]  Normalized sink region: [(38.5329, 15.5125), (42.5429, 17.2875)].
[INFO CTS-0025]     Width:  4.0100.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0050 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(538320, 219625), (595700, 247625)].
[INFO CTS-0024]  Normalized sink region: [(38.4514, 15.6875), (42.55, 17.6875)].
[INFO CTS-0025]     Width:  4.0986.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0493 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(618400, 197225), (676160, 219625)].
[INFO CTS-0024]  Normalized sink region: [(44.1714, 14.0875), (48.2971, 15.6875)].
[INFO CTS-0025]     Width:  4.1257.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0629 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(542120, 253225), (607760, 275625)].
[INFO CTS-0024]  Normalized sink region: [(38.7229, 18.0875), (43.4114, 19.6875)].
[INFO CTS-0025]     Width:  4.6886.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3443 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(613840, 169225), (667800, 189175)].
[INFO CTS-0024]  Normalized sink region: [(43.8457, 12.0875), (47.7, 13.5125)].
[INFO CTS-0025]     Width:  3.8543.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(619540, 230825), (664480, 250775)].
[INFO CTS-0024]  Normalized sink region: [(44.2529, 16.4875), (47.4629, 17.9125)].
[INFO CTS-0025]     Width:  3.2100.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6050 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(535280, 191625), (601680, 208425)].
[INFO CTS-0024]  Normalized sink region: [(38.2343, 13.6875), (42.9771, 14.8875)].
[INFO CTS-0025]     Width:  4.7429.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3714 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(619540, 228375), (668560, 253225)].
[INFO CTS-0024]  Normalized sink region: [(44.2529, 16.3125), (47.7543, 18.0875)].
[INFO CTS-0025]     Width:  3.5014.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7507 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(537940, 191625), (595980, 214025)].
[INFO CTS-0024]  Normalized sink region: [(38.4243, 13.6875), (42.57, 15.2875)].
[INFO CTS-0025]     Width:  4.1457.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0729 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(544680, 194775), (594180, 211575)].
[INFO CTS-0024]  Normalized sink region: [(38.9057, 13.9125), (42.4414, 15.1125)].
[INFO CTS-0025]     Width:  3.5357.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7679 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(625620, 230825), (677680, 253225)].
[INFO CTS-0024]  Normalized sink region: [(44.6871, 16.4875), (48.4057, 18.0875)].
[INFO CTS-0025]     Width:  3.7186.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8593 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(620300, 228375), (680340, 250775)].
[INFO CTS-0024]  Normalized sink region: [(44.3071, 16.3125), (48.5957, 17.9125)].
[INFO CTS-0025]     Width:  4.2886.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(542880, 169225), (608900, 189175)].
[INFO CTS-0024]  Normalized sink region: [(38.7771, 12.0875), (43.4929, 13.5125)].
[INFO CTS-0025]     Width:  4.7157.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3579 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(457120, 120050), (526390, 148050)].
[INFO CTS-0024]  Normalized sink region: [(32.6514, 8.575), (37.5993, 10.575)].
[INFO CTS-0025]     Width:  4.9479.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.4739 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.4739 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 38 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2370 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 18 sinks, 2 sinks closer to other cluster.
 Out of 12 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(510480, 138775), (535560, 200375)].
[INFO CTS-0024]  Normalized sink region: [(36.4629, 9.9125), (38.2543, 14.3125)].
[INFO CTS-0025]     Width:  1.7914.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(491100, 146825), (502880, 194775)].
[INFO CTS-0024]  Normalized sink region: [(35.0786, 10.4875), (35.92, 13.9125)].
[INFO CTS-0025]     Width:  0.8414.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8414 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(456240, 54775), (496040, 116375)].
[INFO CTS-0024]  Normalized sink region: [(32.5886, 3.9125), (35.4314, 8.3125)].
[INFO CTS-0025]     Width:  2.8429.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8429 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(440660, 77175), (491100, 121975)].
[INFO CTS-0024]  Normalized sink region: [(31.4757, 5.5125), (35.0786, 8.7125)].
[INFO CTS-0025]     Width:  3.6029.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8014 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(444740, 88375), (481700, 124425)].
[INFO CTS-0024]  Normalized sink region: [(31.7671, 6.3125), (34.4071, 8.8875)].
[INFO CTS-0025]     Width:  2.6400.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3200 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(444840, 85225), (485020, 121975)].
[INFO CTS-0024]  Normalized sink region: [(31.7743, 6.0875), (34.6443, 8.7125)].
[INFO CTS-0025]     Width:  2.8700.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4350 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(484640, 141225), (528720, 208425)].
[INFO CTS-0024]  Normalized sink region: [(34.6171, 10.0875), (37.7657, 14.8875)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1486 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(489200, 146825), (525680, 208425)].
[INFO CTS-0024]  Normalized sink region: [(34.9429, 10.4875), (37.5486, 14.8875)].
[INFO CTS-0025]     Width:  2.6057.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6057 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(453480, 62825), (500600, 127575)].
[INFO CTS-0024]  Normalized sink region: [(32.3914, 4.4875), (35.7571, 9.1125)].
[INFO CTS-0025]     Width:  3.3657.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3657 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(449300, 62825), (496800, 124425)].
[INFO CTS-0024]  Normalized sink region: [(32.0929, 4.4875), (35.4857, 8.8875)].
[INFO CTS-0025]     Width:  3.3929.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3929 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(511240, 141225), (543540, 189175)].
[INFO CTS-0024]  Normalized sink region: [(36.5171, 10.0875), (38.8243, 13.5125)].
[INFO CTS-0025]     Width:  2.3071.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3071 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(507060, 135625), (541260, 186025)].
[INFO CTS-0024]  Normalized sink region: [(36.2186, 9.6875), (38.6614, 13.2875)].
[INFO CTS-0025]     Width:  2.4429.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4429 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(448540, 146825), (472580, 205975)].
[INFO CTS-0024]  Normalized sink region: [(32.0386, 10.4875), (33.7557, 14.7125)].
[INFO CTS-0025]     Width:  1.7171.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7171 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(523020, 88375), (553800, 127575)].
[INFO CTS-0024]  Normalized sink region: [(37.3586, 6.3125), (39.5571, 9.1125)].
[INFO CTS-0025]     Width:  2.1986.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1986 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(525680, 90825), (555320, 130025)].
[INFO CTS-0024]  Normalized sink region: [(37.5486, 6.4875), (39.6657, 9.2875)].
[INFO CTS-0025]     Width:  2.1171.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1171 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(526820, 77175), (551900, 127575)].
[INFO CTS-0024]  Normalized sink region: [(37.63, 5.5125), (39.4214, 9.1125)].
[INFO CTS-0025]     Width:  1.7914.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(530620, 77175), (556840, 130025)].
[INFO CTS-0024]  Normalized sink region: [(37.9014, 5.5125), (39.7743, 9.2875)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(457280, 144375), (474860, 191625)].
[INFO CTS-0024]  Normalized sink region: [(32.6629, 10.3125), (33.9186, 13.6875)].
[INFO CTS-0025]     Width:  1.2557.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2557 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(459940, 141225), (477040, 197225)].
[INFO CTS-0024]  Normalized sink region: [(32.8529, 10.0875), (34.0743, 14.0875)].
[INFO CTS-0025]     Width:  1.2214.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2214 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(478940, 144375), (514380, 211575)].
[INFO CTS-0024]  Normalized sink region: [(34.21, 10.3125), (36.7414, 15.1125)].
[INFO CTS-0025]     Width:  2.5314.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5314 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(477420, 149975), (516560, 208425)].
[INFO CTS-0024]  Normalized sink region: [(34.1014, 10.7125), (36.8971, 14.8875)].
[INFO CTS-0025]     Width:  2.7957.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7957 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(439900, 79625), (485020, 118825)].
[INFO CTS-0024]  Normalized sink region: [(31.4214, 5.6875), (34.6443, 8.4875)].
[INFO CTS-0025]     Width:  3.2229.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6114 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(513240, 135625), (531000, 197225)].
[INFO CTS-0024]  Normalized sink region: [(36.66, 9.6875), (37.9286, 14.0875)].
[INFO CTS-0025]     Width:  1.2686.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2686 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(456140, 54775), (491100, 118825)].
[INFO CTS-0024]  Normalized sink region: [(32.5814, 3.9125), (35.0786, 8.4875)].
[INFO CTS-0025]     Width:  2.4971.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4971 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(491480, 82775), (519220, 124425)].
[INFO CTS-0024]  Normalized sink region: [(35.1057, 5.9125), (37.0871, 8.8875)].
[INFO CTS-0025]     Width:  1.9814.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9814 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(437520, 130025), (452720, 202825)].
[INFO CTS-0024]  Normalized sink region: [(31.2514, 9.2875), (32.3371, 14.4875)].
[INFO CTS-0025]     Width:  1.0857.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0857 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(491860, 79625), (520360, 118825)].
[INFO CTS-0024]  Normalized sink region: [(35.1329, 5.6875), (37.1686, 8.4875)].
[INFO CTS-0025]     Width:  2.0357.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0357 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(433440, 135625), (452720, 205975)].
[INFO CTS-0024]  Normalized sink region: [(30.96, 9.6875), (32.3371, 14.7125)].
[INFO CTS-0025]     Width:  1.3771.
[INFO CTS-0026]     Height: 5.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3771 X 2.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(432200, 133175), (455000, 197225)].
[INFO CTS-0024]  Normalized sink region: [(30.8714, 9.5125), (32.5, 14.0875)].
[INFO CTS-0025]     Width:  1.6286.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(492620, 68425), (529480, 124425)].
[INFO CTS-0024]  Normalized sink region: [(35.1871, 4.8875), (37.82, 8.8875)].
[INFO CTS-0025]     Width:  2.6329.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6329 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(496420, 71575), (527580, 124425)].
[INFO CTS-0024]  Normalized sink region: [(35.4586, 5.1125), (37.6843, 8.8875)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(448160, 141225), (474480, 208425)].
[INFO CTS-0024]  Normalized sink region: [(32.0114, 10.0875), (33.8914, 14.8875)].
[INFO CTS-0025]     Width:  1.8800.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8800 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(345510, 515200), (375150, 584850)].
[INFO CTS-0024]  Normalized sink region: [(24.6793, 36.8), (26.7964, 41.775)].
[INFO CTS-0025]     Width:  2.1171.
[INFO CTS-0026]     Height: 4.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 2.1171 X 2.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 64 sinks, 15 sinks closer to other cluster.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.0586 X 2.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 38 sinks, 3 sinks closer to other cluster.
 Out of 26 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0586 X 1.2438
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 11 sinks, 2 sinks closer to other cluster.
 Out of 15 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(382420, 474775), (419000, 519575)].
[INFO CTS-0024]  Normalized sink region: [(27.3157, 33.9125), (29.9286, 37.1125)].
[INFO CTS-0025]     Width:  2.6129.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6129 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(368460, 466025), (428400, 513975)].
[INFO CTS-0024]  Normalized sink region: [(26.3186, 33.2875), (30.6, 36.7125)].
[INFO CTS-0025]     Width:  4.2814.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1407 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(347180, 541975), (381660, 566825)].
[INFO CTS-0024]  Normalized sink region: [(24.7986, 38.7125), (27.2614, 40.4875)].
[INFO CTS-0025]     Width:  2.4629.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2314 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(363520, 536375), (427640, 583625)].
[INFO CTS-0024]  Normalized sink region: [(25.9657, 38.3125), (30.5457, 41.6875)].
[INFO CTS-0025]     Width:  4.5800.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2900 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(360380, 527625), (421660, 572425)].
[INFO CTS-0024]  Normalized sink region: [(25.7414, 37.6875), (30.1186, 40.8875)].
[INFO CTS-0025]     Width:  4.3771.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1886 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(356680, 533225), (420520, 575575)].
[INFO CTS-0024]  Normalized sink region: [(25.4771, 38.0875), (30.0371, 41.1125)].
[INFO CTS-0025]     Width:  4.5600.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2800 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(360100, 460425), (410640, 522025)].
[INFO CTS-0024]  Normalized sink region: [(25.7214, 32.8875), (29.3314, 37.2875)].
[INFO CTS-0025]     Width:  3.6100.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6100 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(366460, 460425), (410540, 525175)].
[INFO CTS-0024]  Normalized sink region: [(26.1757, 32.8875), (29.3243, 37.5125)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1486 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(360760, 541975), (408640, 566825)].
[INFO CTS-0024]  Normalized sink region: [(25.7686, 38.7125), (29.1886, 40.4875)].
[INFO CTS-0025]     Width:  3.4200.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(358200, 536375), (408640, 566825)].
[INFO CTS-0024]  Normalized sink region: [(25.5857, 38.3125), (29.1886, 40.4875)].
[INFO CTS-0025]     Width:  3.6029.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8014 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(375960, 477225), (429540, 525175)].
[INFO CTS-0024]  Normalized sink region: [(26.8543, 34.0875), (30.6814, 37.5125)].
[INFO CTS-0025]     Width:  3.8271.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9136 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(373300, 480375), (425360, 527625)].
[INFO CTS-0024]  Normalized sink region: [(26.6643, 34.3125), (30.3829, 37.6875)].
[INFO CTS-0025]     Width:  3.7186.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8593 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(341100, 438025), (366460, 510825)].
[INFO CTS-0024]  Normalized sink region: [(24.3643, 31.2875), (26.1757, 36.4875)].
[INFO CTS-0025]     Width:  1.8114.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8114 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(372540, 564375), (432580, 620375)].
[INFO CTS-0024]  Normalized sink region: [(26.61, 40.3125), (30.8986, 44.3125)].
[INFO CTS-0025]     Width:  4.2886.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 4.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(371400, 561225), (434860, 620375)].
[INFO CTS-0024]  Normalized sink region: [(26.5286, 40.0875), (31.0614, 44.3125)].
[INFO CTS-0025]     Width:  4.5329.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2664 X 4.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(378240, 558775), (436000, 625975)].
[INFO CTS-0024]  Normalized sink region: [(27.0171, 39.9125), (31.1429, 44.7125)].
[INFO CTS-0025]     Width:  4.1257.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1257 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(380900, 561225), (440940, 622825)].
[INFO CTS-0024]  Normalized sink region: [(27.2071, 40.0875), (31.4957, 44.4875)].
[INFO CTS-0025]     Width:  4.2886.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.2886 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(339580, 443625), (368360, 516425)].
[INFO CTS-0024]  Normalized sink region: [(24.2557, 31.6875), (26.3114, 36.8875)].
[INFO CTS-0025]     Width:  2.0557.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0557 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(341100, 449225), (364560, 516425)].
[INFO CTS-0024]  Normalized sink region: [(24.3643, 32.0875), (26.04, 36.8875)].
[INFO CTS-0025]     Width:  1.6757.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6757 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(368460, 454825), (422320, 516425)].
[INFO CTS-0024]  Normalized sink region: [(26.3186, 32.4875), (30.1657, 36.8875)].
[INFO CTS-0025]     Width:  3.8471.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8471 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(364560, 457975), (422700, 519575)].
[INFO CTS-0024]  Normalized sink region: [(26.04, 32.7125), (30.1929, 37.1125)].
[INFO CTS-0025]     Width:  4.1529.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1529 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(366080, 538825), (431440, 581175)].
[INFO CTS-0024]  Normalized sink region: [(26.1486, 38.4875), (30.8171, 41.5125)].
[INFO CTS-0025]     Width:  4.6686.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3343 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(380520, 474775), (421180, 522025)].
[INFO CTS-0024]  Normalized sink region: [(27.18, 33.9125), (30.0843, 37.2875)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9043 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(347180, 538825), (383560, 572425)].
[INFO CTS-0024]  Normalized sink region: [(24.7986, 38.4875), (27.3971, 40.8875)].
[INFO CTS-0025]     Width:  2.5986.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2993 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(359340, 581175), (423460, 600425)].
[INFO CTS-0024]  Normalized sink region: [(25.6671, 41.5125), (30.2471, 42.8875)].
[INFO CTS-0025]     Width:  4.5800.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2900 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(358100, 441175), (405700, 508375)].
[INFO CTS-0024]  Normalized sink region: [(25.5786, 31.5125), (28.9786, 36.3125)].
[INFO CTS-0025]     Width:  3.4000.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4000 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(364940, 583625), (424600, 603575)].
[INFO CTS-0024]  Normalized sink region: [(26.0671, 41.6875), (30.3286, 43.1125)].
[INFO CTS-0025]     Width:  4.2614.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1307 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(358480, 435575), (411680, 505225)].
[INFO CTS-0024]  Normalized sink region: [(25.6057, 31.1125), (29.4057, 36.0875)].
[INFO CTS-0025]     Width:  3.8000.
[INFO CTS-0026]     Height: 4.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8000 X 2.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(353920, 435575), (408740, 508375)].
[INFO CTS-0024]  Normalized sink region: [(25.28, 31.1125), (29.1957, 36.3125)].
[INFO CTS-0025]     Width:  3.9157.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9157 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(359720, 581175), (412540, 606025)].
[INFO CTS-0024]  Normalized sink region: [(25.6943, 41.5125), (29.4671, 43.2875)].
[INFO CTS-0025]     Width:  3.7729.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8864 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(365420, 578025), (415480, 609175)].
[INFO CTS-0024]  Normalized sink region: [(26.1014, 41.2875), (29.6771, 43.5125)].
[INFO CTS-0025]     Width:  3.5757.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7879 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(344900, 435575), (365700, 508375)].
[INFO CTS-0024]  Normalized sink region: [(24.6357, 31.1125), (26.1214, 36.3125)].
[INFO CTS-0025]     Width:  1.4857.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4857 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/_023_.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(669270, 481845), (684090, 560245)].
[INFO CTS-0024]  Normalized sink region: [(47.805, 34.4175), (48.8636, 40.0175)].
[INFO CTS-0025]     Width:  1.0586.
[INFO CTS-0026]     Height: 5.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0586 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0036]  Average source sink dist: 97054.28 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15831.41 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19924.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19918.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22401.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20670.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19868.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19953.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28330.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23600.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19778.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18581.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22730.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22310.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22386.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26571.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25906.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22751.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17668.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22687.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25491.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23636.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21496.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20761.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18435.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26303.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22015.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 34236.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21281.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26811.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28387.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24906.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25798.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 31565.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18028.91 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26760.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25116.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20598.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22956.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17699.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13356.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 39478.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 36735.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17796.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19728.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24405.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28490.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22976.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17659.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21464.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18718.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21110.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21462.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21666.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 32586.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 40243.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20885.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21470.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19625.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24149.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18570.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 30633.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22657.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20930.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 29063.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 29981.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24462.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12722.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23795.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17991.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25668.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20564.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25761.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22680.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19693.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22330.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22436.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22353.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17903.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16840.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19414.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17246.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13551.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20622.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21026.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23165.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21673.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19255.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19451.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22821.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20319.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19417.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26276.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22472.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28418.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27040.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 30003.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19273.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22968.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22791.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21204.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21648.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18079.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13283.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19824.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12508.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17976.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18047.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19301.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16351.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14685.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19640.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25930.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22031.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15421.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15676.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17950.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24213.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14440.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17087.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21120.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20038.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18250.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19590.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16204.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19375.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16885.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19283.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22015.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21467.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18053.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16262.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24299.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15690.47 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18060.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25695.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 30750.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23531.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24550.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22103.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20014.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20039.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 33335.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 31061.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15943.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17603.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23631.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21673.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17123.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18390.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17647.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23833.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22381.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25844.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25706.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22903.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15058.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 31001.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 31708.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23879.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 31589.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19643.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19533.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 30658.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 36480.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23580.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16000.47 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15976.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18216.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15447.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19638.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19457.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17966.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19830.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19300.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19623.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16182.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17006.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18800.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24635.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26776.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20770.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25398.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28081.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24765.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21433.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14113.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12865.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20038.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15965.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18021.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19323.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22631.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19723.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25191.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19203.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25831.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 30935.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25923.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20151.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17966.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18821.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14941.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24078.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20328.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21411.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19667.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17171.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21505.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22678.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19601.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19515.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21823.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23289.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23020.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28061.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24840.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19318.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26212.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19592.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18142.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22259.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19158.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17499.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25774.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21902.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23691.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22487.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23753.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23793.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 29343.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22032.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15002.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23071.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13245.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18278.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26824.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 35402.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 32449.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24267.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24365.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15621.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20295.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22386.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27540.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23638.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20461.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18195.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13026.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18002.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22968.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22785.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22671.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23516.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 32125.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23800.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16708.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22777.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20608.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17880.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26790.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23304.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19470.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20191.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 30668.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17726.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21157.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20328.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19908.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17919.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18021.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19261.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25441.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25683.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17488.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18213.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26756.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18718.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20554.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19941.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24583.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20027.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20006.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27396.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25136.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 33516.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27525.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16951.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22254.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18838.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21685.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13484.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23763.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25209.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20293.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22996.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23059.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19876.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 11805.78 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15963.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21127.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27327.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18923.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24105.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23711.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21859.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24548.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26230.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26020.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23283.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24903.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19823.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21358.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17232.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17808.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22364.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22693.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22426.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17443.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15885.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21101.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18221.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26786.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19075.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 33762.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17543.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28727.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 33062.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21343.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20465.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19969.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18187.66 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24669.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26811.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18023.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18933.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19107.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27725.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25872.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23916.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17016.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16555.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24440.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26501.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23260.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21635.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14465.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17429.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18736.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19906.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23554.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19281.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18650.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17073.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27802.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21455.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 30301.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23036.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 33284.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28573.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28100.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25494.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27153.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25179.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14976.72 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 29678.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17085.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22743.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21199.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21375.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23418.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21979.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23041.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21518.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19641.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 31853.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 30419.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18440.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15818.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14898.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22208.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27099.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25361.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26894.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22508.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21441.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20631.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28381.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24405.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20538.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27494.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18166.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28325.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27719.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19073.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20771.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21124.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17216.72 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20396.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15321.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 29895.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20747.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21329.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22709.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16573.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19111.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27236.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25314.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15361.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15586.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24005.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24236.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24535.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20936.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15761.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26495.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20470.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17016.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19406.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21340.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18307.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28767.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25258.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21259.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20592.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25362.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28779.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24203.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24647.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21428.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15730.16 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23135.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21485.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15670.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22434.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27294.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22683.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19618.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16248.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22903.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22813.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17396.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19800.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20936.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21787.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21022.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16136.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18537.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18005.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20561.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20070.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22514.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24021.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22890.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27566.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21946.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18927.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21371.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17185.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17412.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18511.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20477.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22340.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 11589.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19420.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13653.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24257.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21332.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16475.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18328.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27602.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24396.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21938.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22139.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18666.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21040.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23091.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19273.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16681.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17120.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19945.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19190.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13798.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27613.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27130.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23540.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22186.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26211.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15428.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25256.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16898.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19291.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22413.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22225.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22890.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24238.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16945.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20986.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26611.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17381.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 33336.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 36661.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 29889.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 33538.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 29868.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22125.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23937.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24435.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23095.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20561.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 39301.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 40170.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 41317.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 35883.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23331.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21430.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26507.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27633.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28433.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21610.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19704.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24298.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 30235.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17912.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 31582.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 34627.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23563.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24491.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17292.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19139.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0018]     Created 17 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 17 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2, 5:2, 6:2, 7:3, 8:3, 10:3, 15:1..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:4, 9:4..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:2, 8:2, 9:2, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:1, 8:1, 9:3, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 8:4, 10:2..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:2, 8:1, 9:2, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:3, 9:1, 10:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 7:2, 8:2, 9:2, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 8:3, 9:2, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:1, 8:3, 10:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:2, 8:1, 9:2, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:1, 8:2, 9:2, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 7:3, 9:2, 10:2..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 6:1, 7:2, 8:1, 9:1, 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:1, 8:3, 9:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:1, 8:2, 9:2, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:2, 8:1, 9:2, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 120
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 386.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 25.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 59.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 60.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 58.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 26.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 63.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 64.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 67.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 25.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 58.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 66.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 59.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 60.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 68.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 74.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 71.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 58.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 67.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 66.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/_023_"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.49 um
[INFO CTS-0102]  Path depth 2 - 2

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns -0.16

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns -0.06

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -0.06

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[1].sub_unit_i/_2557_/G ^
   0.43
_541_/CK ^
   0.07      0.00       0.36


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_206_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.05                           rst_ni (net)
                  0.00    0.00    0.30 ^ input11/A (BUF_X32)
                  0.01    0.02    0.32 ^ input11/Z (BUF_X32)
   102  243.38                           net11 (net)
                  0.03    0.02    0.34 ^ lut/_206_/RN (DFFR_X2)
                                  0.34   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.02    0.01    0.05 ^ clkbuf_4_14_0_clk_i/A (BUF_X4)
                  0.01    0.03    0.08 ^ clkbuf_4_14_0_clk_i/Z (BUF_X4)
    10   17.29                           clknet_4_14_0_clk_i (net)
                  0.01    0.00    0.08 ^ lut/_122_/A1 (NAND2_X1)
                  0.05    0.07    0.14 v lut/_122_/ZN (NAND2_X1)
     1   26.80                           lut/_023_ (net)
                  0.05    0.00    0.14 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.19 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   50.20                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.19 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.21 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     9   18.13                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.21 v net299_15/A (INV_X1)
                  0.00    0.01    0.22 ^ net299_15/ZN (INV_X1)
     1    1.07                           net375 (net)
                  0.00    0.00    0.22 ^ lut/_206_/CK (DFFR_X2)
                          0.00    0.22   clock reconvergence pessimism
                          0.20    0.42   library removal time
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)


Startpoint: lut/gen_sub_units_scm[8].sub_unit_i/_2843_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[8].sub_unit_i/_2402_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.89                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
    16   91.07                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_4_10_0_clk_i/A (BUF_X4)
                  0.01    0.03    1.57 v clkbuf_4_10_0_clk_i/Z (BUF_X4)
     7   32.99                           clknet_4_10_0_clk_i (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[8].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    1.65 ^ lut/gen_sub_units_scm[8].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.04                           lut/gen_sub_units_scm[8].sub_unit_i/_0830_ (net)
                  0.07    0.00    1.65 ^ clkbuf_0_lut/gen_sub_units_scm[8].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    1.69 ^ clkbuf_0_lut/gen_sub_units_scm[8].sub_unit_i/_0830_/Z (BUF_X32)
     8  220.76                           clknet_0_lut/gen_sub_units_scm[8].sub_unit_i/_0830_ (net)
                  0.02    0.00    1.70 ^ clkbuf_3_0__f_lut/gen_sub_units_scm[8].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    1.72 ^ clkbuf_3_0__f_lut/gen_sub_units_scm[8].sub_unit_i/_0830_/Z (BUF_X32)
     6   12.33                           clknet_3_0__leaf_lut/gen_sub_units_scm[8].sub_unit_i/_0830_ (net)
                  0.00    0.00    1.72 ^ net1322_972/A (INV_X1)
                  0.00    0.01    1.72 v net1322_972/ZN (INV_X1)
     1    1.00                           net1332 (net)
                  0.00    0.00    1.72 v lut/gen_sub_units_scm[8].sub_unit_i/_2843_/GN (DLL_X1)
                  0.01    0.05    1.77 ^ lut/gen_sub_units_scm[8].sub_unit_i/_2843_/Q (DLL_X1)
     1    1.05                           lut/gen_sub_units_scm[8].sub_unit_i/gen_cg_word_iter[1].cg_i.en_latch (net)
                  0.01    0.00    1.77 ^ lut/gen_sub_units_scm[8].sub_unit_i/_2402_/A2 (AND2_X1)
                                  1.77   data arrival time

                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.89                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
    16   91.07                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_4_10_0_clk_i/A (BUF_X4)
                  0.01    0.03    1.57 v clkbuf_4_10_0_clk_i/Z (BUF_X4)
     7   32.99                           clknet_4_10_0_clk_i (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[8].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    1.65 ^ lut/gen_sub_units_scm[8].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.04                           lut/gen_sub_units_scm[8].sub_unit_i/_0830_ (net)
                  0.07    0.00    1.65 ^ clkbuf_0_lut/gen_sub_units_scm[8].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    1.69 ^ clkbuf_0_lut/gen_sub_units_scm[8].sub_unit_i/_0830_/Z (BUF_X32)
     8  220.76                           clknet_0_lut/gen_sub_units_scm[8].sub_unit_i/_0830_ (net)
                  0.02    0.00    1.70 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[8].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    1.72 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[8].sub_unit_i/_0830_/Z (BUF_X32)
     6   13.04                           clknet_3_2__leaf_lut/gen_sub_units_scm[8].sub_unit_i/_0830_ (net)
                  0.01    0.00    1.72 ^ net1322_974/A (INV_X1)
                  0.00    0.01    1.73 v net1322_974/ZN (INV_X1)
     1    0.98                           net1334 (net)
                  0.00    0.00    1.73 v lut/gen_sub_units_scm[8].sub_unit_i/_2402_/A1 (AND2_X1)
                          0.00    1.73   clock reconvergence pessimism
                          0.00    1.73   clock gating hold time
                                  1.73   data required time
-----------------------------------------------------------------------------
                                  1.73   data required time
                                 -1.77   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _537_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.02    0.01    0.05 ^ clkbuf_4_12_0_clk_i/A (BUF_X4)
                  0.01    0.03    0.07 ^ clkbuf_4_12_0_clk_i/Z (BUF_X4)
    10   15.39                           clknet_4_12_0_clk_i (net)
                  0.01    0.00    0.08 ^ _537_/CK (DFFR_X1)
                  0.01    0.09    0.17 v _537_/Q (DFFR_X1)
     2    2.69                           net58 (net)
                  0.01    0.00    0.17 v _492_/A3 (NAND3_X1)
                  0.01    0.02    0.19 ^ _492_/ZN (NAND3_X1)
     1    1.68                           _173_ (net)
                  0.01    0.00    0.19 ^ _494_/A1 (NAND2_X1)
                  0.01    0.01    0.20 v _494_/ZN (NAND2_X1)
     1    1.23                           _028_ (net)
                  0.01    0.00    0.20 v _537_/D (DFFR_X1)
                                  0.20   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.02    0.01    0.05 ^ clkbuf_4_12_0_clk_i/A (BUF_X4)
                  0.01    0.03    0.07 ^ clkbuf_4_12_0_clk_i/Z (BUF_X4)
    10   15.39                           clknet_4_12_0_clk_i (net)
                  0.01    0.00    0.08 ^ _537_/CK (DFFR_X1)
                          0.00    0.08   clock reconvergence pessimism
                          0.01    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _542_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.05                           rst_ni (net)
                  0.00    0.00    0.30 ^ input11/A (BUF_X32)
                  0.01    0.02    0.32 ^ input11/Z (BUF_X32)
   102  243.38                           net11 (net)
                  0.03    0.02    0.35 ^ _542_/RN (DFFR_X1)
                                  0.35   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.01    0.01    3.04 ^ clkbuf_4_3_0_clk_i/A (BUF_X4)
                  0.01    0.03    3.07 ^ clkbuf_4_3_0_clk_i/Z (BUF_X4)
     6   13.53                           clknet_4_3_0_clk_i (net)
                  0.01    0.00    3.07 ^ _542_/CK (DFFR_X1)
                          0.00    3.07   clock reconvergence pessimism
                          0.05    3.12   library recovery time
                                  3.12   data required time
-----------------------------------------------------------------------------
                                  3.12   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  2.78   slack (MET)


Startpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2844_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2366_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.89                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
    16   91.07                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_4_1_0_clk_i/A (BUF_X4)
                  0.01    0.03    1.57 v clkbuf_4_1_0_clk_i/Z (BUF_X4)
     4   29.65                           clknet_4_1_0_clk_i (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[10].sub_unit_i/_2844_/GN (DLL_X1)
                  0.01    0.07    1.65 v lut/gen_sub_units_scm[10].sub_unit_i/_2844_/Q (DLL_X1)
     1    1.65                           lut/gen_sub_units_scm[10].sub_unit_i/cg_we_global.en_latch (net)
                  0.01    0.00    1.65 v lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A2 (NAND2_X1)
                                  1.65   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 ^ clkbuf_4_9_0_clk_i/A (BUF_X4)
                  0.02    0.03    3.07 ^ clkbuf_4_9_0_clk_i/Z (BUF_X4)
     5   25.80                           clknet_4_9_0_clk_i (net)
                  0.02    0.00    3.07 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A1 (NAND2_X1)
                          0.00    3.07   clock reconvergence pessimism
                          0.00    3.07   clock gating setup time
                                  3.07   data required time
-----------------------------------------------------------------------------
                                  3.07   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: _547_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_4_4_0_clk_i/A (BUF_X4)
                  0.01    0.03    0.07 ^ clkbuf_4_4_0_clk_i/Z (BUF_X4)
     7   13.15                           clknet_4_4_0_clk_i (net)
                  0.01    0.00    0.07 ^ _547_/CK (DFFR_X1)
                  0.01    0.10    0.17 v _547_/Q (DFFR_X1)
     3    8.81                           rdata_o_q[6] (net)
                  0.01    0.00    0.17 v fp_adder/converter/_174_/A2 (NOR2_X2)
                  0.03    0.04    0.21 ^ fp_adder/converter/_174_/ZN (NOR2_X2)
     2    8.83                           fp_adder/converter/_107_ (net)
                  0.03    0.00    0.21 ^ fp_adder/converter/_175_/A2 (NAND2_X1)
                  0.02    0.03    0.24 v fp_adder/converter/_175_/ZN (NAND2_X1)
     2    6.34                           fp_adder/converter/_108_ (net)
                  0.02    0.00    0.24 v fp_adder/converter/_193_/A2 (NOR2_X2)
                  0.03    0.05    0.30 ^ fp_adder/converter/_193_/ZN (NOR2_X2)
     3   12.20                           fp_adder/converter/_126_ (net)
                  0.03    0.00    0.30 ^ fp_adder/converter/_196_/A1 (NAND2_X4)
                  0.02    0.03    0.33 v fp_adder/converter/_196_/ZN (NAND2_X4)
    13   29.78                           fp_adder/converter/_129_ (net)
                  0.02    0.00    0.33 v fp_adder/converter/_199_/A2 (NAND2_X4)
                  0.02    0.04    0.37 ^ fp_adder/converter/_199_/ZN (NAND2_X4)
    14   29.18                           fp_adder/converter/_132_ (net)
                  0.02    0.00    0.37 ^ fp_adder/converter/_233_/A1 (NAND2_X2)
                  0.01    0.03    0.39 v fp_adder/converter/_233_/ZN (NAND2_X2)
     4   10.71                           fp_adder/converter/_006_ (net)
                  0.01    0.00    0.39 v fp_adder/converter/_326_/B1 (AOI21_X1)
                  0.02    0.03    0.42 ^ fp_adder/converter/_326_/ZN (AOI21_X1)
     1    1.73                           fp_adder/converter/_089_ (net)
                  0.02    0.00    0.42 ^ fp_adder/converter/_327_/A (OAI21_X1)
                  0.01    0.02    0.44 v fp_adder/converter/_327_/ZN (OAI21_X1)
     1    2.01                           fp_adder/converter/_090_ (net)
                  0.01    0.00    0.44 v fp_adder/converter/_328_/A1 (NAND2_X1)
                  0.02    0.03    0.47 ^ fp_adder/converter/_328_/ZN (NAND2_X1)
     3    7.17                           fp_adder/operand_fp16_fp32[25] (net)
                  0.02    0.00    0.47 ^ fp_adder/adder/adder/_1257_/A (INV_X1)
                  0.01    0.02    0.49 v fp_adder/adder/adder/_1257_/ZN (INV_X1)
     2    4.56                           fp_adder/adder/adder/_0369_ (net)
                  0.01    0.00    0.49 v fp_adder/adder/adder/_1258_/A1 (NAND2_X1)
                  0.02    0.02    0.51 ^ fp_adder/adder/adder/_1258_/ZN (NAND2_X1)
     3    5.75                           fp_adder/adder/adder/_0370_ (net)
                  0.02    0.00    0.51 ^ fp_adder/adder/adder/_1261_/A1 (NAND2_X1)
                  0.01    0.02    0.53 v fp_adder/adder/adder/_1261_/ZN (NAND2_X1)
     2    3.31                           fp_adder/adder/adder/_0373_ (net)
                  0.01    0.00    0.53 v fp_adder/adder/adder/_1262_/A2 (NOR2_X1)
                  0.02    0.04    0.57 ^ fp_adder/adder/adder/_1262_/ZN (NOR2_X1)
     2    3.72                           fp_adder/adder/adder/_0374_ (net)
                  0.02    0.00    0.57 ^ fp_adder/adder/adder/_1263_/A2 (NAND2_X1)
                  0.02    0.02    0.59 v fp_adder/adder/adder/_1263_/ZN (NAND2_X1)
     2    4.01                           fp_adder/adder/adder/_0375_ (net)
                  0.02    0.00    0.59 v fp_adder/adder/adder/_1267_/A1 (NAND2_X1)
                  0.02    0.03    0.63 ^ fp_adder/adder/adder/_1267_/ZN (NAND2_X1)
     3    7.83                           fp_adder/adder/adder/_0379_ (net)
                  0.02    0.00    0.63 ^ fp_adder/adder/adder/_1300_/A1 (NAND2_X2)
                  0.02    0.03    0.65 v fp_adder/adder/adder/_1300_/ZN (NAND2_X2)
     4   12.78                           fp_adder/adder/adder/_0411_ (net)
                  0.02    0.00    0.65 v fp_adder/adder/adder/_1307_/A1 (NAND2_X4)
                  0.12    0.13    0.79 ^ fp_adder/adder/adder/_1307_/ZN (NAND2_X4)
    91  205.97                           fp_adder/adder/adder/_0418_ (net)
                  0.12    0.00    0.79 ^ fp_adder/adder/adder/_1324_/A (INV_X8)
                  0.03    0.03    0.82 v fp_adder/adder/adder/_1324_/ZN (INV_X8)
    35   73.24                           fp_adder/adder/adder/_0435_ (net)
                  0.03    0.00    0.82 v fp_adder/adder/adder/_1329_/A1 (NAND2_X1)
                  0.01    0.02    0.84 ^ fp_adder/adder/adder/_1329_/ZN (NAND2_X1)
     1    1.77                           fp_adder/adder/adder/_0440_ (net)
                  0.01    0.00    0.84 ^ fp_adder/adder/adder/_1330_/A2 (NAND2_X1)
                  0.01    0.01    0.86 v fp_adder/adder/adder/_1330_/ZN (NAND2_X1)
     1    1.81                           fp_adder/adder/adder/_0441_ (net)
                  0.01    0.00    0.86 v fp_adder/adder/adder/_1331_/A1 (NAND2_X1)
                  0.01    0.02    0.88 ^ fp_adder/adder/adder/_1331_/ZN (NAND2_X1)
     1    3.23                           fp_adder/adder/adder/_0442_ (net)
                  0.01    0.00    0.88 ^ fp_adder/adder/adder/_1338_/A1 (NAND2_X2)
                  0.01    0.02    0.90 v fp_adder/adder/adder/_1338_/ZN (NAND2_X2)
     3    9.12                           fp_adder/adder/adder/_0449_ (net)
                  0.01    0.00    0.90 v fp_adder/adder/adder/_1339_/B1 (AOI21_X4)
                  0.09    0.10    0.99 ^ fp_adder/adder/adder/_1339_/ZN (AOI21_X4)
    34   64.80                           fp_adder/adder/adder/_0450_ (net)
                  0.09    0.01    1.00 ^ fp_adder/adder/adder/_1788_/A1 (NAND2_X1)
                  0.02    0.03    1.03 v fp_adder/adder/adder/_1788_/ZN (NAND2_X1)
     2    3.25                           fp_adder/adder/adder/_0891_ (net)
                  0.02    0.00    1.03 v fp_adder/adder/adder/_1948_/A (MUX2_X1)
                  0.01    0.07    1.10 v fp_adder/adder/adder/_1948_/Z (MUX2_X1)
     2    2.94                           fp_adder/adder/adder/_1051_ (net)
                  0.01    0.00    1.10 v fp_adder/adder/adder/_1987_/B (MUX2_X1)
                  0.01    0.06    1.16 v fp_adder/adder/adder/_1987_/Z (MUX2_X1)
     2    3.52                           fp_adder/adder/adder/_1090_ (net)
                  0.01    0.00    1.16 v fp_adder/adder/adder/_1988_/A1 (NAND2_X1)
                  0.01    0.02    1.18 ^ fp_adder/adder/adder/_1988_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/adder/_1091_ (net)
                  0.01    0.00    1.18 ^ fp_adder/adder/adder/_1991_/A1 (NAND3_X1)
                  0.02    0.02    1.20 v fp_adder/adder/adder/_1991_/ZN (NAND3_X1)
     2    3.46                           fp_adder/adder/adder/_1094_ (net)
                  0.02    0.00    1.20 v fp_adder/adder/adder/_1995_/A1 (NAND2_X1)
                  0.01    0.02    1.22 ^ fp_adder/adder/adder/_1995_/ZN (NAND2_X1)
     1    1.87                           fp_adder/adder/adder/_1098_ (net)
                  0.01    0.00    1.22 ^ fp_adder/adder/adder/_1996_/A1 (NAND2_X1)
                  0.01    0.01    1.23 v fp_adder/adder/adder/_1996_/ZN (NAND2_X1)
     1    1.58                           fp_adder/adder/adder/_1099_ (net)
                  0.01    0.00    1.23 v fp_adder/adder/adder/_1998_/A1 (NAND2_X1)
                  0.02    0.03    1.26 ^ fp_adder/adder/adder/_1998_/ZN (NAND2_X1)
     2    5.87                           fp_adder/adder/adder/_1101_ (net)
                  0.02    0.00    1.26 ^ fp_adder/adder/adder/_2003_/A1 (NOR2_X1)
                  0.01    0.02    1.28 v fp_adder/adder/adder/_2003_/ZN (NOR2_X1)
     3    6.42                           fp_adder/adder/adder/_1106_ (net)
                  0.01    0.00    1.28 v fp_adder/adder/adder/_2004_/A (INV_X2)
                  0.01    0.01    1.29 ^ fp_adder/adder/adder/_2004_/ZN (INV_X2)
     1    1.64                           fp_adder/adder/adder/_1107_ (net)
                  0.01    0.00    1.29 ^ fp_adder/adder/adder/_2006_/A1 (NAND2_X1)
                  0.01    0.02    1.31 v fp_adder/adder/adder/_2006_/ZN (NAND2_X1)
     2    6.31                           fp_adder/adder/adder/_1109_ (net)
                  0.01    0.00    1.31 v fp_adder/adder/adder/_2007_/A2 (NOR2_X1)
                  0.03    0.04    1.35 ^ fp_adder/adder/adder/_2007_/ZN (NOR2_X1)
     2    3.89                           fp_adder/adder/adder/_1110_ (net)
                  0.03    0.00    1.35 ^ fp_adder/adder/adder/_2034_/A1 (NAND2_X1)
                  0.01    0.02    1.37 v fp_adder/adder/adder/_2034_/ZN (NAND2_X1)
     1    1.64                           fp_adder/adder/adder/_0014_ (net)
                  0.01    0.00    1.37 v fp_adder/adder/adder/_2035_/A (INV_X1)
                  0.01    0.02    1.38 ^ fp_adder/adder/adder/_2035_/ZN (INV_X1)
     2    2.85                           fp_adder/adder/adder/_0015_ (net)
                  0.01    0.00    1.38 ^ fp_adder/adder/adder/_2078_/A1 (AND2_X1)
                  0.01    0.03    1.41 ^ fp_adder/adder/adder/_2078_/ZN (AND2_X1)
     1    1.69                           fp_adder/adder/adder/_0059_ (net)
                  0.01    0.00    1.41 ^ fp_adder/adder/adder/_2079_/A2 (NAND2_X1)
                  0.01    0.02    1.43 v fp_adder/adder/adder/_2079_/ZN (NAND2_X1)
     1    3.15                           fp_adder/adder/adder/_0060_ (net)
                  0.01    0.00    1.43 v fp_adder/adder/adder/_2095_/A1 (NAND2_X2)
                  0.02    0.02    1.45 ^ fp_adder/adder/adder/_2095_/ZN (NAND2_X2)
     4   10.41                           fp_adder/adder/adder/_0078_ (net)
                  0.02    0.00    1.45 ^ fp_adder/adder/adder/_2262_/A1 (NAND2_X1)
                  0.01    0.01    1.47 v fp_adder/adder/adder/_2262_/ZN (NAND2_X1)
     1    1.69                           fp_adder/adder/adder/_0241_ (net)
                  0.01    0.00    1.47 v fp_adder/adder/adder/_2263_/A1 (NAND2_X1)
                  0.02    0.03    1.50 ^ fp_adder/adder/adder/_2263_/ZN (NAND2_X1)
     3    7.71                           fp_adder/adder/adder/_0242_ (net)
                  0.02    0.00    1.50 ^ fp_adder/adder/adder/_2268_/A1 (NAND2_X1)
                  0.01    0.02    1.51 v fp_adder/adder/adder/_2268_/ZN (NAND2_X1)
     1    1.58                           fp_adder/adder/adder/_0245_ (net)
                  0.01    0.00    1.51 v fp_adder/adder/adder/_2269_/A1 (NAND2_X1)
                  0.02    0.03    1.54 ^ fp_adder/adder/adder/_2269_/ZN (NAND2_X1)
     2    6.11                           fp_adder/adder/adder/_0246_ (net)
                  0.02    0.00    1.54 ^ fp_adder/adder/adder/_2272_/A1 (NAND2_X1)
                  0.01    0.02    1.56 v fp_adder/adder/adder/_2272_/ZN (NAND2_X1)
     2    3.31                           fp_adder/adder/adder/_0249_ (net)
                  0.01    0.00    1.56 v fp_adder/adder/adder/_2276_/A1 (NAND3_X1)
                  0.02    0.02    1.58 ^ fp_adder/adder/adder/_2276_/ZN (NAND3_X1)
     1    3.65                           fp_adder/adder/adder/_0253_ (net)
                  0.02    0.00    1.58 ^ fp_adder/adder/adder/_2277_/A2 (NAND2_X2)
                  0.01    0.02    1.60 v fp_adder/adder/adder/_2277_/ZN (NAND2_X2)
     4    9.29                           fp_adder/adder/mant_prenorm_d[43] (net)
                  0.01    0.00    1.60 v fp_adder/adder/norm/LOD/_177_/A2 (NOR2_X1)
                  0.02    0.04    1.64 ^ fp_adder/adder/norm/LOD/_177_/ZN (NOR2_X1)
     2    3.55                           fp_adder/adder/norm/LOD/_133_ (net)
                  0.02    0.00    1.64 ^ fp_adder/adder/norm/LOD/_178_/A2 (NAND2_X1)
                  0.02    0.03    1.67 v fp_adder/adder/norm/LOD/_178_/ZN (NAND2_X1)
     2    7.78                           fp_adder/adder/norm/LOD/_134_ (net)
                  0.02    0.00    1.67 v fp_adder/adder/norm/LOD/_179_/A (INV_X4)
                  0.01    0.01    1.69 ^ fp_adder/adder/norm/LOD/_179_/ZN (INV_X4)
     1    3.14                           fp_adder/adder/norm/LOD/_135_ (net)
                  0.01    0.00    1.69 ^ fp_adder/adder/norm/LOD/_187_/A1 (NAND2_X2)
                  0.01    0.02    1.70 v fp_adder/adder/norm/LOD/_187_/ZN (NAND2_X2)
     5    9.42                           fp_adder/adder/norm/LOD/_143_ (net)
                  0.01    0.00    1.70 v fp_adder/adder/norm/LOD/_200_/A1 (NOR2_X2)
                  0.03    0.04    1.75 ^ fp_adder/adder/norm/LOD/_200_/ZN (NOR2_X2)
     5    9.46                           fp_adder/adder/norm/LOD/_008_ (net)
                  0.03    0.00    1.75 ^ fp_adder/adder/norm/LOD/_207_/A1 (NAND2_X1)
                  0.02    0.03    1.77 v fp_adder/adder/norm/LOD/_207_/ZN (NAND2_X1)
     2    4.88                           fp_adder/adder/norm/LOD/_015_ (net)
                  0.02    0.00    1.77 v fp_adder/adder/norm/LOD/_292_/A (INV_X2)
                  0.01    0.02    1.79 ^ fp_adder/adder/norm/LOD/_292_/ZN (INV_X2)
     3    8.63                           fp_adder/adder/norm/Mant_leadingOne_D[4] (net)
                  0.01    0.00    1.79 ^ fp_adder/adder/norm/LOD/_295_/A1 (NAND2_X1)
                  0.01    0.01    1.81 v fp_adder/adder/norm/LOD/_295_/ZN (NAND2_X1)
     1    1.53                           fp_adder/adder/norm/LOD/_099_ (net)
                  0.01    0.00    1.81 v fp_adder/adder/norm/LOD/_296_/A3 (NAND3_X1)
                  0.02    0.03    1.83 ^ fp_adder/adder/norm/LOD/_296_/ZN (NAND3_X1)
     2    4.39                           fp_adder/adder/norm/Mant_leadingOne_D[2] (net)
                  0.02    0.00    1.83 ^ fp_adder/adder/norm/_1150_/A (INV_X1)
                  0.01    0.01    1.85 v fp_adder/adder/norm/_1150_/ZN (INV_X1)
     2    3.42                           fp_adder/adder/norm/_0101_ (net)
                  0.01    0.00    1.85 v fp_adder/adder/norm/_1151_/A1 (NAND2_X1)
                  0.03    0.03    1.88 ^ fp_adder/adder/norm/_1151_/ZN (NAND2_X1)
     3    8.78                           fp_adder/adder/norm/_0112_ (net)
                  0.03    0.00    1.88 ^ fp_adder/adder/norm/_1152_/A2 (NAND2_X1)
                  0.02    0.03    1.91 v fp_adder/adder/norm/_1152_/ZN (NAND2_X1)
     3    7.10                           fp_adder/adder/norm/_0123_ (net)
                  0.02    0.00    1.91 v fp_adder/adder/norm/_1158_/A1 (NOR2_X1)
                  0.02    0.04    1.94 ^ fp_adder/adder/norm/_1158_/ZN (NOR2_X1)
     2    3.55                           fp_adder/adder/norm/_0189_ (net)
                  0.02    0.00    1.94 ^ fp_adder/adder/norm/_1159_/A2 (NAND2_X1)
                  0.01    0.02    1.96 v fp_adder/adder/norm/_1159_/ZN (NAND2_X1)
     1    1.69                           fp_adder/adder/norm/_0200_ (net)
                  0.01    0.00    1.96 v fp_adder/adder/norm/_1163_/A1 (NAND2_X1)
                  0.01    0.01    1.97 ^ fp_adder/adder/norm/_1163_/ZN (NAND2_X1)
     1    1.74                           fp_adder/adder/norm/_0239_ (net)
                  0.01    0.00    1.97 ^ fp_adder/adder/norm/_1186_/A1 (NAND2_X1)
                  0.01    0.01    1.99 v fp_adder/adder/norm/_1186_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/norm/_0282_ (net)
                  0.01    0.00    1.99 v fp_adder/adder/norm/_1194_/A1 (NAND2_X1)
                  0.01    0.02    2.00 ^ fp_adder/adder/norm/_1194_/ZN (NAND2_X1)
     1    3.18                           fp_adder/adder/norm/_0290_ (net)
                  0.01    0.00    2.00 ^ fp_adder/adder/norm/_1198_/A1 (NAND2_X2)
                  0.01    0.02    2.03 v fp_adder/adder/norm/_1198_/ZN (NAND2_X2)
     4   11.26                           fp_adder/adder/norm/_0294_ (net)
                  0.01    0.00    2.03 v fp_adder/adder/norm/_1211_/A1 (NAND2_X4)
                  0.03    0.04    2.07 ^ fp_adder/adder/norm/_1211_/ZN (NAND2_X4)
    13   49.04                           fp_adder/adder/norm/_0307_ (net)
                  0.03    0.00    2.07 ^ fp_adder/adder/norm/_1215_/A1 (NAND2_X1)
                  0.02    0.03    2.10 v fp_adder/adder/norm/_1215_/ZN (NAND2_X1)
     1    5.88                           fp_adder/adder/norm/_0311_ (net)
                  0.02    0.00    2.10 v fp_adder/adder/norm/_1217_/A1 (NAND2_X4)
                  0.07    0.08    2.18 ^ fp_adder/adder/norm/_1217_/ZN (NAND2_X4)
    52  129.27                           fp_adder/adder/norm/_0313_ (net)
                  0.07    0.01    2.19 ^ fp_adder/adder/norm/_1221_/A2 (NAND3_X2)
                  0.02    0.04    2.23 v fp_adder/adder/norm/_1221_/ZN (NAND3_X2)
     3    8.11                           fp_adder/adder/norm/_0317_ (net)
                  0.02    0.00    2.23 v fp_adder/adder/norm/_1236_/A1 (NAND3_X1)
                  0.02    0.03    2.26 ^ fp_adder/adder/norm/_1236_/ZN (NAND3_X1)
     2    5.39                           fp_adder/adder/norm/_0332_ (net)
                  0.02    0.00    2.26 ^ fp_adder/adder/norm/_1238_/A1 (NAND2_X1)
                  0.01    0.03    2.29 v fp_adder/adder/norm/_1238_/ZN (NAND2_X1)
     1    6.05                           fp_adder/adder/norm/_0334_ (net)
                  0.01    0.00    2.29 v fp_adder/adder/norm/_1240_/A1 (NAND2_X4)
                  0.08    0.10    2.38 ^ fp_adder/adder/norm/_1240_/ZN (NAND2_X4)
    75  150.21                           fp_adder/adder/norm/_0336_ (net)
                  0.08    0.01    2.39 ^ fp_adder/adder/norm/_1269_/A1 (AND2_X4)
                  0.04    0.08    2.47 ^ fp_adder/adder/norm/_1269_/ZN (AND2_X4)
    26   60.22                           fp_adder/adder/norm/_0365_ (net)
                  0.04    0.00    2.47 ^ fp_adder/adder/norm/_1615_/A1 (NAND2_X1)
                  0.02    0.03    2.50 v fp_adder/adder/norm/_1615_/ZN (NAND2_X1)
     4    6.39                           fp_adder/adder/norm/_0711_ (net)
                  0.02    0.00    2.50 v fp_adder/adder/norm/_1739_/A2 (NAND3_X1)
                  0.02    0.03    2.53 ^ fp_adder/adder/norm/_1739_/ZN (NAND3_X1)
     2    3.50                           fp_adder/adder/norm/_0835_ (net)
                  0.02    0.00    2.53 ^ fp_adder/adder/norm/_1740_/A2 (NAND2_X1)
                  0.02    0.03    2.56 v fp_adder/adder/norm/_1740_/ZN (NAND2_X1)
     3    6.50                           fp_adder/adder/norm/_0836_ (net)
                  0.02    0.00    2.56 v fp_adder/adder/norm/_1741_/A1 (NAND2_X1)
                  0.01    0.02    2.57 ^ fp_adder/adder/norm/_1741_/ZN (NAND2_X1)
     1    1.87                           fp_adder/adder/norm/_0837_ (net)
                  0.01    0.00    2.57 ^ fp_adder/adder/norm/_1742_/A2 (NAND2_X1)
                  0.01    0.01    2.59 v fp_adder/adder/norm/_1742_/ZN (NAND2_X1)
     1    1.89                           fp_adder/adder/norm/_0838_ (net)
                  0.01    0.00    2.59 v fp_adder/adder/norm/_1743_/A1 (NAND2_X1)
                  0.01    0.02    2.61 ^ fp_adder/adder/norm/_1743_/ZN (NAND2_X1)
     1    3.01                           fp_adder/adder/norm/_0839_ (net)
                  0.01    0.00    2.61 ^ fp_adder/adder/norm/_1744_/A2 (NAND2_X1)
                  0.01    0.01    2.62 v fp_adder/adder/norm/_1744_/ZN (NAND2_X1)
     1    1.47                           fp_adder/adder/norm/_0840_ (net)
                  0.01    0.00    2.62 v fp_adder/adder/norm/_1756_/A1 (NOR2_X1)
                  0.04    0.05    2.67 ^ fp_adder/adder/norm/_1756_/ZN (NOR2_X1)
     2    7.79                           fp_adder/adder/norm/_0852_ (net)
                  0.04    0.00    2.67 ^ fp_adder/adder/norm/_1784_/A1 (NAND2_X1)
                  0.01    0.02    2.69 v fp_adder/adder/norm/_1784_/ZN (NAND2_X1)
     1    1.53                           fp_adder/adder/norm/_0880_ (net)
                  0.01    0.00    2.69 v fp_adder/adder/norm/_1843_/A1 (NOR2_X1)
                  0.02    0.03    2.73 ^ fp_adder/adder/norm/_1843_/ZN (NOR2_X1)
     2    3.56                           fp_adder/adder/norm/_0939_ (net)
                  0.02    0.00    2.73 ^ fp_adder/adder/norm/_1844_/A3 (NAND3_X1)
                  0.02    0.03    2.76 v fp_adder/adder/norm/_1844_/ZN (NAND3_X1)
     2    4.47                           fp_adder/adder/norm/_0940_ (net)
                  0.02    0.00    2.76 v fp_adder/adder/norm/_1992_/A1 (NOR2_X2)
                  0.04    0.06    2.81 ^ fp_adder/adder/norm/_1992_/ZN (NOR2_X2)
     6   14.68                           fp_adder/adder/norm/_1088_ (net)
                  0.04    0.00    2.81 ^ fp_adder/adder/norm/_2078_/A1 (NAND4_X1)
                  0.02    0.03    2.85 v fp_adder/adder/norm/_2078_/ZN (NAND4_X1)
     1    1.94                           fp_adder/adder/norm/_0039_ (net)
                  0.02    0.00    2.85 v fp_adder/adder/norm/_2079_/A1 (NAND2_X1)
                  0.02    0.04    2.88 ^ fp_adder/adder/norm/_2079_/ZN (NAND2_X1)
     3    8.61                           fp_adder/adder/norm/_0040_ (net)
                  0.02    0.00    2.88 ^ fp_adder/adder/norm/_2089_/A1 (NAND2_X1)
                  0.01    0.02    2.90 v fp_adder/adder/norm/_2089_/ZN (NAND2_X1)
     1    1.60                           fp_adder/adder/norm/_0049_ (net)
                  0.01    0.00    2.90 v fp_adder/adder/norm/_2093_/A1 (NAND2_X1)
                  0.02    0.03    2.93 ^ fp_adder/adder/norm/_2093_/ZN (NAND2_X1)
     3    8.02                           fp_adder/adder/norm/_0054_ (net)
                  0.02    0.00    2.93 ^ fp_adder/adder/norm/_2104_/A1 (NAND2_X1)
                  0.01    0.02    2.95 v fp_adder/adder/norm/_2104_/ZN (NAND2_X1)
     1    1.60                           fp_adder/adder/norm/_0064_ (net)
                  0.01    0.00    2.95 v fp_adder/adder/norm/_2106_/A1 (NAND2_X1)
                  0.02    0.02    2.97 ^ fp_adder/adder/norm/_2106_/ZN (NAND2_X1)
     2    5.91                           fp_adder/adder/norm/_0066_ (net)
                  0.02    0.00    2.97 ^ fp_adder/adder/norm/_2112_/A1 (NAND2_X1)
                  0.01    0.02    2.99 v fp_adder/adder/norm/_2112_/ZN (NAND2_X1)
     2    3.35                           fp_adder/adder/norm/_0072_ (net)
                  0.01    0.00    2.99 v fp_adder/adder/norm/_2113_/A1 (NAND2_X1)
                  0.01    0.02    3.01 ^ fp_adder/adder/norm/_2113_/ZN (NAND2_X1)
     1    1.67                           fp_adder/adder/norm/_0073_ (net)
                  0.01    0.00    3.01 ^ fp_adder/adder/norm/_2116_/A1 (NAND2_X1)
                  0.01    0.01    3.02 v fp_adder/adder/norm/_2116_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/norm/_0076_ (net)
                  0.01    0.00    3.02 v fp_adder/adder/norm/_2119_/A1 (NAND2_X1)
                  0.02    0.02    3.04 ^ fp_adder/adder/norm/_2119_/ZN (NAND2_X1)
     2    6.31                           result_int_d[30] (net)
                  0.02    0.00    3.04 ^ _499_/A4 (NAND4_X1)
                  0.03    0.03    3.08 v _499_/ZN (NAND4_X1)
     1    1.82                           _178_ (net)
                  0.03    0.00    3.08 v _500_/A2 (NAND2_X1)
                  0.01    0.02    3.10 ^ _500_/ZN (NAND2_X1)
     1    1.26                           _030_ (net)
                  0.01    0.00    3.10 ^ _539_/D (DFFR_X1)
                                  3.10   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.02    0.01    3.05 ^ clkbuf_4_12_0_clk_i/A (BUF_X4)
                  0.01    0.03    3.07 ^ clkbuf_4_12_0_clk_i/Z (BUF_X4)
    10   15.39                           clknet_4_12_0_clk_i (net)
                  0.01    0.00    3.08 ^ _539_/CK (DFFR_X1)
                          0.00    3.08   clock reconvergence pessimism
                         -0.03    3.04   library setup time
                                  3.04   data required time
-----------------------------------------------------------------------------
                                  3.04   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _542_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.05                           rst_ni (net)
                  0.00    0.00    0.30 ^ input11/A (BUF_X32)
                  0.01    0.02    0.32 ^ input11/Z (BUF_X32)
   102  243.38                           net11 (net)
                  0.03    0.02    0.35 ^ _542_/RN (DFFR_X1)
                                  0.35   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.01    0.01    3.04 ^ clkbuf_4_3_0_clk_i/A (BUF_X4)
                  0.01    0.03    3.07 ^ clkbuf_4_3_0_clk_i/Z (BUF_X4)
     6   13.53                           clknet_4_3_0_clk_i (net)
                  0.01    0.00    3.07 ^ _542_/CK (DFFR_X1)
                          0.00    3.07   clock reconvergence pessimism
                          0.05    3.12   library recovery time
                                  3.12   data required time
-----------------------------------------------------------------------------
                                  3.12   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  2.78   slack (MET)


Startpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2844_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2366_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.89                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
    16   91.07                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_4_1_0_clk_i/A (BUF_X4)
                  0.01    0.03    1.57 v clkbuf_4_1_0_clk_i/Z (BUF_X4)
     4   29.65                           clknet_4_1_0_clk_i (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[10].sub_unit_i/_2844_/GN (DLL_X1)
                  0.01    0.07    1.65 v lut/gen_sub_units_scm[10].sub_unit_i/_2844_/Q (DLL_X1)
     1    1.65                           lut/gen_sub_units_scm[10].sub_unit_i/cg_we_global.en_latch (net)
                  0.01    0.00    1.65 v lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A2 (NAND2_X1)
                                  1.65   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 ^ clkbuf_4_9_0_clk_i/A (BUF_X4)
                  0.02    0.03    3.07 ^ clkbuf_4_9_0_clk_i/Z (BUF_X4)
     5   25.80                           clknet_4_9_0_clk_i (net)
                  0.02    0.00    3.07 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A1 (NAND2_X1)
                          0.00    3.07   clock reconvergence pessimism
                          0.00    3.07   clock gating setup time
                                  3.07   data required time
-----------------------------------------------------------------------------
                                  3.07   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: _547_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_4_4_0_clk_i/A (BUF_X4)
                  0.01    0.03    0.07 ^ clkbuf_4_4_0_clk_i/Z (BUF_X4)
     7   13.15                           clknet_4_4_0_clk_i (net)
                  0.01    0.00    0.07 ^ _547_/CK (DFFR_X1)
                  0.01    0.10    0.17 v _547_/Q (DFFR_X1)
     3    8.81                           rdata_o_q[6] (net)
                  0.01    0.00    0.17 v fp_adder/converter/_174_/A2 (NOR2_X2)
                  0.03    0.04    0.21 ^ fp_adder/converter/_174_/ZN (NOR2_X2)
     2    8.83                           fp_adder/converter/_107_ (net)
                  0.03    0.00    0.21 ^ fp_adder/converter/_175_/A2 (NAND2_X1)
                  0.02    0.03    0.24 v fp_adder/converter/_175_/ZN (NAND2_X1)
     2    6.34                           fp_adder/converter/_108_ (net)
                  0.02    0.00    0.24 v fp_adder/converter/_193_/A2 (NOR2_X2)
                  0.03    0.05    0.30 ^ fp_adder/converter/_193_/ZN (NOR2_X2)
     3   12.20                           fp_adder/converter/_126_ (net)
                  0.03    0.00    0.30 ^ fp_adder/converter/_196_/A1 (NAND2_X4)
                  0.02    0.03    0.33 v fp_adder/converter/_196_/ZN (NAND2_X4)
    13   29.78                           fp_adder/converter/_129_ (net)
                  0.02    0.00    0.33 v fp_adder/converter/_199_/A2 (NAND2_X4)
                  0.02    0.04    0.37 ^ fp_adder/converter/_199_/ZN (NAND2_X4)
    14   29.18                           fp_adder/converter/_132_ (net)
                  0.02    0.00    0.37 ^ fp_adder/converter/_233_/A1 (NAND2_X2)
                  0.01    0.03    0.39 v fp_adder/converter/_233_/ZN (NAND2_X2)
     4   10.71                           fp_adder/converter/_006_ (net)
                  0.01    0.00    0.39 v fp_adder/converter/_326_/B1 (AOI21_X1)
                  0.02    0.03    0.42 ^ fp_adder/converter/_326_/ZN (AOI21_X1)
     1    1.73                           fp_adder/converter/_089_ (net)
                  0.02    0.00    0.42 ^ fp_adder/converter/_327_/A (OAI21_X1)
                  0.01    0.02    0.44 v fp_adder/converter/_327_/ZN (OAI21_X1)
     1    2.01                           fp_adder/converter/_090_ (net)
                  0.01    0.00    0.44 v fp_adder/converter/_328_/A1 (NAND2_X1)
                  0.02    0.03    0.47 ^ fp_adder/converter/_328_/ZN (NAND2_X1)
     3    7.17                           fp_adder/operand_fp16_fp32[25] (net)
                  0.02    0.00    0.47 ^ fp_adder/adder/adder/_1257_/A (INV_X1)
                  0.01    0.02    0.49 v fp_adder/adder/adder/_1257_/ZN (INV_X1)
     2    4.56                           fp_adder/adder/adder/_0369_ (net)
                  0.01    0.00    0.49 v fp_adder/adder/adder/_1258_/A1 (NAND2_X1)
                  0.02    0.02    0.51 ^ fp_adder/adder/adder/_1258_/ZN (NAND2_X1)
     3    5.75                           fp_adder/adder/adder/_0370_ (net)
                  0.02    0.00    0.51 ^ fp_adder/adder/adder/_1261_/A1 (NAND2_X1)
                  0.01    0.02    0.53 v fp_adder/adder/adder/_1261_/ZN (NAND2_X1)
     2    3.31                           fp_adder/adder/adder/_0373_ (net)
                  0.01    0.00    0.53 v fp_adder/adder/adder/_1262_/A2 (NOR2_X1)
                  0.02    0.04    0.57 ^ fp_adder/adder/adder/_1262_/ZN (NOR2_X1)
     2    3.72                           fp_adder/adder/adder/_0374_ (net)
                  0.02    0.00    0.57 ^ fp_adder/adder/adder/_1263_/A2 (NAND2_X1)
                  0.02    0.02    0.59 v fp_adder/adder/adder/_1263_/ZN (NAND2_X1)
     2    4.01                           fp_adder/adder/adder/_0375_ (net)
                  0.02    0.00    0.59 v fp_adder/adder/adder/_1267_/A1 (NAND2_X1)
                  0.02    0.03    0.63 ^ fp_adder/adder/adder/_1267_/ZN (NAND2_X1)
     3    7.83                           fp_adder/adder/adder/_0379_ (net)
                  0.02    0.00    0.63 ^ fp_adder/adder/adder/_1300_/A1 (NAND2_X2)
                  0.02    0.03    0.65 v fp_adder/adder/adder/_1300_/ZN (NAND2_X2)
     4   12.78                           fp_adder/adder/adder/_0411_ (net)
                  0.02    0.00    0.65 v fp_adder/adder/adder/_1307_/A1 (NAND2_X4)
                  0.12    0.13    0.79 ^ fp_adder/adder/adder/_1307_/ZN (NAND2_X4)
    91  205.97                           fp_adder/adder/adder/_0418_ (net)
                  0.12    0.00    0.79 ^ fp_adder/adder/adder/_1324_/A (INV_X8)
                  0.03    0.03    0.82 v fp_adder/adder/adder/_1324_/ZN (INV_X8)
    35   73.24                           fp_adder/adder/adder/_0435_ (net)
                  0.03    0.00    0.82 v fp_adder/adder/adder/_1329_/A1 (NAND2_X1)
                  0.01    0.02    0.84 ^ fp_adder/adder/adder/_1329_/ZN (NAND2_X1)
     1    1.77                           fp_adder/adder/adder/_0440_ (net)
                  0.01    0.00    0.84 ^ fp_adder/adder/adder/_1330_/A2 (NAND2_X1)
                  0.01    0.01    0.86 v fp_adder/adder/adder/_1330_/ZN (NAND2_X1)
     1    1.81                           fp_adder/adder/adder/_0441_ (net)
                  0.01    0.00    0.86 v fp_adder/adder/adder/_1331_/A1 (NAND2_X1)
                  0.01    0.02    0.88 ^ fp_adder/adder/adder/_1331_/ZN (NAND2_X1)
     1    3.23                           fp_adder/adder/adder/_0442_ (net)
                  0.01    0.00    0.88 ^ fp_adder/adder/adder/_1338_/A1 (NAND2_X2)
                  0.01    0.02    0.90 v fp_adder/adder/adder/_1338_/ZN (NAND2_X2)
     3    9.12                           fp_adder/adder/adder/_0449_ (net)
                  0.01    0.00    0.90 v fp_adder/adder/adder/_1339_/B1 (AOI21_X4)
                  0.09    0.10    0.99 ^ fp_adder/adder/adder/_1339_/ZN (AOI21_X4)
    34   64.80                           fp_adder/adder/adder/_0450_ (net)
                  0.09    0.01    1.00 ^ fp_adder/adder/adder/_1788_/A1 (NAND2_X1)
                  0.02    0.03    1.03 v fp_adder/adder/adder/_1788_/ZN (NAND2_X1)
     2    3.25                           fp_adder/adder/adder/_0891_ (net)
                  0.02    0.00    1.03 v fp_adder/adder/adder/_1948_/A (MUX2_X1)
                  0.01    0.07    1.10 v fp_adder/adder/adder/_1948_/Z (MUX2_X1)
     2    2.94                           fp_adder/adder/adder/_1051_ (net)
                  0.01    0.00    1.10 v fp_adder/adder/adder/_1987_/B (MUX2_X1)
                  0.01    0.06    1.16 v fp_adder/adder/adder/_1987_/Z (MUX2_X1)
     2    3.52                           fp_adder/adder/adder/_1090_ (net)
                  0.01    0.00    1.16 v fp_adder/adder/adder/_1988_/A1 (NAND2_X1)
                  0.01    0.02    1.18 ^ fp_adder/adder/adder/_1988_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/adder/_1091_ (net)
                  0.01    0.00    1.18 ^ fp_adder/adder/adder/_1991_/A1 (NAND3_X1)
                  0.02    0.02    1.20 v fp_adder/adder/adder/_1991_/ZN (NAND3_X1)
     2    3.46                           fp_adder/adder/adder/_1094_ (net)
                  0.02    0.00    1.20 v fp_adder/adder/adder/_1995_/A1 (NAND2_X1)
                  0.01    0.02    1.22 ^ fp_adder/adder/adder/_1995_/ZN (NAND2_X1)
     1    1.87                           fp_adder/adder/adder/_1098_ (net)
                  0.01    0.00    1.22 ^ fp_adder/adder/adder/_1996_/A1 (NAND2_X1)
                  0.01    0.01    1.23 v fp_adder/adder/adder/_1996_/ZN (NAND2_X1)
     1    1.58                           fp_adder/adder/adder/_1099_ (net)
                  0.01    0.00    1.23 v fp_adder/adder/adder/_1998_/A1 (NAND2_X1)
                  0.02    0.03    1.26 ^ fp_adder/adder/adder/_1998_/ZN (NAND2_X1)
     2    5.87                           fp_adder/adder/adder/_1101_ (net)
                  0.02    0.00    1.26 ^ fp_adder/adder/adder/_2003_/A1 (NOR2_X1)
                  0.01    0.02    1.28 v fp_adder/adder/adder/_2003_/ZN (NOR2_X1)
     3    6.42                           fp_adder/adder/adder/_1106_ (net)
                  0.01    0.00    1.28 v fp_adder/adder/adder/_2004_/A (INV_X2)
                  0.01    0.01    1.29 ^ fp_adder/adder/adder/_2004_/ZN (INV_X2)
     1    1.64                           fp_adder/adder/adder/_1107_ (net)
                  0.01    0.00    1.29 ^ fp_adder/adder/adder/_2006_/A1 (NAND2_X1)
                  0.01    0.02    1.31 v fp_adder/adder/adder/_2006_/ZN (NAND2_X1)
     2    6.31                           fp_adder/adder/adder/_1109_ (net)
                  0.01    0.00    1.31 v fp_adder/adder/adder/_2007_/A2 (NOR2_X1)
                  0.03    0.04    1.35 ^ fp_adder/adder/adder/_2007_/ZN (NOR2_X1)
     2    3.89                           fp_adder/adder/adder/_1110_ (net)
                  0.03    0.00    1.35 ^ fp_adder/adder/adder/_2034_/A1 (NAND2_X1)
                  0.01    0.02    1.37 v fp_adder/adder/adder/_2034_/ZN (NAND2_X1)
     1    1.64                           fp_adder/adder/adder/_0014_ (net)
                  0.01    0.00    1.37 v fp_adder/adder/adder/_2035_/A (INV_X1)
                  0.01    0.02    1.38 ^ fp_adder/adder/adder/_2035_/ZN (INV_X1)
     2    2.85                           fp_adder/adder/adder/_0015_ (net)
                  0.01    0.00    1.38 ^ fp_adder/adder/adder/_2078_/A1 (AND2_X1)
                  0.01    0.03    1.41 ^ fp_adder/adder/adder/_2078_/ZN (AND2_X1)
     1    1.69                           fp_adder/adder/adder/_0059_ (net)
                  0.01    0.00    1.41 ^ fp_adder/adder/adder/_2079_/A2 (NAND2_X1)
                  0.01    0.02    1.43 v fp_adder/adder/adder/_2079_/ZN (NAND2_X1)
     1    3.15                           fp_adder/adder/adder/_0060_ (net)
                  0.01    0.00    1.43 v fp_adder/adder/adder/_2095_/A1 (NAND2_X2)
                  0.02    0.02    1.45 ^ fp_adder/adder/adder/_2095_/ZN (NAND2_X2)
     4   10.41                           fp_adder/adder/adder/_0078_ (net)
                  0.02    0.00    1.45 ^ fp_adder/adder/adder/_2262_/A1 (NAND2_X1)
                  0.01    0.01    1.47 v fp_adder/adder/adder/_2262_/ZN (NAND2_X1)
     1    1.69                           fp_adder/adder/adder/_0241_ (net)
                  0.01    0.00    1.47 v fp_adder/adder/adder/_2263_/A1 (NAND2_X1)
                  0.02    0.03    1.50 ^ fp_adder/adder/adder/_2263_/ZN (NAND2_X1)
     3    7.71                           fp_adder/adder/adder/_0242_ (net)
                  0.02    0.00    1.50 ^ fp_adder/adder/adder/_2268_/A1 (NAND2_X1)
                  0.01    0.02    1.51 v fp_adder/adder/adder/_2268_/ZN (NAND2_X1)
     1    1.58                           fp_adder/adder/adder/_0245_ (net)
                  0.01    0.00    1.51 v fp_adder/adder/adder/_2269_/A1 (NAND2_X1)
                  0.02    0.03    1.54 ^ fp_adder/adder/adder/_2269_/ZN (NAND2_X1)
     2    6.11                           fp_adder/adder/adder/_0246_ (net)
                  0.02    0.00    1.54 ^ fp_adder/adder/adder/_2272_/A1 (NAND2_X1)
                  0.01    0.02    1.56 v fp_adder/adder/adder/_2272_/ZN (NAND2_X1)
     2    3.31                           fp_adder/adder/adder/_0249_ (net)
                  0.01    0.00    1.56 v fp_adder/adder/adder/_2276_/A1 (NAND3_X1)
                  0.02    0.02    1.58 ^ fp_adder/adder/adder/_2276_/ZN (NAND3_X1)
     1    3.65                           fp_adder/adder/adder/_0253_ (net)
                  0.02    0.00    1.58 ^ fp_adder/adder/adder/_2277_/A2 (NAND2_X2)
                  0.01    0.02    1.60 v fp_adder/adder/adder/_2277_/ZN (NAND2_X2)
     4    9.29                           fp_adder/adder/mant_prenorm_d[43] (net)
                  0.01    0.00    1.60 v fp_adder/adder/norm/LOD/_177_/A2 (NOR2_X1)
                  0.02    0.04    1.64 ^ fp_adder/adder/norm/LOD/_177_/ZN (NOR2_X1)
     2    3.55                           fp_adder/adder/norm/LOD/_133_ (net)
                  0.02    0.00    1.64 ^ fp_adder/adder/norm/LOD/_178_/A2 (NAND2_X1)
                  0.02    0.03    1.67 v fp_adder/adder/norm/LOD/_178_/ZN (NAND2_X1)
     2    7.78                           fp_adder/adder/norm/LOD/_134_ (net)
                  0.02    0.00    1.67 v fp_adder/adder/norm/LOD/_179_/A (INV_X4)
                  0.01    0.01    1.69 ^ fp_adder/adder/norm/LOD/_179_/ZN (INV_X4)
     1    3.14                           fp_adder/adder/norm/LOD/_135_ (net)
                  0.01    0.00    1.69 ^ fp_adder/adder/norm/LOD/_187_/A1 (NAND2_X2)
                  0.01    0.02    1.70 v fp_adder/adder/norm/LOD/_187_/ZN (NAND2_X2)
     5    9.42                           fp_adder/adder/norm/LOD/_143_ (net)
                  0.01    0.00    1.70 v fp_adder/adder/norm/LOD/_200_/A1 (NOR2_X2)
                  0.03    0.04    1.75 ^ fp_adder/adder/norm/LOD/_200_/ZN (NOR2_X2)
     5    9.46                           fp_adder/adder/norm/LOD/_008_ (net)
                  0.03    0.00    1.75 ^ fp_adder/adder/norm/LOD/_207_/A1 (NAND2_X1)
                  0.02    0.03    1.77 v fp_adder/adder/norm/LOD/_207_/ZN (NAND2_X1)
     2    4.88                           fp_adder/adder/norm/LOD/_015_ (net)
                  0.02    0.00    1.77 v fp_adder/adder/norm/LOD/_292_/A (INV_X2)
                  0.01    0.02    1.79 ^ fp_adder/adder/norm/LOD/_292_/ZN (INV_X2)
     3    8.63                           fp_adder/adder/norm/Mant_leadingOne_D[4] (net)
                  0.01    0.00    1.79 ^ fp_adder/adder/norm/LOD/_295_/A1 (NAND2_X1)
                  0.01    0.01    1.81 v fp_adder/adder/norm/LOD/_295_/ZN (NAND2_X1)
     1    1.53                           fp_adder/adder/norm/LOD/_099_ (net)
                  0.01    0.00    1.81 v fp_adder/adder/norm/LOD/_296_/A3 (NAND3_X1)
                  0.02    0.03    1.83 ^ fp_adder/adder/norm/LOD/_296_/ZN (NAND3_X1)
     2    4.39                           fp_adder/adder/norm/Mant_leadingOne_D[2] (net)
                  0.02    0.00    1.83 ^ fp_adder/adder/norm/_1150_/A (INV_X1)
                  0.01    0.01    1.85 v fp_adder/adder/norm/_1150_/ZN (INV_X1)
     2    3.42                           fp_adder/adder/norm/_0101_ (net)
                  0.01    0.00    1.85 v fp_adder/adder/norm/_1151_/A1 (NAND2_X1)
                  0.03    0.03    1.88 ^ fp_adder/adder/norm/_1151_/ZN (NAND2_X1)
     3    8.78                           fp_adder/adder/norm/_0112_ (net)
                  0.03    0.00    1.88 ^ fp_adder/adder/norm/_1152_/A2 (NAND2_X1)
                  0.02    0.03    1.91 v fp_adder/adder/norm/_1152_/ZN (NAND2_X1)
     3    7.10                           fp_adder/adder/norm/_0123_ (net)
                  0.02    0.00    1.91 v fp_adder/adder/norm/_1158_/A1 (NOR2_X1)
                  0.02    0.04    1.94 ^ fp_adder/adder/norm/_1158_/ZN (NOR2_X1)
     2    3.55                           fp_adder/adder/norm/_0189_ (net)
                  0.02    0.00    1.94 ^ fp_adder/adder/norm/_1159_/A2 (NAND2_X1)
                  0.01    0.02    1.96 v fp_adder/adder/norm/_1159_/ZN (NAND2_X1)
     1    1.69                           fp_adder/adder/norm/_0200_ (net)
                  0.01    0.00    1.96 v fp_adder/adder/norm/_1163_/A1 (NAND2_X1)
                  0.01    0.01    1.97 ^ fp_adder/adder/norm/_1163_/ZN (NAND2_X1)
     1    1.74                           fp_adder/adder/norm/_0239_ (net)
                  0.01    0.00    1.97 ^ fp_adder/adder/norm/_1186_/A1 (NAND2_X1)
                  0.01    0.01    1.99 v fp_adder/adder/norm/_1186_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/norm/_0282_ (net)
                  0.01    0.00    1.99 v fp_adder/adder/norm/_1194_/A1 (NAND2_X1)
                  0.01    0.02    2.00 ^ fp_adder/adder/norm/_1194_/ZN (NAND2_X1)
     1    3.18                           fp_adder/adder/norm/_0290_ (net)
                  0.01    0.00    2.00 ^ fp_adder/adder/norm/_1198_/A1 (NAND2_X2)
                  0.01    0.02    2.03 v fp_adder/adder/norm/_1198_/ZN (NAND2_X2)
     4   11.26                           fp_adder/adder/norm/_0294_ (net)
                  0.01    0.00    2.03 v fp_adder/adder/norm/_1211_/A1 (NAND2_X4)
                  0.03    0.04    2.07 ^ fp_adder/adder/norm/_1211_/ZN (NAND2_X4)
    13   49.04                           fp_adder/adder/norm/_0307_ (net)
                  0.03    0.00    2.07 ^ fp_adder/adder/norm/_1215_/A1 (NAND2_X1)
                  0.02    0.03    2.10 v fp_adder/adder/norm/_1215_/ZN (NAND2_X1)
     1    5.88                           fp_adder/adder/norm/_0311_ (net)
                  0.02    0.00    2.10 v fp_adder/adder/norm/_1217_/A1 (NAND2_X4)
                  0.07    0.08    2.18 ^ fp_adder/adder/norm/_1217_/ZN (NAND2_X4)
    52  129.27                           fp_adder/adder/norm/_0313_ (net)
                  0.07    0.01    2.19 ^ fp_adder/adder/norm/_1221_/A2 (NAND3_X2)
                  0.02    0.04    2.23 v fp_adder/adder/norm/_1221_/ZN (NAND3_X2)
     3    8.11                           fp_adder/adder/norm/_0317_ (net)
                  0.02    0.00    2.23 v fp_adder/adder/norm/_1236_/A1 (NAND3_X1)
                  0.02    0.03    2.26 ^ fp_adder/adder/norm/_1236_/ZN (NAND3_X1)
     2    5.39                           fp_adder/adder/norm/_0332_ (net)
                  0.02    0.00    2.26 ^ fp_adder/adder/norm/_1238_/A1 (NAND2_X1)
                  0.01    0.03    2.29 v fp_adder/adder/norm/_1238_/ZN (NAND2_X1)
     1    6.05                           fp_adder/adder/norm/_0334_ (net)
                  0.01    0.00    2.29 v fp_adder/adder/norm/_1240_/A1 (NAND2_X4)
                  0.08    0.10    2.38 ^ fp_adder/adder/norm/_1240_/ZN (NAND2_X4)
    75  150.21                           fp_adder/adder/norm/_0336_ (net)
                  0.08    0.01    2.39 ^ fp_adder/adder/norm/_1269_/A1 (AND2_X4)
                  0.04    0.08    2.47 ^ fp_adder/adder/norm/_1269_/ZN (AND2_X4)
    26   60.22                           fp_adder/adder/norm/_0365_ (net)
                  0.04    0.00    2.47 ^ fp_adder/adder/norm/_1615_/A1 (NAND2_X1)
                  0.02    0.03    2.50 v fp_adder/adder/norm/_1615_/ZN (NAND2_X1)
     4    6.39                           fp_adder/adder/norm/_0711_ (net)
                  0.02    0.00    2.50 v fp_adder/adder/norm/_1739_/A2 (NAND3_X1)
                  0.02    0.03    2.53 ^ fp_adder/adder/norm/_1739_/ZN (NAND3_X1)
     2    3.50                           fp_adder/adder/norm/_0835_ (net)
                  0.02    0.00    2.53 ^ fp_adder/adder/norm/_1740_/A2 (NAND2_X1)
                  0.02    0.03    2.56 v fp_adder/adder/norm/_1740_/ZN (NAND2_X1)
     3    6.50                           fp_adder/adder/norm/_0836_ (net)
                  0.02    0.00    2.56 v fp_adder/adder/norm/_1741_/A1 (NAND2_X1)
                  0.01    0.02    2.57 ^ fp_adder/adder/norm/_1741_/ZN (NAND2_X1)
     1    1.87                           fp_adder/adder/norm/_0837_ (net)
                  0.01    0.00    2.57 ^ fp_adder/adder/norm/_1742_/A2 (NAND2_X1)
                  0.01    0.01    2.59 v fp_adder/adder/norm/_1742_/ZN (NAND2_X1)
     1    1.89                           fp_adder/adder/norm/_0838_ (net)
                  0.01    0.00    2.59 v fp_adder/adder/norm/_1743_/A1 (NAND2_X1)
                  0.01    0.02    2.61 ^ fp_adder/adder/norm/_1743_/ZN (NAND2_X1)
     1    3.01                           fp_adder/adder/norm/_0839_ (net)
                  0.01    0.00    2.61 ^ fp_adder/adder/norm/_1744_/A2 (NAND2_X1)
                  0.01    0.01    2.62 v fp_adder/adder/norm/_1744_/ZN (NAND2_X1)
     1    1.47                           fp_adder/adder/norm/_0840_ (net)
                  0.01    0.00    2.62 v fp_adder/adder/norm/_1756_/A1 (NOR2_X1)
                  0.04    0.05    2.67 ^ fp_adder/adder/norm/_1756_/ZN (NOR2_X1)
     2    7.79                           fp_adder/adder/norm/_0852_ (net)
                  0.04    0.00    2.67 ^ fp_adder/adder/norm/_1784_/A1 (NAND2_X1)
                  0.01    0.02    2.69 v fp_adder/adder/norm/_1784_/ZN (NAND2_X1)
     1    1.53                           fp_adder/adder/norm/_0880_ (net)
                  0.01    0.00    2.69 v fp_adder/adder/norm/_1843_/A1 (NOR2_X1)
                  0.02    0.03    2.73 ^ fp_adder/adder/norm/_1843_/ZN (NOR2_X1)
     2    3.56                           fp_adder/adder/norm/_0939_ (net)
                  0.02    0.00    2.73 ^ fp_adder/adder/norm/_1844_/A3 (NAND3_X1)
                  0.02    0.03    2.76 v fp_adder/adder/norm/_1844_/ZN (NAND3_X1)
     2    4.47                           fp_adder/adder/norm/_0940_ (net)
                  0.02    0.00    2.76 v fp_adder/adder/norm/_1992_/A1 (NOR2_X2)
                  0.04    0.06    2.81 ^ fp_adder/adder/norm/_1992_/ZN (NOR2_X2)
     6   14.68                           fp_adder/adder/norm/_1088_ (net)
                  0.04    0.00    2.81 ^ fp_adder/adder/norm/_2078_/A1 (NAND4_X1)
                  0.02    0.03    2.85 v fp_adder/adder/norm/_2078_/ZN (NAND4_X1)
     1    1.94                           fp_adder/adder/norm/_0039_ (net)
                  0.02    0.00    2.85 v fp_adder/adder/norm/_2079_/A1 (NAND2_X1)
                  0.02    0.04    2.88 ^ fp_adder/adder/norm/_2079_/ZN (NAND2_X1)
     3    8.61                           fp_adder/adder/norm/_0040_ (net)
                  0.02    0.00    2.88 ^ fp_adder/adder/norm/_2089_/A1 (NAND2_X1)
                  0.01    0.02    2.90 v fp_adder/adder/norm/_2089_/ZN (NAND2_X1)
     1    1.60                           fp_adder/adder/norm/_0049_ (net)
                  0.01    0.00    2.90 v fp_adder/adder/norm/_2093_/A1 (NAND2_X1)
                  0.02    0.03    2.93 ^ fp_adder/adder/norm/_2093_/ZN (NAND2_X1)
     3    8.02                           fp_adder/adder/norm/_0054_ (net)
                  0.02    0.00    2.93 ^ fp_adder/adder/norm/_2104_/A1 (NAND2_X1)
                  0.01    0.02    2.95 v fp_adder/adder/norm/_2104_/ZN (NAND2_X1)
     1    1.60                           fp_adder/adder/norm/_0064_ (net)
                  0.01    0.00    2.95 v fp_adder/adder/norm/_2106_/A1 (NAND2_X1)
                  0.02    0.02    2.97 ^ fp_adder/adder/norm/_2106_/ZN (NAND2_X1)
     2    5.91                           fp_adder/adder/norm/_0066_ (net)
                  0.02    0.00    2.97 ^ fp_adder/adder/norm/_2112_/A1 (NAND2_X1)
                  0.01    0.02    2.99 v fp_adder/adder/norm/_2112_/ZN (NAND2_X1)
     2    3.35                           fp_adder/adder/norm/_0072_ (net)
                  0.01    0.00    2.99 v fp_adder/adder/norm/_2113_/A1 (NAND2_X1)
                  0.01    0.02    3.01 ^ fp_adder/adder/norm/_2113_/ZN (NAND2_X1)
     1    1.67                           fp_adder/adder/norm/_0073_ (net)
                  0.01    0.00    3.01 ^ fp_adder/adder/norm/_2116_/A1 (NAND2_X1)
                  0.01    0.01    3.02 v fp_adder/adder/norm/_2116_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/norm/_0076_ (net)
                  0.01    0.00    3.02 v fp_adder/adder/norm/_2119_/A1 (NAND2_X1)
                  0.02    0.02    3.04 ^ fp_adder/adder/norm/_2119_/ZN (NAND2_X1)
     2    6.31                           result_int_d[30] (net)
                  0.02    0.00    3.04 ^ _499_/A4 (NAND4_X1)
                  0.03    0.03    3.08 v _499_/ZN (NAND4_X1)
     1    1.82                           _178_ (net)
                  0.03    0.00    3.08 v _500_/A2 (NAND2_X1)
                  0.01    0.02    3.10 ^ _500_/ZN (NAND2_X1)
     1    1.26                           _030_ (net)
                  0.01    0.00    3.10 ^ _539_/D (DFFR_X1)
                                  3.10   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.02    0.01    3.05 ^ clkbuf_4_12_0_clk_i/A (BUF_X4)
                  0.01    0.03    3.07 ^ clkbuf_4_12_0_clk_i/Z (BUF_X4)
    10   15.39                           clknet_4_12_0_clk_i (net)
                  0.01    0.00    3.08 ^ _539_/CK (DFFR_X1)
                          0.00    3.08   clock reconvergence pessimism
                         -0.03    3.04   library setup time
                                  3.04   data required time
-----------------------------------------------------------------------------
                                  3.04   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
lut/_213_/Q                           120.85  122.03   -1.18 (VIOLATED)
lut/gen_sub_units_scm[15].sub_unit_i/_1321_/ZN  106.81  107.40   -0.59 (VIOLATED)


==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
0.05737735331058502

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2890

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-1.1836642026901245

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0098

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
3.1001

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
-0.0577

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
-1.861230

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.51e-03   3.47e-04   2.75e-04   1.01e-02   8.5%
Combinational          7.87e-02   2.89e-02   1.71e-03   1.09e-01  91.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.82e-02   2.93e-02   1.99e-03   1.19e-01 100.0%
                          73.8%      24.5%       1.7%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 68911 u^2 59% utilization.

[INFO RSZ-0058] Using max wire length 661um.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns -0.16

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns -0.06

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -0.06

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[1].sub_unit_i/_2557_/G ^
   0.43
_541_/CK ^
   0.07      0.00       0.36


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_206_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.05                           rst_ni (net)
                  0.00    0.00    0.30 ^ input11/A (BUF_X32)
                  0.01    0.02    0.32 ^ input11/Z (BUF_X32)
   102  243.38                           net11 (net)
                  0.03    0.02    0.34 ^ lut/_206_/RN (DFFR_X2)
                                  0.34   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.02    0.01    0.05 ^ clkbuf_4_14_0_clk_i/A (BUF_X4)
                  0.01    0.03    0.08 ^ clkbuf_4_14_0_clk_i/Z (BUF_X4)
    10   17.29                           clknet_4_14_0_clk_i (net)
                  0.01    0.00    0.08 ^ lut/_122_/A1 (NAND2_X1)
                  0.05    0.07    0.14 v lut/_122_/ZN (NAND2_X1)
     1   26.80                           lut/_023_ (net)
                  0.05    0.00    0.14 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.19 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   50.20                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.19 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.21 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     9   18.13                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.21 v net299_15/A (INV_X1)
                  0.00    0.01    0.22 ^ net299_15/ZN (INV_X1)
     1    1.07                           net375 (net)
                  0.00    0.00    0.22 ^ lut/_206_/CK (DFFR_X2)
                          0.00    0.22   clock reconvergence pessimism
                          0.20    0.42   library removal time
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)


Startpoint: lut/gen_sub_units_scm[8].sub_unit_i/_2843_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[8].sub_unit_i/_2402_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.89                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
    16   91.07                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_4_10_0_clk_i/A (BUF_X4)
                  0.01    0.03    1.57 v clkbuf_4_10_0_clk_i/Z (BUF_X4)
     7   32.99                           clknet_4_10_0_clk_i (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[8].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    1.65 ^ lut/gen_sub_units_scm[8].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.04                           lut/gen_sub_units_scm[8].sub_unit_i/_0830_ (net)
                  0.07    0.00    1.65 ^ clkbuf_0_lut/gen_sub_units_scm[8].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    1.69 ^ clkbuf_0_lut/gen_sub_units_scm[8].sub_unit_i/_0830_/Z (BUF_X32)
     8  220.76                           clknet_0_lut/gen_sub_units_scm[8].sub_unit_i/_0830_ (net)
                  0.02    0.00    1.70 ^ clkbuf_3_0__f_lut/gen_sub_units_scm[8].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    1.72 ^ clkbuf_3_0__f_lut/gen_sub_units_scm[8].sub_unit_i/_0830_/Z (BUF_X32)
     6   12.33                           clknet_3_0__leaf_lut/gen_sub_units_scm[8].sub_unit_i/_0830_ (net)
                  0.00    0.00    1.72 ^ net1322_972/A (INV_X1)
                  0.00    0.01    1.72 v net1322_972/ZN (INV_X1)
     1    1.00                           net1332 (net)
                  0.00    0.00    1.72 v lut/gen_sub_units_scm[8].sub_unit_i/_2843_/GN (DLL_X1)
                  0.01    0.05    1.77 ^ lut/gen_sub_units_scm[8].sub_unit_i/_2843_/Q (DLL_X1)
     1    1.05                           lut/gen_sub_units_scm[8].sub_unit_i/gen_cg_word_iter[1].cg_i.en_latch (net)
                  0.01    0.00    1.77 ^ lut/gen_sub_units_scm[8].sub_unit_i/_2402_/A2 (AND2_X1)
                                  1.77   data arrival time

                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.89                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
    16   91.07                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_4_10_0_clk_i/A (BUF_X4)
                  0.01    0.03    1.57 v clkbuf_4_10_0_clk_i/Z (BUF_X4)
     7   32.99                           clknet_4_10_0_clk_i (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[8].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    1.65 ^ lut/gen_sub_units_scm[8].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.04                           lut/gen_sub_units_scm[8].sub_unit_i/_0830_ (net)
                  0.07    0.00    1.65 ^ clkbuf_0_lut/gen_sub_units_scm[8].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    1.69 ^ clkbuf_0_lut/gen_sub_units_scm[8].sub_unit_i/_0830_/Z (BUF_X32)
     8  220.76                           clknet_0_lut/gen_sub_units_scm[8].sub_unit_i/_0830_ (net)
                  0.02    0.00    1.70 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[8].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    1.72 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[8].sub_unit_i/_0830_/Z (BUF_X32)
     6   13.04                           clknet_3_2__leaf_lut/gen_sub_units_scm[8].sub_unit_i/_0830_ (net)
                  0.01    0.00    1.72 ^ net1322_974/A (INV_X1)
                  0.00    0.01    1.73 v net1322_974/ZN (INV_X1)
     1    0.98                           net1334 (net)
                  0.00    0.00    1.73 v lut/gen_sub_units_scm[8].sub_unit_i/_2402_/A1 (AND2_X1)
                          0.00    1.73   clock reconvergence pessimism
                          0.00    1.73   clock gating hold time
                                  1.73   data required time
-----------------------------------------------------------------------------
                                  1.73   data required time
                                 -1.77   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _537_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.02    0.01    0.05 ^ clkbuf_4_12_0_clk_i/A (BUF_X4)
                  0.01    0.03    0.07 ^ clkbuf_4_12_0_clk_i/Z (BUF_X4)
    10   15.39                           clknet_4_12_0_clk_i (net)
                  0.01    0.00    0.08 ^ _537_/CK (DFFR_X1)
                  0.01    0.09    0.17 v _537_/Q (DFFR_X1)
     2    2.69                           net58 (net)
                  0.01    0.00    0.17 v _492_/A3 (NAND3_X1)
                  0.01    0.02    0.19 ^ _492_/ZN (NAND3_X1)
     1    1.68                           _173_ (net)
                  0.01    0.00    0.19 ^ _494_/A1 (NAND2_X1)
                  0.01    0.01    0.20 v _494_/ZN (NAND2_X1)
     1    1.23                           _028_ (net)
                  0.01    0.00    0.20 v _537_/D (DFFR_X1)
                                  0.20   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.02    0.01    0.05 ^ clkbuf_4_12_0_clk_i/A (BUF_X4)
                  0.01    0.03    0.07 ^ clkbuf_4_12_0_clk_i/Z (BUF_X4)
    10   15.39                           clknet_4_12_0_clk_i (net)
                  0.01    0.00    0.08 ^ _537_/CK (DFFR_X1)
                          0.00    0.08   clock reconvergence pessimism
                          0.01    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _542_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.05                           rst_ni (net)
                  0.00    0.00    0.30 ^ input11/A (BUF_X32)
                  0.01    0.02    0.32 ^ input11/Z (BUF_X32)
   102  243.38                           net11 (net)
                  0.03    0.02    0.35 ^ _542_/RN (DFFR_X1)
                                  0.35   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.01    0.01    3.04 ^ clkbuf_4_3_0_clk_i/A (BUF_X4)
                  0.01    0.03    3.07 ^ clkbuf_4_3_0_clk_i/Z (BUF_X4)
     6   13.53                           clknet_4_3_0_clk_i (net)
                  0.01    0.00    3.07 ^ _542_/CK (DFFR_X1)
                          0.00    3.07   clock reconvergence pessimism
                          0.05    3.12   library recovery time
                                  3.12   data required time
-----------------------------------------------------------------------------
                                  3.12   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  2.78   slack (MET)


Startpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2844_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2366_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.89                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
    16   91.07                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_4_1_0_clk_i/A (BUF_X4)
                  0.01    0.03    1.57 v clkbuf_4_1_0_clk_i/Z (BUF_X4)
     4   29.65                           clknet_4_1_0_clk_i (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[10].sub_unit_i/_2844_/GN (DLL_X1)
                  0.01    0.07    1.65 v lut/gen_sub_units_scm[10].sub_unit_i/_2844_/Q (DLL_X1)
     1    1.65                           lut/gen_sub_units_scm[10].sub_unit_i/cg_we_global.en_latch (net)
                  0.01    0.00    1.65 v lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A2 (NAND2_X1)
                                  1.65   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 ^ clkbuf_4_9_0_clk_i/A (BUF_X4)
                  0.02    0.03    3.07 ^ clkbuf_4_9_0_clk_i/Z (BUF_X4)
     5   25.80                           clknet_4_9_0_clk_i (net)
                  0.02    0.00    3.07 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A1 (NAND2_X1)
                          0.00    3.07   clock reconvergence pessimism
                          0.00    3.07   clock gating setup time
                                  3.07   data required time
-----------------------------------------------------------------------------
                                  3.07   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: _547_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_4_4_0_clk_i/A (BUF_X4)
                  0.01    0.03    0.07 ^ clkbuf_4_4_0_clk_i/Z (BUF_X4)
     7   13.15                           clknet_4_4_0_clk_i (net)
                  0.01    0.00    0.07 ^ _547_/CK (DFFR_X1)
                  0.01    0.10    0.17 v _547_/Q (DFFR_X1)
     3    8.81                           rdata_o_q[6] (net)
                  0.01    0.00    0.17 v fp_adder/converter/_174_/A2 (NOR2_X2)
                  0.03    0.04    0.21 ^ fp_adder/converter/_174_/ZN (NOR2_X2)
     2    8.83                           fp_adder/converter/_107_ (net)
                  0.03    0.00    0.21 ^ fp_adder/converter/_175_/A2 (NAND2_X1)
                  0.02    0.03    0.24 v fp_adder/converter/_175_/ZN (NAND2_X1)
     2    6.34                           fp_adder/converter/_108_ (net)
                  0.02    0.00    0.24 v fp_adder/converter/_193_/A2 (NOR2_X2)
                  0.03    0.05    0.30 ^ fp_adder/converter/_193_/ZN (NOR2_X2)
     3   12.20                           fp_adder/converter/_126_ (net)
                  0.03    0.00    0.30 ^ fp_adder/converter/_196_/A1 (NAND2_X4)
                  0.02    0.03    0.33 v fp_adder/converter/_196_/ZN (NAND2_X4)
    13   29.78                           fp_adder/converter/_129_ (net)
                  0.02    0.00    0.33 v fp_adder/converter/_199_/A2 (NAND2_X4)
                  0.02    0.04    0.37 ^ fp_adder/converter/_199_/ZN (NAND2_X4)
    14   29.18                           fp_adder/converter/_132_ (net)
                  0.02    0.00    0.37 ^ fp_adder/converter/_233_/A1 (NAND2_X2)
                  0.01    0.03    0.39 v fp_adder/converter/_233_/ZN (NAND2_X2)
     4   10.71                           fp_adder/converter/_006_ (net)
                  0.01    0.00    0.39 v fp_adder/converter/_326_/B1 (AOI21_X1)
                  0.02    0.03    0.42 ^ fp_adder/converter/_326_/ZN (AOI21_X1)
     1    1.73                           fp_adder/converter/_089_ (net)
                  0.02    0.00    0.42 ^ fp_adder/converter/_327_/A (OAI21_X1)
                  0.01    0.02    0.44 v fp_adder/converter/_327_/ZN (OAI21_X1)
     1    2.01                           fp_adder/converter/_090_ (net)
                  0.01    0.00    0.44 v fp_adder/converter/_328_/A1 (NAND2_X1)
                  0.02    0.03    0.47 ^ fp_adder/converter/_328_/ZN (NAND2_X1)
     3    7.17                           fp_adder/operand_fp16_fp32[25] (net)
                  0.02    0.00    0.47 ^ fp_adder/adder/adder/_1257_/A (INV_X1)
                  0.01    0.02    0.49 v fp_adder/adder/adder/_1257_/ZN (INV_X1)
     2    4.56                           fp_adder/adder/adder/_0369_ (net)
                  0.01    0.00    0.49 v fp_adder/adder/adder/_1258_/A1 (NAND2_X1)
                  0.02    0.02    0.51 ^ fp_adder/adder/adder/_1258_/ZN (NAND2_X1)
     3    5.75                           fp_adder/adder/adder/_0370_ (net)
                  0.02    0.00    0.51 ^ fp_adder/adder/adder/_1261_/A1 (NAND2_X1)
                  0.01    0.02    0.53 v fp_adder/adder/adder/_1261_/ZN (NAND2_X1)
     2    3.31                           fp_adder/adder/adder/_0373_ (net)
                  0.01    0.00    0.53 v fp_adder/adder/adder/_1262_/A2 (NOR2_X1)
                  0.02    0.04    0.57 ^ fp_adder/adder/adder/_1262_/ZN (NOR2_X1)
     2    3.72                           fp_adder/adder/adder/_0374_ (net)
                  0.02    0.00    0.57 ^ fp_adder/adder/adder/_1263_/A2 (NAND2_X1)
                  0.02    0.02    0.59 v fp_adder/adder/adder/_1263_/ZN (NAND2_X1)
     2    4.01                           fp_adder/adder/adder/_0375_ (net)
                  0.02    0.00    0.59 v fp_adder/adder/adder/_1267_/A1 (NAND2_X1)
                  0.02    0.03    0.63 ^ fp_adder/adder/adder/_1267_/ZN (NAND2_X1)
     3    7.83                           fp_adder/adder/adder/_0379_ (net)
                  0.02    0.00    0.63 ^ fp_adder/adder/adder/_1300_/A1 (NAND2_X2)
                  0.02    0.03    0.65 v fp_adder/adder/adder/_1300_/ZN (NAND2_X2)
     4   12.78                           fp_adder/adder/adder/_0411_ (net)
                  0.02    0.00    0.65 v fp_adder/adder/adder/_1307_/A1 (NAND2_X4)
                  0.12    0.13    0.79 ^ fp_adder/adder/adder/_1307_/ZN (NAND2_X4)
    91  205.97                           fp_adder/adder/adder/_0418_ (net)
                  0.12    0.00    0.79 ^ fp_adder/adder/adder/_1324_/A (INV_X8)
                  0.03    0.03    0.82 v fp_adder/adder/adder/_1324_/ZN (INV_X8)
    35   73.24                           fp_adder/adder/adder/_0435_ (net)
                  0.03    0.00    0.82 v fp_adder/adder/adder/_1329_/A1 (NAND2_X1)
                  0.01    0.02    0.84 ^ fp_adder/adder/adder/_1329_/ZN (NAND2_X1)
     1    1.77                           fp_adder/adder/adder/_0440_ (net)
                  0.01    0.00    0.84 ^ fp_adder/adder/adder/_1330_/A2 (NAND2_X1)
                  0.01    0.01    0.86 v fp_adder/adder/adder/_1330_/ZN (NAND2_X1)
     1    1.81                           fp_adder/adder/adder/_0441_ (net)
                  0.01    0.00    0.86 v fp_adder/adder/adder/_1331_/A1 (NAND2_X1)
                  0.01    0.02    0.88 ^ fp_adder/adder/adder/_1331_/ZN (NAND2_X1)
     1    3.23                           fp_adder/adder/adder/_0442_ (net)
                  0.01    0.00    0.88 ^ fp_adder/adder/adder/_1338_/A1 (NAND2_X2)
                  0.01    0.02    0.90 v fp_adder/adder/adder/_1338_/ZN (NAND2_X2)
     3    9.12                           fp_adder/adder/adder/_0449_ (net)
                  0.01    0.00    0.90 v fp_adder/adder/adder/_1339_/B1 (AOI21_X4)
                  0.09    0.10    0.99 ^ fp_adder/adder/adder/_1339_/ZN (AOI21_X4)
    34   64.80                           fp_adder/adder/adder/_0450_ (net)
                  0.09    0.01    1.00 ^ fp_adder/adder/adder/_1788_/A1 (NAND2_X1)
                  0.02    0.03    1.03 v fp_adder/adder/adder/_1788_/ZN (NAND2_X1)
     2    3.25                           fp_adder/adder/adder/_0891_ (net)
                  0.02    0.00    1.03 v fp_adder/adder/adder/_1948_/A (MUX2_X1)
                  0.01    0.07    1.10 v fp_adder/adder/adder/_1948_/Z (MUX2_X1)
     2    2.94                           fp_adder/adder/adder/_1051_ (net)
                  0.01    0.00    1.10 v fp_adder/adder/adder/_1987_/B (MUX2_X1)
                  0.01    0.06    1.16 v fp_adder/adder/adder/_1987_/Z (MUX2_X1)
     2    3.52                           fp_adder/adder/adder/_1090_ (net)
                  0.01    0.00    1.16 v fp_adder/adder/adder/_1988_/A1 (NAND2_X1)
                  0.01    0.02    1.18 ^ fp_adder/adder/adder/_1988_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/adder/_1091_ (net)
                  0.01    0.00    1.18 ^ fp_adder/adder/adder/_1991_/A1 (NAND3_X1)
                  0.02    0.02    1.20 v fp_adder/adder/adder/_1991_/ZN (NAND3_X1)
     2    3.46                           fp_adder/adder/adder/_1094_ (net)
                  0.02    0.00    1.20 v fp_adder/adder/adder/_1995_/A1 (NAND2_X1)
                  0.01    0.02    1.22 ^ fp_adder/adder/adder/_1995_/ZN (NAND2_X1)
     1    1.87                           fp_adder/adder/adder/_1098_ (net)
                  0.01    0.00    1.22 ^ fp_adder/adder/adder/_1996_/A1 (NAND2_X1)
                  0.01    0.01    1.23 v fp_adder/adder/adder/_1996_/ZN (NAND2_X1)
     1    1.58                           fp_adder/adder/adder/_1099_ (net)
                  0.01    0.00    1.23 v fp_adder/adder/adder/_1998_/A1 (NAND2_X1)
                  0.02    0.03    1.26 ^ fp_adder/adder/adder/_1998_/ZN (NAND2_X1)
     2    5.87                           fp_adder/adder/adder/_1101_ (net)
                  0.02    0.00    1.26 ^ fp_adder/adder/adder/_2003_/A1 (NOR2_X1)
                  0.01    0.02    1.28 v fp_adder/adder/adder/_2003_/ZN (NOR2_X1)
     3    6.42                           fp_adder/adder/adder/_1106_ (net)
                  0.01    0.00    1.28 v fp_adder/adder/adder/_2004_/A (INV_X2)
                  0.01    0.01    1.29 ^ fp_adder/adder/adder/_2004_/ZN (INV_X2)
     1    1.64                           fp_adder/adder/adder/_1107_ (net)
                  0.01    0.00    1.29 ^ fp_adder/adder/adder/_2006_/A1 (NAND2_X1)
                  0.01    0.02    1.31 v fp_adder/adder/adder/_2006_/ZN (NAND2_X1)
     2    6.31                           fp_adder/adder/adder/_1109_ (net)
                  0.01    0.00    1.31 v fp_adder/adder/adder/_2007_/A2 (NOR2_X1)
                  0.03    0.04    1.35 ^ fp_adder/adder/adder/_2007_/ZN (NOR2_X1)
     2    3.89                           fp_adder/adder/adder/_1110_ (net)
                  0.03    0.00    1.35 ^ fp_adder/adder/adder/_2034_/A1 (NAND2_X1)
                  0.01    0.02    1.37 v fp_adder/adder/adder/_2034_/ZN (NAND2_X1)
     1    1.64                           fp_adder/adder/adder/_0014_ (net)
                  0.01    0.00    1.37 v fp_adder/adder/adder/_2035_/A (INV_X1)
                  0.01    0.02    1.38 ^ fp_adder/adder/adder/_2035_/ZN (INV_X1)
     2    2.85                           fp_adder/adder/adder/_0015_ (net)
                  0.01    0.00    1.38 ^ fp_adder/adder/adder/_2078_/A1 (AND2_X1)
                  0.01    0.03    1.41 ^ fp_adder/adder/adder/_2078_/ZN (AND2_X1)
     1    1.69                           fp_adder/adder/adder/_0059_ (net)
                  0.01    0.00    1.41 ^ fp_adder/adder/adder/_2079_/A2 (NAND2_X1)
                  0.01    0.02    1.43 v fp_adder/adder/adder/_2079_/ZN (NAND2_X1)
     1    3.15                           fp_adder/adder/adder/_0060_ (net)
                  0.01    0.00    1.43 v fp_adder/adder/adder/_2095_/A1 (NAND2_X2)
                  0.02    0.02    1.45 ^ fp_adder/adder/adder/_2095_/ZN (NAND2_X2)
     4   10.41                           fp_adder/adder/adder/_0078_ (net)
                  0.02    0.00    1.45 ^ fp_adder/adder/adder/_2262_/A1 (NAND2_X1)
                  0.01    0.01    1.47 v fp_adder/adder/adder/_2262_/ZN (NAND2_X1)
     1    1.69                           fp_adder/adder/adder/_0241_ (net)
                  0.01    0.00    1.47 v fp_adder/adder/adder/_2263_/A1 (NAND2_X1)
                  0.02    0.03    1.50 ^ fp_adder/adder/adder/_2263_/ZN (NAND2_X1)
     3    7.71                           fp_adder/adder/adder/_0242_ (net)
                  0.02    0.00    1.50 ^ fp_adder/adder/adder/_2268_/A1 (NAND2_X1)
                  0.01    0.02    1.51 v fp_adder/adder/adder/_2268_/ZN (NAND2_X1)
     1    1.58                           fp_adder/adder/adder/_0245_ (net)
                  0.01    0.00    1.51 v fp_adder/adder/adder/_2269_/A1 (NAND2_X1)
                  0.02    0.03    1.54 ^ fp_adder/adder/adder/_2269_/ZN (NAND2_X1)
     2    6.11                           fp_adder/adder/adder/_0246_ (net)
                  0.02    0.00    1.54 ^ fp_adder/adder/adder/_2272_/A1 (NAND2_X1)
                  0.01    0.02    1.56 v fp_adder/adder/adder/_2272_/ZN (NAND2_X1)
     2    3.31                           fp_adder/adder/adder/_0249_ (net)
                  0.01    0.00    1.56 v fp_adder/adder/adder/_2276_/A1 (NAND3_X1)
                  0.02    0.02    1.58 ^ fp_adder/adder/adder/_2276_/ZN (NAND3_X1)
     1    3.65                           fp_adder/adder/adder/_0253_ (net)
                  0.02    0.00    1.58 ^ fp_adder/adder/adder/_2277_/A2 (NAND2_X2)
                  0.01    0.02    1.60 v fp_adder/adder/adder/_2277_/ZN (NAND2_X2)
     4    9.29                           fp_adder/adder/mant_prenorm_d[43] (net)
                  0.01    0.00    1.60 v fp_adder/adder/norm/LOD/_177_/A2 (NOR2_X1)
                  0.02    0.04    1.64 ^ fp_adder/adder/norm/LOD/_177_/ZN (NOR2_X1)
     2    3.55                           fp_adder/adder/norm/LOD/_133_ (net)
                  0.02    0.00    1.64 ^ fp_adder/adder/norm/LOD/_178_/A2 (NAND2_X1)
                  0.02    0.03    1.67 v fp_adder/adder/norm/LOD/_178_/ZN (NAND2_X1)
     2    7.78                           fp_adder/adder/norm/LOD/_134_ (net)
                  0.02    0.00    1.67 v fp_adder/adder/norm/LOD/_179_/A (INV_X4)
                  0.01    0.01    1.69 ^ fp_adder/adder/norm/LOD/_179_/ZN (INV_X4)
     1    3.14                           fp_adder/adder/norm/LOD/_135_ (net)
                  0.01    0.00    1.69 ^ fp_adder/adder/norm/LOD/_187_/A1 (NAND2_X2)
                  0.01    0.02    1.70 v fp_adder/adder/norm/LOD/_187_/ZN (NAND2_X2)
     5    9.42                           fp_adder/adder/norm/LOD/_143_ (net)
                  0.01    0.00    1.70 v fp_adder/adder/norm/LOD/_200_/A1 (NOR2_X2)
                  0.03    0.04    1.75 ^ fp_adder/adder/norm/LOD/_200_/ZN (NOR2_X2)
     5    9.46                           fp_adder/adder/norm/LOD/_008_ (net)
                  0.03    0.00    1.75 ^ fp_adder/adder/norm/LOD/_207_/A1 (NAND2_X1)
                  0.02    0.03    1.77 v fp_adder/adder/norm/LOD/_207_/ZN (NAND2_X1)
     2    4.88                           fp_adder/adder/norm/LOD/_015_ (net)
                  0.02    0.00    1.77 v fp_adder/adder/norm/LOD/_292_/A (INV_X2)
                  0.01    0.02    1.79 ^ fp_adder/adder/norm/LOD/_292_/ZN (INV_X2)
     3    8.63                           fp_adder/adder/norm/Mant_leadingOne_D[4] (net)
                  0.01    0.00    1.79 ^ fp_adder/adder/norm/LOD/_295_/A1 (NAND2_X1)
                  0.01    0.01    1.81 v fp_adder/adder/norm/LOD/_295_/ZN (NAND2_X1)
     1    1.53                           fp_adder/adder/norm/LOD/_099_ (net)
                  0.01    0.00    1.81 v fp_adder/adder/norm/LOD/_296_/A3 (NAND3_X1)
                  0.02    0.03    1.83 ^ fp_adder/adder/norm/LOD/_296_/ZN (NAND3_X1)
     2    4.39                           fp_adder/adder/norm/Mant_leadingOne_D[2] (net)
                  0.02    0.00    1.83 ^ fp_adder/adder/norm/_1150_/A (INV_X1)
                  0.01    0.01    1.85 v fp_adder/adder/norm/_1150_/ZN (INV_X1)
     2    3.42                           fp_adder/adder/norm/_0101_ (net)
                  0.01    0.00    1.85 v fp_adder/adder/norm/_1151_/A1 (NAND2_X1)
                  0.03    0.03    1.88 ^ fp_adder/adder/norm/_1151_/ZN (NAND2_X1)
     3    8.78                           fp_adder/adder/norm/_0112_ (net)
                  0.03    0.00    1.88 ^ fp_adder/adder/norm/_1152_/A2 (NAND2_X1)
                  0.02    0.03    1.91 v fp_adder/adder/norm/_1152_/ZN (NAND2_X1)
     3    7.10                           fp_adder/adder/norm/_0123_ (net)
                  0.02    0.00    1.91 v fp_adder/adder/norm/_1158_/A1 (NOR2_X1)
                  0.02    0.04    1.94 ^ fp_adder/adder/norm/_1158_/ZN (NOR2_X1)
     2    3.55                           fp_adder/adder/norm/_0189_ (net)
                  0.02    0.00    1.94 ^ fp_adder/adder/norm/_1159_/A2 (NAND2_X1)
                  0.01    0.02    1.96 v fp_adder/adder/norm/_1159_/ZN (NAND2_X1)
     1    1.69                           fp_adder/adder/norm/_0200_ (net)
                  0.01    0.00    1.96 v fp_adder/adder/norm/_1163_/A1 (NAND2_X1)
                  0.01    0.01    1.97 ^ fp_adder/adder/norm/_1163_/ZN (NAND2_X1)
     1    1.74                           fp_adder/adder/norm/_0239_ (net)
                  0.01    0.00    1.97 ^ fp_adder/adder/norm/_1186_/A1 (NAND2_X1)
                  0.01    0.01    1.99 v fp_adder/adder/norm/_1186_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/norm/_0282_ (net)
                  0.01    0.00    1.99 v fp_adder/adder/norm/_1194_/A1 (NAND2_X1)
                  0.01    0.02    2.00 ^ fp_adder/adder/norm/_1194_/ZN (NAND2_X1)
     1    3.18                           fp_adder/adder/norm/_0290_ (net)
                  0.01    0.00    2.00 ^ fp_adder/adder/norm/_1198_/A1 (NAND2_X2)
                  0.01    0.02    2.03 v fp_adder/adder/norm/_1198_/ZN (NAND2_X2)
     4   11.26                           fp_adder/adder/norm/_0294_ (net)
                  0.01    0.00    2.03 v fp_adder/adder/norm/_1211_/A1 (NAND2_X4)
                  0.03    0.04    2.07 ^ fp_adder/adder/norm/_1211_/ZN (NAND2_X4)
    13   49.04                           fp_adder/adder/norm/_0307_ (net)
                  0.03    0.00    2.07 ^ fp_adder/adder/norm/_1215_/A1 (NAND2_X1)
                  0.02    0.03    2.10 v fp_adder/adder/norm/_1215_/ZN (NAND2_X1)
     1    5.88                           fp_adder/adder/norm/_0311_ (net)
                  0.02    0.00    2.10 v fp_adder/adder/norm/_1217_/A1 (NAND2_X4)
                  0.07    0.08    2.18 ^ fp_adder/adder/norm/_1217_/ZN (NAND2_X4)
    52  129.27                           fp_adder/adder/norm/_0313_ (net)
                  0.07    0.01    2.19 ^ fp_adder/adder/norm/_1221_/A2 (NAND3_X2)
                  0.02    0.04    2.23 v fp_adder/adder/norm/_1221_/ZN (NAND3_X2)
     3    8.11                           fp_adder/adder/norm/_0317_ (net)
                  0.02    0.00    2.23 v fp_adder/adder/norm/_1236_/A1 (NAND3_X1)
                  0.02    0.03    2.26 ^ fp_adder/adder/norm/_1236_/ZN (NAND3_X1)
     2    5.39                           fp_adder/adder/norm/_0332_ (net)
                  0.02    0.00    2.26 ^ fp_adder/adder/norm/_1238_/A1 (NAND2_X1)
                  0.01    0.03    2.29 v fp_adder/adder/norm/_1238_/ZN (NAND2_X1)
     1    6.05                           fp_adder/adder/norm/_0334_ (net)
                  0.01    0.00    2.29 v fp_adder/adder/norm/_1240_/A1 (NAND2_X4)
                  0.08    0.10    2.38 ^ fp_adder/adder/norm/_1240_/ZN (NAND2_X4)
    75  150.21                           fp_adder/adder/norm/_0336_ (net)
                  0.08    0.01    2.39 ^ fp_adder/adder/norm/_1269_/A1 (AND2_X4)
                  0.04    0.08    2.47 ^ fp_adder/adder/norm/_1269_/ZN (AND2_X4)
    26   60.22                           fp_adder/adder/norm/_0365_ (net)
                  0.04    0.00    2.47 ^ fp_adder/adder/norm/_1615_/A1 (NAND2_X1)
                  0.02    0.03    2.50 v fp_adder/adder/norm/_1615_/ZN (NAND2_X1)
     4    6.39                           fp_adder/adder/norm/_0711_ (net)
                  0.02    0.00    2.50 v fp_adder/adder/norm/_1739_/A2 (NAND3_X1)
                  0.02    0.03    2.53 ^ fp_adder/adder/norm/_1739_/ZN (NAND3_X1)
     2    3.50                           fp_adder/adder/norm/_0835_ (net)
                  0.02    0.00    2.53 ^ fp_adder/adder/norm/_1740_/A2 (NAND2_X1)
                  0.02    0.03    2.56 v fp_adder/adder/norm/_1740_/ZN (NAND2_X1)
     3    6.50                           fp_adder/adder/norm/_0836_ (net)
                  0.02    0.00    2.56 v fp_adder/adder/norm/_1741_/A1 (NAND2_X1)
                  0.01    0.02    2.57 ^ fp_adder/adder/norm/_1741_/ZN (NAND2_X1)
     1    1.87                           fp_adder/adder/norm/_0837_ (net)
                  0.01    0.00    2.57 ^ fp_adder/adder/norm/_1742_/A2 (NAND2_X1)
                  0.01    0.01    2.59 v fp_adder/adder/norm/_1742_/ZN (NAND2_X1)
     1    1.89                           fp_adder/adder/norm/_0838_ (net)
                  0.01    0.00    2.59 v fp_adder/adder/norm/_1743_/A1 (NAND2_X1)
                  0.01    0.02    2.61 ^ fp_adder/adder/norm/_1743_/ZN (NAND2_X1)
     1    3.01                           fp_adder/adder/norm/_0839_ (net)
                  0.01    0.00    2.61 ^ fp_adder/adder/norm/_1744_/A2 (NAND2_X1)
                  0.01    0.01    2.62 v fp_adder/adder/norm/_1744_/ZN (NAND2_X1)
     1    1.47                           fp_adder/adder/norm/_0840_ (net)
                  0.01    0.00    2.62 v fp_adder/adder/norm/_1756_/A1 (NOR2_X1)
                  0.04    0.05    2.67 ^ fp_adder/adder/norm/_1756_/ZN (NOR2_X1)
     2    7.79                           fp_adder/adder/norm/_0852_ (net)
                  0.04    0.00    2.67 ^ fp_adder/adder/norm/_1784_/A1 (NAND2_X1)
                  0.01    0.02    2.69 v fp_adder/adder/norm/_1784_/ZN (NAND2_X1)
     1    1.53                           fp_adder/adder/norm/_0880_ (net)
                  0.01    0.00    2.69 v fp_adder/adder/norm/_1843_/A1 (NOR2_X1)
                  0.02    0.03    2.73 ^ fp_adder/adder/norm/_1843_/ZN (NOR2_X1)
     2    3.56                           fp_adder/adder/norm/_0939_ (net)
                  0.02    0.00    2.73 ^ fp_adder/adder/norm/_1844_/A3 (NAND3_X1)
                  0.02    0.03    2.76 v fp_adder/adder/norm/_1844_/ZN (NAND3_X1)
     2    4.47                           fp_adder/adder/norm/_0940_ (net)
                  0.02    0.00    2.76 v fp_adder/adder/norm/_1992_/A1 (NOR2_X2)
                  0.04    0.06    2.81 ^ fp_adder/adder/norm/_1992_/ZN (NOR2_X2)
     6   14.68                           fp_adder/adder/norm/_1088_ (net)
                  0.04    0.00    2.81 ^ fp_adder/adder/norm/_2078_/A1 (NAND4_X1)
                  0.02    0.03    2.85 v fp_adder/adder/norm/_2078_/ZN (NAND4_X1)
     1    1.94                           fp_adder/adder/norm/_0039_ (net)
                  0.02    0.00    2.85 v fp_adder/adder/norm/_2079_/A1 (NAND2_X1)
                  0.02    0.04    2.88 ^ fp_adder/adder/norm/_2079_/ZN (NAND2_X1)
     3    8.61                           fp_adder/adder/norm/_0040_ (net)
                  0.02    0.00    2.88 ^ fp_adder/adder/norm/_2089_/A1 (NAND2_X1)
                  0.01    0.02    2.90 v fp_adder/adder/norm/_2089_/ZN (NAND2_X1)
     1    1.60                           fp_adder/adder/norm/_0049_ (net)
                  0.01    0.00    2.90 v fp_adder/adder/norm/_2093_/A1 (NAND2_X1)
                  0.02    0.03    2.93 ^ fp_adder/adder/norm/_2093_/ZN (NAND2_X1)
     3    8.02                           fp_adder/adder/norm/_0054_ (net)
                  0.02    0.00    2.93 ^ fp_adder/adder/norm/_2104_/A1 (NAND2_X1)
                  0.01    0.02    2.95 v fp_adder/adder/norm/_2104_/ZN (NAND2_X1)
     1    1.60                           fp_adder/adder/norm/_0064_ (net)
                  0.01    0.00    2.95 v fp_adder/adder/norm/_2106_/A1 (NAND2_X1)
                  0.02    0.02    2.97 ^ fp_adder/adder/norm/_2106_/ZN (NAND2_X1)
     2    5.91                           fp_adder/adder/norm/_0066_ (net)
                  0.02    0.00    2.97 ^ fp_adder/adder/norm/_2112_/A1 (NAND2_X1)
                  0.01    0.02    2.99 v fp_adder/adder/norm/_2112_/ZN (NAND2_X1)
     2    3.35                           fp_adder/adder/norm/_0072_ (net)
                  0.01    0.00    2.99 v fp_adder/adder/norm/_2113_/A1 (NAND2_X1)
                  0.01    0.02    3.01 ^ fp_adder/adder/norm/_2113_/ZN (NAND2_X1)
     1    1.67                           fp_adder/adder/norm/_0073_ (net)
                  0.01    0.00    3.01 ^ fp_adder/adder/norm/_2116_/A1 (NAND2_X1)
                  0.01    0.01    3.02 v fp_adder/adder/norm/_2116_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/norm/_0076_ (net)
                  0.01    0.00    3.02 v fp_adder/adder/norm/_2119_/A1 (NAND2_X1)
                  0.02    0.02    3.04 ^ fp_adder/adder/norm/_2119_/ZN (NAND2_X1)
     2    6.31                           result_int_d[30] (net)
                  0.02    0.00    3.04 ^ _499_/A4 (NAND4_X1)
                  0.03    0.03    3.08 v _499_/ZN (NAND4_X1)
     1    1.82                           _178_ (net)
                  0.03    0.00    3.08 v _500_/A2 (NAND2_X1)
                  0.01    0.02    3.10 ^ _500_/ZN (NAND2_X1)
     1    1.26                           _030_ (net)
                  0.01    0.00    3.10 ^ _539_/D (DFFR_X1)
                                  3.10   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.02    0.01    3.05 ^ clkbuf_4_12_0_clk_i/A (BUF_X4)
                  0.01    0.03    3.07 ^ clkbuf_4_12_0_clk_i/Z (BUF_X4)
    10   15.39                           clknet_4_12_0_clk_i (net)
                  0.01    0.00    3.08 ^ _539_/CK (DFFR_X1)
                          0.00    3.08   clock reconvergence pessimism
                         -0.03    3.04   library setup time
                                  3.04   data required time
-----------------------------------------------------------------------------
                                  3.04   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _542_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.05                           rst_ni (net)
                  0.00    0.00    0.30 ^ input11/A (BUF_X32)
                  0.01    0.02    0.32 ^ input11/Z (BUF_X32)
   102  243.38                           net11 (net)
                  0.03    0.02    0.35 ^ _542_/RN (DFFR_X1)
                                  0.35   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.01    0.01    3.04 ^ clkbuf_4_3_0_clk_i/A (BUF_X4)
                  0.01    0.03    3.07 ^ clkbuf_4_3_0_clk_i/Z (BUF_X4)
     6   13.53                           clknet_4_3_0_clk_i (net)
                  0.01    0.00    3.07 ^ _542_/CK (DFFR_X1)
                          0.00    3.07   clock reconvergence pessimism
                          0.05    3.12   library recovery time
                                  3.12   data required time
-----------------------------------------------------------------------------
                                  3.12   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  2.78   slack (MET)


Startpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2844_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2366_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.89                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
    16   91.07                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_4_1_0_clk_i/A (BUF_X4)
                  0.01    0.03    1.57 v clkbuf_4_1_0_clk_i/Z (BUF_X4)
     4   29.65                           clknet_4_1_0_clk_i (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[10].sub_unit_i/_2844_/GN (DLL_X1)
                  0.01    0.07    1.65 v lut/gen_sub_units_scm[10].sub_unit_i/_2844_/Q (DLL_X1)
     1    1.65                           lut/gen_sub_units_scm[10].sub_unit_i/cg_we_global.en_latch (net)
                  0.01    0.00    1.65 v lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A2 (NAND2_X1)
                                  1.65   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 ^ clkbuf_4_9_0_clk_i/A (BUF_X4)
                  0.02    0.03    3.07 ^ clkbuf_4_9_0_clk_i/Z (BUF_X4)
     5   25.80                           clknet_4_9_0_clk_i (net)
                  0.02    0.00    3.07 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A1 (NAND2_X1)
                          0.00    3.07   clock reconvergence pessimism
                          0.00    3.07   clock gating setup time
                                  3.07   data required time
-----------------------------------------------------------------------------
                                  3.07   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: _547_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_4_4_0_clk_i/A (BUF_X4)
                  0.01    0.03    0.07 ^ clkbuf_4_4_0_clk_i/Z (BUF_X4)
     7   13.15                           clknet_4_4_0_clk_i (net)
                  0.01    0.00    0.07 ^ _547_/CK (DFFR_X1)
                  0.01    0.10    0.17 v _547_/Q (DFFR_X1)
     3    8.81                           rdata_o_q[6] (net)
                  0.01    0.00    0.17 v fp_adder/converter/_174_/A2 (NOR2_X2)
                  0.03    0.04    0.21 ^ fp_adder/converter/_174_/ZN (NOR2_X2)
     2    8.83                           fp_adder/converter/_107_ (net)
                  0.03    0.00    0.21 ^ fp_adder/converter/_175_/A2 (NAND2_X1)
                  0.02    0.03    0.24 v fp_adder/converter/_175_/ZN (NAND2_X1)
     2    6.34                           fp_adder/converter/_108_ (net)
                  0.02    0.00    0.24 v fp_adder/converter/_193_/A2 (NOR2_X2)
                  0.03    0.05    0.30 ^ fp_adder/converter/_193_/ZN (NOR2_X2)
     3   12.20                           fp_adder/converter/_126_ (net)
                  0.03    0.00    0.30 ^ fp_adder/converter/_196_/A1 (NAND2_X4)
                  0.02    0.03    0.33 v fp_adder/converter/_196_/ZN (NAND2_X4)
    13   29.78                           fp_adder/converter/_129_ (net)
                  0.02    0.00    0.33 v fp_adder/converter/_199_/A2 (NAND2_X4)
                  0.02    0.04    0.37 ^ fp_adder/converter/_199_/ZN (NAND2_X4)
    14   29.18                           fp_adder/converter/_132_ (net)
                  0.02    0.00    0.37 ^ fp_adder/converter/_233_/A1 (NAND2_X2)
                  0.01    0.03    0.39 v fp_adder/converter/_233_/ZN (NAND2_X2)
     4   10.71                           fp_adder/converter/_006_ (net)
                  0.01    0.00    0.39 v fp_adder/converter/_326_/B1 (AOI21_X1)
                  0.02    0.03    0.42 ^ fp_adder/converter/_326_/ZN (AOI21_X1)
     1    1.73                           fp_adder/converter/_089_ (net)
                  0.02    0.00    0.42 ^ fp_adder/converter/_327_/A (OAI21_X1)
                  0.01    0.02    0.44 v fp_adder/converter/_327_/ZN (OAI21_X1)
     1    2.01                           fp_adder/converter/_090_ (net)
                  0.01    0.00    0.44 v fp_adder/converter/_328_/A1 (NAND2_X1)
                  0.02    0.03    0.47 ^ fp_adder/converter/_328_/ZN (NAND2_X1)
     3    7.17                           fp_adder/operand_fp16_fp32[25] (net)
                  0.02    0.00    0.47 ^ fp_adder/adder/adder/_1257_/A (INV_X1)
                  0.01    0.02    0.49 v fp_adder/adder/adder/_1257_/ZN (INV_X1)
     2    4.56                           fp_adder/adder/adder/_0369_ (net)
                  0.01    0.00    0.49 v fp_adder/adder/adder/_1258_/A1 (NAND2_X1)
                  0.02    0.02    0.51 ^ fp_adder/adder/adder/_1258_/ZN (NAND2_X1)
     3    5.75                           fp_adder/adder/adder/_0370_ (net)
                  0.02    0.00    0.51 ^ fp_adder/adder/adder/_1261_/A1 (NAND2_X1)
                  0.01    0.02    0.53 v fp_adder/adder/adder/_1261_/ZN (NAND2_X1)
     2    3.31                           fp_adder/adder/adder/_0373_ (net)
                  0.01    0.00    0.53 v fp_adder/adder/adder/_1262_/A2 (NOR2_X1)
                  0.02    0.04    0.57 ^ fp_adder/adder/adder/_1262_/ZN (NOR2_X1)
     2    3.72                           fp_adder/adder/adder/_0374_ (net)
                  0.02    0.00    0.57 ^ fp_adder/adder/adder/_1263_/A2 (NAND2_X1)
                  0.02    0.02    0.59 v fp_adder/adder/adder/_1263_/ZN (NAND2_X1)
     2    4.01                           fp_adder/adder/adder/_0375_ (net)
                  0.02    0.00    0.59 v fp_adder/adder/adder/_1267_/A1 (NAND2_X1)
                  0.02    0.03    0.63 ^ fp_adder/adder/adder/_1267_/ZN (NAND2_X1)
     3    7.83                           fp_adder/adder/adder/_0379_ (net)
                  0.02    0.00    0.63 ^ fp_adder/adder/adder/_1300_/A1 (NAND2_X2)
                  0.02    0.03    0.65 v fp_adder/adder/adder/_1300_/ZN (NAND2_X2)
     4   12.78                           fp_adder/adder/adder/_0411_ (net)
                  0.02    0.00    0.65 v fp_adder/adder/adder/_1307_/A1 (NAND2_X4)
                  0.12    0.13    0.79 ^ fp_adder/adder/adder/_1307_/ZN (NAND2_X4)
    91  205.97                           fp_adder/adder/adder/_0418_ (net)
                  0.12    0.00    0.79 ^ fp_adder/adder/adder/_1324_/A (INV_X8)
                  0.03    0.03    0.82 v fp_adder/adder/adder/_1324_/ZN (INV_X8)
    35   73.24                           fp_adder/adder/adder/_0435_ (net)
                  0.03    0.00    0.82 v fp_adder/adder/adder/_1329_/A1 (NAND2_X1)
                  0.01    0.02    0.84 ^ fp_adder/adder/adder/_1329_/ZN (NAND2_X1)
     1    1.77                           fp_adder/adder/adder/_0440_ (net)
                  0.01    0.00    0.84 ^ fp_adder/adder/adder/_1330_/A2 (NAND2_X1)
                  0.01    0.01    0.86 v fp_adder/adder/adder/_1330_/ZN (NAND2_X1)
     1    1.81                           fp_adder/adder/adder/_0441_ (net)
                  0.01    0.00    0.86 v fp_adder/adder/adder/_1331_/A1 (NAND2_X1)
                  0.01    0.02    0.88 ^ fp_adder/adder/adder/_1331_/ZN (NAND2_X1)
     1    3.23                           fp_adder/adder/adder/_0442_ (net)
                  0.01    0.00    0.88 ^ fp_adder/adder/adder/_1338_/A1 (NAND2_X2)
                  0.01    0.02    0.90 v fp_adder/adder/adder/_1338_/ZN (NAND2_X2)
     3    9.12                           fp_adder/adder/adder/_0449_ (net)
                  0.01    0.00    0.90 v fp_adder/adder/adder/_1339_/B1 (AOI21_X4)
                  0.09    0.10    0.99 ^ fp_adder/adder/adder/_1339_/ZN (AOI21_X4)
    34   64.80                           fp_adder/adder/adder/_0450_ (net)
                  0.09    0.01    1.00 ^ fp_adder/adder/adder/_1788_/A1 (NAND2_X1)
                  0.02    0.03    1.03 v fp_adder/adder/adder/_1788_/ZN (NAND2_X1)
     2    3.25                           fp_adder/adder/adder/_0891_ (net)
                  0.02    0.00    1.03 v fp_adder/adder/adder/_1948_/A (MUX2_X1)
                  0.01    0.07    1.10 v fp_adder/adder/adder/_1948_/Z (MUX2_X1)
     2    2.94                           fp_adder/adder/adder/_1051_ (net)
                  0.01    0.00    1.10 v fp_adder/adder/adder/_1987_/B (MUX2_X1)
                  0.01    0.06    1.16 v fp_adder/adder/adder/_1987_/Z (MUX2_X1)
     2    3.52                           fp_adder/adder/adder/_1090_ (net)
                  0.01    0.00    1.16 v fp_adder/adder/adder/_1988_/A1 (NAND2_X1)
                  0.01    0.02    1.18 ^ fp_adder/adder/adder/_1988_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/adder/_1091_ (net)
                  0.01    0.00    1.18 ^ fp_adder/adder/adder/_1991_/A1 (NAND3_X1)
                  0.02    0.02    1.20 v fp_adder/adder/adder/_1991_/ZN (NAND3_X1)
     2    3.46                           fp_adder/adder/adder/_1094_ (net)
                  0.02    0.00    1.20 v fp_adder/adder/adder/_1995_/A1 (NAND2_X1)
                  0.01    0.02    1.22 ^ fp_adder/adder/adder/_1995_/ZN (NAND2_X1)
     1    1.87                           fp_adder/adder/adder/_1098_ (net)
                  0.01    0.00    1.22 ^ fp_adder/adder/adder/_1996_/A1 (NAND2_X1)
                  0.01    0.01    1.23 v fp_adder/adder/adder/_1996_/ZN (NAND2_X1)
     1    1.58                           fp_adder/adder/adder/_1099_ (net)
                  0.01    0.00    1.23 v fp_adder/adder/adder/_1998_/A1 (NAND2_X1)
                  0.02    0.03    1.26 ^ fp_adder/adder/adder/_1998_/ZN (NAND2_X1)
     2    5.87                           fp_adder/adder/adder/_1101_ (net)
                  0.02    0.00    1.26 ^ fp_adder/adder/adder/_2003_/A1 (NOR2_X1)
                  0.01    0.02    1.28 v fp_adder/adder/adder/_2003_/ZN (NOR2_X1)
     3    6.42                           fp_adder/adder/adder/_1106_ (net)
                  0.01    0.00    1.28 v fp_adder/adder/adder/_2004_/A (INV_X2)
                  0.01    0.01    1.29 ^ fp_adder/adder/adder/_2004_/ZN (INV_X2)
     1    1.64                           fp_adder/adder/adder/_1107_ (net)
                  0.01    0.00    1.29 ^ fp_adder/adder/adder/_2006_/A1 (NAND2_X1)
                  0.01    0.02    1.31 v fp_adder/adder/adder/_2006_/ZN (NAND2_X1)
     2    6.31                           fp_adder/adder/adder/_1109_ (net)
                  0.01    0.00    1.31 v fp_adder/adder/adder/_2007_/A2 (NOR2_X1)
                  0.03    0.04    1.35 ^ fp_adder/adder/adder/_2007_/ZN (NOR2_X1)
     2    3.89                           fp_adder/adder/adder/_1110_ (net)
                  0.03    0.00    1.35 ^ fp_adder/adder/adder/_2034_/A1 (NAND2_X1)
                  0.01    0.02    1.37 v fp_adder/adder/adder/_2034_/ZN (NAND2_X1)
     1    1.64                           fp_adder/adder/adder/_0014_ (net)
                  0.01    0.00    1.37 v fp_adder/adder/adder/_2035_/A (INV_X1)
                  0.01    0.02    1.38 ^ fp_adder/adder/adder/_2035_/ZN (INV_X1)
     2    2.85                           fp_adder/adder/adder/_0015_ (net)
                  0.01    0.00    1.38 ^ fp_adder/adder/adder/_2078_/A1 (AND2_X1)
                  0.01    0.03    1.41 ^ fp_adder/adder/adder/_2078_/ZN (AND2_X1)
     1    1.69                           fp_adder/adder/adder/_0059_ (net)
                  0.01    0.00    1.41 ^ fp_adder/adder/adder/_2079_/A2 (NAND2_X1)
                  0.01    0.02    1.43 v fp_adder/adder/adder/_2079_/ZN (NAND2_X1)
     1    3.15                           fp_adder/adder/adder/_0060_ (net)
                  0.01    0.00    1.43 v fp_adder/adder/adder/_2095_/A1 (NAND2_X2)
                  0.02    0.02    1.45 ^ fp_adder/adder/adder/_2095_/ZN (NAND2_X2)
     4   10.41                           fp_adder/adder/adder/_0078_ (net)
                  0.02    0.00    1.45 ^ fp_adder/adder/adder/_2262_/A1 (NAND2_X1)
                  0.01    0.01    1.47 v fp_adder/adder/adder/_2262_/ZN (NAND2_X1)
     1    1.69                           fp_adder/adder/adder/_0241_ (net)
                  0.01    0.00    1.47 v fp_adder/adder/adder/_2263_/A1 (NAND2_X1)
                  0.02    0.03    1.50 ^ fp_adder/adder/adder/_2263_/ZN (NAND2_X1)
     3    7.71                           fp_adder/adder/adder/_0242_ (net)
                  0.02    0.00    1.50 ^ fp_adder/adder/adder/_2268_/A1 (NAND2_X1)
                  0.01    0.02    1.51 v fp_adder/adder/adder/_2268_/ZN (NAND2_X1)
     1    1.58                           fp_adder/adder/adder/_0245_ (net)
                  0.01    0.00    1.51 v fp_adder/adder/adder/_2269_/A1 (NAND2_X1)
                  0.02    0.03    1.54 ^ fp_adder/adder/adder/_2269_/ZN (NAND2_X1)
     2    6.11                           fp_adder/adder/adder/_0246_ (net)
                  0.02    0.00    1.54 ^ fp_adder/adder/adder/_2272_/A1 (NAND2_X1)
                  0.01    0.02    1.56 v fp_adder/adder/adder/_2272_/ZN (NAND2_X1)
     2    3.31                           fp_adder/adder/adder/_0249_ (net)
                  0.01    0.00    1.56 v fp_adder/adder/adder/_2276_/A1 (NAND3_X1)
                  0.02    0.02    1.58 ^ fp_adder/adder/adder/_2276_/ZN (NAND3_X1)
     1    3.65                           fp_adder/adder/adder/_0253_ (net)
                  0.02    0.00    1.58 ^ fp_adder/adder/adder/_2277_/A2 (NAND2_X2)
                  0.01    0.02    1.60 v fp_adder/adder/adder/_2277_/ZN (NAND2_X2)
     4    9.29                           fp_adder/adder/mant_prenorm_d[43] (net)
                  0.01    0.00    1.60 v fp_adder/adder/norm/LOD/_177_/A2 (NOR2_X1)
                  0.02    0.04    1.64 ^ fp_adder/adder/norm/LOD/_177_/ZN (NOR2_X1)
     2    3.55                           fp_adder/adder/norm/LOD/_133_ (net)
                  0.02    0.00    1.64 ^ fp_adder/adder/norm/LOD/_178_/A2 (NAND2_X1)
                  0.02    0.03    1.67 v fp_adder/adder/norm/LOD/_178_/ZN (NAND2_X1)
     2    7.78                           fp_adder/adder/norm/LOD/_134_ (net)
                  0.02    0.00    1.67 v fp_adder/adder/norm/LOD/_179_/A (INV_X4)
                  0.01    0.01    1.69 ^ fp_adder/adder/norm/LOD/_179_/ZN (INV_X4)
     1    3.14                           fp_adder/adder/norm/LOD/_135_ (net)
                  0.01    0.00    1.69 ^ fp_adder/adder/norm/LOD/_187_/A1 (NAND2_X2)
                  0.01    0.02    1.70 v fp_adder/adder/norm/LOD/_187_/ZN (NAND2_X2)
     5    9.42                           fp_adder/adder/norm/LOD/_143_ (net)
                  0.01    0.00    1.70 v fp_adder/adder/norm/LOD/_200_/A1 (NOR2_X2)
                  0.03    0.04    1.75 ^ fp_adder/adder/norm/LOD/_200_/ZN (NOR2_X2)
     5    9.46                           fp_adder/adder/norm/LOD/_008_ (net)
                  0.03    0.00    1.75 ^ fp_adder/adder/norm/LOD/_207_/A1 (NAND2_X1)
                  0.02    0.03    1.77 v fp_adder/adder/norm/LOD/_207_/ZN (NAND2_X1)
     2    4.88                           fp_adder/adder/norm/LOD/_015_ (net)
                  0.02    0.00    1.77 v fp_adder/adder/norm/LOD/_292_/A (INV_X2)
                  0.01    0.02    1.79 ^ fp_adder/adder/norm/LOD/_292_/ZN (INV_X2)
     3    8.63                           fp_adder/adder/norm/Mant_leadingOne_D[4] (net)
                  0.01    0.00    1.79 ^ fp_adder/adder/norm/LOD/_295_/A1 (NAND2_X1)
                  0.01    0.01    1.81 v fp_adder/adder/norm/LOD/_295_/ZN (NAND2_X1)
     1    1.53                           fp_adder/adder/norm/LOD/_099_ (net)
                  0.01    0.00    1.81 v fp_adder/adder/norm/LOD/_296_/A3 (NAND3_X1)
                  0.02    0.03    1.83 ^ fp_adder/adder/norm/LOD/_296_/ZN (NAND3_X1)
     2    4.39                           fp_adder/adder/norm/Mant_leadingOne_D[2] (net)
                  0.02    0.00    1.83 ^ fp_adder/adder/norm/_1150_/A (INV_X1)
                  0.01    0.01    1.85 v fp_adder/adder/norm/_1150_/ZN (INV_X1)
     2    3.42                           fp_adder/adder/norm/_0101_ (net)
                  0.01    0.00    1.85 v fp_adder/adder/norm/_1151_/A1 (NAND2_X1)
                  0.03    0.03    1.88 ^ fp_adder/adder/norm/_1151_/ZN (NAND2_X1)
     3    8.78                           fp_adder/adder/norm/_0112_ (net)
                  0.03    0.00    1.88 ^ fp_adder/adder/norm/_1152_/A2 (NAND2_X1)
                  0.02    0.03    1.91 v fp_adder/adder/norm/_1152_/ZN (NAND2_X1)
     3    7.10                           fp_adder/adder/norm/_0123_ (net)
                  0.02    0.00    1.91 v fp_adder/adder/norm/_1158_/A1 (NOR2_X1)
                  0.02    0.04    1.94 ^ fp_adder/adder/norm/_1158_/ZN (NOR2_X1)
     2    3.55                           fp_adder/adder/norm/_0189_ (net)
                  0.02    0.00    1.94 ^ fp_adder/adder/norm/_1159_/A2 (NAND2_X1)
                  0.01    0.02    1.96 v fp_adder/adder/norm/_1159_/ZN (NAND2_X1)
     1    1.69                           fp_adder/adder/norm/_0200_ (net)
                  0.01    0.00    1.96 v fp_adder/adder/norm/_1163_/A1 (NAND2_X1)
                  0.01    0.01    1.97 ^ fp_adder/adder/norm/_1163_/ZN (NAND2_X1)
     1    1.74                           fp_adder/adder/norm/_0239_ (net)
                  0.01    0.00    1.97 ^ fp_adder/adder/norm/_1186_/A1 (NAND2_X1)
                  0.01    0.01    1.99 v fp_adder/adder/norm/_1186_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/norm/_0282_ (net)
                  0.01    0.00    1.99 v fp_adder/adder/norm/_1194_/A1 (NAND2_X1)
                  0.01    0.02    2.00 ^ fp_adder/adder/norm/_1194_/ZN (NAND2_X1)
     1    3.18                           fp_adder/adder/norm/_0290_ (net)
                  0.01    0.00    2.00 ^ fp_adder/adder/norm/_1198_/A1 (NAND2_X2)
                  0.01    0.02    2.03 v fp_adder/adder/norm/_1198_/ZN (NAND2_X2)
     4   11.26                           fp_adder/adder/norm/_0294_ (net)
                  0.01    0.00    2.03 v fp_adder/adder/norm/_1211_/A1 (NAND2_X4)
                  0.03    0.04    2.07 ^ fp_adder/adder/norm/_1211_/ZN (NAND2_X4)
    13   49.04                           fp_adder/adder/norm/_0307_ (net)
                  0.03    0.00    2.07 ^ fp_adder/adder/norm/_1215_/A1 (NAND2_X1)
                  0.02    0.03    2.10 v fp_adder/adder/norm/_1215_/ZN (NAND2_X1)
     1    5.88                           fp_adder/adder/norm/_0311_ (net)
                  0.02    0.00    2.10 v fp_adder/adder/norm/_1217_/A1 (NAND2_X4)
                  0.07    0.08    2.18 ^ fp_adder/adder/norm/_1217_/ZN (NAND2_X4)
    52  129.27                           fp_adder/adder/norm/_0313_ (net)
                  0.07    0.01    2.19 ^ fp_adder/adder/norm/_1221_/A2 (NAND3_X2)
                  0.02    0.04    2.23 v fp_adder/adder/norm/_1221_/ZN (NAND3_X2)
     3    8.11                           fp_adder/adder/norm/_0317_ (net)
                  0.02    0.00    2.23 v fp_adder/adder/norm/_1236_/A1 (NAND3_X1)
                  0.02    0.03    2.26 ^ fp_adder/adder/norm/_1236_/ZN (NAND3_X1)
     2    5.39                           fp_adder/adder/norm/_0332_ (net)
                  0.02    0.00    2.26 ^ fp_adder/adder/norm/_1238_/A1 (NAND2_X1)
                  0.01    0.03    2.29 v fp_adder/adder/norm/_1238_/ZN (NAND2_X1)
     1    6.05                           fp_adder/adder/norm/_0334_ (net)
                  0.01    0.00    2.29 v fp_adder/adder/norm/_1240_/A1 (NAND2_X4)
                  0.08    0.10    2.38 ^ fp_adder/adder/norm/_1240_/ZN (NAND2_X4)
    75  150.21                           fp_adder/adder/norm/_0336_ (net)
                  0.08    0.01    2.39 ^ fp_adder/adder/norm/_1269_/A1 (AND2_X4)
                  0.04    0.08    2.47 ^ fp_adder/adder/norm/_1269_/ZN (AND2_X4)
    26   60.22                           fp_adder/adder/norm/_0365_ (net)
                  0.04    0.00    2.47 ^ fp_adder/adder/norm/_1615_/A1 (NAND2_X1)
                  0.02    0.03    2.50 v fp_adder/adder/norm/_1615_/ZN (NAND2_X1)
     4    6.39                           fp_adder/adder/norm/_0711_ (net)
                  0.02    0.00    2.50 v fp_adder/adder/norm/_1739_/A2 (NAND3_X1)
                  0.02    0.03    2.53 ^ fp_adder/adder/norm/_1739_/ZN (NAND3_X1)
     2    3.50                           fp_adder/adder/norm/_0835_ (net)
                  0.02    0.00    2.53 ^ fp_adder/adder/norm/_1740_/A2 (NAND2_X1)
                  0.02    0.03    2.56 v fp_adder/adder/norm/_1740_/ZN (NAND2_X1)
     3    6.50                           fp_adder/adder/norm/_0836_ (net)
                  0.02    0.00    2.56 v fp_adder/adder/norm/_1741_/A1 (NAND2_X1)
                  0.01    0.02    2.57 ^ fp_adder/adder/norm/_1741_/ZN (NAND2_X1)
     1    1.87                           fp_adder/adder/norm/_0837_ (net)
                  0.01    0.00    2.57 ^ fp_adder/adder/norm/_1742_/A2 (NAND2_X1)
                  0.01    0.01    2.59 v fp_adder/adder/norm/_1742_/ZN (NAND2_X1)
     1    1.89                           fp_adder/adder/norm/_0838_ (net)
                  0.01    0.00    2.59 v fp_adder/adder/norm/_1743_/A1 (NAND2_X1)
                  0.01    0.02    2.61 ^ fp_adder/adder/norm/_1743_/ZN (NAND2_X1)
     1    3.01                           fp_adder/adder/norm/_0839_ (net)
                  0.01    0.00    2.61 ^ fp_adder/adder/norm/_1744_/A2 (NAND2_X1)
                  0.01    0.01    2.62 v fp_adder/adder/norm/_1744_/ZN (NAND2_X1)
     1    1.47                           fp_adder/adder/norm/_0840_ (net)
                  0.01    0.00    2.62 v fp_adder/adder/norm/_1756_/A1 (NOR2_X1)
                  0.04    0.05    2.67 ^ fp_adder/adder/norm/_1756_/ZN (NOR2_X1)
     2    7.79                           fp_adder/adder/norm/_0852_ (net)
                  0.04    0.00    2.67 ^ fp_adder/adder/norm/_1784_/A1 (NAND2_X1)
                  0.01    0.02    2.69 v fp_adder/adder/norm/_1784_/ZN (NAND2_X1)
     1    1.53                           fp_adder/adder/norm/_0880_ (net)
                  0.01    0.00    2.69 v fp_adder/adder/norm/_1843_/A1 (NOR2_X1)
                  0.02    0.03    2.73 ^ fp_adder/adder/norm/_1843_/ZN (NOR2_X1)
     2    3.56                           fp_adder/adder/norm/_0939_ (net)
                  0.02    0.00    2.73 ^ fp_adder/adder/norm/_1844_/A3 (NAND3_X1)
                  0.02    0.03    2.76 v fp_adder/adder/norm/_1844_/ZN (NAND3_X1)
     2    4.47                           fp_adder/adder/norm/_0940_ (net)
                  0.02    0.00    2.76 v fp_adder/adder/norm/_1992_/A1 (NOR2_X2)
                  0.04    0.06    2.81 ^ fp_adder/adder/norm/_1992_/ZN (NOR2_X2)
     6   14.68                           fp_adder/adder/norm/_1088_ (net)
                  0.04    0.00    2.81 ^ fp_adder/adder/norm/_2078_/A1 (NAND4_X1)
                  0.02    0.03    2.85 v fp_adder/adder/norm/_2078_/ZN (NAND4_X1)
     1    1.94                           fp_adder/adder/norm/_0039_ (net)
                  0.02    0.00    2.85 v fp_adder/adder/norm/_2079_/A1 (NAND2_X1)
                  0.02    0.04    2.88 ^ fp_adder/adder/norm/_2079_/ZN (NAND2_X1)
     3    8.61                           fp_adder/adder/norm/_0040_ (net)
                  0.02    0.00    2.88 ^ fp_adder/adder/norm/_2089_/A1 (NAND2_X1)
                  0.01    0.02    2.90 v fp_adder/adder/norm/_2089_/ZN (NAND2_X1)
     1    1.60                           fp_adder/adder/norm/_0049_ (net)
                  0.01    0.00    2.90 v fp_adder/adder/norm/_2093_/A1 (NAND2_X1)
                  0.02    0.03    2.93 ^ fp_adder/adder/norm/_2093_/ZN (NAND2_X1)
     3    8.02                           fp_adder/adder/norm/_0054_ (net)
                  0.02    0.00    2.93 ^ fp_adder/adder/norm/_2104_/A1 (NAND2_X1)
                  0.01    0.02    2.95 v fp_adder/adder/norm/_2104_/ZN (NAND2_X1)
     1    1.60                           fp_adder/adder/norm/_0064_ (net)
                  0.01    0.00    2.95 v fp_adder/adder/norm/_2106_/A1 (NAND2_X1)
                  0.02    0.02    2.97 ^ fp_adder/adder/norm/_2106_/ZN (NAND2_X1)
     2    5.91                           fp_adder/adder/norm/_0066_ (net)
                  0.02    0.00    2.97 ^ fp_adder/adder/norm/_2112_/A1 (NAND2_X1)
                  0.01    0.02    2.99 v fp_adder/adder/norm/_2112_/ZN (NAND2_X1)
     2    3.35                           fp_adder/adder/norm/_0072_ (net)
                  0.01    0.00    2.99 v fp_adder/adder/norm/_2113_/A1 (NAND2_X1)
                  0.01    0.02    3.01 ^ fp_adder/adder/norm/_2113_/ZN (NAND2_X1)
     1    1.67                           fp_adder/adder/norm/_0073_ (net)
                  0.01    0.00    3.01 ^ fp_adder/adder/norm/_2116_/A1 (NAND2_X1)
                  0.01    0.01    3.02 v fp_adder/adder/norm/_2116_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/norm/_0076_ (net)
                  0.01    0.00    3.02 v fp_adder/adder/norm/_2119_/A1 (NAND2_X1)
                  0.02    0.02    3.04 ^ fp_adder/adder/norm/_2119_/ZN (NAND2_X1)
     2    6.31                           result_int_d[30] (net)
                  0.02    0.00    3.04 ^ _499_/A4 (NAND4_X1)
                  0.03    0.03    3.08 v _499_/ZN (NAND4_X1)
     1    1.82                           _178_ (net)
                  0.03    0.00    3.08 v _500_/A2 (NAND2_X1)
                  0.01    0.02    3.10 ^ _500_/ZN (NAND2_X1)
     1    1.26                           _030_ (net)
                  0.01    0.00    3.10 ^ _539_/D (DFFR_X1)
                                  3.10   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.02                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   97.45                           clknet_0_clk_i (net)
                  0.02    0.01    3.05 ^ clkbuf_4_12_0_clk_i/A (BUF_X4)
                  0.01    0.03    3.07 ^ clkbuf_4_12_0_clk_i/Z (BUF_X4)
    10   15.39                           clknet_4_12_0_clk_i (net)
                  0.01    0.00    3.08 ^ _539_/CK (DFFR_X1)
                          0.00    3.08   clock reconvergence pessimism
                         -0.03    3.04   library setup time
                                  3.04   data required time
-----------------------------------------------------------------------------
                                  3.04   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
lut/_213_/Q                           120.85  122.03   -1.18 (VIOLATED)
lut/gen_sub_units_scm[15].sub_unit_i/_1321_/ZN  106.81  107.40   -0.59 (VIOLATED)


==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
0.05737735331058502

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2890

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-1.1836642026901245

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0098

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
3.1001

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
-0.0577

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
-1.861230

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.51e-03   3.47e-04   2.75e-04   1.01e-02   8.5%
Combinational          7.87e-02   2.89e-02   1.71e-03   1.09e-01  91.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.82e-02   2.93e-02   1.99e-03   1.19e-01 100.0%
                          73.8%      24.5%       1.7%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 68911 u^2 59% utilization.

Placement Analysis
---------------------------------
total displacement     117307.3 u
average displacement        3.4 u
max displacement           28.5 u
original HPWL          237287.4 u
legalized HPWL         352132.2 u
delta HPWL                   48 %

Repair setup and hold violations...
[INFO RSZ-0040] Inserted 2 buffers.
[INFO RSZ-0046] Found 16 endpoints with hold violations.
[INFO RSZ-0032] Inserted 2 hold buffers.
Placement Analysis
---------------------------------
total displacement         50.2 u
average displacement        0.0 u
max displacement            4.8 u
original HPWL          352303.3 u
legalized HPWL         352348.7 u
delta HPWL                    0 %


==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[0].sub_unit_i/_2472_/G ^
   0.44
_552_/CK ^
   0.07      0.00       0.37


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_213_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1    1.91                           rst_ni (net)
                  0.00    0.00    0.30 ^ hold1043/A (CLKBUF_X3)
                  0.02    0.05    0.35 ^ hold1043/Z (CLKBUF_X3)
     1   27.27                           net1403 (net)
                  0.02    0.00    0.35 ^ input11/A (BUF_X32)
                  0.01    0.03    0.38 ^ input11/Z (BUF_X32)
    87  200.19                           net11 (net)
                  0.02    0.01    0.38 ^ hold1044/A (CLKBUF_X3)
                  0.04    0.07    0.45 ^ hold1044/Z (CLKBUF_X3)
    16   46.82                           net1404 (net)
                  0.04    0.00    0.45 ^ lut/_213_/RN (DFFR_X2)
                                  0.45   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.06                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   96.43                           clknet_0_clk_i (net)
                  0.02    0.01    0.05 ^ clkbuf_4_14_0_clk_i/A (BUF_X4)
                  0.01    0.03    0.08 ^ clkbuf_4_14_0_clk_i/Z (BUF_X4)
    10   18.19                           clknet_4_14_0_clk_i (net)
                  0.01    0.00    0.08 ^ lut/_122_/A1 (NAND2_X1)
                  0.05    0.07    0.14 v lut/_122_/ZN (NAND2_X1)
     1   26.47                           lut/_023_ (net)
                  0.05    0.00    0.14 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.18 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   49.69                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.18 v clkbuf_1_0__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.21 v clkbuf_1_0__f_lut/_023_/Z (BUF_X32)
     7   13.46                           clknet_1_0__leaf_lut/_023_ (net)
                  0.00    0.00    0.21 v net299_8/A (INV_X1)
                  0.01    0.01    0.22 ^ net299_8/ZN (INV_X1)
     1    1.78                           net368 (net)
                  0.01    0.00    0.22 ^ lut/_213_/CK (DFFR_X2)
                          0.00    0.22   clock reconvergence pessimism
                          0.21    0.43   library removal time
                                  0.43   data required time
-----------------------------------------------------------------------------
                                  0.43   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)


Startpoint: lut/gen_sub_units_scm[12].sub_unit_i/_2845_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[12].sub_unit_i/_2401_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.93                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
    16   90.06                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_4_0_0_clk_i/A (BUF_X4)
                  0.01    0.03    1.57 v clkbuf_4_0_0_clk_i/Z (BUF_X4)
     4   29.07                           clknet_4_0_0_clk_i (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[12].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    1.65 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.14                           lut/gen_sub_units_scm[12].sub_unit_i/_0830_ (net)
                  0.07    0.00    1.65 ^ clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    1.70 ^ clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/Z (BUF_X32)
     8  222.47                           clknet_0_lut/gen_sub_units_scm[12].sub_unit_i/_0830_ (net)
                  0.02    0.00    1.70 ^ clkbuf_3_5__f_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    1.72 ^ clkbuf_3_5__f_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/Z (BUF_X32)
     4   11.89                           clknet_3_5__leaf_lut/gen_sub_units_scm[12].sub_unit_i/_0830_ (net)
                  0.00    0.00    1.72 ^ net618_269/A (INV_X1)
                  0.00    0.01    1.73 v net618_269/ZN (INV_X1)
     1    1.52                           net629 (net)
                  0.00    0.00    1.73 v lut/gen_sub_units_scm[12].sub_unit_i/_2845_/GN (DLL_X1)
                  0.01    0.05    1.77 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2845_/Q (DLL_X1)
     1    1.09                           lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[0].cg_i.en_latch (net)
                  0.01    0.00    1.77 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2401_/A2 (AND2_X1)
                                  1.77   data arrival time

                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.93                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
    16   90.06                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_4_0_0_clk_i/A (BUF_X4)
                  0.01    0.03    1.57 v clkbuf_4_0_0_clk_i/Z (BUF_X4)
     4   29.07                           clknet_4_0_0_clk_i (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[12].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    1.65 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.14                           lut/gen_sub_units_scm[12].sub_unit_i/_0830_ (net)
                  0.07    0.00    1.65 ^ clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    1.70 ^ clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/Z (BUF_X32)
     8  222.47                           clknet_0_lut/gen_sub_units_scm[12].sub_unit_i/_0830_ (net)
                  0.02    0.00    1.70 ^ clkbuf_3_4__f_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    1.72 ^ clkbuf_3_4__f_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/Z (BUF_X32)
     7   16.51                           clknet_3_4__leaf_lut/gen_sub_units_scm[12].sub_unit_i/_0830_ (net)
                  0.01    0.00    1.72 ^ net618_271/A (INV_X1)
                  0.00    0.01    1.73 v net618_271/ZN (INV_X1)
     1    1.81                           net631 (net)
                  0.00    0.00    1.73 v lut/gen_sub_units_scm[12].sub_unit_i/_2401_/A1 (AND2_X1)
                          0.00    1.73   clock reconvergence pessimism
                          0.00    1.73   clock gating hold time
                                  1.73   data required time
-----------------------------------------------------------------------------
                                  1.73   data required time
                                 -1.77   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.06                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   96.43                           clknet_0_clk_i (net)
                  0.02    0.01    0.05 ^ clkbuf_4_6_0_clk_i/A (BUF_X4)
                  0.01    0.03    0.07 ^ clkbuf_4_6_0_clk_i/Z (BUF_X4)
     8   15.66                           clknet_4_6_0_clk_i (net)
                  0.01    0.00    0.07 ^ _510_/CK (DFFR_X1)
                  0.01    0.09    0.17 v _510_/Q (DFFR_X1)
     2    2.62                           net49 (net)
                  0.01    0.00    0.17 v _401_/A3 (NAND3_X1)
                  0.01    0.02    0.18 ^ _401_/ZN (NAND3_X1)
     1    1.72                           _109_ (net)
                  0.01    0.00    0.18 ^ _403_/A1 (NAND2_X1)
                  0.01    0.01    0.20 v _403_/ZN (NAND2_X1)
     1    1.26                           _001_ (net)
                  0.01    0.00    0.20 v _510_/D (DFFR_X1)
                                  0.20   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.06                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   96.43                           clknet_0_clk_i (net)
                  0.02    0.01    0.05 ^ clkbuf_4_6_0_clk_i/A (BUF_X4)
                  0.01    0.03    0.07 ^ clkbuf_4_6_0_clk_i/Z (BUF_X4)
     8   15.66                           clknet_4_6_0_clk_i (net)
                  0.01    0.00    0.07 ^ _510_/CK (DFFR_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.01    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _542_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1    1.91                           rst_ni (net)
                  0.00    0.00    0.30 ^ hold1043/A (CLKBUF_X3)
                  0.02    0.05    0.35 ^ hold1043/Z (CLKBUF_X3)
     1   27.27                           net1403 (net)
                  0.02    0.00    0.35 ^ input11/A (BUF_X32)
                  0.01    0.03    0.38 ^ input11/Z (BUF_X32)
    87  200.19                           net11 (net)
                  0.03    0.02    0.40 ^ _542_/RN (DFFR_X1)
                                  0.40   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.06                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   96.43                           clknet_0_clk_i (net)
                  0.01    0.01    3.04 ^ clkbuf_4_3_0_clk_i/A (BUF_X4)
                  0.01    0.03    3.07 ^ clkbuf_4_3_0_clk_i/Z (BUF_X4)
     6   13.75                           clknet_4_3_0_clk_i (net)
                  0.01    0.00    3.07 ^ _542_/CK (DFFR_X1)
                          0.00    3.07   clock reconvergence pessimism
                          0.05    3.12   library recovery time
                                  3.12   data required time
-----------------------------------------------------------------------------
                                  3.12   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  2.72   slack (MET)


Startpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2844_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2366_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.93                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
    16   90.06                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_4_1_0_clk_i/A (BUF_X4)
                  0.01    0.03    1.57 v clkbuf_4_1_0_clk_i/Z (BUF_X4)
     4   29.44                           clknet_4_1_0_clk_i (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[10].sub_unit_i/_2844_/GN (DLL_X1)
                  0.01    0.08    1.65 v lut/gen_sub_units_scm[10].sub_unit_i/_2844_/Q (DLL_X1)
     1    2.40                           lut/gen_sub_units_scm[10].sub_unit_i/cg_we_global.en_latch (net)
                  0.01    0.00    1.65 v lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A2 (NAND2_X1)
                                  1.65   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.06                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   96.43                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 ^ clkbuf_4_9_0_clk_i/A (BUF_X4)
                  0.02    0.03    3.07 ^ clkbuf_4_9_0_clk_i/Z (BUF_X4)
     5   27.24                           clknet_4_9_0_clk_i (net)
                  0.02    0.00    3.07 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A1 (NAND2_X1)
                          0.00    3.07   clock reconvergence pessimism
                          0.00    3.07   clock gating setup time
                                  3.07   data required time
-----------------------------------------------------------------------------
                                  3.07   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: lut/_219_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[14].sub_unit_i/_2507_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.06                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   96.43                           clknet_0_clk_i (net)
                  0.02    0.01    0.05 ^ clkbuf_4_14_0_clk_i/A (BUF_X4)
                  0.01    0.03    0.08 ^ clkbuf_4_14_0_clk_i/Z (BUF_X4)
    10   18.19                           clknet_4_14_0_clk_i (net)
                  0.01    0.00    0.08 ^ lut/_122_/A1 (NAND2_X1)
                  0.05    0.07    0.14 v lut/_122_/ZN (NAND2_X1)
     1   26.47                           lut/_023_ (net)
                  0.05    0.00    0.14 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.18 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   49.69                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.18 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.21 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     9   18.68                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.21 v net299_2/A (INV_X1)
                  0.01    0.01    0.22 ^ net299_2/ZN (INV_X1)
     1    1.76                           net362 (net)
                  0.01    0.00    0.22 ^ lut/_219_/CK (DFFR_X2)
                  0.12    0.23    0.45 ^ lut/_219_/Q (DFFR_X2)
    57  113.32                           lut/wdata_a_q[14] (net)
                  0.12    0.00    0.45 ^ wire86/A (BUF_X16)
                  0.01    0.03    0.48 ^ wire86/Z (BUF_X16)
    63  125.13                           net86 (net)
                  0.04    0.03    0.51 ^ max_cap84/A (BUF_X16)
                  0.01    0.03    0.55 ^ max_cap84/Z (BUF_X16)
    70  124.95                           net84 (net)
                  0.02    0.01    0.56 ^ max_length83/A (BUF_X16)
                  0.01    0.03    0.58 ^ max_length83/Z (BUF_X16)
    71  120.51                           net83 (net)
                  0.04    0.03    0.62 ^ max_cap82/A (BUF_X16)
                  0.01    0.03    0.65 ^ max_cap82/Z (BUF_X16)
    40   71.43                           net82 (net)
                  0.02    0.01    0.66 ^ max_cap81/A (BUF_X16)
                  0.01    0.03    0.68 ^ max_cap81/Z (BUF_X16)
    72  106.93                           net81 (net)
                  0.04    0.03    0.71 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2507_/D (DLH_X1)
                                  0.71   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.06                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   96.43                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_4_8_0_clk_i/A (BUF_X4)
                  0.02    0.04    0.07 ^ clkbuf_4_8_0_clk_i/Z (BUF_X4)
     7   39.91                           clknet_4_8_0_clk_i (net)
                  0.02    0.01    0.08 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.07    0.14 v lut/gen_sub_units_scm[14].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   24.45                           lut/gen_sub_units_scm[14].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.14 v clkbuf_0_lut/gen_sub_units_scm[14].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.19 v clkbuf_0_lut/gen_sub_units_scm[14].sub_unit_i/_0830_/Z (BUF_X32)
     8  194.50                           clknet_0_lut/gen_sub_units_scm[14].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.19 v clkbuf_3_5__f_lut/gen_sub_units_scm[14].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.22 v clkbuf_3_5__f_lut/gen_sub_units_scm[14].sub_unit_i/_0830_/Z (BUF_X32)
     8   16.37                           clknet_3_5__leaf_lut/gen_sub_units_scm[14].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.22 v lut/gen_sub_units_scm[14].sub_unit_i/_2367__352/A (INV_X1)
                  0.00    0.01    0.23 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2367__352/ZN (INV_X1)
     1    1.11                           net712 (net)
                  0.00    0.00    0.23 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2384_/A1 (AND2_X1)
                  0.07    0.10    0.32 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2384_/ZN (AND2_X1)
     1   29.31                           lut/gen_sub_units_scm[14].sub_unit_i/gen_cg_word_iter[19].cg_i.clk_o (net)
                  0.07    0.00    0.32 ^ clkbuf_0_lut/gen_sub_units_scm[14].sub_unit_i/gen_cg_word_iter[19].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.35 ^ clkbuf_0_lut/gen_sub_units_scm[14].sub_unit_i/gen_cg_word_iter[19].cg_i.clk_o/Z (BUF_X32)
     2   56.19                           clknet_0_lut/gen_sub_units_scm[14].sub_unit_i/gen_cg_word_iter[19].cg_i.clk_o (net)
                  0.01    0.00    0.35 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[14].sub_unit_i/gen_cg_word_iter[19].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.37 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[14].sub_unit_i/gen_cg_word_iter[19].cg_i.clk_o/Z (BUF_X32)
     7   11.59                           clknet_1_1__leaf_lut/gen_sub_units_scm[14].sub_unit_i/gen_cg_word_iter[19].cg_i.clk_o (net)
                  0.00    0.00    0.37 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2507_/G (DLH_X1)
                          0.00    0.37   clock reconvergence pessimism
                          0.34    0.71   time borrowed from endpoint
                                  0.71   data required time
-----------------------------------------------------------------------------
                                  0.71   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               1.50
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.45
actual time borrow                      0.34
--------------------------------------------



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _542_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1    1.91                           rst_ni (net)
                  0.00    0.00    0.30 ^ hold1043/A (CLKBUF_X3)
                  0.02    0.05    0.35 ^ hold1043/Z (CLKBUF_X3)
     1   27.27                           net1403 (net)
                  0.02    0.00    0.35 ^ input11/A (BUF_X32)
                  0.01    0.03    0.38 ^ input11/Z (BUF_X32)
    87  200.19                           net11 (net)
                  0.03    0.02    0.40 ^ _542_/RN (DFFR_X1)
                                  0.40   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.06                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   96.43                           clknet_0_clk_i (net)
                  0.01    0.01    3.04 ^ clkbuf_4_3_0_clk_i/A (BUF_X4)
                  0.01    0.03    3.07 ^ clkbuf_4_3_0_clk_i/Z (BUF_X4)
     6   13.75                           clknet_4_3_0_clk_i (net)
                  0.01    0.00    3.07 ^ _542_/CK (DFFR_X1)
                          0.00    3.07   clock reconvergence pessimism
                          0.05    3.12   library recovery time
                                  3.12   data required time
-----------------------------------------------------------------------------
                                  3.12   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  2.72   slack (MET)


Startpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2844_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2366_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.93                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
    16   90.06                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_4_1_0_clk_i/A (BUF_X4)
                  0.01    0.03    1.57 v clkbuf_4_1_0_clk_i/Z (BUF_X4)
     4   29.44                           clknet_4_1_0_clk_i (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[10].sub_unit_i/_2844_/GN (DLL_X1)
                  0.01    0.08    1.65 v lut/gen_sub_units_scm[10].sub_unit_i/_2844_/Q (DLL_X1)
     1    2.40                           lut/gen_sub_units_scm[10].sub_unit_i/cg_we_global.en_latch (net)
                  0.01    0.00    1.65 v lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A2 (NAND2_X1)
                                  1.65   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.06                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   96.43                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 ^ clkbuf_4_9_0_clk_i/A (BUF_X4)
                  0.02    0.03    3.07 ^ clkbuf_4_9_0_clk_i/Z (BUF_X4)
     5   27.24                           clknet_4_9_0_clk_i (net)
                  0.02    0.00    3.07 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A1 (NAND2_X1)
                          0.00    3.07   clock reconvergence pessimism
                          0.00    3.07   clock gating setup time
                                  3.07   data required time
-----------------------------------------------------------------------------
                                  3.07   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: lut/_219_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[14].sub_unit_i/_2507_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.06                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   96.43                           clknet_0_clk_i (net)
                  0.02    0.01    0.05 ^ clkbuf_4_14_0_clk_i/A (BUF_X4)
                  0.01    0.03    0.08 ^ clkbuf_4_14_0_clk_i/Z (BUF_X4)
    10   18.19                           clknet_4_14_0_clk_i (net)
                  0.01    0.00    0.08 ^ lut/_122_/A1 (NAND2_X1)
                  0.05    0.07    0.14 v lut/_122_/ZN (NAND2_X1)
     1   26.47                           lut/_023_ (net)
                  0.05    0.00    0.14 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.18 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   49.69                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.18 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.21 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     9   18.68                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.21 v net299_2/A (INV_X1)
                  0.01    0.01    0.22 ^ net299_2/ZN (INV_X1)
     1    1.76                           net362 (net)
                  0.01    0.00    0.22 ^ lut/_219_/CK (DFFR_X2)
                  0.12    0.23    0.45 ^ lut/_219_/Q (DFFR_X2)
    57  113.32                           lut/wdata_a_q[14] (net)
                  0.12    0.00    0.45 ^ wire86/A (BUF_X16)
                  0.01    0.03    0.48 ^ wire86/Z (BUF_X16)
    63  125.13                           net86 (net)
                  0.04    0.03    0.51 ^ max_cap84/A (BUF_X16)
                  0.01    0.03    0.55 ^ max_cap84/Z (BUF_X16)
    70  124.95                           net84 (net)
                  0.02    0.01    0.56 ^ max_length83/A (BUF_X16)
                  0.01    0.03    0.58 ^ max_length83/Z (BUF_X16)
    71  120.51                           net83 (net)
                  0.04    0.03    0.62 ^ max_cap82/A (BUF_X16)
                  0.01    0.03    0.65 ^ max_cap82/Z (BUF_X16)
    40   71.43                           net82 (net)
                  0.02    0.01    0.66 ^ max_cap81/A (BUF_X16)
                  0.01    0.03    0.68 ^ max_cap81/Z (BUF_X16)
    72  106.93                           net81 (net)
                  0.04    0.03    0.71 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2507_/D (DLH_X1)
                                  0.71   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.06                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
    16   96.43                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_4_8_0_clk_i/A (BUF_X4)
                  0.02    0.04    0.07 ^ clkbuf_4_8_0_clk_i/Z (BUF_X4)
     7   39.91                           clknet_4_8_0_clk_i (net)
                  0.02    0.01    0.08 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.07    0.14 v lut/gen_sub_units_scm[14].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   24.45                           lut/gen_sub_units_scm[14].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.14 v clkbuf_0_lut/gen_sub_units_scm[14].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.19 v clkbuf_0_lut/gen_sub_units_scm[14].sub_unit_i/_0830_/Z (BUF_X32)
     8  194.50                           clknet_0_lut/gen_sub_units_scm[14].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.19 v clkbuf_3_5__f_lut/gen_sub_units_scm[14].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.22 v clkbuf_3_5__f_lut/gen_sub_units_scm[14].sub_unit_i/_0830_/Z (BUF_X32)
     8   16.37                           clknet_3_5__leaf_lut/gen_sub_units_scm[14].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.22 v lut/gen_sub_units_scm[14].sub_unit_i/_2367__352/A (INV_X1)
                  0.00    0.01    0.23 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2367__352/ZN (INV_X1)
     1    1.11                           net712 (net)
                  0.00    0.00    0.23 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2384_/A1 (AND2_X1)
                  0.07    0.10    0.32 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2384_/ZN (AND2_X1)
     1   29.31                           lut/gen_sub_units_scm[14].sub_unit_i/gen_cg_word_iter[19].cg_i.clk_o (net)
                  0.07    0.00    0.32 ^ clkbuf_0_lut/gen_sub_units_scm[14].sub_unit_i/gen_cg_word_iter[19].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.35 ^ clkbuf_0_lut/gen_sub_units_scm[14].sub_unit_i/gen_cg_word_iter[19].cg_i.clk_o/Z (BUF_X32)
     2   56.19                           clknet_0_lut/gen_sub_units_scm[14].sub_unit_i/gen_cg_word_iter[19].cg_i.clk_o (net)
                  0.01    0.00    0.35 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[14].sub_unit_i/gen_cg_word_iter[19].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.37 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[14].sub_unit_i/gen_cg_word_iter[19].cg_i.clk_o/Z (BUF_X32)
     7   11.59                           clknet_1_1__leaf_lut/gen_sub_units_scm[14].sub_unit_i/gen_cg_word_iter[19].cg_i.clk_o (net)
                  0.00    0.00    0.37 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2507_/G (DLH_X1)
                          0.00    0.37   clock reconvergence pessimism
                          0.34    0.71   time borrowed from endpoint
                                  0.71   data required time
-----------------------------------------------------------------------------
                                  0.71   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               1.50
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.45
actual time borrow                      0.34
--------------------------------------------



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
lut/_213_/Q                           120.85  123.55   -2.70 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.05803564563393593

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2923

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-2.6981048583984375

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0223

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.7109

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.52e-03   3.92e-04   2.75e-04   1.02e-02   8.5%
Combinational          7.88e-02   2.97e-02   1.71e-03   1.10e-01  91.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.83e-02   3.01e-02   1.99e-03   1.20e-01 100.0%
                          73.3%      25.0%       1.6%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 68924 u^2 59% utilization.

Elapsed time: 2:36.35[h:]min:sec. CPU time: user 155.58 sys 0.64 (99%). Peak memory: 1418244KB.
