{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495041705360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495041705361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 17 13:21:44 2017 " "Processing started: Wed May 17 13:21:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495041705361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495041705361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off REGFILE -c REGFILE " "Command: quartus_map --read_settings_files=on --write_settings_files=off REGFILE -c REGFILE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495041705361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1495041706192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGFILE " "Found entity 1: REGFILE" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/Lab 3 verilog/REGFILE.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495041715959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495041715959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "REGFILE " "Elaborating entity \"REGFILE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495041716011 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN REGFILE.v(51) " "Verilog HDL Always Construct warning at REGFILE.v(51): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/Lab 3 verilog/REGFILE.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1495041716013 "|REGFILE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg1 REGFILE.v(52) " "Verilog HDL Always Construct warning at REGFILE.v(52): variable \"reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/Lab 3 verilog/REGFILE.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1495041716013 "|REGFILE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg2 REGFILE.v(53) " "Verilog HDL Always Construct warning at REGFILE.v(53): variable \"reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/Lab 3 verilog/REGFILE.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1495041716013 "|REGFILE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg3 REGFILE.v(54) " "Verilog HDL Always Construct warning at REGFILE.v(54): variable \"reg3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/Lab 3 verilog/REGFILE.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1495041716013 "|REGFILE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg4 REGFILE.v(55) " "Verilog HDL Always Construct warning at REGFILE.v(55): variable \"reg4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/Lab 3 verilog/REGFILE.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1495041716014 "|REGFILE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg5 REGFILE.v(56) " "Verilog HDL Always Construct warning at REGFILE.v(56): variable \"reg5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/Lab 3 verilog/REGFILE.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1495041716014 "|REGFILE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg6 REGFILE.v(57) " "Verilog HDL Always Construct warning at REGFILE.v(57): variable \"reg6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/Lab 3 verilog/REGFILE.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1495041716014 "|REGFILE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg7 REGFILE.v(58) " "Verilog HDL Always Construct warning at REGFILE.v(58): variable \"reg7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/Lab 3 verilog/REGFILE.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1495041716014 "|REGFILE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN REGFILE.v(65) " "Verilog HDL Always Construct warning at REGFILE.v(65): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/Lab 3 verilog/REGFILE.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1495041716014 "|REGFILE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg1 REGFILE.v(66) " "Verilog HDL Always Construct warning at REGFILE.v(66): variable \"reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/Lab 3 verilog/REGFILE.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1495041716014 "|REGFILE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg2 REGFILE.v(67) " "Verilog HDL Always Construct warning at REGFILE.v(67): variable \"reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/Lab 3 verilog/REGFILE.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1495041716014 "|REGFILE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg3 REGFILE.v(68) " "Verilog HDL Always Construct warning at REGFILE.v(68): variable \"reg3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/Lab 3 verilog/REGFILE.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1495041716014 "|REGFILE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg4 REGFILE.v(69) " "Verilog HDL Always Construct warning at REGFILE.v(69): variable \"reg4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/Lab 3 verilog/REGFILE.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1495041716015 "|REGFILE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg5 REGFILE.v(70) " "Verilog HDL Always Construct warning at REGFILE.v(70): variable \"reg5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/Lab 3 verilog/REGFILE.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1495041716015 "|REGFILE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg6 REGFILE.v(71) " "Verilog HDL Always Construct warning at REGFILE.v(71): variable \"reg6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/Lab 3 verilog/REGFILE.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1495041716015 "|REGFILE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg7 REGFILE.v(72) " "Verilog HDL Always Construct warning at REGFILE.v(72): variable \"reg7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "REGFILE.v" "" { Text "G:/semester 4/Reconfig Systems/Lab 3 verilog/REGFILE.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1495041716015 "|REGFILE"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1495041716751 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1495041717218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495041717218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153 " "Implemented 153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1495041717314 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1495041717314 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1495041717314 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1495041717314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495041717377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 17 13:21:57 2017 " "Processing ended: Wed May 17 13:21:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495041717377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495041717377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495041717377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495041717377 ""}
