{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624212441732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624212441738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 20 19:07:21 2021 " "Processing started: Sun Jun 20 19:07:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624212441738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624212441738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Maquina_Auto_ofe_pro -c Maquina_Auto_ofe_pro " "Command: quartus_map --read_settings_files=on --write_settings_files=off Maquina_Auto_ofe_pro -c Maquina_Auto_ofe_pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624212441738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624212442485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624212442485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo-Shell " "Found design unit 1: Registo-Shell" {  } { { "Registo.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/Registo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624212453039 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo " "Found entity 1: Registo" {  } { { "Registo.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/Registo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624212453039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624212453039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decoded.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_decoded.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_Decoded-Display " "Found design unit 1: Display_Decoded-Display" {  } { { "Display_Decoded.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/Display_Decoded.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624212453051 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_Decoded " "Found entity 1: Display_Decoded" {  } { { "Display_Decoded.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/Display_Decoded.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624212453051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624212453051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-RTL " "Found design unit 1: ClkDividerN-RTL" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/ClkDividerN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624212453061 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/ClkDividerN.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624212453061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624212453061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timerfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerFSM-Behavioral " "Found design unit 1: TimerFSM-Behavioral" {  } { { "TimerFSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/TimerFSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624212453071 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerFSM " "Found entity 1: TimerFSM" {  } { { "TimerFSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/TimerFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624212453071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624212453071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escolha_prod_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file escolha_prod_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Escolha_prod_FSM-maquina " "Found design unit 1: Escolha_prod_FSM-maquina" {  } { { "Escolha_prod_FSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/Escolha_prod_FSM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624212453083 ""} { "Info" "ISGN_ENTITY_NAME" "1 Escolha_prod_FSM " "Found entity 1: Escolha_prod_FSM" {  } { { "Escolha_prod_FSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/Escolha_prod_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624212453083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624212453083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_autotop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina_autotop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maquina_AutoTop-Structural " "Found design unit 1: Maquina_AutoTop-Structural" {  } { { "Maquina_AutoTop.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/Maquina_AutoTop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624212453088 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maquina_AutoTop " "Found entity 1: Maquina_AutoTop" {  } { { "Maquina_AutoTop.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/Maquina_AutoTop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624212453088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624212453088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_auto_ofe_prodemo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maquina_auto_ofe_prodemo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Maquina_Auto_ofe_proDemo " "Found entity 1: Maquina_Auto_ofe_proDemo" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624212453094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624212453094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Maquina_Auto_ofe_proDemo " "Elaborating entity \"Maquina_Auto_ofe_proDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624212453319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Decoded Display_Decoded:inst4 " "Elaborating entity \"Display_Decoded\" for hierarchy \"Display_Decoded:inst4\"" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "inst4" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 184 872 1080 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624212453345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Escolha_prod_FSM Escolha_prod_FSM:inst2 " "Elaborating entity \"Escolha_prod_FSM\" for hierarchy \"Escolha_prod_FSM:inst2\"" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "inst2" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 248 536 728 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624212453372 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "newTime Escolha_prod_FSM.vhd(46) " "VHDL Process Statement warning at Escolha_prod_FSM.vhd(46): inferring latch(es) for signal or variable \"newTime\", which holds its previous value in one or more paths through the process" {  } { { "Escolha_prod_FSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/Escolha_prod_FSM.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1624212453375 "|Maquina_Auto_ofe_proDemo|Escolha_prod_FSM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newTime Escolha_prod_FSM.vhd(46) " "Inferred latch for \"newTime\" at Escolha_prod_FSM.vhd(46)" {  } { { "Escolha_prod_FSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/Escolha_prod_FSM.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624212453376 "|Maquina_Auto_ofe_proDemo|Escolha_prod_FSM:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registo Registo:inst " "Elaborating entity \"Registo\" for hierarchy \"Registo:inst\"" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "inst" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 264 200 368 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624212453386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDividerN ClkDividerN:inst5 " "Elaborating entity \"ClkDividerN\" for hierarchy \"ClkDividerN:inst5\"" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "inst5" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 376 208 352 456 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624212453408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerFSM TimerFSM:inst3 " "Elaborating entity \"TimerFSM\" for hierarchy \"TimerFSM:inst3\"" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "inst3" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 448 592 776 592 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624212453424 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lenght TimerFSM.vhd(16) " "VHDL Signal Declaration warning at TimerFSM.vhd(16): used explicit default value for signal \"lenght\" because signal was never assigned a value" {  } { { "TimerFSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/TimerFSM.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1624212453425 "|Maquina_Auto_ofe_proDemo|TimerFSM:inst3"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "TimerFSM:inst3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TimerFSM:inst3\|Mult0\"" {  } { { "TimerFSM.vhd" "Mult0" { Text "C:/LSD/Projeto_Final_P6/Fase1/TimerFSM.vhd" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624212453826 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1624212453826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TimerFSM:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TimerFSM:inst3\|lpm_mult:Mult0\"" {  } { { "TimerFSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/TimerFSM.vhd" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624212454002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TimerFSM:inst3\|lpm_mult:Mult0 " "Instantiated megafunction \"TimerFSM:inst3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212454003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 26 " "Parameter \"LPM_WIDTHB\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212454003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212454003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212454003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212454003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212454003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212454003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212454003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624212454003 ""}  } { { "TimerFSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/TimerFSM.vhd" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624212454003 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TimerFSM:inst3\|lpm_mult:Mult0\|multcore:mult_core TimerFSM:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TimerFSM:inst3\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"TimerFSM:inst3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "TimerFSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/TimerFSM.vhd" 16 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624212454100 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TimerFSM:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder TimerFSM:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TimerFSM:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"TimerFSM:inst3\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "TimerFSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/TimerFSM.vhd" 16 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624212454160 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TimerFSM:inst3\|lpm_mult:Mult0\|altshift:external_latency_ffs TimerFSM:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TimerFSM:inst3\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"TimerFSM:inst3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "TimerFSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase1/TimerFSM.vhd" 16 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624212454203 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 208 1080 1256 224 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624212454490 "|Maquina_Auto_ofe_proDemo|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 208 1080 1256 224 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624212454490 "|Maquina_Auto_ofe_proDemo|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 208 1080 1256 224 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624212454490 "|Maquina_Auto_ofe_proDemo|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 224 1080 1256 240 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624212454490 "|Maquina_Auto_ofe_proDemo|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 224 1080 1256 240 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624212454490 "|Maquina_Auto_ofe_proDemo|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 224 1080 1256 240 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624212454490 "|Maquina_Auto_ofe_proDemo|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 240 1080 1256 256 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624212454490 "|Maquina_Auto_ofe_proDemo|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 240 1080 1256 256 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624212454490 "|Maquina_Auto_ofe_proDemo|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 240 1080 1256 256 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624212454490 "|Maquina_Auto_ofe_proDemo|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 256 1080 1256 272 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624212454490 "|Maquina_Auto_ofe_proDemo|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 256 1080 1256 272 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624212454490 "|Maquina_Auto_ofe_proDemo|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 464 896 912 640 "LEDG\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624212454490 "|Maquina_Auto_ofe_proDemo|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 464 936 952 640 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624212454490 "|Maquina_Auto_ofe_proDemo|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624212454490 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624212454585 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624212454950 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624212455234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624212455234 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 304 -96 72 320 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624212455422 "|Maquina_Auto_ofe_proDemo|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 304 -96 72 320 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624212455422 "|Maquina_Auto_ofe_proDemo|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 304 -96 72 320 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624212455422 "|Maquina_Auto_ofe_proDemo|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Maquina_Auto_ofe_proDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase1/Maquina_Auto_ofe_proDemo.bdf" { { 304 -96 72 320 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624212455422 "|Maquina_Auto_ofe_proDemo|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624212455422 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624212455423 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624212455423 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624212455423 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624212455423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624212455445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 20 19:07:35 2021 " "Processing ended: Sun Jun 20 19:07:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624212455445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624212455445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624212455445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624212455445 ""}
