Microsemi Libero Software
Version: 11.9.0.4
Release: v11.9

Info: The design Controller_Dual_SPI.adb was last modified by software version 11.9.0.4.
Opened an existing Libero design Controller_Dual_SPI.adb.
'BA_NAME' set to 'Controller_Dual_SPI_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\david\Desktop\WiFi Headstage
GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
Wrote timing report to file: Controller_Dual_SPI_maxdelay_timing_report.txt

The Report command succeeded ( 00:00:02 )
Wrote timing report to file: Controller_Dual_SPI_mindelay_timing_report.txt

The Report command succeeded ( 00:00:00 )
Wrote timing_violations report to file: Controller_Dual_SPI_maxdelay_timingviolations_report.txt

The Report command succeeded ( 00:00:00 )
Wrote timing_violations report to file: Controller_Dual_SPI_mindelay_timingviolations_report.txt

The Report command succeeded ( 00:00:00 )
Design saved to file C:\Users\david\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage
Roussel\FPGA_Controller\designer\impl1\Controller_Dual_SPI.adb.

The Execute Script command succeeded ( 00:00:02 )
Design closed.

