void xge_wr_csr(struct xge_pdata *pdata, u32 offset, u32 val)\r\n{\r\nvoid __iomem *addr = pdata->resources.base_addr + offset;\r\niowrite32(val, addr);\r\n}\r\nu32 xge_rd_csr(struct xge_pdata *pdata, u32 offset)\r\n{\r\nvoid __iomem *addr = pdata->resources.base_addr + offset;\r\nreturn ioread32(addr);\r\n}\r\nint xge_port_reset(struct net_device *ndev)\r\n{\r\nstruct xge_pdata *pdata = netdev_priv(ndev);\r\nstruct device *dev = &pdata->pdev->dev;\r\nu32 data, wait = 10;\r\nxge_wr_csr(pdata, ENET_CLKEN, 0x3);\r\nxge_wr_csr(pdata, ENET_SRST, 0xf);\r\nxge_wr_csr(pdata, ENET_SRST, 0);\r\nxge_wr_csr(pdata, CFG_MEM_RAM_SHUTDOWN, 1);\r\nxge_wr_csr(pdata, CFG_MEM_RAM_SHUTDOWN, 0);\r\ndo {\r\nusleep_range(100, 110);\r\ndata = xge_rd_csr(pdata, BLOCK_MEM_RDY);\r\n} while (data != MEM_RDY && wait--);\r\nif (data != MEM_RDY) {\r\ndev_err(dev, "ECC init failed: %x\n", data);\r\nreturn -ETIMEDOUT;\r\n}\r\nxge_wr_csr(pdata, ENET_SHIM, DEVM_ARAUX_COH | DEVM_AWAUX_COH);\r\nreturn 0;\r\n}\r\nstatic void xge_traffic_resume(struct net_device *ndev)\r\n{\r\nstruct xge_pdata *pdata = netdev_priv(ndev);\r\nxge_wr_csr(pdata, CFG_FORCE_LINK_STATUS_EN, 1);\r\nxge_wr_csr(pdata, FORCE_LINK_STATUS, 1);\r\nxge_wr_csr(pdata, CFG_LINK_AGGR_RESUME, 1);\r\nxge_wr_csr(pdata, RX_DV_GATE_REG, 1);\r\n}\r\nvoid xge_port_init(struct net_device *ndev)\r\n{\r\nstruct xge_pdata *pdata = netdev_priv(ndev);\r\npdata->phy_speed = SPEED_1000;\r\nxge_mac_init(pdata);\r\nxge_traffic_resume(ndev);\r\n}
