#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Apr 26 15:15:16 2022
# Process ID: 31142
# Current directory: /home/harshad/Project/git/AJIT_Ethernet/boards/v0/vivado_synth
# Command line: vivado -mode batch -source bitgen.tcl
# Log file: /home/harshad/Project/git/AJIT_Ethernet/boards/v0/vivado_synth/vivado.log
# Journal file: /home/harshad/Project/git/AJIT_Ethernet/boards/v0/vivado_synth/vivado.jou
#-----------------------------------------------------------
source bitgen.tcl
# set AHIR_RELEASE $::env(AHIR_RELEASE)
# read_vhdl -library ahir $AHIR_RELEASE/vhdl/ahir.vhdl
# read_vhdl -library ahir_ieee_proposed $AHIR_RELEASE/vhdl/aHiR_ieee_proposed.vhdl
# read_vhdl -library simpleUartLib ../vhdl_libs/simpleUartLib.vhdl
# read_vhdl -library GenericCoreAddonLib ../vhdl_libs/GenericCoreAddOnLib.vhdl
# read_vhdl -library GenericGlueStuff ../vhdl_libs/GenericGlueStuff.vhdl
# read_vhdl -library GlueModules ../vhdl_libs/GlueModules.vhdl
# read_vhdl -library ahir_system_global_packagelib ../vhdl/ahir_system_global_packagelib.vhdl
# read_vhdl -library DualClockedQueuelib ../vhdl_libs/DualClockedQueuelib.vhdl
# read_verilog ../vhdl/mac_rx_interface.v
# read_verilog ../vhdl/mac_tx_interface.v
# read_verilog ../vhdl/mac_engine.v
# read_vhdl ../vhdl/nic.vhdl
# read_vhdl ../vhdl/top_level.vhdl
# read_xdc ../constraints/vc709_constraints.xdc
# set_property part xc7vx690tffg1761-2 [current_project]
# set_property board_part xilinx.com:vc709:part0:1.5 [current_project]
# read_edif ../ngc/processor_1x1x32.set_associative.ngc
# read_ip ../ip/ClkWiz80MHz/ClockingWizFor80MHz/ClockingWizFor80MHz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/harshad/Vivado/2017.1/data/ip'.
# read_ip ../ip/ClkWiz156_25MHz/ClockingWizFor156_25MHz/ClockingWizFor156_25MHz.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci
# read_ip ../ip//FIFO_Generators/FIFO_Generators.srcs/sources_1/ip/fifo_generator_acb_req/fifo_generator_acb_req.xci
# read_ip ../ip//FIFO_Generators/FIFO_Generators.srcs/sources_1/ip/fifo_generator_acb_resp/fifo_generator_acb_resp.xci
# read_ip ../ip//FIFO_Generators/FIFO_Generators.srcs/sources_1/ip/fifo_generator_afb_req/fifo_generator_afb_req.xci
# read_ip ../ip//FIFO_Generators/FIFO_Generators.srcs/sources_1/ip/fifo_generator_afb_resp/fifo_generator_afb_resp.xci
# synth_design -top top_level -part xc7vx690tffg1761-2 
Command: synth_design -top top_level -part xc7vx690tffg1761-2
Starting synth_design
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* This IP has board specific outputs. Current project board 'xilinx.com:vc709:part0:1.5' and the board 'xilinx.com:vc709:part0:1.8' used to customize the IP 'clk_wiz_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_1' is locked:
* This IP has board specific outputs. Current project board 'xilinx.com:vc709:part0:1.5' and the board 'xilinx.com:vc709:part0:1.8' used to customize the IP 'clk_wiz_1' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t-ffg1761'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t-ffg1761'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -1730 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
3 Infos, 2 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'synth_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Tue Apr 26 15:16:25 2022...
