<profile>
    <ReportVersion>
        <Version>2025.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>top_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>34065</Best-caseLatency>
            <Average-caseLatency>34065</Average-caseLatency>
            <Worst-caseLatency>34065</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.341 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.341 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.341 ms</Worst-caseRealTimeLatency>
            <Interval-min>34066</Interval-min>
            <Interval-max>34066</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_62_3>
                <Slack>7.30</Slack>
                <TripCount>256</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>32000</Latency>
                <AbsoluteTimeLatency>320000</AbsoluteTimeLatency>
                <IterationLatency>125</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_62_3>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:62</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_62_3>
                    <Name>VITIS_LOOP_62_3</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:62</SourceLocation>
                </VITIS_LOOP_62_3>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>24</BRAM_18K>
            <DSP>56</DSP>
            <FF>32967</FF>
            <LUT>31418</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_0_address0</name>
            <Object>A_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_0_ce0</name>
            <Object>A_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_0_q0</name>
            <Object>A_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_1_address0</name>
            <Object>A_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_1_ce0</name>
            <Object>A_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_1_q0</name>
            <Object>A_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_2_address0</name>
            <Object>A_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_2_ce0</name>
            <Object>A_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_2_q0</name>
            <Object>A_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_3_address0</name>
            <Object>A_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_3_ce0</name>
            <Object>A_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_3_q0</name>
            <Object>A_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_4_address0</name>
            <Object>A_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_4_ce0</name>
            <Object>A_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_4_q0</name>
            <Object>A_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_5_address0</name>
            <Object>A_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_5_ce0</name>
            <Object>A_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_5_q0</name>
            <Object>A_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_6_address0</name>
            <Object>A_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_6_ce0</name>
            <Object>A_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_6_q0</name>
            <Object>A_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_7_address0</name>
            <Object>A_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_7_ce0</name>
            <Object>A_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_7_q0</name>
            <Object>A_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_0_address0</name>
            <Object>C_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_0_ce0</name>
            <Object>C_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_0_we0</name>
            <Object>C_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_0_d0</name>
            <Object>C_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_1_address0</name>
            <Object>C_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_1_ce0</name>
            <Object>C_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_1_we0</name>
            <Object>C_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_1_d0</name>
            <Object>C_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_2_address0</name>
            <Object>C_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_2_ce0</name>
            <Object>C_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_2_we0</name>
            <Object>C_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_2_d0</name>
            <Object>C_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_3_address0</name>
            <Object>C_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_3_ce0</name>
            <Object>C_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_3_we0</name>
            <Object>C_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_3_d0</name>
            <Object>C_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_4_address0</name>
            <Object>C_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_4_ce0</name>
            <Object>C_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_4_we0</name>
            <Object>C_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_4_d0</name>
            <Object>C_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_5_address0</name>
            <Object>C_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_5_ce0</name>
            <Object>C_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_5_we0</name>
            <Object>C_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_5_d0</name>
            <Object>C_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_6_address0</name>
            <Object>C_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_6_ce0</name>
            <Object>C_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_6_we0</name>
            <Object>C_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_6_d0</name>
            <Object>C_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_7_address0</name>
            <Object>C_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_7_ce0</name>
            <Object>C_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_7_we0</name>
            <Object>C_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_7_d0</name>
            <Object>C_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>top_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_66_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>630</ID>
                    <BindInstances>icmp_ln66_fu_236_p2 add_ln66_fu_242_p2 sparsemux_17_3_24_1_1_U1 add_ln68_fu_337_p2 add_ln68_1_fu_343_p2 xor_ln68_fu_365_p2 and_ln68_fu_371_p2 xor_ln68_1_fu_377_p2 select_ln68_fu_383_p3 select_ln68_1_fu_391_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_88_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>652</ID>
                    <BindInstances>icmp_ln88_fu_1480_p2 add_ln88_fu_1486_p2 sparsemux_17_3_24_1_1_U120 mul_40s_42ns_81_1_1_U112 sub_ln92_fu_2087_p2 select_ln92_1_fu_2111_p3 sub_ln92_1_fu_2122_p2 select_ln92_3_fu_2128_p3 or_ln92_fu_2166_p2 xor_ln92_fu_2172_p2 and_ln92_fu_2178_p2 and_ln92_16_fu_2184_p2 xor_ln92_1_fu_2190_p2 and_ln92_1_fu_2196_p2 select_ln92_fu_2202_p3 or_ln92_1_fu_2210_p2 scale_bank_64_fu_2216_p3 sparsemux_17_3_24_1_1_U121 mul_40s_42ns_81_1_1_U113 sub_ln92_2_fu_2224_p2 select_ln92_7_fu_2248_p3 sub_ln92_3_fu_2259_p2 select_ln92_9_fu_2265_p3 or_ln92_2_fu_2303_p2 xor_ln92_2_fu_2309_p2 and_ln92_2_fu_2315_p2 and_ln92_17_fu_2321_p2 xor_ln92_3_fu_2327_p2 and_ln92_3_fu_2333_p2 select_ln92_2_fu_2339_p3 or_ln92_3_fu_2347_p2 scale_bank_65_fu_2353_p3 sparsemux_17_3_24_1_1_U122 mul_40s_42ns_81_1_1_U114 sub_ln92_4_fu_2361_p2 select_ln92_13_fu_2385_p3 sub_ln92_5_fu_2396_p2 select_ln92_15_fu_2402_p3 or_ln92_4_fu_2440_p2 xor_ln92_4_fu_2446_p2 and_ln92_4_fu_2452_p2 and_ln92_18_fu_2458_p2 xor_ln92_5_fu_2464_p2 and_ln92_5_fu_2470_p2 select_ln92_4_fu_2476_p3 or_ln92_5_fu_2484_p2 scale_bank_66_fu_2490_p3 sparsemux_17_3_24_1_1_U123 mul_40s_42ns_81_1_1_U115 sub_ln92_6_fu_2498_p2 select_ln92_17_fu_2522_p3 sub_ln92_7_fu_2533_p2 select_ln92_18_fu_2539_p3 or_ln92_6_fu_2577_p2 xor_ln92_6_fu_2583_p2 and_ln92_6_fu_2589_p2 and_ln92_19_fu_2595_p2 xor_ln92_7_fu_2601_p2 and_ln92_7_fu_2607_p2 select_ln92_6_fu_2613_p3 or_ln92_7_fu_2621_p2 scale_bank_67_fu_2627_p3 sparsemux_17_3_24_1_1_U124 mul_40s_42ns_81_1_1_U116 sub_ln92_8_fu_2635_p2 select_ln92_20_fu_2659_p3 sub_ln92_9_fu_2670_p2 select_ln92_21_fu_2676_p3 or_ln92_8_fu_2714_p2 xor_ln92_8_fu_2720_p2 and_ln92_8_fu_2726_p2 and_ln92_20_fu_2732_p2 xor_ln92_9_fu_2738_p2 and_ln92_9_fu_2744_p2 select_ln92_8_fu_2750_p3 or_ln92_9_fu_2758_p2 scale_bank_68_fu_2764_p3 sparsemux_17_3_24_1_1_U125 mul_40s_42ns_81_1_1_U117 sub_ln92_10_fu_2772_p2 select_ln92_23_fu_2796_p3 sub_ln92_11_fu_2807_p2 select_ln92_24_fu_2813_p3 or_ln92_10_fu_2851_p2 xor_ln92_10_fu_2857_p2 and_ln92_10_fu_2863_p2 and_ln92_21_fu_2869_p2 xor_ln92_11_fu_2875_p2 and_ln92_11_fu_2881_p2 select_ln92_10_fu_2887_p3 or_ln92_11_fu_2895_p2 scale_bank_69_fu_2901_p3 sparsemux_17_3_24_1_1_U126 mul_40s_42ns_81_1_1_U118 sub_ln92_12_fu_2909_p2 select_ln92_26_fu_2933_p3 sub_ln92_13_fu_2944_p2 select_ln92_27_fu_2950_p3 or_ln92_12_fu_2988_p2 xor_ln92_12_fu_2994_p2 and_ln92_12_fu_3000_p2 and_ln92_22_fu_3006_p2 xor_ln92_13_fu_3012_p2 and_ln92_13_fu_3018_p2 select_ln92_12_fu_3024_p3 or_ln92_13_fu_3032_p2 scale_bank_70_fu_3038_p3 sparsemux_17_3_24_1_1_U127 mul_40s_42ns_81_1_1_U119 sub_ln92_14_fu_3046_p2 select_ln92_29_fu_3070_p3 sub_ln92_15_fu_3081_p2 select_ln92_30_fu_3087_p3 or_ln92_14_fu_3125_p2 xor_ln92_14_fu_3131_p2 and_ln92_14_fu_3137_p2 and_ln92_23_fu_3143_p2 xor_ln92_15_fu_3149_p2 and_ln92_15_fu_3155_p2 select_ln92_14_fu_3161_p3 or_ln92_15_fu_3169_p2 scale_bank_71_fu_3175_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_74_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>784</ID>
                    <BindInstances>icmp_ln74_fu_1648_p2 add_ln74_fu_1654_p2 add_ln80_fu_1664_p2 sdiv_40ns_24s_40_44_1_U13 icmp_ln79_fu_1825_p2 icmp_ln79_1_fu_1831_p2 or_ln79_fu_1837_p2 xor_ln79_fu_1843_p2 and_ln79_fu_1849_p2 xor_ln79_1_fu_1855_p2 or_ln79_1_fu_1861_p2 and_ln79_1_fu_1867_p2 select_ln79_fu_1873_p3 or_ln79_2_fu_1881_p2 t_1_fu_1887_p3 sparsemux_17_3_24_1_1_U21 col_sum_bank_64_fu_1943_p2 add_ln82_1_fu_1949_p2 icmp_ln82_fu_1955_p2 xor_ln82_fu_1994_p2 and_ln82_fu_2000_p2 xor_ln82_1_fu_2006_p2 and_ln82_1_fu_2012_p2 xor_ln82_2_fu_2018_p2 sdiv_40ns_24s_40_44_1_U14 icmp_ln79_2_fu_2071_p2 icmp_ln79_3_fu_2077_p2 or_ln79_3_fu_2083_p2 xor_ln79_2_fu_2089_p2 and_ln79_2_fu_2095_p2 xor_ln79_3_fu_2101_p2 or_ln79_4_fu_2107_p2 and_ln79_3_fu_2113_p2 select_ln79_2_fu_2119_p3 or_ln79_5_fu_2127_p2 t_3_fu_2133_p3 sparsemux_17_3_24_1_1_U22 col_sum_bank_65_fu_2189_p2 add_ln82_2_fu_2195_p2 icmp_ln82_3_fu_2201_p2 xor_ln82_3_fu_2240_p2 and_ln82_2_fu_2246_p2 xor_ln82_4_fu_2252_p2 and_ln82_3_fu_2258_p2 xor_ln82_5_fu_2264_p2 sdiv_40ns_24s_40_44_1_U15 icmp_ln79_4_fu_2317_p2 icmp_ln79_5_fu_2323_p2 or_ln79_6_fu_2329_p2 xor_ln79_4_fu_2335_p2 and_ln79_4_fu_2341_p2 xor_ln79_5_fu_2347_p2 or_ln79_7_fu_2353_p2 and_ln79_5_fu_2359_p2 select_ln79_4_fu_2365_p3 or_ln79_8_fu_2373_p2 t_5_fu_2379_p3 sparsemux_17_3_24_1_1_U23 col_sum_bank_66_fu_2435_p2 add_ln82_3_fu_2441_p2 icmp_ln82_4_fu_2447_p2 xor_ln82_6_fu_2486_p2 and_ln82_4_fu_2492_p2 xor_ln82_7_fu_2498_p2 and_ln82_5_fu_2504_p2 xor_ln82_8_fu_2510_p2 sdiv_40ns_24s_40_44_1_U16 icmp_ln79_6_fu_2563_p2 icmp_ln79_7_fu_2569_p2 or_ln79_9_fu_2575_p2 xor_ln79_6_fu_2581_p2 and_ln79_6_fu_2587_p2 xor_ln79_7_fu_2593_p2 or_ln79_10_fu_2599_p2 and_ln79_7_fu_2605_p2 select_ln79_6_fu_2611_p3 or_ln79_11_fu_2619_p2 t_7_fu_2625_p3 sparsemux_17_3_24_1_1_U24 col_sum_bank_67_fu_2681_p2 add_ln82_4_fu_2687_p2 icmp_ln82_5_fu_2693_p2 xor_ln82_9_fu_2732_p2 and_ln82_6_fu_2738_p2 xor_ln82_10_fu_2744_p2 and_ln82_7_fu_2750_p2 xor_ln82_11_fu_2756_p2 sdiv_40ns_24s_40_44_1_U17 icmp_ln79_8_fu_2809_p2 icmp_ln79_9_fu_2815_p2 or_ln79_12_fu_2821_p2 xor_ln79_8_fu_2827_p2 and_ln79_8_fu_2833_p2 xor_ln79_9_fu_2839_p2 or_ln79_13_fu_2845_p2 and_ln79_9_fu_2851_p2 select_ln79_8_fu_2857_p3 or_ln79_14_fu_2865_p2 t_9_fu_2871_p3 sparsemux_17_3_24_1_1_U25 col_sum_bank_68_fu_2927_p2 add_ln82_5_fu_2933_p2 icmp_ln82_6_fu_2939_p2 xor_ln82_12_fu_2978_p2 and_ln82_8_fu_2984_p2 xor_ln82_13_fu_2990_p2 and_ln82_9_fu_2996_p2 xor_ln82_14_fu_3002_p2 sdiv_40ns_24s_40_44_1_U18 icmp_ln79_10_fu_3055_p2 icmp_ln79_11_fu_3061_p2 or_ln79_15_fu_3067_p2 xor_ln79_10_fu_3073_p2 and_ln79_10_fu_3079_p2 xor_ln79_11_fu_3085_p2 or_ln79_16_fu_3091_p2 and_ln79_11_fu_3097_p2 select_ln79_10_fu_3103_p3 or_ln79_17_fu_3111_p2 t_11_fu_3117_p3 sparsemux_17_3_24_1_1_U26 col_sum_bank_69_fu_3173_p2 add_ln82_6_fu_3179_p2 icmp_ln82_7_fu_3185_p2 xor_ln82_15_fu_3224_p2 and_ln82_10_fu_3230_p2 xor_ln82_16_fu_3236_p2 and_ln82_11_fu_3242_p2 xor_ln82_17_fu_3248_p2 sdiv_40ns_24s_40_44_1_U19 icmp_ln79_12_fu_3301_p2 icmp_ln79_13_fu_3307_p2 or_ln79_18_fu_3313_p2 xor_ln79_12_fu_3319_p2 and_ln79_12_fu_3325_p2 xor_ln79_13_fu_3331_p2 or_ln79_19_fu_3337_p2 and_ln79_13_fu_3343_p2 select_ln79_12_fu_3349_p3 or_ln79_20_fu_3357_p2 t_13_fu_3363_p3 sparsemux_17_3_24_1_1_U27 col_sum_bank_70_fu_3419_p2 add_ln82_7_fu_3425_p2 icmp_ln82_8_fu_3431_p2 xor_ln82_18_fu_3470_p2 and_ln82_12_fu_3476_p2 xor_ln82_19_fu_3482_p2 and_ln82_13_fu_3488_p2 xor_ln82_20_fu_3494_p2 sdiv_40ns_24s_40_44_1_U20 icmp_ln79_14_fu_3547_p2 icmp_ln79_15_fu_3553_p2 or_ln79_21_fu_3559_p2 xor_ln79_14_fu_3565_p2 and_ln79_14_fu_3571_p2 xor_ln79_15_fu_3577_p2 or_ln79_22_fu_3583_p2 and_ln79_15_fu_3589_p2 select_ln79_14_fu_3595_p3 or_ln79_23_fu_3603_p2 t_15_fu_3609_p3 sparsemux_17_3_24_1_1_U28 col_sum_bank_71_fu_3665_p2 add_ln82_8_fu_3671_p2 icmp_ln82_9_fu_3677_p2 xor_ln82_21_fu_3716_p2 and_ln82_14_fu_3722_p2 xor_ln82_22_fu_3728_p2 and_ln82_15_fu_3734_p2 xor_ln82_23_fu_3740_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>886</ID>
                    <BindInstances>icmp_ln100_fu_914_p2 add_ln100_1_fu_920_p2 add_ln100_fu_932_p2 icmp_ln101_fu_938_p2 select_ln100_fu_944_p3 select_ln100_1_fu_952_p3 add_ln106_8_fu_976_p2 sparsemux_17_3_24_1_1_U265 mul_24s_24s_48_1_1_U257 add_ln106_fu_1386_p2 xor_ln106_fu_1400_p2 and_ln106_fu_1406_p2 icmp_ln106_fu_1428_p2 icmp_ln106_1_fu_1442_p2 icmp_ln106_2_fu_1448_p2 select_ln106_fu_1454_p3 xor_ln106_1_fu_1462_p2 and_ln106_1_fu_1468_p2 select_ln106_1_fu_1474_p3 and_ln106_2_fu_1482_p2 xor_ln106_2_fu_1488_p2 or_ln106_fu_1494_p2 xor_ln106_3_fu_1500_p2 and_ln106_3_fu_1506_p2 and_ln106_4_fu_1512_p2 or_ln106_16_fu_1518_p2 xor_ln106_4_fu_1524_p2 and_ln106_5_fu_1530_p2 select_ln106_2_fu_1536_p3 or_ln106_1_fu_1544_p2 select_ln106_3_fu_1550_p3 sparsemux_17_3_24_1_1_U266 mul_24s_24s_48_1_1_U258 add_ln106_1_fu_1605_p2 xor_ln106_5_fu_1619_p2 and_ln106_6_fu_1625_p2 icmp_ln106_3_fu_1647_p2 icmp_ln106_4_fu_1661_p2 icmp_ln106_5_fu_1667_p2 select_ln106_4_fu_1673_p3 xor_ln106_6_fu_1681_p2 and_ln106_7_fu_1687_p2 select_ln106_5_fu_1693_p3 and_ln106_8_fu_1701_p2 xor_ln106_7_fu_1707_p2 or_ln106_2_fu_1713_p2 xor_ln106_8_fu_1719_p2 and_ln106_9_fu_1725_p2 and_ln106_10_fu_1731_p2 or_ln106_17_fu_1737_p2 xor_ln106_9_fu_1743_p2 and_ln106_11_fu_1749_p2 select_ln106_6_fu_1755_p3 or_ln106_3_fu_1763_p2 select_ln106_7_fu_1769_p3 sparsemux_17_3_24_1_1_U267 mul_24s_24s_48_1_1_U259 add_ln106_2_fu_1824_p2 xor_ln106_10_fu_1838_p2 and_ln106_12_fu_1844_p2 icmp_ln106_6_fu_1866_p2 icmp_ln106_7_fu_1880_p2 icmp_ln106_8_fu_1886_p2 select_ln106_8_fu_1892_p3 xor_ln106_11_fu_1900_p2 and_ln106_13_fu_1906_p2 select_ln106_9_fu_1912_p3 and_ln106_14_fu_1920_p2 xor_ln106_12_fu_1926_p2 or_ln106_4_fu_1932_p2 xor_ln106_13_fu_1938_p2 and_ln106_15_fu_1944_p2 and_ln106_16_fu_1950_p2 or_ln106_18_fu_1956_p2 xor_ln106_14_fu_1962_p2 and_ln106_17_fu_1968_p2 select_ln106_10_fu_1974_p3 or_ln106_5_fu_1982_p2 select_ln106_11_fu_1988_p3 sparsemux_17_3_24_1_1_U268 mul_24s_24s_48_1_1_U260 add_ln106_3_fu_2043_p2 xor_ln106_15_fu_2057_p2 and_ln106_18_fu_2063_p2 icmp_ln106_9_fu_2085_p2 icmp_ln106_10_fu_2099_p2 icmp_ln106_11_fu_2105_p2 select_ln106_12_fu_2111_p3 xor_ln106_16_fu_2119_p2 and_ln106_19_fu_2125_p2 select_ln106_13_fu_2131_p3 and_ln106_20_fu_2139_p2 xor_ln106_17_fu_2145_p2 or_ln106_6_fu_2151_p2 xor_ln106_18_fu_2157_p2 and_ln106_21_fu_2163_p2 and_ln106_22_fu_2169_p2 or_ln106_19_fu_2175_p2 xor_ln106_19_fu_2181_p2 and_ln106_23_fu_2187_p2 select_ln106_14_fu_2193_p3 or_ln106_7_fu_2201_p2 select_ln106_15_fu_2207_p3 sparsemux_17_3_24_1_1_U269 mul_24s_24s_48_1_1_U261 add_ln106_4_fu_2262_p2 xor_ln106_20_fu_2276_p2 and_ln106_24_fu_2282_p2 icmp_ln106_12_fu_2304_p2 icmp_ln106_13_fu_2318_p2 icmp_ln106_14_fu_2324_p2 select_ln106_16_fu_2330_p3 xor_ln106_21_fu_2338_p2 and_ln106_25_fu_2344_p2 select_ln106_17_fu_2350_p3 and_ln106_26_fu_2358_p2 xor_ln106_22_fu_2364_p2 or_ln106_8_fu_2370_p2 xor_ln106_23_fu_2376_p2 and_ln106_27_fu_2382_p2 and_ln106_28_fu_2388_p2 or_ln106_20_fu_2394_p2 xor_ln106_24_fu_2400_p2 and_ln106_29_fu_2406_p2 select_ln106_18_fu_2412_p3 or_ln106_9_fu_2420_p2 select_ln106_19_fu_2426_p3 sparsemux_17_3_24_1_1_U270 mul_24s_24s_48_1_1_U262 add_ln106_5_fu_2481_p2 xor_ln106_25_fu_2495_p2 and_ln106_30_fu_2501_p2 icmp_ln106_15_fu_2523_p2 icmp_ln106_16_fu_2537_p2 icmp_ln106_17_fu_2543_p2 select_ln106_20_fu_2549_p3 xor_ln106_26_fu_2557_p2 and_ln106_31_fu_2563_p2 select_ln106_21_fu_2569_p3 and_ln106_32_fu_2577_p2 xor_ln106_27_fu_2583_p2 or_ln106_10_fu_2589_p2 xor_ln106_28_fu_2595_p2 and_ln106_33_fu_2601_p2 and_ln106_34_fu_2607_p2 or_ln106_21_fu_2613_p2 xor_ln106_29_fu_2619_p2 and_ln106_35_fu_2625_p2 select_ln106_22_fu_2631_p3 or_ln106_11_fu_2639_p2 select_ln106_23_fu_2645_p3 sparsemux_17_3_24_1_1_U271 mul_24s_24s_48_1_1_U263 add_ln106_6_fu_2700_p2 xor_ln106_30_fu_2714_p2 and_ln106_36_fu_2720_p2 icmp_ln106_18_fu_2742_p2 icmp_ln106_19_fu_2756_p2 icmp_ln106_20_fu_2762_p2 select_ln106_24_fu_2768_p3 xor_ln106_31_fu_2776_p2 and_ln106_37_fu_2782_p2 select_ln106_25_fu_2788_p3 and_ln106_38_fu_2796_p2 xor_ln106_32_fu_2802_p2 or_ln106_12_fu_2808_p2 xor_ln106_33_fu_2814_p2 and_ln106_39_fu_2820_p2 and_ln106_40_fu_2826_p2 or_ln106_22_fu_2832_p2 xor_ln106_34_fu_2838_p2 and_ln106_41_fu_2844_p2 select_ln106_26_fu_2850_p3 or_ln106_13_fu_2858_p2 select_ln106_27_fu_2864_p3 sparsemux_17_3_24_1_1_U272 mul_24s_24s_48_1_1_U264 add_ln106_7_fu_2919_p2 xor_ln106_35_fu_2933_p2 and_ln106_42_fu_2939_p2 icmp_ln106_21_fu_2961_p2 icmp_ln106_22_fu_2975_p2 icmp_ln106_23_fu_2981_p2 select_ln106_28_fu_2987_p3 xor_ln106_36_fu_2995_p2 and_ln106_43_fu_3001_p2 select_ln106_29_fu_3007_p3 and_ln106_44_fu_3015_p2 xor_ln106_37_fu_3021_p2 or_ln106_14_fu_3027_p2 xor_ln106_38_fu_3033_p2 and_ln106_45_fu_3039_p2 and_ln106_46_fu_3045_p2 or_ln106_23_fu_3051_p2 xor_ln106_39_fu_3057_p2 and_ln106_47_fu_3063_p2 select_ln106_30_fu_3069_p3 or_ln106_15_fu_3077_p2 select_ln106_31_fu_3083_p3 add_ln101_fu_1318_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>icmp_ln62_fu_1314_p2 add_ln62_fu_1320_p2 add_ln71_fu_1607_p2 xor_ln71_fu_1633_p2 and_ln71_fu_1639_p2 xor_ln71_1_fu_1645_p2 select_ln71_fu_1651_p3 denom_1_fu_1659_p3 top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_66_4</Name>
            <Loops>
                <VITIS_LOOP_66_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.223</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_66_4>
                        <Name>VITIS_LOOP_66_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_66_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:66</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_66_4>
                            <Name>VITIS_LOOP_66_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:66</SourceLocation>
                        </VITIS_LOOP_66_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>236</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln66_fu_236_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_242_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_66_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U1" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_337_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_343_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_fu_365_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_fu_371_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_1_fu_377_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_66_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_fu_383_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_66_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_1_fu_391_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_74_5</Name>
            <Loops>
                <VITIS_LOOP_74_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.737</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55</Best-caseLatency>
                    <Average-caseLatency>55</Average-caseLatency>
                    <Worst-caseLatency>55</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_74_5>
                        <Name>VITIS_LOOP_74_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>53</Latency>
                        <AbsoluteTimeLatency>0.530 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_74_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:74</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_74_5>
                            <Name>VITIS_LOOP_74_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:74</SourceLocation>
                        </VITIS_LOOP_74_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28551</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>20</UTIL_FF>
                    <LUT>25568</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>36</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_1648_p2" SOURCE="top.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_1654_p2" SOURCE="top.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_1664_p2" SOURCE="top.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_74_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U13" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln79_fu_1825_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln79_1_fu_1831_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_fu_1837_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_fu_1843_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln79_fu_1849_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_1_fu_1855_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln79_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_1_fu_1861_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln79_1_fu_1867_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln79_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_fu_1873_p3" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_2_fu_1881_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="select" PRAGMA="" RTLNAME="t_1_fu_1887_p3" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="t_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U21" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_bank_64_fu_1943_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_bank_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_1949_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln82_fu_1955_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_fu_1994_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_fu_2000_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_1_fu_2006_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_1_fu_2012_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_2_fu_2018_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_74_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U14" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln79_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln79_2_fu_2071_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln79_3_fu_2077_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_3_fu_2083_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_2_fu_2089_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln79_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln79_2_fu_2095_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln79_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_3_fu_2101_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln79_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_4_fu_2107_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln79_3_fu_2113_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln79_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_2_fu_2119_p3" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_5_fu_2127_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="select" PRAGMA="" RTLNAME="t_3_fu_2133_p3" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="t_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U22" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_bank_65_fu_2189_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_bank_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_2_fu_2195_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln82_3_fu_2201_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_3_fu_2240_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_2_fu_2246_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_4_fu_2252_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_3_fu_2258_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_5_fu_2264_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_74_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U15" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln79_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln79_4_fu_2317_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln79_5_fu_2323_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_6_fu_2329_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_4_fu_2335_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln79_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln79_4_fu_2341_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln79_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_5_fu_2347_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln79_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_7_fu_2353_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln79_5_fu_2359_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln79_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_4_fu_2365_p3" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_8_fu_2373_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="select" PRAGMA="" RTLNAME="t_5_fu_2379_p3" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="t_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U23" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_bank_66_fu_2435_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_bank_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_3_fu_2441_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln82_4_fu_2447_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_6_fu_2486_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_4_fu_2492_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_7_fu_2498_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_5_fu_2504_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_8_fu_2510_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_74_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U16" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln79_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln79_6_fu_2563_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln79_7_fu_2569_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_9_fu_2575_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_6_fu_2581_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln79_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln79_6_fu_2587_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln79_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_7_fu_2593_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln79_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_10_fu_2599_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln79_7_fu_2605_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln79_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_6_fu_2611_p3" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_11_fu_2619_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="select" PRAGMA="" RTLNAME="t_7_fu_2625_p3" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="t_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U24" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_bank_67_fu_2681_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_bank_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_4_fu_2687_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln82_5_fu_2693_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_9_fu_2732_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_6_fu_2738_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_10_fu_2744_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_7_fu_2750_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_11_fu_2756_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_74_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U17" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln79_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln79_8_fu_2809_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln79_9_fu_2815_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_12_fu_2821_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_8_fu_2827_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln79_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln79_8_fu_2833_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln79_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_9_fu_2839_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln79_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_13_fu_2845_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln79_9_fu_2851_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln79_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_8_fu_2857_p3" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_14_fu_2865_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="select" PRAGMA="" RTLNAME="t_9_fu_2871_p3" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="t_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U25" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_bank_68_fu_2927_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_bank_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_5_fu_2933_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln82_6_fu_2939_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_12_fu_2978_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_8_fu_2984_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_13_fu_2990_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_9_fu_2996_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_14_fu_3002_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_74_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U18" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln79_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln79_10_fu_3055_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln79_11_fu_3061_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_15_fu_3067_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_10_fu_3073_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln79_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln79_10_fu_3079_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln79_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_11_fu_3085_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln79_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_16_fu_3091_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln79_11_fu_3097_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln79_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_10_fu_3103_p3" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_17_fu_3111_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="select" PRAGMA="" RTLNAME="t_11_fu_3117_p3" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="t_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U26" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_bank_69_fu_3173_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_bank_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_6_fu_3179_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln82_7_fu_3185_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_15_fu_3224_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_10_fu_3230_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_16_fu_3236_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_11_fu_3242_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_17_fu_3248_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_74_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U19" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln79_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln79_12_fu_3301_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln79_13_fu_3307_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_18_fu_3313_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_12_fu_3319_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln79_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln79_12_fu_3325_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln79_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_13_fu_3331_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln79_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_19_fu_3337_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln79_13_fu_3343_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln79_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_12_fu_3349_p3" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_20_fu_3357_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="select" PRAGMA="" RTLNAME="t_13_fu_3363_p3" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="t_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U27" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_bank_70_fu_3419_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_bank_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_7_fu_3425_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln82_8_fu_3431_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_18_fu_3470_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_12_fu_3476_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_19_fu_3482_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_13_fu_3488_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_20_fu_3494_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_74_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U20" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln79_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln79_14_fu_3547_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln79_15_fu_3553_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_21_fu_3559_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_14_fu_3565_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln79_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln79_14_fu_3571_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln79_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_15_fu_3577_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln79_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_22_fu_3583_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln79_15_fu_3589_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln79_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_14_fu_3595_p3" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_23_fu_3603_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="select" PRAGMA="" RTLNAME="t_15_fu_3609_p3" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="t_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U28" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_bank_71_fu_3665_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_bank_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_8_fu_3671_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln82_9_fu_3677_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_21_fu_3716_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_14_fu_3722_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_22_fu_3728_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_15_fu_3734_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_23_fu_3740_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_88_7</Name>
            <Loops>
                <VITIS_LOOP_88_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.590</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_88_7>
                        <Name>VITIS_LOOP_88_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_88_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:88</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_88_7>
                            <Name>VITIS_LOOP_88_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:88</SourceLocation>
                        </VITIS_LOOP_88_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>2346</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2262</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_fu_1480_p2" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_1486_p2" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U120" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U112" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln92_fu_2087_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_1_fu_2111_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln92_1_fu_2122_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln92_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_3_fu_2128_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_fu_2166_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_fu_2172_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_fu_2178_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_16_fu_2184_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_1_fu_2190_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_1_fu_2196_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_fu_2202_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_1_fu_2210_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="scale_bank_64_fu_2216_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_bank_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U121" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U113" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln92_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln92_2_fu_2224_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln92_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_7_fu_2248_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln92_3_fu_2259_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln92_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_9_fu_2265_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_2_fu_2303_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_2_fu_2309_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_2_fu_2315_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_17_fu_2321_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_3_fu_2327_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_3_fu_2333_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_2_fu_2339_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_3_fu_2347_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="scale_bank_65_fu_2353_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_bank_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U122" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U114" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln92_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln92_4_fu_2361_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln92_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_13_fu_2385_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln92_5_fu_2396_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln92_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_15_fu_2402_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_4_fu_2440_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_4_fu_2446_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_4_fu_2452_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_18_fu_2458_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_5_fu_2464_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_5_fu_2470_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_4_fu_2476_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_5_fu_2484_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="scale_bank_66_fu_2490_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_bank_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U123" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U115" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln92_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln92_6_fu_2498_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln92_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_17_fu_2522_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln92_7_fu_2533_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln92_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_18_fu_2539_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_6_fu_2577_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_6_fu_2583_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_6_fu_2589_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_19_fu_2595_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_7_fu_2601_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_7_fu_2607_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_6_fu_2613_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_7_fu_2621_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="scale_bank_67_fu_2627_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_bank_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U124" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U116" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln92_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln92_8_fu_2635_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln92_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_20_fu_2659_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln92_9_fu_2670_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln92_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_21_fu_2676_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_8_fu_2714_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_8_fu_2720_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_8_fu_2726_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_20_fu_2732_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_9_fu_2738_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_9_fu_2744_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_8_fu_2750_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_9_fu_2758_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="scale_bank_68_fu_2764_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_bank_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U125" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U117" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln92_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln92_10_fu_2772_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln92_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_23_fu_2796_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln92_11_fu_2807_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln92_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_24_fu_2813_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_10_fu_2851_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_10_fu_2857_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_10_fu_2863_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_21_fu_2869_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_11_fu_2875_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_11_fu_2881_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_10_fu_2887_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_11_fu_2895_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="scale_bank_69_fu_2901_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_bank_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U126" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U118" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln92_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln92_12_fu_2909_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln92_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_26_fu_2933_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln92_13_fu_2944_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln92_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_27_fu_2950_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_12_fu_2988_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_12_fu_2994_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_12_fu_3000_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_22_fu_3006_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_13_fu_3012_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_13_fu_3018_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_12_fu_3024_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_13_fu_3032_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="scale_bank_70_fu_3038_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_bank_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U127" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U119" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln92_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln92_14_fu_3046_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln92_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_29_fu_3070_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln92_15_fu_3081_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln92_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_30_fu_3087_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_14_fu_3125_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_14_fu_3131_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_14_fu_3137_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_23_fu_3143_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_15_fu_3149_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_15_fu_3155_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_14_fu_3161_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_15_fu_3169_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="select" PRAGMA="" RTLNAME="scale_bank_71_fu_3175_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_bank_71" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10</Name>
            <Loops>
                <VITIS_LOOP_100_9_VITIS_LOOP_101_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_100_9_VITIS_LOOP_101_10>
                        <Name>VITIS_LOOP_100_9_VITIS_LOOP_101_10</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>20.490 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_100_9_VITIS_LOOP_101_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:101</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_100_9_VITIS_LOOP_101_10>
                            <Name>VITIS_LOOP_100_9_VITIS_LOOP_101_10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:100</SourceLocation>
                        </VITIS_LOOP_100_9_VITIS_LOOP_101_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>436</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2079</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln100_fu_914_p2" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_1_fu_920_p2" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_932_p2" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln101_fu_938_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln100_fu_944_p3" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln100_1_fu_952_p3" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_8_fu_976_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U265" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U257" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_1386_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_fu_1400_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_fu_1406_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_fu_1428_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_1_fu_1442_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_2_fu_1448_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_fu_1454_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_1_fu_1462_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_1_fu_1468_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_1_fu_1474_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_2_fu_1482_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_2_fu_1488_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_fu_1494_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_3_fu_1500_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_3_fu_1506_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_4_fu_1512_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_16_fu_1518_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_4_fu_1524_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_5_fu_1530_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_2_fu_1536_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_1_fu_1544_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_3_fu_1550_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U266" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U258" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln106_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_1_fu_1605_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_5_fu_1619_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_6_fu_1625_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_3_fu_1647_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_4_fu_1661_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_5_fu_1667_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_4_fu_1673_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_6_fu_1681_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_7_fu_1687_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_5_fu_1693_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_8_fu_1701_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_7_fu_1707_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_2_fu_1713_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_8_fu_1719_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_9_fu_1725_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_10_fu_1731_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_17_fu_1737_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_9_fu_1743_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_11_fu_1749_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_6_fu_1755_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_3_fu_1763_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_7_fu_1769_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U267" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U259" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln106_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_2_fu_1824_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_10_fu_1838_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_12_fu_1844_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_6_fu_1866_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_7_fu_1880_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_8_fu_1886_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_8_fu_1892_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_11_fu_1900_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_13_fu_1906_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_9_fu_1912_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_14_fu_1920_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_12_fu_1926_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_4_fu_1932_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_13_fu_1938_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_15_fu_1944_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_16_fu_1950_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_18_fu_1956_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_14_fu_1962_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_17_fu_1968_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_10_fu_1974_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_5_fu_1982_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_11_fu_1988_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U268" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U260" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln106_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_3_fu_2043_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_15_fu_2057_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_18_fu_2063_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_9_fu_2085_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_10_fu_2099_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_11_fu_2105_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_12_fu_2111_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_16_fu_2119_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_19_fu_2125_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_13_fu_2131_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_20_fu_2139_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_17_fu_2145_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_6_fu_2151_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_18_fu_2157_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_21_fu_2163_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_22_fu_2169_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_19_fu_2175_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_19_fu_2181_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_23_fu_2187_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_14_fu_2193_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_7_fu_2201_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_15_fu_2207_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U269" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U261" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln106_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_4_fu_2262_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_20_fu_2276_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_24_fu_2282_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_12_fu_2304_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_13_fu_2318_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_14_fu_2324_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_16_fu_2330_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_21_fu_2338_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_25_fu_2344_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_17_fu_2350_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_26_fu_2358_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_22_fu_2364_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_8_fu_2370_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_23_fu_2376_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_27_fu_2382_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_28_fu_2388_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_20_fu_2394_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_24_fu_2400_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_29_fu_2406_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_18_fu_2412_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_9_fu_2420_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_19_fu_2426_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U270" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U262" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln106_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_5_fu_2481_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_25_fu_2495_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_30_fu_2501_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_15_fu_2523_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_16_fu_2537_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_17_fu_2543_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_20_fu_2549_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_26_fu_2557_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_31_fu_2563_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_21_fu_2569_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_32_fu_2577_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_27_fu_2583_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_10_fu_2589_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_28_fu_2595_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_33_fu_2601_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_34_fu_2607_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_21_fu_2613_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_29_fu_2619_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_35_fu_2625_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_22_fu_2631_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_11_fu_2639_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_23_fu_2645_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U271" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U263" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln106_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_6_fu_2700_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_30_fu_2714_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_36_fu_2720_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_18_fu_2742_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_19_fu_2756_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_20_fu_2762_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_24_fu_2768_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_31_fu_2776_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_37_fu_2782_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_25_fu_2788_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_38_fu_2796_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_32_fu_2802_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_12_fu_2808_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_33_fu_2814_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_39_fu_2820_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_40_fu_2826_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_22_fu_2832_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_34_fu_2838_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_41_fu_2844_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_26_fu_2850_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_13_fu_2858_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_27_fu_2864_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U272" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U264" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln106_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_7_fu_2919_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_35_fu_2933_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_42_fu_2939_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_21_fu_2961_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_22_fu_2975_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_23_fu_2981_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_28_fu_2987_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_36_fu_2995_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_43_fu_3001_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_29_fu_3007_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_44_fu_3015_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_37_fu_3021_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_14_fu_3027_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_38_fu_3033_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_45_fu_3039_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_46_fu_3045_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_23_fu_3051_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_39_fu_3057_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_47_fu_3063_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_30_fu_3069_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_15_fu_3077_p2" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_31_fu_3083_p3" SOURCE="top.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_9_VITIS_LOOP_101_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_1318_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel</Name>
            <Loops>
                <VITIS_LOOP_62_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34065</Best-caseLatency>
                    <Average-caseLatency>34065</Average-caseLatency>
                    <Worst-caseLatency>34065</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.341 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.341 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.341 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34066</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_3>
                        <Name>VITIS_LOOP_62_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>32000</Latency>
                        <AbsoluteTimeLatency>0.320 ms</AbsoluteTimeLatency>
                        <IterationLatency>125</IterationLatency>
                        <PipelineDepth>125</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630</Instance>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784</Instance>
                        </InstanceList>
                    </VITIS_LOOP_62_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:62</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_62_3>
                            <Name>VITIS_LOOP_62_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:62</SourceLocation>
                        </VITIS_LOOP_62_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>24</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>56</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>32967</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>23</UTIL_FF>
                    <LUT>31418</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>44</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_fu_1314_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_1320_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_1607_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_fu_1633_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_fu_1639_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_1_fu_1645_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_1651_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="select" PRAGMA="" RTLNAME="denom_1_fu_1659_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="denom_1" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_0_address0" name="A_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_0_ce0" name="A_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_0_q0" name="A_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_1_address0" name="A_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_1_ce0" name="A_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_1_q0" name="A_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_2_address0" name="A_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_2_ce0" name="A_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_2_q0" name="A_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_3_address0" name="A_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_3_ce0" name="A_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_3_q0" name="A_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_4_address0" name="A_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_4_ce0" name="A_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_4_q0" name="A_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_5_address0" name="A_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_5_ce0" name="A_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_5_q0" name="A_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_6_address0" name="A_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_6_ce0" name="A_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_6_q0" name="A_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_7_address0" name="A_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_7_ce0" name="A_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_7_q0" name="A_7_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="1" direction="out" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_0_address0" name="C_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_0_ce0" name="C_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_0_we0" name="C_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_0_d0" name="C_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_1_address0" name="C_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_1_ce0" name="C_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_1_we0" name="C_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_1_d0" name="C_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_2_address0" name="C_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_2_ce0" name="C_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_2_we0" name="C_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_2_d0" name="C_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_3_address0" name="C_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_3_ce0" name="C_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_3_we0" name="C_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_3_d0" name="C_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_4_address0" name="C_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_4_ce0" name="C_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_4_we0" name="C_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_4_d0" name="C_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_5_address0" name="C_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_5_ce0" name="C_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_5_we0" name="C_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_5_d0" name="C_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_6_address0" name="C_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_6_ce0" name="C_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_6_we0" name="C_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_6_d0" name="C_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_7_address0" name="C_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_7_ce0" name="C_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_7_we0" name="C_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_7_d0" name="C_7_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="A_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="A_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="A_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="A_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="A_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="A_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="A_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="A_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="C_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="C_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="C_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="C_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="C_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="C_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="C_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="C_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="A_0_address0">out, 11</column>
                    <column name="A_0_q0">in, 24</column>
                    <column name="A_1_address0">out, 11</column>
                    <column name="A_1_q0">in, 24</column>
                    <column name="A_2_address0">out, 11</column>
                    <column name="A_2_q0">in, 24</column>
                    <column name="A_3_address0">out, 11</column>
                    <column name="A_3_q0">in, 24</column>
                    <column name="A_4_address0">out, 11</column>
                    <column name="A_4_q0">in, 24</column>
                    <column name="A_5_address0">out, 11</column>
                    <column name="A_5_q0">in, 24</column>
                    <column name="A_6_address0">out, 11</column>
                    <column name="A_6_q0">in, 24</column>
                    <column name="A_7_address0">out, 11</column>
                    <column name="A_7_q0">in, 24</column>
                    <column name="C_0_address0">out, 11</column>
                    <column name="C_0_d0">out, 24</column>
                    <column name="C_1_address0">out, 11</column>
                    <column name="C_1_d0">out, 24</column>
                    <column name="C_2_address0">out, 11</column>
                    <column name="C_2_d0">out, 24</column>
                    <column name="C_3_address0">out, 11</column>
                    <column name="C_3_d0">out, 24</column>
                    <column name="C_4_address0">out, 11</column>
                    <column name="C_4_d0">out, 24</column>
                    <column name="C_5_address0">out, 11</column>
                    <column name="C_5_d0">out, 24</column>
                    <column name="C_6_address0">out, 11</column>
                    <column name="C_6_d0">out, 24</column>
                    <column name="C_7_address0">out, 11</column>
                    <column name="C_7_d0">out, 24</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt;*</column>
                    <column name="C">out, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_0_address0, port, offset</column>
                    <column name="A">A_0_ce0, port, </column>
                    <column name="A">A_0_q0, port, </column>
                    <column name="A">A_1_address0, port, offset</column>
                    <column name="A">A_1_ce0, port, </column>
                    <column name="A">A_1_q0, port, </column>
                    <column name="A">A_2_address0, port, offset</column>
                    <column name="A">A_2_ce0, port, </column>
                    <column name="A">A_2_q0, port, </column>
                    <column name="A">A_3_address0, port, offset</column>
                    <column name="A">A_3_ce0, port, </column>
                    <column name="A">A_3_q0, port, </column>
                    <column name="A">A_4_address0, port, offset</column>
                    <column name="A">A_4_ce0, port, </column>
                    <column name="A">A_4_q0, port, </column>
                    <column name="A">A_5_address0, port, offset</column>
                    <column name="A">A_5_ce0, port, </column>
                    <column name="A">A_5_q0, port, </column>
                    <column name="A">A_6_address0, port, offset</column>
                    <column name="A">A_6_ce0, port, </column>
                    <column name="A">A_6_q0, port, </column>
                    <column name="A">A_7_address0, port, offset</column>
                    <column name="A">A_7_ce0, port, </column>
                    <column name="A">A_7_q0, port, </column>
                    <column name="C">C_0_address0, port, offset</column>
                    <column name="C">C_0_ce0, port, </column>
                    <column name="C">C_0_we0, port, </column>
                    <column name="C">C_0_d0, port, </column>
                    <column name="C">C_1_address0, port, offset</column>
                    <column name="C">C_1_ce0, port, </column>
                    <column name="C">C_1_we0, port, </column>
                    <column name="C">C_1_d0, port, </column>
                    <column name="C">C_2_address0, port, offset</column>
                    <column name="C">C_2_ce0, port, </column>
                    <column name="C">C_2_we0, port, </column>
                    <column name="C">C_2_d0, port, </column>
                    <column name="C">C_3_address0, port, offset</column>
                    <column name="C">C_3_ce0, port, </column>
                    <column name="C">C_3_we0, port, </column>
                    <column name="C">C_3_d0, port, </column>
                    <column name="C">C_4_address0, port, offset</column>
                    <column name="C">C_4_ce0, port, </column>
                    <column name="C">C_4_we0, port, </column>
                    <column name="C">C_4_d0, port, </column>
                    <column name="C">C_5_address0, port, offset</column>
                    <column name="C">C_5_ce0, port, </column>
                    <column name="C">C_5_we0, port, </column>
                    <column name="C">C_5_d0, port, </column>
                    <column name="C">C_6_address0, port, offset</column>
                    <column name="C">C_6_ce0, port, </column>
                    <column name="C">C_6_we0, port, </column>
                    <column name="C">C_6_d0, port, </column>
                    <column name="C">C_7_address0, port, offset</column>
                    <column name="C">C_7_ce0, port, </column>
                    <column name="C">C_7_we0, port, </column>
                    <column name="C">C_7_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="top.cpp:27" status="valid" parentFunction="top_kernel" variable="A" isDirective="0" options="variable=A cyclic factor=8 dim=2"/>
        <Pragma type="array_partition" location="top.cpp:28" status="valid" parentFunction="top_kernel" variable="C" isDirective="0" options="variable=C cyclic factor=8 dim=2"/>
        <Pragma type="array_partition" location="top.cpp:32" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp cyclic factor=8 dim=2"/>
        <Pragma type="array_partition" location="top.cpp:40" status="valid" parentFunction="top_kernel" variable="col_sum_bank" isDirective="0" options="variable=col_sum_bank complete dim=1"/>
        <Pragma type="array_partition" location="top.cpp:41" status="valid" parentFunction="top_kernel" variable="col_sum_bank" isDirective="0" options="variable=col_sum_bank complete dim=2"/>
        <Pragma type="array_partition" location="top.cpp:42" status="valid" parentFunction="top_kernel" variable="scale_bank" isDirective="0" options="variable=scale_bank complete dim=1"/>
        <Pragma type="array_partition" location="top.cpp:43" status="valid" parentFunction="top_kernel" variable="scale_bank" isDirective="0" options="variable=scale_bank complete dim=2"/>
        <Pragma type="pipeline" location="top.cpp:48" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:67" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:75" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:77" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:89" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:91" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:102" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:104" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

