Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:15:33 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : paj_raygentop_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.120ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 1.472ns (69.043%)  route 0.660ns (30.957%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54                                                    f  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, routed)           0.337     1.195    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132                                                     r  matmultinst/Cx[7]_i_7/I2
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.115     1.310 r  matmultinst/Cx[7]_i_7/O
                         net (fo=1, routed)           0.286     1.596    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132                                                     r  matmultinst/Cx_reg[7]_i_1/DI[2]
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.913 r  matmultinst/Cx_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.000     1.913    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[15]_i_1/CI
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     2.095 r  matmultinst/Cx_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.037     2.132    matmultinst/Cx0[15]
    SLICE_X61Y133        FDRE                                         r  matmultinst/Cx_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[15]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.047     2.012    matmultinst/Cx_reg[15]
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -2.132    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (VIOLATED) :        -0.111ns  (required time - arrival time)
  Source:                 matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 1.419ns (66.839%)  route 0.704ns (33.161%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am31_reg/am31_reg/CLK
    DSP48E2_X9Y53                                                     r  matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am31_reg/am31_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y53                                                     r  matmultinst/am31_reg/am31_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am31_reg/am31_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am31_reg/am31_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y53                                                     f  matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, routed)           0.435     1.293    matmultinst/p_1_in[1]
    SLICE_X59Y127                                                     r  matmultinst/Cz[7]_i_7/I2
    SLICE_X59Y127        LUT3 (Prop_LUT3_I2_O)        0.062     1.355 r  matmultinst/Cz[7]_i_7/O
                         net (fo=1, routed)           0.232     1.587    matmultinst/n_0_Cz[7]_i_7
    SLICE_X58Y128                                                     r  matmultinst/Cz_reg[7]_i_1/DI[2]
    SLICE_X58Y128        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.904 r  matmultinst/Cz_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.000     1.904    matmultinst/n_0_Cz_reg[7]_i_1
    SLICE_X58Y129                                                     r  matmultinst/Cz_reg[15]_i_1/CI
    SLICE_X58Y129        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     2.086 r  matmultinst/Cz_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.037     2.123    matmultinst/Cz0[15]
    SLICE_X58Y129        FDRE                                         r  matmultinst/Cz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X58Y129                                                     r  matmultinst/Cz_reg[15]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X58Y129        FDRE (Setup_FDRE_C_D)        0.047     2.012    matmultinst/Cz_reg[15]
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -2.123    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.108ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 1.463ns (69.042%)  route 0.656ns (30.958%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54                                                    f  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, routed)           0.337     1.195    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132                                                     r  matmultinst/Cx[7]_i_7/I2
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.115     1.310 r  matmultinst/Cx[7]_i_7/O
                         net (fo=1, routed)           0.286     1.596    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132                                                     r  matmultinst/Cx_reg[7]_i_1/DI[2]
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.913 r  matmultinst/Cx_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.000     1.913    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[15]_i_1/CI
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     2.086 r  matmultinst/Cx_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.033     2.119    matmultinst/Cx0[13]
    SLICE_X61Y133        FDRE                                         r  matmultinst/Cx_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[13]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.046     2.011    matmultinst/Cx_reg[13]
  -------------------------------------------------------------------
                         required time                          2.011    
                         arrival time                          -2.119    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cz_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 1.410ns (66.825%)  route 0.700ns (33.175%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am31_reg/am31_reg/CLK
    DSP48E2_X9Y53                                                     r  matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am31_reg/am31_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y53                                                     r  matmultinst/am31_reg/am31_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am31_reg/am31_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am31_reg/am31_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y53                                                     f  matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, routed)           0.435     1.293    matmultinst/p_1_in[1]
    SLICE_X59Y127                                                     r  matmultinst/Cz[7]_i_7/I2
    SLICE_X59Y127        LUT3 (Prop_LUT3_I2_O)        0.062     1.355 r  matmultinst/Cz[7]_i_7/O
                         net (fo=1, routed)           0.232     1.587    matmultinst/n_0_Cz[7]_i_7
    SLICE_X58Y128                                                     r  matmultinst/Cz_reg[7]_i_1/DI[2]
    SLICE_X58Y128        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.904 r  matmultinst/Cz_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.000     1.904    matmultinst/n_0_Cz_reg[7]_i_1
    SLICE_X58Y129                                                     r  matmultinst/Cz_reg[15]_i_1/CI
    SLICE_X58Y129        CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     2.077 r  matmultinst/Cz_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.033     2.110    matmultinst/Cz0[13]
    SLICE_X58Y129        FDRE                                         r  matmultinst/Cz_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X58Y129                                                     r  matmultinst/Cz_reg[13]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X58Y129        FDRE (Setup_FDRE_C_D)        0.046     2.011    matmultinst/Cz_reg[13]
  -------------------------------------------------------------------
                         required time                          2.011    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.076ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 1.428ns (68.391%)  route 0.660ns (31.609%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54                                                    f  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, routed)           0.337     1.195    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132                                                     r  matmultinst/Cx[7]_i_7/I2
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.115     1.310 r  matmultinst/Cx[7]_i_7/O
                         net (fo=1, routed)           0.286     1.596    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132                                                     r  matmultinst/Cx_reg[7]_i_1/DI[2]
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.913 r  matmultinst/Cx_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.000     1.913    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[15]_i_1/CI
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     2.051 r  matmultinst/Cx_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.037     2.088    matmultinst/Cx0[11]
    SLICE_X61Y133        FDRE                                         r  matmultinst/Cx_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[11]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.047     2.012    matmultinst/Cx_reg[11]
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                 -0.076    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 1.432ns (68.615%)  route 0.655ns (31.385%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54                                                    f  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, routed)           0.337     1.195    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132                                                     r  matmultinst/Cx[7]_i_7/I2
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.115     1.310 r  matmultinst/Cx[7]_i_7/O
                         net (fo=1, routed)           0.286     1.596    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132                                                     r  matmultinst/Cx_reg[7]_i_1/DI[2]
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.913 r  matmultinst/Cx_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.000     1.913    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[15]_i_1/CI
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.142     2.055 r  matmultinst/Cx_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.032     2.087    matmultinst/Cx0[12]
    SLICE_X61Y133        FDRE                                         r  matmultinst/Cx_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[12]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.047     2.012    matmultinst/Cx_reg[12]
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.074ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 1.429ns (68.471%)  route 0.658ns (31.529%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54                                                    f  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, routed)           0.337     1.195    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132                                                     r  matmultinst/Cx[7]_i_7/I2
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.115     1.310 r  matmultinst/Cx[7]_i_7/O
                         net (fo=1, routed)           0.286     1.596    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132                                                     r  matmultinst/Cx_reg[7]_i_1/DI[2]
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.913 r  matmultinst/Cx_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.000     1.913    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[15]_i_1/CI
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.139     2.052 r  matmultinst/Cx_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.035     2.087    matmultinst/Cx0[14]
    SLICE_X61Y133        FDRE                                         r  matmultinst/Cx_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[14]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.048     2.013    matmultinst/Cx_reg[14]
  -------------------------------------------------------------------
                         required time                          2.013    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 1.424ns (68.330%)  route 0.660ns (31.670%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54                                                    f  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, routed)           0.337     1.195    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132                                                     r  matmultinst/Cx[7]_i_7/I2
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.115     1.310 r  matmultinst/Cx[7]_i_7/O
                         net (fo=1, routed)           0.286     1.596    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132                                                     r  matmultinst/Cx_reg[7]_i_1/DI[2]
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.913 r  matmultinst/Cx_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.000     1.913    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[15]_i_1/CI
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     2.047 r  matmultinst/Cx_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.037     2.084    matmultinst/Cx0[9]
    SLICE_X61Y133        FDRE                                         r  matmultinst/Cx_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[9]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.046     2.011    matmultinst/Cx_reg[9]
  -------------------------------------------------------------------
                         required time                          2.011    
                         arrival time                          -2.084    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 1.375ns (66.138%)  route 0.704ns (33.862%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am31_reg/am31_reg/CLK
    DSP48E2_X9Y53                                                     r  matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am31_reg/am31_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y53                                                     r  matmultinst/am31_reg/am31_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am31_reg/am31_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am31_reg/am31_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y53                                                     f  matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, routed)           0.435     1.293    matmultinst/p_1_in[1]
    SLICE_X59Y127                                                     r  matmultinst/Cz[7]_i_7/I2
    SLICE_X59Y127        LUT3 (Prop_LUT3_I2_O)        0.062     1.355 r  matmultinst/Cz[7]_i_7/O
                         net (fo=1, routed)           0.232     1.587    matmultinst/n_0_Cz[7]_i_7
    SLICE_X58Y128                                                     r  matmultinst/Cz_reg[7]_i_1/DI[2]
    SLICE_X58Y128        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.904 r  matmultinst/Cz_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.000     1.904    matmultinst/n_0_Cz_reg[7]_i_1
    SLICE_X58Y129                                                     r  matmultinst/Cz_reg[15]_i_1/CI
    SLICE_X58Y129        CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     2.042 r  matmultinst/Cz_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.037     2.079    matmultinst/Cz0[11]
    SLICE_X58Y129        FDRE                                         r  matmultinst/Cz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X58Y129                                                     r  matmultinst/Cz_reg[11]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X58Y129        FDRE (Setup_FDRE_C_D)        0.047     2.012    matmultinst/Cz_reg[11]
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -2.079    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 1.379ns (66.362%)  route 0.699ns (33.638%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am31_reg/am31_reg/CLK
    DSP48E2_X9Y53                                                     r  matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am31_reg/am31_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y53                                                     r  matmultinst/am31_reg/am31_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am31_reg/am31_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am31_reg/am31_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y53                                                     f  matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, routed)           0.435     1.293    matmultinst/p_1_in[1]
    SLICE_X59Y127                                                     r  matmultinst/Cz[7]_i_7/I2
    SLICE_X59Y127        LUT3 (Prop_LUT3_I2_O)        0.062     1.355 r  matmultinst/Cz[7]_i_7/O
                         net (fo=1, routed)           0.232     1.587    matmultinst/n_0_Cz[7]_i_7
    SLICE_X58Y128                                                     r  matmultinst/Cz_reg[7]_i_1/DI[2]
    SLICE_X58Y128        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.904 r  matmultinst/Cz_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.000     1.904    matmultinst/n_0_Cz_reg[7]_i_1
    SLICE_X58Y129                                                     r  matmultinst/Cz_reg[15]_i_1/CI
    SLICE_X58Y129        CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.142     2.046 r  matmultinst/Cz_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.032     2.078    matmultinst/Cz0[12]
    SLICE_X58Y129        FDRE                                         r  matmultinst/Cz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X58Y129                                                     r  matmultinst/Cz_reg[12]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X58Y129        FDRE (Setup_FDRE_C_D)        0.047     2.012    matmultinst/Cz_reg[12]
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                 -0.066    




