//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_8,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_9
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<26>;
	.reg .b16 	%rs<13>;
	.reg .b32 	%r<102>;
	.reg .f32 	%f<47>;
	.reg .b64 	%rd<23>;
	.loc	1 19 0                          // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd10, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_0];
	ld.param.u64 	%rd11, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_1];
$L__tmp0:
	.loc	1 22 28                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:22:33
	shl.b32 	%r51, %r1, 8;
	ld.param.u64 	%rd12, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_2];
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_3];
	.loc	1 23 44                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:23:44
	mov.u32 	%r52, %tid.x;
	and.b32  	%r53, %r52, 127;
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_4];
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_5];
	shl.b32 	%r54, %r52, 2;
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_6];
	and.b32  	%r55, %r54, 252;
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_7];
	shl.b32 	%r56, %r52, 1;
	and.b32  	%r57, %r56, 254;
	.loc	1 23 23                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:23:23
	or.b32  	%r58, %r51, %r53;
	or.b32  	%r59, %r58, 128;
	or.b32  	%r60, %r51, %r55;
	or.b32  	%r61, %r51, %r57;
	.loc	1 24 21                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:24:21
	setp.lt.s32 	%p19, %r58, 256;
	setp.lt.s32 	%p20, %r59, 256;
	setp.lt.s32 	%p9, %r61, 256;
	.loc	1 25 28                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:25:33
	shl.b32 	%r62, %r2, 1;
	.loc	1 26 44                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:26:44
	bfe.u32 	%r63, %r52, 6, 1;
	.loc	1 26 23                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:26:23
	or.b32  	%r64, %r62, %r63;
	.loc	1 27 21                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:27:21
	setp.lt.s32 	%p21, %r62, 256;
	.loc	1 31 19                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:31:19
	shr.s32 	%r66, %r60, 31;
	shr.u32 	%r67, %r66, 26;
	add.s32 	%r68, %r60, %r67;
	.loc	1 30 19                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:30:19
	and.b32  	%r69, %r68, -64;
	sub.s32 	%r70, %r60, %r69;
	bfe.s32 	%r71, %r1, 23, 1;
	shr.u32 	%r72, %r71, 26;
	add.s32 	%r73, %r61, %r72;
	and.b32  	%r74, %r73, -64;
	sub.s32 	%r75, %r61, %r74;
	.loc	1 32 39                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:32:39
	shl.b32 	%r76, %r58, 8;
	shl.b32 	%r77, %r59, 8;
	.loc	1 32 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:32:35
	add.s32 	%r78, %r76, %r62;
	add.s32 	%r79, %r77, %r62;
	.loc	1 32 30                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:32:30
	mul.wide.s32 	%rd18, %r78, 4;
	add.s64 	%rd1, %rd10, %rd18;
	mul.wide.s32 	%rd19, %r79, 4;
	add.s64 	%rd2, %rd10, %rd19;
	.loc	1 32 52                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:32:52
	and.pred  	%p1, %p21, %p19;
	and.pred  	%p2, %p21, %p20;
	max.s32 	%r80, %r60, %r64;
	setp.lt.s32 	%p15, %r80, 256;
	.loc	1 32 44                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:32:44
	// begin inline asm
	mov.u32 %r8, 0x0;
	mov.u32 %r10, 0x0;
	@%p1 ld.global.v2.b32 { %r8, %r10 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r12, 0x0;
	mov.u32 %r14, 0x0;
	@%p2 ld.global.v2.b32 { %r12, %r14 }, [ %rd2 + 0 ];
	// end inline asm
	shl.b32 	%r81, %r53, 2;
	mov.u32 	%r82, global_smem;
	add.s32 	%r7, %r82, %r81;
	mov.pred 	%p3, -1;
	// begin inline asm
	@%p3 st.shared.b32 [ %r7 + 0 ], %r8;
	// end inline asm
	add.s32 	%r9, %r7, 1032;
	// begin inline asm
	@%p3 st.shared.b32 [ %r9 + 0 ], %r10;
	// end inline asm
	add.s32 	%r11, %r7, 512;
	// begin inline asm
	@%p3 st.shared.b32 [ %r11 + 0 ], %r12;
	// end inline asm
	add.s32 	%r13, %r7, 1544;
	// begin inline asm
	@%p3 st.shared.b32 [ %r13 + 0 ], %r14;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r83, %r57, 2;
	add.s32 	%r41, %r82, %r83;
	ld.shared.v2.f32 	{%f1, %f2}, [%r41];
	ld.shared.v2.f32 	{%f3, %f4}, [%r41+1032];
	.loc	1 33 38                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:38
	shl.b32 	%r84, %r64, 6;
	.loc	1 33 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:35
	add.s32 	%r85, %r84, %r70;
	.loc	1 33 49                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:49
	shl.b32 	%r86, %r68, 8;
	and.b32  	%r87, %r86, -16384;
	.loc	1 33 43                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:43
	add.s32 	%r88, %r85, %r87;
	.loc	1 33 30                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:30
	cvt.s64.s32 	%rd20, %r88;
	mul.wide.s32 	%rd21, %r88, 4;
	add.s64 	%rd3, %rd11, %rd21;
	.loc	1 33 54                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:54
	// begin inline asm
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	mov.u32 %r23, 0x0;
	@%p15 ld.global.v4.b32 { %r20, %r21, %r22, %r23 }, [ %rd3 + 0 ];
	// end inline asm
	bar.sync 	0;
	and.b32  	%r89, %r54, 508;
	shr.u32 	%r90, %r52, 4;
	and.b32  	%r91, %r90, 4;
	add.s32 	%r92, %r91, %r89;
	shl.b32 	%r93, %r92, 2;
	add.s32 	%r19, %r82, %r93;
	// begin inline asm
	@%p3 st.shared.v4.b32 [ %r19 + 0 ], { %r20, %r21, %r22, %r23 };
	// end inline asm
	bar.sync 	0;
	ld.shared.v2.f32 	{%f5, %f6}, [%r41];
	add.s32 	%r44, %r41, 1040;
	ld.shared.v2.f32 	{%f7, %f8}, [%r41+1040];
	.loc	1 34 30                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:34:30
	mul.wide.s32 	%rd22, %r75, 4;
	add.s64 	%rd4, %rd12, %rd22;
	.loc	1 34 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:34:35
	// begin inline asm
	mov.u32 %r24, 0x0;
	mov.u32 %r25, 0x0;
	@%p9 ld.global.L1::evict_last.v2.b32 { %r24, %r25 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 35 30                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:35:30
	add.s64 	%rd5, %rd13, %rd22;
	.loc	1 35 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:35:35
	// begin inline asm
	mov.u32 %r26, 0x0;
	mov.u32 %r27, 0x0;
	@%p9 ld.global.L1::evict_last.v2.b32 { %r26, %r27 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f9, %r26;
	mov.b32 	%f10, %r27;
	.loc	1 36 31                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:36:31
	add.s64 	%rd6, %rd14, %rd22;
	.loc	1 36 36                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:36:36
	// begin inline asm
	mov.u32 %r28, 0x0;
	mov.u32 %r29, 0x0;
	@%p9 ld.global.L1::evict_last.v2.b32 { %r28, %r29 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 37 31                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:37:31
	add.s64 	%rd7, %rd15, %rd22;
	.loc	1 37 36                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:37:36
	// begin inline asm
	mov.u32 %r30, 0x0;
	mov.u32 %r31, 0x0;
	@%p9 ld.global.L1::evict_last.v2.b32 { %r30, %r31 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 40 18                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:40:18
	add.f32 	%f11, %f9, 0f3727C5AC;
	add.f32 	%f12, %f10, 0f3727C5AC;
	.loc	1 41 26                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:41:26
	sqrt.approx.ftz.f32 	%f13, %f11;
	sqrt.approx.ftz.f32 	%f14, %f12;
	.loc	1 43 18                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:43:18
	mov.b32 	%r34, %f13;
	mov.b32 	%r33, 1065353216;
	// begin inline asm
	div.full.f32 %r32, %r33, %r34;
	// end inline asm
	mov.b32 	%f15, %r32;
	mov.b32 	%r37, %f14;
	// begin inline asm
	div.full.f32 %r35, %r33, %r37;
	// end inline asm
	mov.b32 	%f16, %r35;
	.loc	1 34 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:34:35
	mov.b32 	%f17, %r24;
	mov.b32 	%f18, %r25;
	.loc	1 38 18                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:38:18
	sub.f32 	%f19, %f8, %f18;
	sub.f32 	%f20, %f7, %f17;
	sub.f32 	%f21, %f6, %f18;
	sub.f32 	%f22, %f5, %f17;
	.loc	1 37 36                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:37:36
	mov.b32 	%f23, %r30;
	mov.b32 	%f24, %r31;
	.loc	1 36 36                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:36:36
	mov.b32 	%f25, %r28;
	mov.b32 	%f26, %r29;
	.loc	1 46 19                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:46:19
	mul.f32 	%f27, %f22, %f15;
	mul.f32 	%f28, %f21, %f16;
	mul.f32 	%f29, %f20, %f15;
	mul.f32 	%f30, %f19, %f16;
	.loc	1 48 20                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:48:20
	fma.rn.f32 	%f31, %f30, %f26, %f24;
	fma.rn.f32 	%f32, %f29, %f25, %f23;
	fma.rn.f32 	%f33, %f28, %f26, %f24;
	fma.rn.f32 	%f34, %f27, %f25, %f23;
	.loc	1 49 19                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:49:19
	add.f32 	%f35, %f1, %f34;
	add.f32 	%f36, %f2, %f33;
	add.f32 	%f37, %f3, %f32;
	add.f32 	%f38, %f4, %f31;
	.loc	1 51 20                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:51:20
	setp.gt.f32 	%p22, %f38, 0f00000000;
	setp.gt.f32 	%p23, %f37, 0f00000000;
	setp.gt.f32 	%p24, %f36, 0f00000000;
	setp.gt.f32 	%p25, %f35, 0f00000000;
	.loc	1 53 20                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:53:20
	mul.f32 	%f39, %f35, 0f3E6AAAAB;
	mul.f32 	%f40, %f36, 0f3E6AAAAB;
	mul.f32 	%f41, %f37, 0f3E6AAAAB;
	mul.f32 	%f42, %f38, 0f3E6AAAAB;
	.loc	1 54 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:54:35
	selp.f32 	%f43, %f35, %f39, %p25;
	selp.f32 	%f44, %f36, %f40, %p24;
	selp.f32 	%f45, %f37, %f41, %p23;
	selp.f32 	%f46, %f38, %f42, %p22;
	.loc	1 55 25                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:55:25
	add.s64 	%rd8, %rd16, %rd20;
	.loc	1 55 56                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:55:56
	bar.sync 	0;
	add.s32 	%r38, %r82, %r57;
	selp.u16 	%rs1, 1, 0, %p25;
	selp.u16 	%rs2, 1, 0, %p24;
	// begin inline asm
	@%p3 st.shared.v2.b8 [ %r38 + 0 ], { %rs1, %rs2 };
	// end inline asm
	add.s32 	%r39, %r38, 260;
	selp.u16 	%rs3, 1, 0, %p23;
	selp.u16 	%rs4, 1, 0, %p22;
	// begin inline asm
	@%p3 st.shared.v2.b8 [ %r39 + 0 ], { %rs3, %rs4 };
	// end inline asm
	bar.sync 	0;
	add.s32 	%r94, %r7, %r91;
	ld.shared.u8 	%rs5, [%r94];
	and.b16  	%rs6, %rs5, 1;
	ld.shared.u8 	%rs7, [%r94+1];
	ld.shared.u8 	%rs8, [%r94+2];
	and.b16  	%rs9, %rs8, 1;
	ld.shared.u8 	%rs10, [%r94+3];
	and.b16  	%rs11, %rs10, 1;
	cvt.u32.u16 	%r95, %rs11;
	cvt.u32.u16 	%r96, %rs9;
	prmt.b32 	%r97, %r96, %r95, 0x3340U;
	and.b16  	%rs12, %rs7, 1;
	cvt.u32.u16 	%r98, %rs12;
	cvt.u32.u16 	%r99, %rs6;
	prmt.b32 	%r100, %r99, %r98, 0x3340U;
	prmt.b32 	%r101, %r100, %r97, 0x5410U;
	// begin inline asm
	@%p15 st.global.b32 [ %rd8 + 0 ], { %r101 };
	// end inline asm
	.loc	1 56 25                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:56:25
	add.s64 	%rd9, %rd17, %rd21;
	.loc	1 56 56                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:56:56
	bar.sync 	0;
	mov.b32 	%r42, %f43;
	mov.b32 	%r43, %f44;
	// begin inline asm
	@%p3 st.shared.v2.b32 [ %r41 + 0 ], { %r42, %r43 };
	// end inline asm
	mov.b32 	%r45, %f45;
	mov.b32 	%r46, %f46;
	// begin inline asm
	@%p3 st.shared.v2.b32 [ %r44 + 0 ], { %r45, %r46 };
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r47, %r48, %r49, %r50}, [%r19];
	// begin inline asm
	@%p15 st.global.v4.b32 [ %rd9 + 0 ], { %r47, %r48, %r49, %r50 };
	// end inline asm
	.loc	1 56 4                          // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:56:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/s4/cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 115
.b8 52
.b8 104
.b8 117
.b8 108
.b8 106
.b8 101
.b8 100
.b8 99
.b8 98
.b8 98
.b8 110
.b8 119
.b8 99
.b8 121
.b8 102
.b8 116
.b8 110
.b8 114
.b8 55
.b8 97
.b8 53
.b8 118
.b8 113
.b8 98
.b8 116
.b8 114
.b8 97
.b8 101
.b8 101
.b8 103
.b8 53
.b8 110
.b8 113
.b8 102
.b8 108
.b8 113
.b8 99
.b8 54
.b8 106
.b8 121
.b8 122
.b8 114
.b8 53
.b8 101
.b8 109
.b8 118
.b8 110
.b8 51
.b8 103
.b8 116
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 115
.b8 52
.b8 0
	}
	.section	.debug_macinfo	{	}
