module hub_mem 
(
input clk_cog, 
input ena_bus, 
input w, 
input [3:0] wb, 
input [13:0] a, 
input [31:0] d, 
output [31:0] q 
);
reg [7:0] ram3 [8191:0]; 
reg [7:0] ram2 [8191:0]; 
reg [7:0] ram1 [8191:0]; 
reg [7:0] ram0 [8191:0]; 
reg [7:0] ram_q3; 
reg [7:0] ram_q2; 
reg [7:0] ram_q1; 
reg [7:0] ram_q0; 
always @(posedge clk_cog)
begin
    if (ena_bus && !a[13] && w && wb[3]) 
        ram3[a[12:0]] <= d[31:24]; 
    if (ena_bus && !a[13]) 
        ram_q3 <= ram3[a[12:0]]; 
end
always @(posedge clk_cog)
begin
    if (ena_bus && !a[13] && w && wb[2])
        ram2[a[12:0]] <= d[23:16];
    if (ena_bus && !a[13])
        ram_q2 <= ram2[a[12:0]];
end
always @(posedge clk_cog)
begin
    if (ena_bus && !a[13] && w && wb[1])
        ram1[a[12:0]] <= d[15:8];
    if (ena_bus && !a[13])
        ram_q1 <= ram1[a[12:0]];
end
always @(posedge clk_cog)
begin
    if (ena_bus && !a[13] && w && wb[0])
        ram0[a[12:0]] <= d[7:0];
    if (ena_bus && !a[13])
        ram_q0 <= ram0[a[12:0]];
end
(* ram_init_file = "hub_rom_low.hex" *) reg [31:0] rom_low [4095:0]; 
reg [31:0] rom_low_q; 
always @(posedge clk_cog)
if (ena_bus && a[13:12] == 2'b10) 
    rom_low_q <= rom_low[a[11:0]]; 
(* ram_init_file = "hub_rom_high.hex" *) reg [31:0] rom_high [4095:0]; 
reg [31:0] rom_high_q; 
always @(posedge clk_cog)
if (ena_bus && a[13:12] == 2'b11) 
    rom_high_q <= rom_high[a[11:0]]; 
reg [1:0] mem; 
always @(posedge clk_cog)
if (ena_bus) 
    mem <= a[13:12]; 
assign q = !mem[1] ? {ram_q3, ram_q2, ram_q1, ram_q0} 
        : rom_high_q; 
endmodule 