# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../KM10-SAT.srcs/sources_1/new/Break_Value_Counter.v" \
"../../../../KM10-SAT.srcs/sources_1/new/Break_Value_Counter_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
