Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Thu Apr  3 20:51:22 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  99          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (42)
6. checking no_output_delay (57)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (42)
-------------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (57)
--------------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.652        0.000                      0                 5839        0.042        0.000                      0                 5839        3.458        0.000                       0                  2666  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.652        0.000                      0                 5839        0.042        0.000                      0                 5839        3.458        0.000                       0                  2666  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.246ns (7.584%)  route 2.998ns (92.416%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X70Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y68         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/Q
                         net (fo=44, routed)          0.892     1.002    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_state10
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.099 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0/O
                         net (fo=170, routed)         1.441     2.540    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_NS_fsm11_out
    SLICE_X68Y68         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     2.608 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0/O
                         net (fo=96, routed)          0.665     3.273    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[5]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X65Y60         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[5]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.246ns (7.584%)  route 2.998ns (92.416%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X70Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y68         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/Q
                         net (fo=44, routed)          0.892     1.002    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_state10
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.099 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0/O
                         net (fo=170, routed)         1.441     2.540    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_NS_fsm11_out
    SLICE_X68Y68         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     2.608 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0/O
                         net (fo=96, routed)          0.665     3.273    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[3]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X65Y60         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[3]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.246ns (7.584%)  route 2.998ns (92.416%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X70Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y68         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/Q
                         net (fo=44, routed)          0.892     1.002    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_state10
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.099 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0/O
                         net (fo=170, routed)         1.441     2.540    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_NS_fsm11_out
    SLICE_X68Y68         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     2.608 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0/O
                         net (fo=96, routed)          0.665     3.273    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[7]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X65Y60         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[7]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.246ns (7.588%)  route 2.996ns (92.412%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X70Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y68         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/Q
                         net (fo=44, routed)          0.892     1.002    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_state10
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.099 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0/O
                         net (fo=170, routed)         1.441     2.540    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_NS_fsm11_out
    SLICE_X68Y68         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     2.608 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0/O
                         net (fo=96, routed)          0.663     3.271    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[4]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X65Y60         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[4]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.246ns (7.588%)  route 2.996ns (92.412%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X70Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y68         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/Q
                         net (fo=44, routed)          0.892     1.002    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_state10
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.099 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0/O
                         net (fo=170, routed)         1.441     2.540    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_NS_fsm11_out
    SLICE_X68Y68         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     2.608 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0/O
                         net (fo=96, routed)          0.663     3.271    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[2]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X65Y60         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.246ns (7.588%)  route 2.996ns (92.412%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X70Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y68         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/Q
                         net (fo=44, routed)          0.892     1.002    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_state10
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.099 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0/O
                         net (fo=170, routed)         1.441     2.540    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_NS_fsm11_out
    SLICE_X68Y68         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     2.608 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0/O
                         net (fo=96, routed)          0.663     3.271    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[6]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X65Y60         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[6]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_11_reg_317_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 1.611ns (49.728%)  route 1.629ns (50.272%))
  Logic Levels:           7  (CARRY8=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.972     1.048 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=6, routed)           0.750     1.798    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/DOUTADOUT[0]
    SLICE_X67Y63         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.100     1.898 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[7]_i_9__0/O
                         net (fo=2, routed)           0.353     2.251    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[7]_i_9__0_n_14
    SLICE_X67Y63         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     2.349 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[7]_i_16__0/O
                         net (fo=1, routed)           0.009     2.358    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[7]_i_16__0_n_14
    SLICE_X67Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.544 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[7]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.570    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[7]_i_2__0_n_14
    SLICE_X67Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.585 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.611    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0_n_14
    SLICE_X67Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.626 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.652    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2__0_n_14
    SLICE_X67Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     2.719 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[31]_i_3__0/O[2]
                         net (fo=1, routed)           0.423     3.142    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/A_10_fu_809_p2[26]
    SLICE_X67Y69         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     3.300 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[26]_i_1__0/O
                         net (fo=1, routed)           0.016     3.316    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U_n_147
    SLICE_X67Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_11_reg_317_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X67Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_11_reg_317_reg[26]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y69         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_11_reg_317_reg[26]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.316    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_11_reg_317_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 1.572ns (48.555%)  route 1.666ns (51.445%))
  Logic Levels:           7  (CARRY8=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.972     1.048 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=6, routed)           0.750     1.798    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/DOUTADOUT[0]
    SLICE_X67Y63         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.100     1.898 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[7]_i_9__0/O
                         net (fo=2, routed)           0.353     2.251    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[7]_i_9__0_n_14
    SLICE_X67Y63         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     2.349 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[7]_i_16__0/O
                         net (fo=1, routed)           0.009     2.358    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[7]_i_16__0_n_14
    SLICE_X67Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.544 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[7]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.570    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[7]_i_2__0_n_14
    SLICE_X67Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.585 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.611    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0_n_14
    SLICE_X67Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.626 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.652    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2__0_n_14
    SLICE_X67Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.728 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[31]_i_3__0/O[1]
                         net (fo=1, routed)           0.460     3.188    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/A_10_fu_809_p2[25]
    SLICE_X67Y71         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     3.298 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[25]_i_1__0/O
                         net (fo=1, routed)           0.016     3.314    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U_n_148
    SLICE_X67Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_11_reg_317_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X67Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_11_reg_317_reg[25]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y71         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_11_reg_317_reg[25]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_12_reg_340_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.564ns (48.404%)  route 1.667ns (51.596%))
  Logic Levels:           7  (CARRY8=4 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.890     0.966 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTBDOUT[4]
                         net (fo=6, routed)           1.059     2.025    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/DOUTBDOUT[4]
    SLICE_X69Y63         LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.101     2.126 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340[7]_i_5__0/O
                         net (fo=2, routed)           0.169     2.295    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340[7]_i_5__0_n_14
    SLICE_X69Y63         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     2.418 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340[7]_i_12__0/O
                         net (fo=1, routed)           0.011     2.429    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340[7]_i_12__0_n_14
    SLICE_X69Y63         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.584 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340_reg[7]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.610    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340_reg[7]_i_2__0_n_14
    SLICE_X69Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.625 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.651    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340_reg[15]_i_2__0_n_14
    SLICE_X69Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.666 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340_reg[23]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.692    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340_reg[23]_i_2__0_n_14
    SLICE_X69Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.808 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340_reg[31]_i_3__0/O[5]
                         net (fo=1, routed)           0.302     3.110    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/A_11_fu_979_p2[29]
    SLICE_X68Y69         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     3.259 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340[29]_i_1__0/O
                         net (fo=1, routed)           0.048     3.307    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U_n_80
    SLICE_X68Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_12_reg_340_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X68Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_12_reg_340_reg[29]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X68Y69         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_12_reg_340_reg[29]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.307    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_10_reg_296_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 1.531ns (47.543%)  route 1.689ns (52.457%))
  Logic Levels:           7  (CARRY8=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.908     0.984 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=6, routed)           0.862     1.846    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/DOUTBDOUT[3]
    SLICE_X65Y64         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     1.956 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296[7]_i_6__0/O
                         net (fo=2, routed)           0.194     2.150    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296[7]_i_6__0_n_14
    SLICE_X65Y64         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     2.274 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296[7]_i_13__0/O
                         net (fo=1, routed)           0.014     2.288    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296[7]_i_13__0_n_14
    SLICE_X65Y64         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.444 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296_reg[7]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.470    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296_reg[7]_i_2__0_n_14
    SLICE_X65Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.485 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.511    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296_reg[15]_i_2__0_n_14
    SLICE_X65Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.526 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296_reg[23]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.552    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296_reg[23]_i_2__0_n_14
    SLICE_X65Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     2.619 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.525     3.144    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/A_9_fu_661_p2[26]
    SLICE_X68Y67         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     3.280 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296[26]_i_1__0/O
                         net (fo=1, routed)           0.016     3.296    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U_n_180
    SLICE_X68Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_10_reg_296_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X68Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_10_reg_296_reg[26]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X68Y67         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_10_reg_296_reg[26]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.296    
  -------------------------------------------------------------------
                         slack                                  4.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/idx9_fu_64_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/idx9_fu_64_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.059ns (61.858%)  route 0.036ns (38.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/ap_clk
    SLICE_X58Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/idx9_fu_64_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/idx9_fu_64_reg[1]/Q
                         net (fo=7, routed)           0.030     0.082    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/idx9_fu_64_reg[1]
    SLICE_X58Y23         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.102 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/idx9_fu_64[2]_i_1/O
                         net (fo=1, routed)           0.006     0.108    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/add_ln80_1_fu_230_p2[2]
    SLICE_X58Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/idx9_fu_64_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/ap_clk
    SLICE_X58Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/idx9_fu_64_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X58Y23         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/idx9_fu_64_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/idx9_fu_64_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/idx9_fu_64_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.059ns (61.858%)  route 0.036ns (38.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/ap_clk
    SLICE_X58Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/idx9_fu_64_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/idx9_fu_64_reg[1]/Q
                         net (fo=7, routed)           0.030     0.082    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/idx9_fu_64_reg[1]
    SLICE_X58Y23         LUT5 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     0.102 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/idx9_fu_64[4]_i_2/O
                         net (fo=1, routed)           0.006     0.108    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/add_ln80_1_fu_230_p2[4]
    SLICE_X58Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/idx9_fu_64_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/ap_clk
    SLICE_X58Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/idx9_fu_64_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X58Y23         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88/idx9_fu_64_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/i_1_fu_112_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/i_7_reg_1175_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.038ns (39.266%)  route 0.059ns (60.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/ap_clk
    SLICE_X65Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/i_1_fu_112_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/i_1_fu_112_reg[3]/Q
                         net (fo=14, routed)          0.059     0.110    bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/i_1_fu_112_reg[3]
    SLICE_X65Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/i_7_reg_1175_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/ap_clk
    SLICE_X65Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/i_7_reg_1175_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X65Y33         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/i_7_reg_1175_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/C_1_fu_120_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/D_1_fu_124_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.060ns (60.743%)  route 0.039ns (39.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/ap_clk
    SLICE_X76Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/C_1_fu_120_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y40         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/C_1_fu_120_reg[9]/Q
                         net (fo=4, routed)           0.031     0.082    bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/C_1_fu_120[9]
    SLICE_X76Y40         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     0.104 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/D_1_fu_124[9]_i_1/O
                         net (fo=1, routed)           0.008     0.112    bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/D_1_fu_124[9]_i_1_n_14
    SLICE_X76Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/D_1_fu_124_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/ap_clk
    SLICE_X76Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/D_1_fu_124_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X76Y40         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/D_1_fu_124_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINBDIN[31]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.935%)  route 0.044ns (53.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.054ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y34         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]/Q
                         net (fo=2, routed)           0.044     0.096    bd_0_i/hls_inst/inst/sha_info_data_U/Q[31]
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINBDIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.054     0.054    bd_0_i/hls_inst/inst/sha_info_data_U/ap_clk
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     0.054    
    RAMB36_X4Y6          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[31])
                                                     -0.005     0.049    bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sha_info_count_hi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINBDIN[19]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.255%)  route 0.045ns (53.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.054ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y33         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[19]/Q
                         net (fo=3, routed)           0.045     0.096    bd_0_i/hls_inst/inst/sha_info_data_U/Q[19]
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINBDIN[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.054     0.054    bd_0_i/hls_inst/inst/sha_info_data_U/ap_clk
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     0.054    
    RAMB36_X4Y6          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[19])
                                                     -0.005     0.049    bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sha_info_count_hi_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINBDIN[25]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.255%)  route 0.045ns (53.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.054ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y34         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[25]/Q
                         net (fo=3, routed)           0.045     0.096    bd_0_i/hls_inst/inst/sha_info_data_U/Q[25]
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINBDIN[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.054     0.054    bd_0_i/hls_inst/inst/sha_info_data_U/ap_clk
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     0.054    
    RAMB36_X4Y6          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[25])
                                                     -0.005     0.049    bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/D_5_fu_156_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/E_5_fu_160_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (52.800%)  route 0.047ns (47.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/ap_clk
    SLICE_X69Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/D_5_fu_156_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/D_5_fu_156_reg[25]/Q
                         net (fo=4, routed)           0.030     0.081    bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/D_5_fu_156[25]
    SLICE_X69Y49         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.095 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/E_5_fu_160[25]_i_1/O
                         net (fo=1, routed)           0.017     0.112    bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/E_5_fu_160[25]_i_1_n_14
    SLICE_X69Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/E_5_fu_160_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/ap_clk
    SLICE_X69Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/E_5_fu_160_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X69Y49         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/E_5_fu_160_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINBDIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (45.832%)  route 0.046ns (54.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.054ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y33         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]/Q
                         net (fo=3, routed)           0.046     0.098    bd_0_i/hls_inst/inst/sha_info_data_U/Q[23]
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINBDIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.054     0.054    bd_0_i/hls_inst/inst/sha_info_data_U/ap_clk
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     0.054    
    RAMB36_X4Y6          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[23])
                                                     -0.005     0.049    bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sha_info_count_hi_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINBDIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.086ns  (logic 0.039ns (45.183%)  route 0.047ns (54.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.054ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y34         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[27]/Q
                         net (fo=3, routed)           0.047     0.098    bd_0_i/hls_inst/inst/sha_info_data_U/Q[27]
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINBDIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.054     0.054    bd_0_i/hls_inst/inst/sha_info_data_U/ap_clk
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     0.054    
    RAMB36_X4Y6          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[27])
                                                     -0.005     0.049    bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y8   bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y8   bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y2   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y3   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y4   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y5   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y6   bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y10  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y8   bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y8   bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y8   bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y8   bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y2   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y2   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y8   bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y8   bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y8   bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y8   bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y2   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y2   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.051ns  (logic 0.051ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X61Y28         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     0.051 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.051    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X61Y28         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.022    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.963ns  (logic 0.963ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     1.039 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=10, unset)           0.000     1.039    outdata_d0[0]
                                                                      r  outdata_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.916ns  (logic 0.916ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.916     0.992 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=10, unset)           0.000     0.992    outdata_d0[1]
                                                                      r  outdata_d0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.908ns  (logic 0.908ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.908     0.984 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=10, unset)           0.000     0.984    outdata_d0[3]
                                                                      r  outdata_d0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.906ns  (logic 0.906ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.906     0.982 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=10, unset)           0.000     0.982    outdata_d0[2]
                                                                      r  outdata_d0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.900ns  (logic 0.900ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.900     0.976 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[5]
                         net (fo=10, unset)           0.000     0.976    outdata_d0[5]
                                                                      r  outdata_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.899ns  (logic 0.899ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[6])
                                                      0.899     0.975 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[6]
                         net (fo=10, unset)           0.000     0.975    outdata_d0[6]
                                                                      r  outdata_d0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.899ns  (logic 0.899ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.899     0.975 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[7]
                         net (fo=10, unset)           0.000     0.975    outdata_d0[7]
                                                                      r  outdata_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.890ns  (logic 0.890ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.890     0.966 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[4]
                         net (fo=10, unset)           0.000     0.966    outdata_d0[4]
                                                                      r  outdata_d0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.884ns  (logic 0.884ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.884     0.960 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=10, unset)           0.000     0.960    outdata_d0[9]
                                                                      r  outdata_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.882ns  (logic 0.882ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[11])
                                                      0.882     0.958 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[11]
                         net (fo=10, unset)           0.000     0.958    outdata_d0[11]
                                                                      r  outdata_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in_i_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=5, unset)            0.000     0.051    in_i_ce0
                                                                      r  in_i_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y27         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128_ap_start_reg_reg/Q
                         net (fo=39, unset)           0.000     0.051    indata_ce0
                                                                      r  indata_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln226_reg_328_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y42         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln226_reg_328_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/zext_ln226_reg_328_reg[0]/Q
                         net (fo=0)                   0.000     0.051    outdata_address0[0]
                                                                      r  outdata_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y40         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/Q
                         net (fo=1, unset)            0.000     0.051    outdata_ce0
                                                                      r  outdata_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y40         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/Q
                         net (fo=1, unset)            0.000     0.051    outdata_we0
                                                                      r  outdata_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_fu_80_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in_i_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y28         FDRE                                         r  bd_0_i/hls_inst/inst/j_fu_80_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/j_fu_80_reg[0]/Q
                         net (fo=6, unset)            0.000     0.052    in_i_address0[0]
                                                                      r  in_i_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln226_reg_328_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.040ns  (logic 0.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y42         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln226_reg_328_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bd_0_i/hls_inst/inst/zext_ln226_reg_328_reg[1]/Q
                         net (fo=0)                   0.000     0.052    outdata_address0[1]
                                                                      r  outdata_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln226_reg_328_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y40         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln226_reg_328_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/zext_ln226_reg_328_reg[2]/Q
                         net (fo=0)                   0.000     0.052    outdata_address0[2]
                                                                      r  outdata_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_7_fu_84_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.126ns  (logic 0.059ns (46.814%)  route 0.067ns (53.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y41         FDRE                                         r  bd_0_i/hls_inst/inst/i_7_fu_84_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/i_7_fu_84_reg[2]/Q
                         net (fo=7, routed)           0.053     0.105    bd_0_i/hls_inst/inst/i_7_fu_84[2]
    SLICE_X62Y40         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     0.125 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.014     0.139    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_7_fu_84_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.126ns  (logic 0.059ns (46.814%)  route 0.067ns (53.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y41         FDRE                                         r  bd_0_i/hls_inst/inst/i_7_fu_84_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/i_7_fu_84_reg[2]/Q
                         net (fo=7, routed)           0.053     0.105    bd_0_i/hls_inst/inst/i_7_fu_84[2]
    SLICE_X62Y40         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     0.125 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.014     0.139    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           154 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.438ns  (logic 0.116ns (26.484%)  route 0.322ns (73.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst (IN)
                         net (fo=85, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X61Y21         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=1, routed)           0.322     0.438    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128/flow_control_loop_pipe_sequential_init_U_n_47
    SLICE_X61Y21         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128/ap_clk
    SLICE_X61Y21         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128/ap_enable_reg_pp0_iter1_reg/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_fu_76_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.278ns  (logic 0.066ns (23.741%)  route 0.212ns (76.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X61Y28         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     0.066 r  bd_0_i/hls_inst/inst/i_fu_76[1]_i_1/O
                         net (fo=2, routed)           0.212     0.278    bd_0_i/hls_inst/inst/ap_NS_fsm15_out
    SLICE_X61Y28         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_76_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y28         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_76_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_fu_76_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.278ns  (logic 0.066ns (23.741%)  route 0.212ns (76.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X61Y28         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     0.066 r  bd_0_i/hls_inst/inst/i_fu_76[1]_i_1/O
                         net (fo=2, routed)           0.212     0.278    bd_0_i/hls_inst/inst/ap_NS_fsm15_out
    SLICE_X61Y28         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_76_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y28         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_76_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.222ns  (logic 0.051ns (22.973%)  route 0.171ns (77.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=85, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X61Y21         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     0.051 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1/O
                         net (fo=1, routed)           0.171     0.222    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1_n_14
    SLICE_X61Y21         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X61Y21         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.173ns  (logic 0.123ns (71.098%)  route 0.050ns (28.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X62Y40         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     0.123 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_1__6/O
                         net (fo=1, routed)           0.050     0.173    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X62Y40         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y40         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.160ns  (logic 0.088ns (55.000%)  route 0.072ns (45.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X60Y24         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     0.088 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_1__6/O
                         net (fo=1, routed)           0.072     0.160    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
    SLICE_X60Y24         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y24         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_13_reg_320_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.060ns  (logic 0.000ns (0.000%)  route 0.060ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=0)                   0.060     0.060    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X54Y28         FDRE                                         r  bd_0_i/hls_inst/inst/i_13_reg_320_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y28         FDRE                                         r  bd_0_i/hls_inst/inst/i_13_reg_320_reg[0]/C

Slack:                    inf
  Source:                 in_i_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_13_reg_320_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.060ns  (logic 0.000ns (0.000%)  route 0.060ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[11] (IN)
                         net (fo=0)                   0.060     0.060    bd_0_i/hls_inst/inst/in_i_q0[11]
    SLICE_X54Y28         FDRE                                         r  bd_0_i/hls_inst/inst/i_13_reg_320_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y28         FDRE                                         r  bd_0_i/hls_inst/inst/i_13_reg_320_reg[11]/C

Slack:                    inf
  Source:                 in_i_q0[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_13_reg_320_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.060ns  (logic 0.000ns (0.000%)  route 0.060ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[12] (IN)
                         net (fo=0)                   0.060     0.060    bd_0_i/hls_inst/inst/in_i_q0[12]
    SLICE_X54Y26         FDRE                                         r  bd_0_i/hls_inst/inst/i_13_reg_320_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y26         FDRE                                         r  bd_0_i/hls_inst/inst/i_13_reg_320_reg[12]/C

Slack:                    inf
  Source:                 in_i_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_13_reg_320_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.060ns  (logic 0.000ns (0.000%)  route 0.060ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[15] (IN)
                         net (fo=0)                   0.060     0.060    bd_0_i/hls_inst/inst/in_i_q0[15]
    SLICE_X54Y26         FDRE                                         r  bd_0_i/hls_inst/inst/i_13_reg_320_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y26         FDRE                                         r  bd_0_i/hls_inst/inst/i_13_reg_320_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 indata_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[0]
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[1] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[1]
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[2] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[2]
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[3] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[3]
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[4] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[4]
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[5] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[5]
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[6] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[6]
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[7] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[7]
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[0]
    RAMB36_X4Y3          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y3          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[1] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[1]
    RAMB36_X4Y3          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y3          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK





