#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x11f808550 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11f818790 .scope module, "cpu_tb" "cpu_tb" 3 3;
 .timescale -9 -12;
v0x11f82e740_0 .var "clk", 0 0;
v0x11f82e7e0_0 .var/i "cycle_count", 31 0;
v0x11f82e880_0 .net "parity_error", 0 0, L_0x11f82fc60;  1 drivers
v0x11f82e970_0 .net "pc_value", 31 0, v0x11f82ba30_0;  1 drivers
v0x11f82ea00_0 .var "rst", 0 0;
S_0x11f818900 .scope autotask, "display_registers" "display_registers" 3 26, 3 26 0, S_0x11f818790;
 .timescale -9 -12;
v0x11f8086c0_0 .var/i "i", 31 0;
TD_cpu_tb.display_registers ;
    %vpi_call/w 3 29 "$display", "Register file snapshot:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f8086c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x11f8086c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x11f8086c0_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 32 "$write", "   " {0 0 0};
T_0.2 ;
    %vpi_call/w 3 34 "$write", "R%0d=%h ", v0x11f8086c0_0, &A<v0x11f82ce30, v0x11f8086c0_0 > {0 0 0};
    %load/vec4 v0x11f8086c0_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %vpi_call/w 3 36 "$display", "\000" {0 0 0};
T_0.4 ;
    %load/vec4 v0x11f8086c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11f8086c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 3 39 "$display", "\000" {0 0 0};
    %end;
S_0x11f8282d0 .scope module, "dut" "cpu_top" 3 11, 4 1 0, S_0x11f818790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "pc_value";
    .port_info 3 /OUTPUT 1 "parity_error";
v0x11f82d3f0_0 .net *"_ivl_1", 0 0, L_0x11f82fd50;  1 drivers
v0x11f82d4b0_0 .net *"_ivl_11", 15 0, L_0x11f8303c0;  1 drivers
v0x11f82d550_0 .net *"_ivl_2", 15 0, L_0x11f82fdf0;  1 drivers
L_0x120078130 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f82d5e0_0 .net/2u *"_ivl_6", 15 0, L_0x120078130;  1 drivers
v0x11f82d680_0 .net "alu_ctrl", 3 0, v0x11f82a330_0;  1 drivers
v0x11f82d7a0_0 .net "alu_operand_b", 31 0, L_0x11f830590;  1 drivers
v0x11f82d830_0 .net "alu_result", 31 0, v0x11f829e40_0;  1 drivers
v0x11f82d8e0_0 .net "alu_src_imm", 0 0, v0x11f82a400_0;  1 drivers
v0x11f82d990_0 .net "clk", 0 0, v0x11f82e740_0;  1 drivers
v0x11f82daa0_0 .net "imm16", 15 0, L_0x11f82edd0;  1 drivers
v0x11f82db30_0 .net "imm_ext", 31 0, L_0x11f82ffe0;  1 drivers
v0x11f82dbc0_0 .net "imm_high_merge", 31 0, L_0x11f830490;  1 drivers
v0x11f82dc60_0 .net "imm_low", 31 0, L_0x11f8302e0;  1 drivers
v0x11f82dd10_0 .net "instruction", 31 0, v0x11f82b540_0;  1 drivers
v0x11f82ddf0_0 .net "opcode", 3 0, L_0x11f82ead0;  1 drivers
v0x11f82ded0_0 .net "parity_error", 0 0, L_0x11f82fc60;  alias, 1 drivers
v0x11f82df60_0 .net "pc_value", 31 0, v0x11f82ba30_0;  alias, 1 drivers
v0x11f82e130_0 .net "rd", 3 0, L_0x11f82eb70;  1 drivers
v0x11f82e1c0_0 .net "reg_write", 0 0, v0x11f82a550_0;  1 drivers
v0x11f82e250_0 .net "rs1", 3 0, L_0x11f82ec90;  1 drivers
v0x11f82e320_0 .net "rs1_data", 31 0, L_0x11f82f0a0;  1 drivers
v0x11f82e3f0_0 .net "rs2", 3 0, L_0x11f82ed30;  1 drivers
v0x11f82e4c0_0 .net "rs2_data", 31 0, L_0x11f82f390;  1 drivers
v0x11f82e550_0 .net "rst", 0 0, v0x11f82ea00_0;  1 drivers
v0x11f82e620_0 .var "write_back_data", 31 0;
v0x11f82e6b0_0 .net "writeback_sel", 1 0, v0x11f82a5f0_0;  1 drivers
E_0x11f828500 .event anyedge, v0x11f82a5f0_0, v0x11f829e40_0, v0x11f82dc60_0, v0x11f82dbc0_0;
L_0x11f82fd50 .part L_0x11f82edd0, 15, 1;
LS_0x11f82fdf0_0_0 .concat [ 1 1 1 1], L_0x11f82fd50, L_0x11f82fd50, L_0x11f82fd50, L_0x11f82fd50;
LS_0x11f82fdf0_0_4 .concat [ 1 1 1 1], L_0x11f82fd50, L_0x11f82fd50, L_0x11f82fd50, L_0x11f82fd50;
LS_0x11f82fdf0_0_8 .concat [ 1 1 1 1], L_0x11f82fd50, L_0x11f82fd50, L_0x11f82fd50, L_0x11f82fd50;
LS_0x11f82fdf0_0_12 .concat [ 1 1 1 1], L_0x11f82fd50, L_0x11f82fd50, L_0x11f82fd50, L_0x11f82fd50;
L_0x11f82fdf0 .concat [ 4 4 4 4], LS_0x11f82fdf0_0_0, LS_0x11f82fdf0_0_4, LS_0x11f82fdf0_0_8, LS_0x11f82fdf0_0_12;
L_0x11f82ffe0 .concat [ 16 16 0 0], L_0x11f82edd0, L_0x11f82fdf0;
L_0x11f8302e0 .concat [ 16 16 0 0], L_0x11f82edd0, L_0x120078130;
L_0x11f8303c0 .part L_0x11f82f0a0, 0, 16;
L_0x11f830490 .concat [ 16 16 0 0], L_0x11f8303c0, L_0x11f82edd0;
L_0x11f830590 .functor MUXZ 32, L_0x11f82f390, L_0x11f82ffe0, v0x11f82a400_0, C4<>;
S_0x11f828560 .scope module, "alu_i" "alu" 4 75, 5 1 0, S_0x11f8282d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 32 "result";
v0x11f828820_0 .net/s *"_ivl_16", 15 0, L_0x11f830e10;  1 drivers
v0x11f8288e0_0 .net/s *"_ivl_18", 15 0, L_0x11f830f40;  1 drivers
v0x11f828990_0 .net/s *"_ivl_22", 15 0, L_0x11f831160;  1 drivers
v0x11f828a50_0 .net/s *"_ivl_24", 15 0, L_0x11f831200;  1 drivers
v0x11f828b00_0 .net/s *"_ivl_28", 15 0, L_0x11f831430;  1 drivers
v0x11f828bf0_0 .net/s *"_ivl_30", 15 0, L_0x11f831590;  1 drivers
v0x11f828ca0_0 .net/s *"_ivl_34", 15 0, L_0x11f8317e0;  1 drivers
v0x11f828d50_0 .net/s *"_ivl_36", 15 0, L_0x11f831880;  1 drivers
v0x11f828e00_0 .net/s *"_ivl_40", 31 0, L_0x11f831a60;  1 drivers
v0x11f828f10_0 .net/s *"_ivl_42", 31 0, L_0x11f831920;  1 drivers
v0x11f828fc0_0 .net/s *"_ivl_44", 31 0, L_0x11f831bf0;  1 drivers
v0x11f829070_0 .net/s *"_ivl_46", 31 0, L_0x11f831df0;  1 drivers
v0x11f829120_0 .net/s *"_ivl_48", 31 0, L_0x11f831e90;  1 drivers
v0x11f8291d0_0 .net/s *"_ivl_50", 31 0, L_0x11f832000;  1 drivers
v0x11f829280_0 .net "a", 31 0, L_0x11f82f0a0;  alias, 1 drivers
v0x11f829330_0 .net/s "a_lane0", 7 0, L_0x11f830770;  1 drivers
v0x11f8293e0_0 .net/s "a_lane1", 7 0, L_0x11f830810;  1 drivers
v0x11f829570_0 .net/s "a_lane2", 7 0, L_0x11f8308b0;  1 drivers
v0x11f829600_0 .net/s "a_lane3", 7 0, L_0x11f830a50;  1 drivers
v0x11f8296b0_0 .net "b", 31 0, L_0x11f830590;  alias, 1 drivers
v0x11f829760_0 .net/s "b_lane0", 7 0, L_0x11f830af0;  1 drivers
v0x11f829810_0 .net/s "b_lane1", 7 0, L_0x11f830b90;  1 drivers
v0x11f8298c0_0 .net/s "b_lane2", 7 0, L_0x11f830cb0;  1 drivers
v0x11f829970_0 .net/s "b_lane3", 7 0, L_0x11f830d50;  1 drivers
v0x11f829a20_0 .net/s "mac4_result", 31 0, L_0x11f8320a0;  1 drivers
v0x11f829ad0_0 .net "opcode", 3 0, v0x11f82a330_0;  alias, 1 drivers
v0x11f829b80_0 .net/s "prod0", 15 0, L_0x11f830fe0;  1 drivers
v0x11f829c30_0 .net/s "prod1", 15 0, L_0x11f831350;  1 drivers
v0x11f829ce0_0 .net/s "prod2", 15 0, L_0x11f831630;  1 drivers
v0x11f829d90_0 .net/s "prod3", 15 0, L_0x11f8319c0;  1 drivers
v0x11f829e40_0 .var "result", 31 0;
E_0x11f8287b0 .event anyedge, v0x11f829ad0_0, v0x11f829280_0, v0x11f8296b0_0, v0x11f829a20_0;
L_0x11f830770 .part L_0x11f82f0a0, 0, 8;
L_0x11f830810 .part L_0x11f82f0a0, 8, 8;
L_0x11f8308b0 .part L_0x11f82f0a0, 16, 8;
L_0x11f830a50 .part L_0x11f82f0a0, 24, 8;
L_0x11f830af0 .part L_0x11f830590, 0, 8;
L_0x11f830b90 .part L_0x11f830590, 8, 8;
L_0x11f830cb0 .part L_0x11f830590, 16, 8;
L_0x11f830d50 .part L_0x11f830590, 24, 8;
L_0x11f830e10 .extend/s 16, L_0x11f830770;
L_0x11f830f40 .extend/s 16, L_0x11f830af0;
L_0x11f830fe0 .arith/mult 16, L_0x11f830e10, L_0x11f830f40;
L_0x11f831160 .extend/s 16, L_0x11f830810;
L_0x11f831200 .extend/s 16, L_0x11f830b90;
L_0x11f831350 .arith/mult 16, L_0x11f831160, L_0x11f831200;
L_0x11f831430 .extend/s 16, L_0x11f8308b0;
L_0x11f831590 .extend/s 16, L_0x11f830cb0;
L_0x11f831630 .arith/mult 16, L_0x11f831430, L_0x11f831590;
L_0x11f8317e0 .extend/s 16, L_0x11f830a50;
L_0x11f831880 .extend/s 16, L_0x11f830d50;
L_0x11f8319c0 .arith/mult 16, L_0x11f8317e0, L_0x11f831880;
L_0x11f831a60 .extend/s 32, L_0x11f830fe0;
L_0x11f831920 .extend/s 32, L_0x11f831350;
L_0x11f831bf0 .arith/sum 32, L_0x11f831a60, L_0x11f831920;
L_0x11f831df0 .extend/s 32, L_0x11f831630;
L_0x11f831e90 .arith/sum 32, L_0x11f831bf0, L_0x11f831df0;
L_0x11f832000 .extend/s 32, L_0x11f8319c0;
L_0x11f8320a0 .arith/sum 32, L_0x11f831e90, L_0x11f832000;
S_0x11f829f50 .scope module, "ctrl_i" "control_unit" 4 48, 6 1 0, S_0x11f8282d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "alu_src_imm";
    .port_info 3 /OUTPUT 4 "alu_op";
    .port_info 4 /OUTPUT 2 "writeback_sel";
P_0x11f82a0c0 .param/l "WB_ALU" 1 6 8, C4<00>;
P_0x11f82a100 .param/l "WB_IMM_HIGH" 1 6 10, C4<10>;
P_0x11f82a140 .param/l "WB_IMM_LOW" 1 6 9, C4<01>;
v0x11f82a330_0 .var "alu_op", 3 0;
v0x11f82a400_0 .var "alu_src_imm", 0 0;
v0x11f82a490_0 .net "opcode", 3 0, L_0x11f82ead0;  alias, 1 drivers
v0x11f82a550_0 .var "reg_write", 0 0;
v0x11f82a5f0_0 .var "writeback_sel", 1 0;
E_0x11f82a2f0 .event anyedge, v0x11f82a490_0;
S_0x11f82a760 .scope module, "decoder_i" "decoder" 4 39, 7 1 0, S_0x11f8282d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 4 "rd";
    .port_info 3 /OUTPUT 4 "rs1";
    .port_info 4 /OUTPUT 4 "rs2";
    .port_info 5 /OUTPUT 16 "imm16";
v0x11f82a9b0_0 .net "imm16", 15 0, L_0x11f82edd0;  alias, 1 drivers
v0x11f82aa60_0 .net "instruction", 31 0, v0x11f82b540_0;  alias, 1 drivers
v0x11f82ab10_0 .net "opcode", 3 0, L_0x11f82ead0;  alias, 1 drivers
v0x11f82abe0_0 .net "rd", 3 0, L_0x11f82eb70;  alias, 1 drivers
v0x11f82ac80_0 .net "rs1", 3 0, L_0x11f82ec90;  alias, 1 drivers
v0x11f82ad70_0 .net "rs2", 3 0, L_0x11f82ed30;  alias, 1 drivers
L_0x11f82ead0 .part v0x11f82b540_0, 28, 4;
L_0x11f82eb70 .part v0x11f82b540_0, 24, 4;
L_0x11f82ec90 .part v0x11f82b540_0, 20, 4;
L_0x11f82ed30 .part v0x11f82b540_0, 16, 4;
L_0x11f82edd0 .part v0x11f82b540_0, 0, 16;
S_0x11f82aeb0 .scope module, "imem_i" "instruction_memory" 4 34, 8 1 0, S_0x11f8282d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x11f82b070 .param/l "OP_ADD" 1 8 5, C4<0000>;
P_0x11f82b0b0 .param/l "OP_AND" 1 8 7, C4<0010>;
P_0x11f82b0f0 .param/l "OP_LOADHI" 1 8 11, C4<0110>;
P_0x11f82b130 .param/l "OP_LOADI" 1 8 10, C4<0101>;
P_0x11f82b170 .param/l "OP_MAC4" 1 8 12, C4<1000>;
P_0x11f82b1b0 .param/l "OP_OR" 1 8 8, C4<0011>;
P_0x11f82b1f0 .param/l "OP_SUB" 1 8 6, C4<0001>;
P_0x11f82b230 .param/l "OP_XOR" 1 8 9, C4<0100>;
v0x11f82b540_0 .var "instruction", 31 0;
v0x11f82b610_0 .net "pc", 31 0, v0x11f82ba30_0;  alias, 1 drivers
E_0x11f82b4e0 .event anyedge, v0x11f82b610_0;
S_0x11f82b6e0 .scope module, "pc_i" "pc" 4 28, 9 1 0, S_0x11f8282d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "pc_out";
v0x11f82b980_0 .net "clk", 0 0, v0x11f82e740_0;  alias, 1 drivers
v0x11f82ba30_0 .var "pc_out", 31 0;
v0x11f82baf0_0 .net "rst", 0 0, v0x11f82ea00_0;  alias, 1 drivers
E_0x11f82b930 .event posedge, v0x11f82b980_0;
S_0x11f82bbe0 .scope module, "regfile_i" "regfile" 4 56, 10 1 0, S_0x11f8282d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 4 "rs1";
    .port_info 4 /INPUT 4 "rs2";
    .port_info 5 /INPUT 4 "rd";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
    .port_info 9 /OUTPUT 1 "parity_error";
L_0x11f82f0a0 .functor BUFZ 32, L_0x11f82eea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11f82f390 .functor BUFZ 32, L_0x11f82f150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11f82f790 .functor XOR 1, L_0x11f82f480, L_0x11f82f670, C4<0>, C4<0>;
L_0x11f82fb30 .functor XOR 1, L_0x11f82f8a0, L_0x11f82fa90, C4<0>, C4<0>;
L_0x11f82fc60 .functor OR 1, L_0x11f82f790, L_0x11f82fb30, C4<0>, C4<0>;
v0x11f82bee0_0 .net *"_ivl_0", 31 0, L_0x11f82eea0;  1 drivers
v0x11f82bfa0_0 .net *"_ivl_10", 5 0, L_0x11f82f210;  1 drivers
L_0x120078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f82c040_0 .net *"_ivl_13", 1 0, L_0x120078058;  1 drivers
v0x11f82c0f0_0 .net *"_ivl_16", 0 0, L_0x11f82f480;  1 drivers
v0x11f82c1a0_0 .net *"_ivl_18", 5 0, L_0x11f82f550;  1 drivers
v0x11f82c290_0 .net *"_ivl_2", 5 0, L_0x11f82ef40;  1 drivers
L_0x1200780a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f82c340_0 .net *"_ivl_21", 1 0, L_0x1200780a0;  1 drivers
v0x11f82c3f0_0 .net *"_ivl_23", 0 0, L_0x11f82f670;  1 drivers
v0x11f82c490_0 .net *"_ivl_26", 0 0, L_0x11f82f8a0;  1 drivers
v0x11f82c5a0_0 .net *"_ivl_28", 5 0, L_0x11f82f940;  1 drivers
L_0x1200780e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f82c650_0 .net *"_ivl_31", 1 0, L_0x1200780e8;  1 drivers
v0x11f82c700_0 .net *"_ivl_33", 0 0, L_0x11f82fa90;  1 drivers
L_0x120078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f82c7a0_0 .net *"_ivl_5", 1 0, L_0x120078010;  1 drivers
v0x11f82c850_0 .net *"_ivl_8", 31 0, L_0x11f82f150;  1 drivers
v0x11f82c900_0 .net "clk", 0 0, v0x11f82e740_0;  alias, 1 drivers
v0x11f82c9b0_0 .var/i "i", 31 0;
v0x11f82ca40 .array "parity_bits", 15 0, 0 0;
v0x11f82cbd0_0 .net "parity_error", 0 0, L_0x11f82fc60;  alias, 1 drivers
v0x11f82cc60_0 .net "rd", 3 0, L_0x11f82eb70;  alias, 1 drivers
v0x11f82cd10_0 .net "rd1", 31 0, L_0x11f82f0a0;  alias, 1 drivers
v0x11f82cda0_0 .net "rd2", 31 0, L_0x11f82f390;  alias, 1 drivers
v0x11f82ce30 .array "regs", 15 0, 31 0;
v0x11f82cec0_0 .net "rs1", 3 0, L_0x11f82ec90;  alias, 1 drivers
v0x11f82cf50_0 .net "rs1_parity_mismatch", 0 0, L_0x11f82f790;  1 drivers
v0x11f82cfe0_0 .net "rs2", 3 0, L_0x11f82ed30;  alias, 1 drivers
v0x11f82d090_0 .net "rs2_parity_mismatch", 0 0, L_0x11f82fb30;  1 drivers
v0x11f82d120_0 .net "rst", 0 0, v0x11f82ea00_0;  alias, 1 drivers
v0x11f82d1d0_0 .net "wd", 31 0, v0x11f82e620_0;  1 drivers
v0x11f82d260_0 .net "we", 0 0, v0x11f82a550_0;  alias, 1 drivers
L_0x11f82eea0 .array/port v0x11f82ce30, L_0x11f82ef40;
L_0x11f82ef40 .concat [ 4 2 0 0], L_0x11f82ec90, L_0x120078010;
L_0x11f82f150 .array/port v0x11f82ce30, L_0x11f82f210;
L_0x11f82f210 .concat [ 4 2 0 0], L_0x11f82ed30, L_0x120078058;
L_0x11f82f480 .array/port v0x11f82ca40, L_0x11f82f550;
L_0x11f82f550 .concat [ 4 2 0 0], L_0x11f82ec90, L_0x1200780a0;
L_0x11f82f670 .reduce/xor L_0x11f82f0a0;
L_0x11f82f8a0 .array/port v0x11f82ca40, L_0x11f82f940;
L_0x11f82f940 .concat [ 4 2 0 0], L_0x11f82ed30, L_0x1200780e8;
L_0x11f82fa90 .reduce/xor L_0x11f82f390;
    .scope S_0x11f82b6e0;
T_1 ;
    %wait E_0x11f82b930;
    %load/vec4 v0x11f82baf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11f82ba30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x11f82ba30_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x11f82ba30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11f82aeb0;
T_2 ;
    %wait E_0x11f82b4e0;
    %load/vec4 v0x11f82b610_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f82b540_0, 0, 32;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 1358955009, 0, 32;
    %store/vec4 v0x11f82b540_0, 0, 32;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 1628439555, 0, 32;
    %store/vec4 v0x11f82b540_0, 0, 32;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 1375733253, 0, 32;
    %store/vec4 v0x11f82b540_0, 0, 32;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 1646266375, 0, 32;
    %store/vec4 v0x11f82b540_0, 0, 32;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 2198994944, 0, 32;
    %store/vec4 v0x11f82b540_0, 0, 32;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 70254592, 0, 32;
    %store/vec4 v0x11f82b540_0, 0, 32;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 1158807552, 0, 32;
    %store/vec4 v0x11f82b540_0, 0, 32;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x11f829f50;
T_3 ;
    %wait E_0x11f82a2f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f82a550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f82a400_0, 0, 1;
    %load/vec4 v0x11f82a490_0;
    %store/vec4 v0x11f82a330_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11f82a5f0_0, 0, 2;
    %load/vec4 v0x11f82a490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f82a550_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11f82a5f0_0, 0, 2;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f82a550_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11f82a5f0_0, 0, 2;
    %jmp T_3.9;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f82a550_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11f82a5f0_0, 0, 2;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f82a550_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11f82a5f0_0, 0, 2;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f82a550_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11f82a5f0_0, 0, 2;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f82a550_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11f82a5f0_0, 0, 2;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f82a550_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11f82a5f0_0, 0, 2;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f82a550_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11f82a5f0_0, 0, 2;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f82a550_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x11f82a5f0_0, 0, 2;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x11f82bbe0;
T_4 ;
    %wait E_0x11f82b930;
    %load/vec4 v0x11f82d120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f82c9b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x11f82c9b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x11f82c9b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f82ce30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x11f82c9b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f82ca40, 0, 4;
    %load/vec4 v0x11f82c9b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11f82c9b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x11f82d260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x11f82d1d0_0;
    %load/vec4 v0x11f82cc60_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f82ce30, 0, 4;
    %load/vec4 v0x11f82d1d0_0;
    %xor/r;
    %load/vec4 v0x11f82cc60_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f82ca40, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x11f828560;
T_5 ;
    %wait E_0x11f8287b0;
    %load/vec4 v0x11f829ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f829e40_0, 0, 32;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x11f829280_0;
    %load/vec4 v0x11f8296b0_0;
    %add;
    %store/vec4 v0x11f829e40_0, 0, 32;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x11f829280_0;
    %load/vec4 v0x11f8296b0_0;
    %sub;
    %store/vec4 v0x11f829e40_0, 0, 32;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x11f829280_0;
    %load/vec4 v0x11f8296b0_0;
    %and;
    %store/vec4 v0x11f829e40_0, 0, 32;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x11f829280_0;
    %load/vec4 v0x11f8296b0_0;
    %or;
    %store/vec4 v0x11f829e40_0, 0, 32;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x11f829280_0;
    %load/vec4 v0x11f8296b0_0;
    %xor;
    %store/vec4 v0x11f829e40_0, 0, 32;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x11f829a20_0;
    %store/vec4 v0x11f829e40_0, 0, 32;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x11f8282d0;
T_6 ;
    %wait E_0x11f828500;
    %load/vec4 v0x11f82e6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %load/vec4 v0x11f82d830_0;
    %store/vec4 v0x11f82e620_0, 0, 32;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x11f82d830_0;
    %store/vec4 v0x11f82e620_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x11f82dc60_0;
    %store/vec4 v0x11f82e620_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x11f82dbc0_0;
    %store/vec4 v0x11f82e620_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x11f818790;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f82e740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f82ea00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f82e7e0_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x11f818790;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x11f82e740_0;
    %inv;
    %store/vec4 v0x11f82e740_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x11f818790;
T_9 ;
    %vpi_call/w 3 22 "$display", "Starting tinyml_risc_cpu simulation" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f82ea00_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x11f818790;
T_10 ;
    %wait E_0x11f82b930;
    %load/vec4 v0x11f82ea00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11f82e7e0_0, 0;
    %vpi_call/w 3 46 "$display", "[RESET] PC=%0d", v0x11f82e970_0 {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x11f82e7e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x11f82e7e0_0, 0;
    %vpi_call/w 3 49 "$display", "---- Cycle %0d ----", v0x11f82e7e0_0 {0 0 0};
    %vpi_call/w 3 50 "$display", "PC=%0d (0x%08h) INSTR=0x%08h OPCODE=0x%1h", v0x11f82e970_0, v0x11f82e970_0, v0x11f82dd10_0, v0x11f82ddf0_0 {0 0 0};
    %load/vec4 v0x11f82d830_0;
    %vpi_call/w 3 51 "$display", "ALU=%0d (0x%08h) PARITY_ERR=%b", S<0,vec4,s32>, v0x11f82d830_0, v0x11f82e880_0 {1 0 0};
    %alloc S_0x11f818900;
    %fork TD_cpu_tb.display_registers, S_0x11f818900;
    %join;
    %free S_0x11f818900;
    %load/vec4 v0x11f82ddf0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x11f82d830_0;
    %vpi_call/w 3 55 "$display", "   -> MAC4 executing: result=%0d (0x%08h)", S<0,vec4,s32>, v0x11f82d830_0 {1 0 0};
T_10.2 ;
    %load/vec4 v0x11f82e970_0;
    %cmpi/u 32, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.4, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f82ce30, 4;
    %vpi_call/w 3 59 "$display", "Program complete. Final MAC4 result stored in R3=%0d (0x%08h)", S<0,vec4,s32>, &A<v0x11f82ce30, 3> {1 0 0};
    %vpi_call/w 3 60 "$finish" {0 0 0};
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x11f818790;
T_11 ;
    %delay 500000, 0;
    %vpi_call/w 3 67 "$display", "Timeout - terminating simulation" {0 0 0};
    %vpi_call/w 3 68 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/cpu_tb.v";
    "rtl/cpu_top.v";
    "rtl/alu.v";
    "rtl/control_unit.v";
    "rtl/decoder.v";
    "rtl/instruction_memory.v";
    "rtl/pc.v";
    "rtl/regfile.v";
