
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000665                       # Number of seconds simulated
sim_ticks                                   665329500                       # Number of ticks simulated
final_tick                               2255105228500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               38433802                       # Simulator instruction rate (inst/s)
host_op_rate                                 38433695                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              260972801                       # Simulator tick rate (ticks/s)
host_mem_usage                                 736368                       # Number of bytes of host memory used
host_seconds                                     2.55                       # Real time elapsed on the host
sim_insts                                    97983428                       # Number of instructions simulated
sim_ops                                      97983428                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       112000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       229056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             341056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       112000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        112000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       155456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          155456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         3579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2429                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2429                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    168337643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    344274529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             512612172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    168337643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        168337643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       233652649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            233652649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       233652649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    168337643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    344274529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            746264821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5329                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2429                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5329                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2429                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 339264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  153856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  341056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               155456                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               89                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     664913000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5329                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2429                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.570034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.105240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.688083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          923     45.05%     45.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          521     25.43%     70.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          196      9.57%     80.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          101      4.93%     84.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           71      3.47%     88.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      1.76%     90.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      1.42%     91.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      1.42%     93.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          143      6.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2049                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.186560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.797079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              7      4.86%      4.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            44     30.56%     35.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            27     18.75%     54.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            20     13.89%     68.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            15     10.42%     78.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            11      7.64%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             8      5.56%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      2.08%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.69%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.69%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.69%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      1.39%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      1.39%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.69%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           144                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.694444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.655338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.184266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              102     70.83%     70.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.78%     73.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24     16.67%     90.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      6.25%     96.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      2.78%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           144                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     70977500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               170371250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26505000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13389.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32139.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       509.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       231.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    512.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    233.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4066                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1587                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.34                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      85706.75                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7688520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4195125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19757400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9545040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            373788900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             69369750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              527572335                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            796.827227                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    114135500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     526876500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7801920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4257000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21567000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6032880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            397998225                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             48133500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              529018125                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            799.010899                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     78510750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     562337250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                600625500     90.35%     90.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1459500      0.22%     90.57% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                62722000      9.43%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            664807000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          432849000     65.11%     65.11% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            231951000     34.89%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18308                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199196                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18308                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.880271                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    25.913409                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   486.086591                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.050612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.949388                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          338                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1180092                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1180092                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       132764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          132764                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58986                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58986                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2244                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2244                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       191750                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           191750                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       191750                       # number of overall hits
system.cpu.dcache.overall_hits::total          191750                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26434                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67245                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67245                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          395                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          395                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        93679                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93679                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        93679                       # number of overall misses
system.cpu.dcache.overall_misses::total         93679                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    682138497                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    682138497                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1818721987                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1818721987                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      6931000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6931000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   2500860484                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2500860484                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   2500860484                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2500860484                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       159198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285429                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285429                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285429                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285429                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.166045                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.166045                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.532714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.532714                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.149678                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.149678                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.328204                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.328204                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.328204                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.328204                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25805.345275                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25805.345275                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 27046.203985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27046.203985                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 17546.835443                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17546.835443                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26696.062981                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26696.062981                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26696.062981                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26696.062981                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        72969                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4579                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.935575                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13045                       # number of writebacks
system.cpu.dcache.writebacks::total             13045                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17435                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17435                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58157                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58157                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          172                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        75592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        75592                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75592                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8999                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8999                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9088                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9088                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18087                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18087                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18087                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18087                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    220318503                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    220318503                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    249112061                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    249112061                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4049000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4049000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    469430564                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    469430564                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    469430564                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    469430564                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056527                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056527                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.071995                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.071995                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084502                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084502                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063368                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063368                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063368                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063368                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24482.553950                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24482.553950                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 27411.098261                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27411.098261                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 18156.950673                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18156.950673                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 25954.031293                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25954.031293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 25954.031293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25954.031293                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10388                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.870885                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              362722                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10388                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.917405                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    22.795485                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   489.075400                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.044522                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.955225                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            333187                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           333187                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       149451                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          149451                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       149451                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           149451                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       149451                       # number of overall hits
system.cpu.icache.overall_hits::total          149451                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        11948                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11948                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        11948                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11948                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        11948                       # number of overall misses
system.cpu.icache.overall_misses::total         11948                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    304441212                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    304441212                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    304441212                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    304441212                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    304441212                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    304441212                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161399                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161399                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161399                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161399                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161399                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161399                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.074028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074028                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.074028                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074028                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.074028                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074028                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 25480.516572                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25480.516572                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 25480.516572                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25480.516572                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 25480.516572                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25480.516572                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1768                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                69                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.623188                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1559                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1559                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1559                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1559                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1559                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1559                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10389                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10389                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10389                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10389                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10389                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    242783521                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    242783521                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    242783521                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    242783521                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    242783521                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    242783521                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.064368                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.064368                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.064368                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.064368                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.064368                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.064368                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 23369.286842                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23369.286842                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 23369.286842                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23369.286842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 23369.286842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23369.286842                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      5357                       # number of replacements
system.l2.tags.tagsinuse                 16197.598957                       # Cycle average of tags in use
system.l2.tags.total_refs                       24731                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5357                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.616576                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7948.740661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       3025.883585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3289.876059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1186.317827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   746.780826                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.485153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.184685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.200798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.072407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.045580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988623                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16037                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          373                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3634                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3899                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          996                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978821                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    682247                       # Number of tag accesses
system.l2.tags.data_accesses                   682247                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         8635                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7593                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16228                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13045                       # number of Writeback hits
system.l2.Writeback_hits::total                 13045                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         7136                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7136                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          8635                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         14729                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23364                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         8635                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        14729                       # number of overall hits
system.l2.overall_hits::total                   23364                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1750                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1627                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3377                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1953                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1953                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1750                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3580                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5330                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1750                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3580                       # number of overall misses
system.l2.overall_misses::total                  5330                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    141476500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    133926250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       275402750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    163188750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     163188750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    141476500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    297115000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        438591500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    141476500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    297115000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       438591500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10385                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9220                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19605                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13045                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13045                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9089                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10385                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18309                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28694                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10385                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18309                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28694                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.168512                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.176464                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.172252                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.214875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.214875                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.168512                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.195532                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.185753                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.168512                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.195532                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.185753                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 80843.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 82314.843270                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81552.487415                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 83557.987711                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83557.987711                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 80843.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 82993.016760                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82287.335835                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 80843.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 82993.016760                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82287.335835                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2429                       # number of writebacks
system.l2.writebacks::total                      2429                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1750                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1627                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3377                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1953                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1953                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1750                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5330                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1750                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5330                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    119561000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    113684250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    233245250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    139003750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    139003750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    119561000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    252688000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    372249000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    119561000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    252688000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    372249000                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       214500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.168512                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.176464                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.172252                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.214875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.214875                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.168512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.195532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.185753                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.168512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.195532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.185753                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68320.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 69873.540258                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69068.774060                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 71174.475166                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71174.475166                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68320.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70583.240223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69840.337711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68320.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70583.240223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69840.337711                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       214500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       214500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                3377                       # Transaction distribution
system.membus.trans_dist::ReadResp               3376                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              2429                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1953                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1953                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       496512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       496520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  496520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7760                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    7760    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7760                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            19077500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           28250500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          232057                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       191997                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11012                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       170740                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           81568                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     47.773222                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14033                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          432                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               181490                       # DTB read hits
system.switch_cpus.dtb.read_misses               3099                       # DTB read misses
system.switch_cpus.dtb.read_acv                    20                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            59849                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136158                       # DTB write hits
system.switch_cpus.dtb.write_misses              1213                       # DTB write misses
system.switch_cpus.dtb.write_acv                   55                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25193                       # DTB write accesses
system.switch_cpus.dtb.data_hits               317648                       # DTB hits
system.switch_cpus.dtb.data_misses               4312                       # DTB misses
system.switch_cpus.dtb.data_acv                    75                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85042                       # DTB accesses
system.switch_cpus.itb.fetch_hits               58115                       # ITB hits
system.switch_cpus.itb.fetch_misses              1293                       # ITB misses
system.switch_cpus.itb.fetch_acv                   18                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59408                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1330659                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       355083                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1247687                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              232057                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        95601                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                767539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31682                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                  8                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          540                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        51666                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          134                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161400                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          6952                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1190811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.047762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.395162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           958340     80.48%     80.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14545      1.22%     81.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28347      2.38%     84.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17651      1.48%     85.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            44135      3.71%     89.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10226      0.86%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18246      1.53%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8219      0.69%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91102      7.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1190811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.174393                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.937646                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           277596                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        714143                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152075                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         32486                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14510                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11020                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1373                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1067792                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4340                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14510                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           295294                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          196009                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       342853                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            165992                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        176152                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1014245                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1154                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          25319                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          11382                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         106394                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       678495                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1300884                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1297639                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2828                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493768                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           184719                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31757                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3593                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            217692                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       190357                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       146483                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34966                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21588                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             926536                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        26882                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            869790                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1527                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       226275                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       132168                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18144                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1190811                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.730418                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.418576                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       836487     70.25%     70.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       138796     11.66%     81.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71682      6.02%     87.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        58021      4.87%     92.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        43988      3.69%     96.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        22053      1.85%     98.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13227      1.11%     99.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4468      0.38%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2089      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1190811                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1296      4.58%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15493     54.77%     59.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11500     40.65%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        514430     59.14%     59.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          761      0.09%     59.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1247      0.14%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       193937     22.30%     81.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139394     16.03%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         869790                       # Type of FU issued
system.switch_cpus.iq.rate                   0.653654                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               28289                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.032524                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2951454                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1176080                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       825042                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8752                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4540                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4144                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         893049                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4570                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7329                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        52004                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          951                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        17689                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16628                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14510                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          102069                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         57424                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       973211                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4487                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        190357                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       146483                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21522                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1172                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         55974                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          951                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3723                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10007                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13730                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        856980                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        185765                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12809                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19793                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               323558                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           116824                       # Number of branches executed
system.switch_cpus.iew.exec_stores             137793                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.644027                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 836698                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                829186                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            402705                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            541710                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.623139                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.743396                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       221567                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12462                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1152423                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.643699                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.629673                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       882710     76.60%     76.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       125999     10.93%     87.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49629      4.31%     91.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19739      1.71%     93.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        23114      2.01%     95.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7696      0.67%     96.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         7864      0.68%     96.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6157      0.53%     97.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29515      2.56%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1152423                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741813                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741813                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267147                       # Number of memory references committed
system.switch_cpus.commit.loads                138353                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98728                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712590                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433498     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142541     19.22%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129140     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741813                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29515                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2069075                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1965563                       # The number of ROB writes
system.switch_cpus.timesIdled                    4976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  139848                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727138                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727138                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.829995                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.829995                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.546450                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.546450                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1140093                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          572297                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2720                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2486                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25441                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19609                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19608                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13045                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9089                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9089                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       664640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2006600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2671240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               4                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41745                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41745    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41745                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33918000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15919725                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          28024497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  2.198985                       # Number of seconds simulated
sim_ticks                                2198984618500                       # Number of ticks simulated
final_tick                               4454682689000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 403011                       # Simulator instruction rate (inst/s)
host_op_rate                                   403011                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              173861331                       # Simulator tick rate (ticks/s)
host_mem_usage                                 764016                       # Number of bytes of host memory used
host_seconds                                 12647.92                       # Real time elapsed on the host
sim_insts                                  5097256294                       # Number of instructions simulated
sim_ops                                    5097256294                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      4921472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    852907840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          857829312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      4921472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4921472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    590898304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       590898304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        76898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     13326685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13403583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       9232786                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            9232786                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      2238066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    387864396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             390102461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      2238066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2238066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       268714160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            268714160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       268714160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      2238066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    387864396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            658816621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    13403583                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    9607890                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13403583                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  9607890                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              857710720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  118592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               598484160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               857829312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            614904960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1853                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                256570                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          513                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            842951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            846857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            850095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            852736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            849168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            854581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            853137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            828960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            817906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            814768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           818041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           829158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           829880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           839935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           837067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           836490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            582449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            587585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            582209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            586264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            582224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            583088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            583686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            586612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            584592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            583208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           582108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           588261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           584629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           587351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           584068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           582981                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1297                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2198986806500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13403583                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              9607890                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7843792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2832309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1653070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1071763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 126386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 136136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 307481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 407368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 496117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 542847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 545274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 547371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 550553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 551919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 559577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 631779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 581270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 593680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 698758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 580712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 575422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 551194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  18076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  17711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  19539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  22500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  23383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  20797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  18948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  17191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  16962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4328                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5494733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.016122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.761223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.142240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2496437     45.43%     45.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1345756     24.49%     69.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       435513      7.93%     77.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       201558      3.67%     81.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       158034      2.88%     84.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        91681      1.67%     86.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       110500      2.01%     88.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       122546      2.23%     90.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       532708      9.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5494733                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       547891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.460575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    152.735518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       547888    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::106496-110591            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        547891                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       547891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.067838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.629918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     12.647333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        546555     99.76%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            68      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            42      0.01%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            49      0.01%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            56      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           61      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           80      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           99      0.02%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159          152      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175          127      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           66      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           51      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223           29      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239           12      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255           12      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271           11      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287           11      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303           26      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319           23      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           69      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351           39      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367           24      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           62      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399           10      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            8      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            7      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            5      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            8      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495           16      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511           15      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543           20      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559           19      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-591            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::592-607            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-623            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::624-639            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-655            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703           10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::720-735            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        547891                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 282067059934                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            533349497434                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                67008650000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21047.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39797.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       390.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       272.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    390.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    279.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 10506559                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 6751751                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.20                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      95560.45                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              20923010640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11416325250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             52905910200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            30304393920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         143708884800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1130481530955                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         328492815750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1718232871515                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            780.930174                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 537979973526                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   73428940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1587573931224                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              20643154560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11263626000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             51699843000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            30318150960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         143708884800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1112306269275                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         344436053250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1714375981845                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            779.177218                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 564708557416                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   73428940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1560848448084                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1287                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    5867527                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                   102716     42.82%     42.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     394      0.16%     42.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2252      0.94%     43.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  134530     56.08%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               239892                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    102702     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      394      0.19%     49.55% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2252      1.08%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   102702     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                208050                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2176937138000     99.00%     99.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               192158000      0.01%     99.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               960493000      0.04%     99.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             20894735000      0.95%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2198984524000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999864                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.763413                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.867265                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.03%      0.03% # number of syscalls executed
system.cpu.kern.syscall::3                       2476     76.11%     76.15% # number of syscalls executed
system.cpu.kern.syscall::4                         14      0.43%     76.58% # number of syscalls executed
system.cpu.kern.syscall::6                         59      1.81%     78.39% # number of syscalls executed
system.cpu.kern.syscall::15                         1      0.03%     78.42% # number of syscalls executed
system.cpu.kern.syscall::17                       394     12.11%     90.53% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.03%     90.56% # number of syscalls executed
system.cpu.kern.syscall::20                         2      0.06%     90.62% # number of syscalls executed
system.cpu.kern.syscall::23                         1      0.03%     90.65% # number of syscalls executed
system.cpu.kern.syscall::24                         3      0.09%     90.75% # number of syscalls executed
system.cpu.kern.syscall::33                         2      0.06%     90.81% # number of syscalls executed
system.cpu.kern.syscall::45                       117      3.60%     94.41% # number of syscalls executed
system.cpu.kern.syscall::47                         3      0.09%     94.50% # number of syscalls executed
system.cpu.kern.syscall::48                         5      0.15%     94.65% # number of syscalls executed
system.cpu.kern.syscall::54                         2      0.06%     94.71% # number of syscalls executed
system.cpu.kern.syscall::58                         1      0.03%     94.74% # number of syscalls executed
system.cpu.kern.syscall::59                         3      0.09%     94.84% # number of syscalls executed
system.cpu.kern.syscall::60                         3      0.09%     94.93% # number of syscalls executed
system.cpu.kern.syscall::71                       114      3.50%     98.43% # number of syscalls executed
system.cpu.kern.syscall::73                         8      0.25%     98.68% # number of syscalls executed
system.cpu.kern.syscall::74                        36      1.11%     99.78% # number of syscalls executed
system.cpu.kern.syscall::87                         1      0.03%     99.82% # number of syscalls executed
system.cpu.kern.syscall::132                        1      0.03%     99.85% # number of syscalls executed
system.cpu.kern.syscall::136                        2      0.06%     99.91% # number of syscalls executed
system.cpu.kern.syscall::144                        1      0.03%     99.94% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.03%     99.97% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.03%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                   3253                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   869      0.02%      0.02% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.00%      0.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                198981      4.25%      4.27% # number of callpals executed
system.cpu.kern.callpal::rdps                    6500      0.14%      4.41% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.00%      4.41% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.00%      4.41% # number of callpals executed
system.cpu.kern.callpal::rti                    38265      0.82%      5.23% # number of callpals executed
system.cpu.kern.callpal::callsys                 3415      0.07%      5.30% # number of callpals executed
system.cpu.kern.callpal::imb                       63      0.00%      5.30% # number of callpals executed
system.cpu.kern.callpal::rdunique             4432674     94.70%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                4680798                       # number of callpals executed
system.cpu.kern.mode_switch::kernel             38848                       # number of protection mode switches
system.cpu.kern.mode_switch::user               37734                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                 286                       # number of protection mode switches
system.cpu.kern.mode_good::kernel               37835                      
system.cpu.kern.mode_good::user                 37734                      
system.cpu.kern.mode_good::idle                   101                      
system.cpu.kern.mode_switch_good::kernel     0.973924                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.353147                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.984415                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       174027165000      7.91%      7.91% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         1961630991500     89.21%     97.12% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          63326367500      2.88%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      869                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          18644494                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1721437220                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18645006                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.326987                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          263                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        7265078734                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       7265078734                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data   1163218120                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1163218120                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    524361943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      524361943                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data     17165922                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     17165922                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data     16675750                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     16675750                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1687580063                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1687580063                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1687580063                       # number of overall hits
system.cpu.dcache.overall_hits::total      1687580063                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     42189347                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      42189347                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     47912598                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     47912598                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        84869                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        84869                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data           11                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     90101945                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       90101945                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     90101945                       # number of overall misses
system.cpu.dcache.overall_misses::total      90101945                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 2686763897456                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2686763897456                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 3693304421329                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3693304421329                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data   1252710497                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1252710497                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       163501                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       163501                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 6380068318785                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 6380068318785                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 6380068318785                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 6380068318785                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data   1205407467                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1205407467                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    572274541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    572274541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data     17250791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     17250791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data     16675761                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     16675761                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1777682008                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1777682008                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1777682008                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1777682008                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.035000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035000                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.083723                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.083723                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.004920                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004920                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000001                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000001                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.050685                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050685                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.050685                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050685                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 63683.467238                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63683.467238                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 77084.202809                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77084.202809                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 14760.519118                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14760.519118                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 14863.727273                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 14863.727273                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 70809.440560                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70809.440560                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 70809.440560                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70809.440560                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    203470641                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      4851149                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2805103                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           38142                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.535889                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   127.186540                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     12031423                       # number of writebacks
system.cpu.dcache.writebacks::total          12031423                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     30298803                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     30298803                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     41215355                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     41215355                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data        27946                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total        27946                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     71514158                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     71514158                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     71514158                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     71514158                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     11890544                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11890544                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      6697243                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      6697243                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        56923                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        56923                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data           11                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     18587787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     18587787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     18587787                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     18587787                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         5045                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         5045                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         9215                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9215                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data        14260                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        14260                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 696543427883                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 696543427883                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 581923727262                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 581923727262                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    795140753                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    795140753                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       146999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       146999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1278467155145                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1278467155145                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1278467155145                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1278467155145                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    898665000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    898665000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   1669375000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   1669375000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   2568040000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   2568040000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.009864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.011703                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011703                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.003300                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003300                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000001                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.010456                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010456                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.010456                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010456                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 58579.609804                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58579.609804                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 86890.042255                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86890.042255                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 13968.707781                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13968.707781                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 13363.545455                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 13363.545455                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 68779.955093                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68779.955093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 68779.955093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68779.955093                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 178129.831516                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 178129.831516                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 181158.437330                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 181158.437330                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 180086.956522                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 180086.956522                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           3111836                       # number of replacements
system.cpu.icache.tags.tagsinuse           509.948169                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           977468450                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3112344                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            314.061829                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   509.948169                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.995993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          146                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          306                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1964511290                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1964511290                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    977422493                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       977422493                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    977422493                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        977422493                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    977422493                       # number of overall hits
system.cpu.icache.overall_hits::total       977422493                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      3277085                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3277085                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      3277085                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3277085                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      3277085                       # number of overall misses
system.cpu.icache.overall_misses::total       3277085                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  48163366553                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48163366553                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  48163366553                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48163366553                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  48163366553                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48163366553                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    980699578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    980699578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    980699578                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    980699578                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    980699578                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    980699578                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.003342                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003342                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.003342                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003342                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.003342                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003342                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 14697.014741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14697.014741                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 14697.014741                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14697.014741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 14697.014741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14697.014741                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        10264                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               319                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.175549                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       164951                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       164951                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       164951                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       164951                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       164951                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       164951                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      3112134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3112134                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      3112134                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3112134                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      3112134                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3112134                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  41617471883                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  41617471883                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  41617471883                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  41617471883                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  41617471883                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  41617471883                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003173                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003173                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003173                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003173                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 13372.647798                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13372.647798                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 13372.647798                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13372.647798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 13372.647798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13372.647798                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                2900                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 24006656                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       2961                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 5920                       # Transaction distribution
system.iobus.trans_dist::ReadResp                5920                       # Transaction distribution
system.iobus.trans_dist::WriteReq              384319                       # Transaction distribution
system.iobus.trans_dist::WriteResp               9215                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       375104                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         6788                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3080                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        17952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        28520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       751958                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       751958                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  780478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        27152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1540                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        10098                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        41170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     24013656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     24013656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 24054826                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6394000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               405000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1950000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy            14586000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy          2197407230                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            19305000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           377042567                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements               375979                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               375995                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3383811                       # Number of tag accesses
system.iocache.tags.data_accesses             3383811                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          875                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              875                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       375104                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       375104                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          875                       # number of demand (read+write) misses
system.iocache.demand_misses::total               875                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          875                       # number of overall misses
system.iocache.overall_misses::total              875                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide    105848627                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    105848627                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  82947427036                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  82947427036                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide    105848627                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    105848627                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide    105848627                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    105848627                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          875                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            875                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       375104                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       375104                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          875                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             875                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          875                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            875                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120969.859429                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120969.859429                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 221131.811540                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 221131.811540                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120969.859429                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120969.859429                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120969.859429                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120969.859429                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        828183                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs               123266                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.718665                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          375104                       # number of writebacks
system.iocache.writebacks::total               375104                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          875                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          875                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       375104                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       375104                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          875                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          875                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          875                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          875                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     59968629                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     59968629                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  63438890168                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  63438890168                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     59968629                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     59968629                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     59968629                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     59968629                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68535.576000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68535.576000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 169123.470206                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 169123.470206                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68535.576000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68535.576000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68535.576000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68535.576000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  13396018                       # number of replacements
system.l2.tags.tagsinuse                 16207.950122                       # Cycle average of tags in use
system.l2.tags.total_refs                    14195747                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13412079                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.058430                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6191.295312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         41.097404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         36.142993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   493.105437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  9446.308976                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.377887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.030097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.576557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989255                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16061                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1386                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13376                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.980286                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 560711735                       # Number of tag accesses
system.l2.tags.data_accesses                560711735                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst      3034899                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      4484879                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 7519778                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         12031423                       # number of Writeback hits
system.l2.Writeback_hits::total              12031423                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           84                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   84                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       832445                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                832445                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       3034899                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       5317324                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8352223                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      3034899                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      5317324                       # number of overall hits
system.l2.overall_hits::total                 8352223                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        76916                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      7461004                       # number of ReadReq misses
system.l2.ReadReq_misses::total               7537920                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          118                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                118                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data      5866180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5866180                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        76916                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     13327184                       # number of demand (read+write) misses
system.l2.demand_misses::total               13404100                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        76916                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     13327184                       # number of overall misses
system.l2.overall_misses::total              13404100                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   6590238766                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 637452575072                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    644042813838                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       124997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       124997                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 566199706381                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  566199706381                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   6590238766                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1203652281453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1210242520219                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   6590238766                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1203652281453                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1210242520219                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      3111815                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     11945883                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            15057698                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     12031423                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          12031423                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          202                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              202                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      6698625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6698625                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      3111815                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     18644508                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21756323                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      3111815                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     18644508                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21756323                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.024717                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.624567                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.500602                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.584158                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.584158                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.090909                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.090909                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.875729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.875729                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.024717                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.714805                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.616101                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.024717                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.714805                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.616101                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85680.986609                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 85437.908232                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85440.388574                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  1059.296610                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1059.296610                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 96519.320304                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96519.320304                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85680.986609                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 90315.574652                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90288.980254                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85680.986609                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 90315.574652                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90288.980254                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              8857682                       # number of writebacks
system.l2.writebacks::total                   8857682                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        76916                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      7461004                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          7537920                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          118                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           118                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      5866180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5866180                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        76916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     13327184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13404100                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        76916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     13327184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13404100                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         5045                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         5045                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         9215                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         9215                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data        14260                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        14260                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   5624699734                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 544316235928                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 549940935662                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      2142593                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2142593                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 493613214619                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 493613214619                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   5624699734                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1037929450547                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1043554150281                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   5624699734                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1037929450547                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1043554150281                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    828035000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    828035000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data   1549579000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   1549579000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data   2377614000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   2377614000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.024717                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.624567                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.500602                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.584158                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.584158                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.090909                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.875729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.875729                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.024717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.714805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.616101                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.024717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.714805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.616101                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73127.824302                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72954.824301                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72956.589571                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18157.567797                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18157.567797                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 84145.596388                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84145.596388                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73127.824302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 77880.627336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77853.354592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73127.824302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 77880.627336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77853.354592                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 164129.831516                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 164129.831516                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 168158.328812                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 168158.328812                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 166733.099579                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 166733.099579                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             7543840                       # Transaction distribution
system.membus.trans_dist::ReadResp            7543826                       # Transaction distribution
system.membus.trans_dist::WriteReq               9215                       # Transaction distribution
system.membus.trans_dist::WriteResp              9215                       # Transaction distribution
system.membus.trans_dist::Writeback           9232786                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       375104                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       375104                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              512                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             513                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5865786                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5865786                       # Transaction distribution
system.membus.trans_dist::BadAddressError           14                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port      1126187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      1126187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        28520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     35665983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     35694531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36820718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     48013312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     48013312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        41170                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1424720960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1424762130                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1472775442                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              984                       # Total snoops (count)
system.membus.snoop_fanout::samples          23028541                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                23028541    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            23028541                       # Request fanout histogram
system.membus.reqLayer0.occupancy            27630000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         65452694299                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               17000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          381233433                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        70831201625                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups      1613854619                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted   1396262016                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     42359830                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    590780295                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       458129177                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     77.546455                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        70687706                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        37487                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits           1287514041                       # DTB read hits
system.switch_cpus.dtb.read_misses            6994664                       # DTB read misses
system.switch_cpus.dtb.read_acv                 12722                       # DTB read access violations
system.switch_cpus.dtb.read_accesses       1276593777                       # DTB read accesses
system.switch_cpus.dtb.write_hits           616744085                       # DTB write hits
system.switch_cpus.dtb.write_misses           1788995                       # DTB write misses
system.switch_cpus.dtb.write_acv                 6625                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       576591570                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1904258126                       # DTB hits
system.switch_cpus.dtb.data_misses            8783659                       # DTB misses
system.switch_cpus.dtb.data_acv                 19347                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1853185347                       # DTB accesses
system.switch_cpus.itb.fetch_hits           961280474                       # ITB hits
system.switch_cpus.itb.fetch_misses            240193                       # ITB misses
system.switch_cpus.itb.fetch_acv                 7920                       # ITB acv
system.switch_cpus.itb.fetch_accesses       961520667                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               4271901528                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles   1066060394                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             7833165767                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches          1613854619                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    528816883                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            3135372673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        99215666                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles              20809                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       210359                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      4752166                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles       223066                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          502                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         980699587                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      21409952                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes             146                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   4256247815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.840392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.003914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2852197464     67.01%     67.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        134631720      3.16%     70.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        101168526      2.38%     72.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        111420953      2.62%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        186755316      4.39%     79.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        103937176      2.44%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         84491269      1.99%     83.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         64883750      1.52%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        616761641     14.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4256247815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.377784                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.833648                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        759410268                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    2231148218                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles        1108889618                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     107483884                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       49315827                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    127157706                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        300390                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     7297604388                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        783114                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       49315827                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        820155140                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       650731662                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles   1042740109                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles        1151109393                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     542195684                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     7067515682                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1529945                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       53231376                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      240960071                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents      188888654                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   4968985279                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    9108574246                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   8684632182                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    423902299                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    3617210663                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       1351774557                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     53251403                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts     18362379                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         488448282                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1428522898                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    649987871                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     83028157                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     86418841                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         6427016097                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded    109697651                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        5881113385                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     13238351                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   1538154986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    914688715                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     71415519                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   4256247815                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.381760                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.069471                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2403232114     56.46%     56.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    517872112     12.17%     68.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    360285761      8.46%     77.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    265256984      6.23%     83.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    223271725      5.25%     88.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    172167116      4.05%     92.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    165071671      3.88%     96.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     90176363      2.12%     98.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     58913969      1.38%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4256247815                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        57642398     29.29%     29.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         394415      0.20%     29.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd      10316138      5.24%     34.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp       1789114      0.91%     35.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     35.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     10714629      5.44%     41.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv       1091853      0.55%     41.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt        30797      0.02%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     41.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       74059531     37.63%     79.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      40773227     20.72%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         2366      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3631114399     61.74%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     65873976      1.12%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    123126211      2.09%     64.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     47500868      0.81%     65.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          279      0.00%     65.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     24094590      0.41%     66.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      1518515      0.03%     66.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      1185509      0.02%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1346498634     22.90%     89.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    622618303     10.59%     99.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess     17579735      0.30%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     5881113385                       # Type of FU issued
system.switch_cpus.iq.rate                   1.376697                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           196812102                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.033465                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  15657060734                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   7798861115                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   5470040285                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    571464300                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    276237201                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    269703171                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     5777426951                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       300496170                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     66067927                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    319231551                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       250603                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       240357                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     60990072                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        90009                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4675436                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       49315827                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       388988450                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles     210015512                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   6742341422                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      4263837                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1428522898                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    649987871                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     91935824                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        3660026                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents     204923954                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       240357                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     17909846                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     38609240                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     56519086                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    5811652347                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    1299322621                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     69461034                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             205627674                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1917915851                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        965469237                       # Number of branches executed
system.switch_cpus.iew.exec_stores          618593230                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.360437                       # Inst execution rate
system.switch_cpus.iew.wb_sent             5772108788                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            5739743456                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        3227627547                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        4415995114                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.343604                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.730895                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   1535326542                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     38282132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     47935351                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   4034075003                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.285863                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.402445                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2596906202     64.37%     64.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    542811155     13.46%     77.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    179878366      4.46%     82.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    136867123      3.39%     85.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     97927662      2.43%     88.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     72658908      1.80%     89.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     41662907      1.03%     90.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     53784050      1.33%     92.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    311578630      7.72%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4034075003                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   5187269276                       # Number of instructions committed
system.switch_cpus.commit.committedOps     5187269276                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             1698289115                       # Number of memory references committed
system.switch_cpus.commit.loads            1109291329                       # Number of loads committed
system.switch_cpus.commit.membars            16802599                       # Number of memory barriers committed
system.switch_cpus.commit.branches          844387034                       # Number of branches committed
system.switch_cpus.commit.fp_insts          267490281                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        4731775488                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     66017449                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    188712939      3.64%      3.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   3015487040     58.13%     61.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     54886470      1.06%     62.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    121687363      2.35%     65.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     47040454      0.91%     66.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          267      0.00%     66.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     24039648      0.46%     66.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      1516440      0.03%     66.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt      1183203      0.02%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1126093928     21.71%     88.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    589041816     11.36%     99.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess     17579708      0.34%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   5187269276                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     311578630                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads          10429661860                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         13669307799                       # The number of ROB writes
system.switch_cpus.timesIdled                 1221559                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                15653713                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles            126067711                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          4998558703                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4998558703                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.854627                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.854627                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.170102                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.170102                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       7409543286                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      4021935012                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         420533906                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        218184249                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       367907137                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       43452631                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           15063937                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          15063420                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              9215                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             9215                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         12031423                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       375909                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             202                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            213                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6698625                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6698625                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           14                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6223949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     49349757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              55573706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    199156160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1963323666                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2162479826                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          377475                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         34179322                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.011024                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104414                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               33802538     98.90%     98.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 376784      1.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           34179322                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        28937299500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           558000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4689492861                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30009328564                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
