
SmartHome.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ecc8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f3c  0800ee58  0800ee58  0000fe58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fd94  0800fd94  000111e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800fd94  0800fd94  00010d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fd9c  0800fd9c  000111e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fd9c  0800fd9c  00010d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fda0  0800fda0  00010da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800fda4  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003ec8  200001e0  0800ff84  000111e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200040a8  0800ff84  000120a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023ed7  00000000  00000000  00011210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004bb5  00000000  00000000  000350e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e38  00000000  00000000  00039ca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001779  00000000  00000000  0003bad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000073a0  00000000  00000000  0003d251  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022edf  00000000  00000000  000445f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dc67e  00000000  00000000  000674d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00143b4e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000091c0  00000000  00000000  00143b94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0014cd54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ee40 	.word	0x0800ee40

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800ee40 	.word	0x0800ee40

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_ldivmod>:
 8000ba8:	b97b      	cbnz	r3, 8000bca <__aeabi_ldivmod+0x22>
 8000baa:	b972      	cbnz	r2, 8000bca <__aeabi_ldivmod+0x22>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bfbe      	ittt	lt
 8000bb0:	2000      	movlt	r0, #0
 8000bb2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000bb6:	e006      	blt.n	8000bc6 <__aeabi_ldivmod+0x1e>
 8000bb8:	bf08      	it	eq
 8000bba:	2800      	cmpeq	r0, #0
 8000bbc:	bf1c      	itt	ne
 8000bbe:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000bc2:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc6:	f000 b9d3 	b.w	8000f70 <__aeabi_idiv0>
 8000bca:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bce:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd2:	2900      	cmp	r1, #0
 8000bd4:	db09      	blt.n	8000bea <__aeabi_ldivmod+0x42>
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	db1a      	blt.n	8000c10 <__aeabi_ldivmod+0x68>
 8000bda:	f000 f84d 	bl	8000c78 <__udivmoddi4>
 8000bde:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be6:	b004      	add	sp, #16
 8000be8:	4770      	bx	lr
 8000bea:	4240      	negs	r0, r0
 8000bec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	db1b      	blt.n	8000c2c <__aeabi_ldivmod+0x84>
 8000bf4:	f000 f840 	bl	8000c78 <__udivmoddi4>
 8000bf8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c00:	b004      	add	sp, #16
 8000c02:	4240      	negs	r0, r0
 8000c04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c08:	4252      	negs	r2, r2
 8000c0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c0e:	4770      	bx	lr
 8000c10:	4252      	negs	r2, r2
 8000c12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c16:	f000 f82f 	bl	8000c78 <__udivmoddi4>
 8000c1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c22:	b004      	add	sp, #16
 8000c24:	4240      	negs	r0, r0
 8000c26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c2a:	4770      	bx	lr
 8000c2c:	4252      	negs	r2, r2
 8000c2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c32:	f000 f821 	bl	8000c78 <__udivmoddi4>
 8000c36:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c3e:	b004      	add	sp, #16
 8000c40:	4252      	negs	r2, r2
 8000c42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* chip id read try count */
	uint8_t try_count = 5;
 8000f7c:	2305      	movs	r3, #5
 8000f7e:	73bb      	strb	r3, [r7, #14]
	uint8_t chip_id = 0;
 8000f80:	2300      	movs	r3, #0
 8000f82:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f001 fad9 	bl	800253c <null_ptr_check>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt ==  BME280_OK) {
 8000f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d133      	bne.n	8000ffe <bme280_init+0x8a>
		while (try_count) {
 8000f96:	e028      	b.n	8000fea <bme280_init+0x76>
			/* Read the chip-id of bme280 sensor */
			rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 8000f98:	f107 010d 	add.w	r1, r7, #13
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	20d0      	movs	r0, #208	@ 0xd0
 8000fa2:	f000 f832 	bl	800100a <bme280_get_regs>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	73fb      	strb	r3, [r7, #15]
			/* Check for chip id validity */
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 8000faa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d114      	bne.n	8000fdc <bme280_init+0x68>
 8000fb2:	7b7b      	ldrb	r3, [r7, #13]
 8000fb4:	2b60      	cmp	r3, #96	@ 0x60
 8000fb6:	d111      	bne.n	8000fdc <bme280_init+0x68>
				dev->chip_id = chip_id;
 8000fb8:	7b7a      	ldrb	r2, [r7, #13]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	701a      	strb	r2, [r3, #0]
				/* Reset the sensor */
				rslt = bme280_soft_reset(dev);
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	f000 f978 	bl	80012b4 <bme280_soft_reset>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	73fb      	strb	r3, [r7, #15]
				if (rslt == BME280_OK) {
 8000fc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d110      	bne.n	8000ff2 <bme280_init+0x7e>
					/* Read the calibration data */
					rslt = get_calib_data(dev);
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f001 f91b 	bl	800220c <get_calib_data>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	73fb      	strb	r3, [r7, #15]
				}
				break;
 8000fda:	e00a      	b.n	8000ff2 <bme280_init+0x7e>
			}
			/* Wait for 1 ms */
			dev->delay_ms(1);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	68db      	ldr	r3, [r3, #12]
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	4798      	blx	r3
			--try_count;
 8000fe4:	7bbb      	ldrb	r3, [r7, #14]
 8000fe6:	3b01      	subs	r3, #1
 8000fe8:	73bb      	strb	r3, [r7, #14]
		while (try_count) {
 8000fea:	7bbb      	ldrb	r3, [r7, #14]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d1d3      	bne.n	8000f98 <bme280_init+0x24>
 8000ff0:	e000      	b.n	8000ff4 <bme280_init+0x80>
				break;
 8000ff2:	bf00      	nop
		}
		/* Chip id check failed */
		if (!try_count)
 8000ff4:	7bbb      	ldrb	r3, [r7, #14]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d101      	bne.n	8000ffe <bme280_init+0x8a>
			rslt = BME280_E_DEV_NOT_FOUND;
 8000ffa:	23fe      	movs	r3, #254	@ 0xfe
 8000ffc:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8000ffe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}

0800100a <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 800100a:	b590      	push	{r4, r7, lr}
 800100c:	b087      	sub	sp, #28
 800100e:	af00      	add	r7, sp, #0
 8001010:	60b9      	str	r1, [r7, #8]
 8001012:	607b      	str	r3, [r7, #4]
 8001014:	4603      	mov	r3, r0
 8001016:	73fb      	strb	r3, [r7, #15]
 8001018:	4613      	mov	r3, r2
 800101a:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f001 fa8d 	bl	800253c <null_ptr_check>
 8001022:	4603      	mov	r3, r0
 8001024:	75fb      	strb	r3, [r7, #23]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8001026:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d117      	bne.n	800105e <bme280_get_regs+0x54>
		/* If interface selected is SPI */
		if (dev->intf != BME280_I2C_INTF)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	789b      	ldrb	r3, [r3, #2]
 8001032:	2b01      	cmp	r3, #1
 8001034:	d003      	beq.n	800103e <bme280_get_regs+0x34>
			reg_addr = reg_addr | 0x80;
 8001036:	7bfb      	ldrb	r3, [r7, #15]
 8001038:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800103c:	73fb      	strb	r3, [r7, #15]
		/* Read the data  */
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	685c      	ldr	r4, [r3, #4]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	7858      	ldrb	r0, [r3, #1]
 8001046:	89bb      	ldrh	r3, [r7, #12]
 8001048:	7bf9      	ldrb	r1, [r7, #15]
 800104a:	68ba      	ldr	r2, [r7, #8]
 800104c:	47a0      	blx	r4
 800104e:	4603      	mov	r3, r0
 8001050:	75fb      	strb	r3, [r7, #23]
		/* Check for communication error */
		if (rslt != BME280_OK)
 8001052:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <bme280_get_regs+0x54>
			rslt = BME280_E_COMM_FAIL;
 800105a:	23fc      	movs	r3, #252	@ 0xfc
 800105c:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800105e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001062:	4618      	mov	r0, r3
 8001064:	371c      	adds	r7, #28
 8001066:	46bd      	mov	sp, r7
 8001068:	bd90      	pop	{r4, r7, pc}

0800106a <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 800106a:	b590      	push	{r4, r7, lr}
 800106c:	b08d      	sub	sp, #52	@ 0x34
 800106e:	af00      	add	r7, sp, #0
 8001070:	60f8      	str	r0, [r7, #12]
 8001072:	60b9      	str	r1, [r7, #8]
 8001074:	603b      	str	r3, [r7, #0]
 8001076:	4613      	mov	r3, r2
 8001078:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

	if (len > 10)
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	2b0a      	cmp	r3, #10
 800107e:	d901      	bls.n	8001084 <bme280_set_regs+0x1a>
		len = 10;
 8001080:	230a      	movs	r3, #10
 8001082:	71fb      	strb	r3, [r7, #7]

	uint16_t temp_len;
	uint8_t reg_addr_cnt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001084:	6838      	ldr	r0, [r7, #0]
 8001086:	f001 fa59 	bl	800253c <null_ptr_check>
 800108a:	4603      	mov	r3, r0
 800108c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	/* Check for arguments validity */
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 8001090:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001094:	2b00      	cmp	r3, #0
 8001096:	d156      	bne.n	8001146 <bme280_set_regs+0xdc>
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d053      	beq.n	8001146 <bme280_set_regs+0xdc>
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d050      	beq.n	8001146 <bme280_set_regs+0xdc>
		if (len != 0) {
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d049      	beq.n	800113e <bme280_set_regs+0xd4>
			temp_buff[0] = reg_data[0];
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	753b      	strb	r3, [r7, #20]
			/* If interface selected is SPI */
			if (dev->intf != BME280_I2C_INTF) {
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	789b      	ldrb	r3, [r3, #2]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d01a      	beq.n	80010ee <bme280_set_regs+0x84>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80010b8:	2300      	movs	r3, #0
 80010ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80010be:	e011      	b.n	80010e4 <bme280_set_regs+0x7a>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80010c0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80010c4:	68fa      	ldr	r2, [r7, #12]
 80010c6:	4413      	add	r3, r2
 80010c8:	781a      	ldrb	r2, [r3, #0]
 80010ca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80010ce:	68f9      	ldr	r1, [r7, #12]
 80010d0:	440b      	add	r3, r1
 80010d2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80010d6:	b2d2      	uxtb	r2, r2
 80010d8:	701a      	strb	r2, [r3, #0]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80010da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80010de:	3301      	adds	r3, #1
 80010e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80010e4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80010e8:	79fb      	ldrb	r3, [r7, #7]
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d3e8      	bcc.n	80010c0 <bme280_set_regs+0x56>
			}
			/* Burst write mode */
			if (len > 1) {
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	2b01      	cmp	r3, #1
 80010f2:	d90d      	bls.n	8001110 <bme280_set_regs+0xa6>
				/* Interleave register address w.r.t data for
				burst write*/
				interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	f107 0114 	add.w	r1, r7, #20
 80010fa:	68ba      	ldr	r2, [r7, #8]
 80010fc:	68f8      	ldr	r0, [r7, #12]
 80010fe:	f001 f8c9 	bl	8002294 <interleave_reg_addr>
				temp_len = ((len * 2) - 1);
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	b29b      	uxth	r3, r3
 8001106:	005b      	lsls	r3, r3, #1
 8001108:	b29b      	uxth	r3, r3
 800110a:	3b01      	subs	r3, #1
 800110c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800110e:	e001      	b.n	8001114 <bme280_set_regs+0xaa>
			} else {
				temp_len = len;
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	85bb      	strh	r3, [r7, #44]	@ 0x2c
			}
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	689c      	ldr	r4, [r3, #8]
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	7858      	ldrb	r0, [r3, #1]
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	7819      	ldrb	r1, [r3, #0]
 8001120:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001122:	f107 0214 	add.w	r2, r7, #20
 8001126:	47a0      	blx	r4
 8001128:	4603      	mov	r3, r0
 800112a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			/* Check for communication error */
			if (rslt != BME280_OK)
 800112e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001132:	2b00      	cmp	r3, #0
 8001134:	d00b      	beq.n	800114e <bme280_set_regs+0xe4>
				rslt = BME280_E_COMM_FAIL;
 8001136:	23fc      	movs	r3, #252	@ 0xfc
 8001138:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (len != 0) {
 800113c:	e007      	b.n	800114e <bme280_set_regs+0xe4>
		} else {
			rslt = BME280_E_INVALID_LEN;
 800113e:	23fd      	movs	r3, #253	@ 0xfd
 8001140:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (len != 0) {
 8001144:	e003      	b.n	800114e <bme280_set_regs+0xe4>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8001146:	23ff      	movs	r3, #255	@ 0xff
 8001148:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800114c:	e000      	b.n	8001150 <bme280_set_regs+0xe6>
		if (len != 0) {
 800114e:	bf00      	nop
	}


	return rslt;
 8001150:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001154:	4618      	mov	r0, r3
 8001156:	3734      	adds	r7, #52	@ 0x34
 8001158:	46bd      	mov	sp, r7
 800115a:	bd90      	pop	{r4, r7, pc}

0800115c <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	6039      	str	r1, [r7, #0]
 8001166:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t sensor_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001168:	6838      	ldr	r0, [r7, #0]
 800116a:	f001 f9e7 	bl	800253c <null_ptr_check>
 800116e:	4603      	mov	r3, r0
 8001170:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8001172:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d13f      	bne.n	80011fa <bme280_set_sensor_settings+0x9e>
		rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 800117a:	f107 030e 	add.w	r3, r7, #14
 800117e:	6839      	ldr	r1, [r7, #0]
 8001180:	4618      	mov	r0, r3
 8001182:	f000 f874 	bl	800126e <bme280_get_sensor_mode>
 8001186:	4603      	mov	r3, r0
 8001188:	73fb      	strb	r3, [r7, #15]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 800118a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d107      	bne.n	80011a2 <bme280_set_sensor_settings+0x46>
 8001192:	7bbb      	ldrb	r3, [r7, #14]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d004      	beq.n	80011a2 <bme280_set_sensor_settings+0x46>
			rslt = put_device_to_sleep(dev);
 8001198:	6838      	ldr	r0, [r7, #0]
 800119a:	f000 fb3b 	bl	8001814 <put_device_to_sleep>
 800119e:	4603      	mov	r3, r0
 80011a0:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK) {
 80011a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d127      	bne.n	80011fa <bme280_set_sensor_settings+0x9e>
			/* Check if user wants to change oversampling
			   settings */
			if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	4619      	mov	r1, r3
 80011ae:	2007      	movs	r0, #7
 80011b0:	f001 f9a8 	bl	8002504 <are_settings_changed>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d009      	beq.n	80011ce <bme280_set_sensor_settings+0x72>
				rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80011c0:	79fb      	ldrb	r3, [r7, #7]
 80011c2:	683a      	ldr	r2, [r7, #0]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f000 f973 	bl	80014b0 <set_osr_settings>
 80011ca:	4603      	mov	r3, r0
 80011cc:	73fb      	strb	r3, [r7, #15]
			/* Check if user wants to change filter and/or
			   standby settings */
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 80011ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d111      	bne.n	80011fa <bme280_set_sensor_settings+0x9e>
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	4619      	mov	r1, r3
 80011da:	2018      	movs	r0, #24
 80011dc:	f001 f992 	bl	8002504 <are_settings_changed>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d009      	beq.n	80011fa <bme280_set_sensor_settings+0x9e>
				rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80011ec:	79fb      	ldrb	r3, [r7, #7]
 80011ee:	683a      	ldr	r2, [r7, #0]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f000 f9fa 	bl	80015ea <set_filter_standby_settings>
 80011f6:	4603      	mov	r3, r0
 80011f8:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 80011fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3710      	adds	r7, #16
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}

08001206 <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	b084      	sub	sp, #16
 800120a:	af00      	add	r7, sp, #0
 800120c:	4603      	mov	r3, r0
 800120e:	6039      	str	r1, [r7, #0]
 8001210:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t last_set_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001212:	6838      	ldr	r0, [r7, #0]
 8001214:	f001 f992 	bl	800253c <null_ptr_check>
 8001218:	4603      	mov	r3, r0
 800121a:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 800121c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d11e      	bne.n	8001262 <bme280_set_sensor_mode+0x5c>
		rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8001224:	f107 030e 	add.w	r3, r7, #14
 8001228:	6839      	ldr	r1, [r7, #0]
 800122a:	4618      	mov	r0, r3
 800122c:	f000 f81f 	bl	800126e <bme280_get_sensor_mode>
 8001230:	4603      	mov	r3, r0
 8001232:	73fb      	strb	r3, [r7, #15]
		/* If the sensor is not in sleep mode put the device to sleep
		   mode */
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8001234:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d107      	bne.n	800124c <bme280_set_sensor_mode+0x46>
 800123c:	7bbb      	ldrb	r3, [r7, #14]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d004      	beq.n	800124c <bme280_set_sensor_mode+0x46>
			rslt = put_device_to_sleep(dev);
 8001242:	6838      	ldr	r0, [r7, #0]
 8001244:	f000 fae6 	bl	8001814 <put_device_to_sleep>
 8001248:	4603      	mov	r3, r0
 800124a:	73fb      	strb	r3, [r7, #15]
		/* Set the power mode */
		if (rslt == BME280_OK)
 800124c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d106      	bne.n	8001262 <bme280_set_sensor_mode+0x5c>
			rslt = write_power_mode(sensor_mode, dev);
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	6839      	ldr	r1, [r7, #0]
 8001258:	4618      	mov	r0, r3
 800125a:	f000 faa8 	bl	80017ae <write_power_mode>
 800125e:	4603      	mov	r3, r0
 8001260:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001262:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001266:	4618      	mov	r0, r3
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 800126e:	b580      	push	{r7, lr}
 8001270:	b084      	sub	sp, #16
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
 8001276:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001278:	6838      	ldr	r0, [r7, #0]
 800127a:	f001 f95f 	bl	800253c <null_ptr_check>
 800127e:	4603      	mov	r3, r0
 8001280:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 8001282:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d10e      	bne.n	80012a8 <bme280_get_sensor_mode+0x3a>
		/* Read the power mode register */
		rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	2201      	movs	r2, #1
 800128e:	6879      	ldr	r1, [r7, #4]
 8001290:	20f4      	movs	r0, #244	@ 0xf4
 8001292:	f7ff feba 	bl	800100a <bme280_get_regs>
 8001296:	4603      	mov	r3, r0
 8001298:	73fb      	strb	r3, [r7, #15]
		/* Assign the power mode in the device structure */
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	f003 0303 	and.w	r3, r3, #3
 80012a2:	b2da      	uxtb	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 80012a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3710      	adds	r7, #16
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_RESET_ADDR;
 80012bc:	23e0      	movs	r3, #224	@ 0xe0
 80012be:	73bb      	strb	r3, [r7, #14]
	/* 0xB6 is the soft reset command */
	uint8_t soft_rst_cmd = 0xB6;
 80012c0:	23b6      	movs	r3, #182	@ 0xb6
 80012c2:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f001 f939 	bl	800253c <null_ptr_check>
 80012ca:	4603      	mov	r3, r0
 80012cc:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 80012ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d10d      	bne.n	80012f2 <bme280_soft_reset+0x3e>
		/* Write the soft reset command in the sensor */
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80012d6:	f107 010d 	add.w	r1, r7, #13
 80012da:	f107 000e 	add.w	r0, r7, #14
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2201      	movs	r2, #1
 80012e2:	f7ff fec2 	bl	800106a <bme280_set_regs>
 80012e6:	4603      	mov	r3, r0
 80012e8:	73fb      	strb	r3, [r7, #15]
		/* As per data sheet, startup time is 2 ms. */
		dev->delay_ms(2);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	68db      	ldr	r3, [r3, #12]
 80012ee:	2002      	movs	r0, #2
 80012f0:	4798      	blx	r3
	}

	return rslt;
 80012f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b08a      	sub	sp, #40	@ 0x28
 8001302:	af00      	add	r7, sp, #0
 8001304:	4603      	mov	r3, r0
 8001306:	60b9      	str	r1, [r7, #8]
 8001308:	607a      	str	r2, [r7, #4]
 800130a:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	/* Array to store the pressure, temperature and humidity data read from
	the sensor */
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 800130c:	f107 031c 	add.w	r3, r7, #28
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	605a      	str	r2, [r3, #4]
	struct bme280_uncomp_data uncomp_data = {0};
 8001316:	f107 0310 	add.w	r3, r7, #16
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	605a      	str	r2, [r3, #4]
 8001320:	609a      	str	r2, [r3, #8]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f001 f90a 	bl	800253c <null_ptr_check>
 8001328:	4603      	mov	r3, r0
 800132a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 800132e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001332:	2b00      	cmp	r3, #0
 8001334:	d124      	bne.n	8001380 <bme280_get_sensor_data+0x82>
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d021      	beq.n	8001380 <bme280_get_sensor_data+0x82>
		/* Read the pressure and temperature data from the sensor */
		rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 800133c:	f107 011c 	add.w	r1, r7, #28
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2208      	movs	r2, #8
 8001344:	20f7      	movs	r0, #247	@ 0xf7
 8001346:	f7ff fe60 	bl	800100a <bme280_get_regs>
 800134a:	4603      	mov	r3, r0
 800134c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		if (rslt == BME280_OK) {
 8001350:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001354:	2b00      	cmp	r3, #0
 8001356:	d116      	bne.n	8001386 <bme280_get_sensor_data+0x88>
			/* Parse the read data from the sensor */
			bme280_parse_sensor_data(reg_data, &uncomp_data);
 8001358:	f107 0210 	add.w	r2, r7, #16
 800135c:	f107 031c 	add.w	r3, r7, #28
 8001360:	4611      	mov	r1, r2
 8001362:	4618      	mov	r0, r3
 8001364:	f000 f815 	bl	8001392 <bme280_parse_sensor_data>
			/* Compensate the pressure and/or temperature and/or
			   humidity data from the sensor */
			rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3310      	adds	r3, #16
 800136c:	f107 0110 	add.w	r1, r7, #16
 8001370:	7bf8      	ldrb	r0, [r7, #15]
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	f000 f853 	bl	800141e <bme280_compensate_data>
 8001378:	4603      	mov	r3, r0
 800137a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (rslt == BME280_OK) {
 800137e:	e002      	b.n	8001386 <bme280_get_sensor_data+0x88>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8001380:	23ff      	movs	r3, #255	@ 0xff
 8001382:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	return rslt;
 8001386:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800138a:	4618      	mov	r0, r3
 800138c:	3728      	adds	r7, #40	@ 0x28
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 8001392:	b480      	push	{r7}
 8001394:	b087      	sub	sp, #28
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
 800139a:	6039      	str	r1, [r7, #0]
	uint32_t data_xlsb;
	uint32_t data_lsb;
	uint32_t data_msb;

	/* Store the parsed register values for pressure data */
	data_msb = (uint32_t)reg_data[0] << 12;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	031b      	lsls	r3, r3, #12
 80013a2:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[1] << 4;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	3301      	adds	r3, #1
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	011b      	lsls	r3, r3, #4
 80013ac:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	3302      	adds	r3, #2
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	091b      	lsrs	r3, r3, #4
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	60fb      	str	r3, [r7, #12]
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 80013ba:	697a      	ldr	r2, [r7, #20]
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	431a      	orrs	r2, r3
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	431a      	orrs	r2, r3
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	601a      	str	r2, [r3, #0]

	/* Store the parsed register values for temperature data */
	data_msb = (uint32_t)reg_data[3] << 12;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	3303      	adds	r3, #3
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	031b      	lsls	r3, r3, #12
 80013d0:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[4] << 4;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	3304      	adds	r3, #4
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	011b      	lsls	r3, r3, #4
 80013da:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	3305      	adds	r3, #5
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	091b      	lsrs	r3, r3, #4
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	60fb      	str	r3, [r7, #12]
	uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 80013e8:	697a      	ldr	r2, [r7, #20]
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	431a      	orrs	r2, r3
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	431a      	orrs	r2, r3
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	605a      	str	r2, [r3, #4]

	/* Store the parsed register values for temperature data */
	data_lsb = (uint32_t)reg_data[6] << 8;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	3306      	adds	r3, #6
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	021b      	lsls	r3, r3, #8
 80013fe:	613b      	str	r3, [r7, #16]
	data_msb = (uint32_t)reg_data[7];
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	3307      	adds	r3, #7
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	617b      	str	r3, [r7, #20]
	uncomp_data->humidity = data_msb | data_lsb;
 8001408:	697a      	ldr	r2, [r7, #20]
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	431a      	orrs	r2, r3
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	609a      	str	r2, [r3, #8]
}
 8001412:	bf00      	nop
 8001414:	371c      	adds	r7, #28
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr

0800141e <bme280_compensate_data>:
 * temperature and/or humidity data according to the component selected
 * by the user.
 */
int8_t bme280_compensate_data(uint8_t sensor_comp, const struct bme280_uncomp_data *uncomp_data,
				     struct bme280_data *comp_data, struct bme280_calib_data *calib_data)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	b086      	sub	sp, #24
 8001422:	af00      	add	r7, sp, #0
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
 8001428:	603b      	str	r3, [r7, #0]
 800142a:	4603      	mov	r3, r0
 800142c:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_OK;
 800142e:	2300      	movs	r3, #0
 8001430:	75fb      	strb	r3, [r7, #23]

	if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL)) {
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d033      	beq.n	80014a0 <bme280_compensate_data+0x82>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d030      	beq.n	80014a0 <bme280_compensate_data+0x82>
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d02d      	beq.n	80014a0 <bme280_compensate_data+0x82>
		/* Initialize to zero */
		comp_data->temperature = 0;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2200      	movs	r2, #0
 8001448:	605a      	str	r2, [r3, #4]
		comp_data->pressure = 0;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
		comp_data->humidity = 0;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2200      	movs	r2, #0
 8001454:	609a      	str	r2, [r3, #8]
		/* If pressure or temperature component is selected */
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 8001456:	7bfb      	ldrb	r3, [r7, #15]
 8001458:	f003 0307 	and.w	r3, r3, #7
 800145c:	2b00      	cmp	r3, #0
 800145e:	d006      	beq.n	800146e <bme280_compensate_data+0x50>
			/* Compensate the temperature data */
			comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 8001460:	6839      	ldr	r1, [r7, #0]
 8001462:	68b8      	ldr	r0, [r7, #8]
 8001464:	f000 fa24 	bl	80018b0 <compensate_temperature>
 8001468:	4602      	mov	r2, r0
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	605a      	str	r2, [r3, #4]
		}
		if (sensor_comp & BME280_PRESS) {
 800146e:	7bfb      	ldrb	r3, [r7, #15]
 8001470:	f003 0301 	and.w	r3, r3, #1
 8001474:	2b00      	cmp	r3, #0
 8001476:	d006      	beq.n	8001486 <bme280_compensate_data+0x68>
			/* Compensate the pressure data */
			comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 8001478:	6839      	ldr	r1, [r7, #0]
 800147a:	68b8      	ldr	r0, [r7, #8]
 800147c:	f000 fa7a 	bl	8001974 <compensate_pressure>
 8001480:	4602      	mov	r2, r0
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	601a      	str	r2, [r3, #0]
		}
		if (sensor_comp & BME280_HUM) {
 8001486:	7bfb      	ldrb	r3, [r7, #15]
 8001488:	f003 0304 	and.w	r3, r3, #4
 800148c:	2b00      	cmp	r3, #0
 800148e:	d009      	beq.n	80014a4 <bme280_compensate_data+0x86>
			/* Compensate the humidity data */
			comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 8001490:	6839      	ldr	r1, [r7, #0]
 8001492:	68b8      	ldr	r0, [r7, #8]
 8001494:	f000 fe0e 	bl	80020b4 <compensate_humidity>
 8001498:	4602      	mov	r2, r0
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	609a      	str	r2, [r3, #8]
		if (sensor_comp & BME280_HUM) {
 800149e:	e001      	b.n	80014a4 <bme280_compensate_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 80014a0:	23ff      	movs	r3, #255	@ 0xff
 80014a2:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80014a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3718      	adds	r7, #24
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <set_osr_settings>:
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings,
				const struct bme280_dev *dev)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b086      	sub	sp, #24
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4603      	mov	r3, r0
 80014b8:	60b9      	str	r1, [r7, #8]
 80014ba:	607a      	str	r2, [r7, #4]
 80014bc:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 80014be:	2301      	movs	r3, #1
 80014c0:	75fb      	strb	r3, [r7, #23]

	if (desired_settings & BME280_OSR_HUM_SEL)
 80014c2:	7bfb      	ldrb	r3, [r7, #15]
 80014c4:	f003 0304 	and.w	r3, r3, #4
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d005      	beq.n	80014d8 <set_osr_settings+0x28>
		rslt = set_osr_humidity_settings(settings, dev);
 80014cc:	6879      	ldr	r1, [r7, #4]
 80014ce:	68b8      	ldr	r0, [r7, #8]
 80014d0:	f000 f815 	bl	80014fe <set_osr_humidity_settings>
 80014d4:	4603      	mov	r3, r0
 80014d6:	75fb      	strb	r3, [r7, #23]
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
 80014da:	f003 0303 	and.w	r3, r3, #3
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d007      	beq.n	80014f2 <set_osr_settings+0x42>
		rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 80014e2:	7bfb      	ldrb	r3, [r7, #15]
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	68b9      	ldr	r1, [r7, #8]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f000 f842 	bl	8001572 <set_osr_press_temp_settings>
 80014ee:	4603      	mov	r3, r0
 80014f0:	75fb      	strb	r3, [r7, #23]

	return rslt;
 80014f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3718      	adds	r7, #24
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}

080014fe <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 80014fe:	b580      	push	{r7, lr}
 8001500:	b084      	sub	sp, #16
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
 8001506:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t ctrl_hum;
	uint8_t ctrl_meas;
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 8001508:	23f2      	movs	r3, #242	@ 0xf2
 800150a:	733b      	strb	r3, [r7, #12]

	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	789b      	ldrb	r3, [r3, #2]
 8001510:	f003 0307 	and.w	r3, r3, #7
 8001514:	b2db      	uxtb	r3, r3
 8001516:	73bb      	strb	r3, [r7, #14]
	/* Write the humidity control value in the register */
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 8001518:	f107 010e 	add.w	r1, r7, #14
 800151c:	f107 000c 	add.w	r0, r7, #12
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	2201      	movs	r2, #1
 8001524:	f7ff fda1 	bl	800106a <bme280_set_regs>
 8001528:	4603      	mov	r3, r0
 800152a:	73fb      	strb	r3, [r7, #15]
	/* Humidity related changes will be only effective after a
	   write operation to ctrl_meas register */
	if (rslt == BME280_OK) {
 800152c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d118      	bne.n	8001566 <set_osr_humidity_settings+0x68>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 8001534:	23f4      	movs	r3, #244	@ 0xf4
 8001536:	733b      	strb	r3, [r7, #12]
		rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 8001538:	7b38      	ldrb	r0, [r7, #12]
 800153a:	f107 010d 	add.w	r1, r7, #13
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	2201      	movs	r2, #1
 8001542:	f7ff fd62 	bl	800100a <bme280_get_regs>
 8001546:	4603      	mov	r3, r0
 8001548:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK)
 800154a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d109      	bne.n	8001566 <set_osr_humidity_settings+0x68>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 8001552:	f107 010d 	add.w	r1, r7, #13
 8001556:	f107 000c 	add.w	r0, r7, #12
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	2201      	movs	r2, #1
 800155e:	f7ff fd84 	bl	800106a <bme280_set_regs>
 8001562:	4603      	mov	r3, r0
 8001564:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001566:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800156a:	4618      	mov	r0, r3
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <set_osr_press_temp_settings>:
 * @brief This API sets the pressure and/or temperature oversampling settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	b086      	sub	sp, #24
 8001576:	af00      	add	r7, sp, #0
 8001578:	4603      	mov	r3, r0
 800157a:	60b9      	str	r1, [r7, #8]
 800157c:	607a      	str	r2, [r7, #4]
 800157e:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 8001580:	23f4      	movs	r3, #244	@ 0xf4
 8001582:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 8001584:	7db8      	ldrb	r0, [r7, #22]
 8001586:	f107 0115 	add.w	r1, r7, #21
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2201      	movs	r2, #1
 800158e:	f7ff fd3c 	bl	800100a <bme280_get_regs>
 8001592:	4603      	mov	r3, r0
 8001594:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 8001596:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d11f      	bne.n	80015de <set_osr_press_temp_settings+0x6c>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 800159e:	7bfb      	ldrb	r3, [r7, #15]
 80015a0:	f003 0301 	and.w	r3, r3, #1
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d005      	beq.n	80015b4 <set_osr_press_temp_settings+0x42>
			fill_osr_press_settings(&reg_data, settings);
 80015a8:	f107 0315 	add.w	r3, r7, #21
 80015ac:	68b9      	ldr	r1, [r7, #8]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f000 f890 	bl	80016d4 <fill_osr_press_settings>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 80015b4:	7bfb      	ldrb	r3, [r7, #15]
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d005      	beq.n	80015ca <set_osr_press_temp_settings+0x58>
			fill_osr_temp_settings(&reg_data, settings);
 80015be:	f107 0315 	add.w	r3, r7, #21
 80015c2:	68b9      	ldr	r1, [r7, #8]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f000 f8a3 	bl	8001710 <fill_osr_temp_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 80015ca:	f107 0115 	add.w	r1, r7, #21
 80015ce:	f107 0016 	add.w	r0, r7, #22
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2201      	movs	r2, #1
 80015d6:	f7ff fd48 	bl	800106a <bme280_set_regs>
 80015da:	4603      	mov	r3, r0
 80015dc:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80015de:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3718      	adds	r7, #24
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <set_filter_standby_settings>:
 * @brief This internal API sets the filter and/or standby duration settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b086      	sub	sp, #24
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	4603      	mov	r3, r0
 80015f2:	60b9      	str	r1, [r7, #8]
 80015f4:	607a      	str	r2, [r7, #4]
 80015f6:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 80015f8:	23f5      	movs	r3, #245	@ 0xf5
 80015fa:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 80015fc:	7db8      	ldrb	r0, [r7, #22]
 80015fe:	f107 0115 	add.w	r1, r7, #21
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2201      	movs	r2, #1
 8001606:	f7ff fd00 	bl	800100a <bme280_get_regs>
 800160a:	4603      	mov	r3, r0
 800160c:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 800160e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d11f      	bne.n	8001656 <set_filter_standby_settings+0x6c>
		if (desired_settings & BME280_FILTER_SEL)
 8001616:	7bfb      	ldrb	r3, [r7, #15]
 8001618:	f003 0308 	and.w	r3, r3, #8
 800161c:	2b00      	cmp	r3, #0
 800161e:	d005      	beq.n	800162c <set_filter_standby_settings+0x42>
			fill_filter_settings(&reg_data, settings);
 8001620:	f107 0315 	add.w	r3, r7, #21
 8001624:	68b9      	ldr	r1, [r7, #8]
 8001626:	4618      	mov	r0, r3
 8001628:	f000 f81b 	bl	8001662 <fill_filter_settings>
		if (desired_settings & BME280_STANDBY_SEL)
 800162c:	7bfb      	ldrb	r3, [r7, #15]
 800162e:	f003 0310 	and.w	r3, r3, #16
 8001632:	2b00      	cmp	r3, #0
 8001634:	d005      	beq.n	8001642 <set_filter_standby_settings+0x58>
			fill_standby_settings(&reg_data, settings);
 8001636:	f107 0315 	add.w	r3, r7, #21
 800163a:	68b9      	ldr	r1, [r7, #8]
 800163c:	4618      	mov	r0, r3
 800163e:	f000 f82e 	bl	800169e <fill_standby_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8001642:	f107 0115 	add.w	r1, r7, #21
 8001646:	f107 0016 	add.w	r0, r7, #22
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2201      	movs	r2, #1
 800164e:	f7ff fd0c 	bl	800106a <bme280_set_regs>
 8001652:	4603      	mov	r3, r0
 8001654:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001656:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800165a:	4618      	mov	r0, r3
 800165c:	3718      	adds	r7, #24
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}

08001662 <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001662:	b480      	push	{r7}
 8001664:	b083      	sub	sp, #12
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
 800166a:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	b25b      	sxtb	r3, r3
 8001672:	f023 031c 	bic.w	r3, r3, #28
 8001676:	b25a      	sxtb	r2, r3
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	78db      	ldrb	r3, [r3, #3]
 800167c:	b25b      	sxtb	r3, r3
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	b25b      	sxtb	r3, r3
 8001682:	f003 031c 	and.w	r3, r3, #28
 8001686:	b25b      	sxtb	r3, r3
 8001688:	4313      	orrs	r3, r2
 800168a:	b25b      	sxtb	r3, r3
 800168c:	b2da      	uxtb	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	701a      	strb	r2, [r3, #0]
}
 8001692:	bf00      	nop
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr

0800169e <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800169e:	b480      	push	{r7}
 80016a0:	b083      	sub	sp, #12
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
 80016a6:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	b25b      	sxtb	r3, r3
 80016ae:	f003 031f 	and.w	r3, r3, #31
 80016b2:	b25a      	sxtb	r2, r3
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	791b      	ldrb	r3, [r3, #4]
 80016b8:	b25b      	sxtb	r3, r3
 80016ba:	015b      	lsls	r3, r3, #5
 80016bc:	b25b      	sxtb	r3, r3
 80016be:	4313      	orrs	r3, r2
 80016c0:	b25b      	sxtb	r3, r3
 80016c2:	b2da      	uxtb	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	701a      	strb	r2, [r3, #0]
}
 80016c8:	bf00      	nop
 80016ca:	370c      	adds	r7, #12
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr

080016d4 <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	b25b      	sxtb	r3, r3
 80016e4:	f023 031c 	bic.w	r3, r3, #28
 80016e8:	b25a      	sxtb	r2, r3
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	b25b      	sxtb	r3, r3
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	b25b      	sxtb	r3, r3
 80016f4:	f003 031c 	and.w	r3, r3, #28
 80016f8:	b25b      	sxtb	r3, r3
 80016fa:	4313      	orrs	r3, r2
 80016fc:	b25b      	sxtb	r3, r3
 80016fe:	b2da      	uxtb	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	701a      	strb	r2, [r3, #0]
}
 8001704:	bf00      	nop
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	b25b      	sxtb	r3, r3
 8001720:	f003 031f 	and.w	r3, r3, #31
 8001724:	b25a      	sxtb	r2, r3
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	785b      	ldrb	r3, [r3, #1]
 800172a:	b25b      	sxtb	r3, r3
 800172c:	015b      	lsls	r3, r3, #5
 800172e:	b25b      	sxtb	r3, r3
 8001730:	4313      	orrs	r3, r2
 8001732:	b25b      	sxtb	r3, r3
 8001734:	b2da      	uxtb	r2, r3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	701a      	strb	r2, [r3, #0]
}
 800173a:	bf00      	nop
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr

08001746 <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 8001746:	b480      	push	{r7}
 8001748:	b083      	sub	sp, #12
 800174a:	af00      	add	r7, sp, #0
 800174c:	6078      	str	r0, [r7, #4]
 800174e:	6039      	str	r1, [r7, #0]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	f003 0307 	and.w	r3, r3, #7
 8001758:	b2da      	uxtb	r2, r3
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	709a      	strb	r2, [r3, #2]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	3302      	adds	r3, #2
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	109b      	asrs	r3, r3, #2
 8001766:	b2db      	uxtb	r3, r3
 8001768:	f003 0307 	and.w	r3, r3, #7
 800176c:	b2da      	uxtb	r2, r3
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	701a      	strb	r2, [r3, #0]
	settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	3302      	adds	r3, #2
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	095b      	lsrs	r3, r3, #5
 800177a:	b2da      	uxtb	r2, r3
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	705a      	strb	r2, [r3, #1]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	3303      	adds	r3, #3
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	109b      	asrs	r3, r3, #2
 8001788:	b2db      	uxtb	r3, r3
 800178a:	f003 0307 	and.w	r3, r3, #7
 800178e:	b2da      	uxtb	r2, r3
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	70da      	strb	r2, [r3, #3]
	settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	3303      	adds	r3, #3
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	095b      	lsrs	r3, r3, #5
 800179c:	b2da      	uxtb	r2, r3
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	711a      	strb	r2, [r3, #4]
}
 80017a2:	bf00      	nop
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr

080017ae <write_power_mode>:
/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b084      	sub	sp, #16
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	4603      	mov	r3, r0
 80017b6:	6039      	str	r1, [r7, #0]
 80017b8:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 80017ba:	23f4      	movs	r3, #244	@ 0xf4
 80017bc:	73bb      	strb	r3, [r7, #14]
	/* Variable to store the value read from power mode register */
	uint8_t sensor_mode_reg_val;

	/* Read the power mode register */
	rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 80017be:	7bb8      	ldrb	r0, [r7, #14]
 80017c0:	f107 010d 	add.w	r1, r7, #13
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	2201      	movs	r2, #1
 80017c8:	f7ff fc1f 	bl	800100a <bme280_get_regs>
 80017cc:	4603      	mov	r3, r0
 80017ce:	73fb      	strb	r3, [r7, #15]
	/* Set the power mode */
	if (rslt == BME280_OK) {
 80017d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d117      	bne.n	8001808 <write_power_mode+0x5a>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 80017d8:	7b7b      	ldrb	r3, [r7, #13]
 80017da:	b25b      	sxtb	r3, r3
 80017dc:	f023 0303 	bic.w	r3, r3, #3
 80017e0:	b25a      	sxtb	r2, r3
 80017e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e6:	f003 0303 	and.w	r3, r3, #3
 80017ea:	b25b      	sxtb	r3, r3
 80017ec:	4313      	orrs	r3, r2
 80017ee:	b25b      	sxtb	r3, r3
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	737b      	strb	r3, [r7, #13]
		/* Write the power mode in the register */
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 80017f4:	f107 010d 	add.w	r1, r7, #13
 80017f8:	f107 000e 	add.w	r0, r7, #14
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	2201      	movs	r2, #1
 8001800:	f7ff fc33 	bl	800106a <bme280_set_regs>
 8001804:	4603      	mov	r3, r0
 8001806:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001808:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800180c:	4618      	mov	r0, r3
 800180e:	3710      	adds	r7, #16
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}

08001814 <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b086      	sub	sp, #24
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data[4];
	struct bme280_settings settings;

	rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 800181c:	f107 0110 	add.w	r1, r7, #16
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2204      	movs	r2, #4
 8001824:	20f2      	movs	r0, #242	@ 0xf2
 8001826:	f7ff fbf0 	bl	800100a <bme280_get_regs>
 800182a:	4603      	mov	r3, r0
 800182c:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME280_OK) {
 800182e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d118      	bne.n	8001868 <put_device_to_sleep+0x54>
		parse_device_settings(reg_data, &settings);
 8001836:	f107 0208 	add.w	r2, r7, #8
 800183a:	f107 0310 	add.w	r3, r7, #16
 800183e:	4611      	mov	r1, r2
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff ff80 	bl	8001746 <parse_device_settings>
		rslt = bme280_soft_reset(dev);
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f7ff fd34 	bl	80012b4 <bme280_soft_reset>
 800184c:	4603      	mov	r3, r0
 800184e:	75fb      	strb	r3, [r7, #23]
		if (rslt == BME280_OK)
 8001850:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d107      	bne.n	8001868 <put_device_to_sleep+0x54>
			rslt = reload_device_settings(&settings, dev);
 8001858:	f107 0308 	add.w	r3, r7, #8
 800185c:	6879      	ldr	r1, [r7, #4]
 800185e:	4618      	mov	r0, r3
 8001860:	f000 f808 	bl	8001874 <reload_device_settings>
 8001864:	4603      	mov	r3, r0
 8001866:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001868:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800186c:	4618      	mov	r0, r3
 800186e:	3718      	adds	r7, #24
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}

08001874 <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 800187e:	683a      	ldr	r2, [r7, #0]
 8001880:	6879      	ldr	r1, [r7, #4]
 8001882:	201f      	movs	r0, #31
 8001884:	f7ff fe14 	bl	80014b0 <set_osr_settings>
 8001888:	4603      	mov	r3, r0
 800188a:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME280_OK)
 800188c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d106      	bne.n	80018a2 <reload_device_settings+0x2e>
		rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8001894:	683a      	ldr	r2, [r7, #0]
 8001896:	6879      	ldr	r1, [r7, #4]
 8001898:	201f      	movs	r0, #31
 800189a:	f7ff fea6 	bl	80015ea <set_filter_standby_settings>
 800189e:	4603      	mov	r3, r0
 80018a0:	73fb      	strb	r3, [r7, #15]

	return rslt;
 80018a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
	...

080018b0 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in integer data type.
 */
static int32_t compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
						struct bme280_calib_data *calib_data)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b089      	sub	sp, #36	@ 0x24
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
	int32_t var1;
	int32_t var2;
	int32_t temperature;
	int32_t temperature_min = -4000;
 80018ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001970 <compensate_temperature+0xc0>)
 80018bc:	61bb      	str	r3, [r7, #24]
	int32_t temperature_max = 8500;
 80018be:	f242 1334 	movw	r3, #8500	@ 0x2134
 80018c2:	617b      	str	r3, [r7, #20]

	var1 = (int32_t)((uncomp_data->temperature / 8) - ((int32_t)calib_data->dig_T1 * 2));
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	08db      	lsrs	r3, r3, #3
 80018ca:	683a      	ldr	r2, [r7, #0]
 80018cc:	8812      	ldrh	r2, [r2, #0]
 80018ce:	0052      	lsls	r2, r2, #1
 80018d0:	1a9b      	subs	r3, r3, r2
 80018d2:	613b      	str	r3, [r7, #16]
	var1 = (var1 * ((int32_t)calib_data->dig_T2)) / 2048;
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80018da:	461a      	mov	r2, r3
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	fb02 f303 	mul.w	r3, r2, r3
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	da01      	bge.n	80018ea <compensate_temperature+0x3a>
 80018e6:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 80018ea:	12db      	asrs	r3, r3, #11
 80018ec:	613b      	str	r3, [r7, #16]
	var2 = (int32_t)((uncomp_data->temperature / 16) - ((int32_t)calib_data->dig_T1));
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	091b      	lsrs	r3, r3, #4
 80018f4:	683a      	ldr	r2, [r7, #0]
 80018f6:	8812      	ldrh	r2, [r2, #0]
 80018f8:	1a9b      	subs	r3, r3, r2
 80018fa:	60fb      	str	r3, [r7, #12]
	var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_T3)) / 16384;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	fb03 f303 	mul.w	r3, r3, r3
 8001902:	2b00      	cmp	r3, #0
 8001904:	da01      	bge.n	800190a <compensate_temperature+0x5a>
 8001906:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800190a:	131b      	asrs	r3, r3, #12
 800190c:	461a      	mov	r2, r3
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001914:	fb02 f303 	mul.w	r3, r2, r3
 8001918:	2b00      	cmp	r3, #0
 800191a:	da02      	bge.n	8001922 <compensate_temperature+0x72>
 800191c:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001920:	333f      	adds	r3, #63	@ 0x3f
 8001922:	139b      	asrs	r3, r3, #14
 8001924:	60fb      	str	r3, [r7, #12]
	calib_data->t_fine = var1 + var2;
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	441a      	add	r2, r3
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	625a      	str	r2, [r3, #36]	@ 0x24
	temperature = (calib_data->t_fine * 5 + 128) / 256;
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001934:	4613      	mov	r3, r2
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	4413      	add	r3, r2
 800193a:	3380      	adds	r3, #128	@ 0x80
 800193c:	2b00      	cmp	r3, #0
 800193e:	da00      	bge.n	8001942 <compensate_temperature+0x92>
 8001940:	33ff      	adds	r3, #255	@ 0xff
 8001942:	121b      	asrs	r3, r3, #8
 8001944:	61fb      	str	r3, [r7, #28]

	if (temperature < temperature_min)
 8001946:	69fa      	ldr	r2, [r7, #28]
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	429a      	cmp	r2, r3
 800194c:	da02      	bge.n	8001954 <compensate_temperature+0xa4>
		temperature = temperature_min;
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	61fb      	str	r3, [r7, #28]
 8001952:	e005      	b.n	8001960 <compensate_temperature+0xb0>
	else if (temperature > temperature_max)
 8001954:	69fa      	ldr	r2, [r7, #28]
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	429a      	cmp	r2, r3
 800195a:	dd01      	ble.n	8001960 <compensate_temperature+0xb0>
		temperature = temperature_max;
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	61fb      	str	r3, [r7, #28]

	return temperature;
 8001960:	69fb      	ldr	r3, [r7, #28]
}
 8001962:	4618      	mov	r0, r3
 8001964:	3724      	adds	r7, #36	@ 0x24
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	fffff060 	.word	0xfffff060

08001974 <compensate_pressure>:
 * return the compensated pressure data in integer data type with higher
 * accuracy.
 */
static uint32_t compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8001974:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001978:	b0e8      	sub	sp, #416	@ 0x1a0
 800197a:	af00      	add	r7, sp, #0
 800197c:	f8c7 016c 	str.w	r0, [r7, #364]	@ 0x16c
 8001980:	f8c7 1168 	str.w	r1, [r7, #360]	@ 0x168
	int64_t var1;
	int64_t var2;
	int64_t var3;
	int64_t var4;
	uint32_t pressure;
	uint32_t pressure_min = 3000000;
 8001984:	4bbf      	ldr	r3, [pc, #764]	@ (8001c84 <compensate_pressure+0x310>)
 8001986:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
	uint32_t pressure_max = 11000000;
 800198a:	4bbf      	ldr	r3, [pc, #764]	@ (8001c88 <compensate_pressure+0x314>)
 800198c:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194

	var1 = ((int64_t)calib_data->t_fine) - 128000;
 8001990:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001996:	17da      	asrs	r2, r3, #31
 8001998:	4698      	mov	r8, r3
 800199a:	4691      	mov	r9, r2
 800199c:	f5b8 3afa 	subs.w	sl, r8, #128000	@ 0x1f400
 80019a0:	f149 3bff 	adc.w	fp, r9, #4294967295
 80019a4:	e9c7 ab62 	strd	sl, fp, [r7, #392]	@ 0x188
	var2 = var1 * var1 * (int64_t)calib_data->dig_P6;
 80019a8:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 80019ac:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80019b0:	fb03 f102 	mul.w	r1, r3, r2
 80019b4:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 80019b8:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80019bc:	fb02 f303 	mul.w	r3, r2, r3
 80019c0:	18ca      	adds	r2, r1, r3
 80019c2:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80019c6:	fba3 4503 	umull	r4, r5, r3, r3
 80019ca:	1953      	adds	r3, r2, r5
 80019cc:	461d      	mov	r5, r3
 80019ce:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80019d2:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80019d6:	b21b      	sxth	r3, r3
 80019d8:	17da      	asrs	r2, r3, #31
 80019da:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80019de:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80019e2:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 80019e6:	4603      	mov	r3, r0
 80019e8:	fb03 f205 	mul.w	r2, r3, r5
 80019ec:	460b      	mov	r3, r1
 80019ee:	fb04 f303 	mul.w	r3, r4, r3
 80019f2:	4413      	add	r3, r2
 80019f4:	4602      	mov	r2, r0
 80019f6:	fba4 1202 	umull	r1, r2, r4, r2
 80019fa:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 80019fe:	460a      	mov	r2, r1
 8001a00:	f8c7 2120 	str.w	r2, [r7, #288]	@ 0x120
 8001a04:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001a08:	4413      	add	r3, r2
 8001a0a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001a0e:	e9d7 3448 	ldrd	r3, r4, [r7, #288]	@ 0x120
 8001a12:	e9c7 3460 	strd	r3, r4, [r7, #384]	@ 0x180
 8001a16:	e9c7 3460 	strd	r3, r4, [r7, #384]	@ 0x180
	var2 = var2 + ((var1 * (int64_t)calib_data->dig_P5) * 131072);
 8001a1a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001a1e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001a22:	b21b      	sxth	r3, r3
 8001a24:	17da      	asrs	r2, r3, #31
 8001a26:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001a2a:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 8001a2e:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001a32:	e9d7 4544 	ldrd	r4, r5, [r7, #272]	@ 0x110
 8001a36:	462a      	mov	r2, r5
 8001a38:	fb02 f203 	mul.w	r2, r2, r3
 8001a3c:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001a40:	4621      	mov	r1, r4
 8001a42:	fb01 f303 	mul.w	r3, r1, r3
 8001a46:	441a      	add	r2, r3
 8001a48:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001a4c:	4621      	mov	r1, r4
 8001a4e:	fba3 1301 	umull	r1, r3, r3, r1
 8001a52:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001a56:	460b      	mov	r3, r1
 8001a58:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8001a5c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001a60:	18d3      	adds	r3, r2, r3
 8001a62:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001a66:	f04f 0000 	mov.w	r0, #0
 8001a6a:	f04f 0100 	mov.w	r1, #0
 8001a6e:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	@ 0x160
 8001a72:	462b      	mov	r3, r5
 8001a74:	0459      	lsls	r1, r3, #17
 8001a76:	4623      	mov	r3, r4
 8001a78:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001a7c:	4623      	mov	r3, r4
 8001a7e:	0458      	lsls	r0, r3, #17
 8001a80:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	@ 0x180
 8001a84:	1814      	adds	r4, r2, r0
 8001a86:	f8c7 40a0 	str.w	r4, [r7, #160]	@ 0xa0
 8001a8a:	414b      	adcs	r3, r1
 8001a8c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001a90:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	@ 0xa0
 8001a94:	e9c7 3460 	strd	r3, r4, [r7, #384]	@ 0x180
	var2 = var2 + (((int64_t)calib_data->dig_P4) * 34359738368);
 8001a98:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001a9c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001aa0:	b21b      	sxth	r3, r3
 8001aa2:	17da      	asrs	r2, r3, #31
 8001aa4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8001aa8:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8001aac:	f04f 0000 	mov.w	r0, #0
 8001ab0:	f04f 0100 	mov.w	r1, #0
 8001ab4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001ab8:	00d9      	lsls	r1, r3, #3
 8001aba:	2000      	movs	r0, #0
 8001abc:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	@ 0x180
 8001ac0:	1814      	adds	r4, r2, r0
 8001ac2:	f8c7 4098 	str.w	r4, [r7, #152]	@ 0x98
 8001ac6:	414b      	adcs	r3, r1
 8001ac8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001acc:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	@ 0x98
 8001ad0:	e9c7 3460 	strd	r3, r4, [r7, #384]	@ 0x180
	var1 = ((var1 * var1 * (int64_t)calib_data->dig_P3) / 256) + ((var1 * ((int64_t)calib_data->dig_P2) * 4096));
 8001ad4:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001ad8:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001adc:	fb03 f102 	mul.w	r1, r3, r2
 8001ae0:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001ae4:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001ae8:	fb02 f303 	mul.w	r3, r2, r3
 8001aec:	18ca      	adds	r2, r1, r3
 8001aee:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001af2:	fba3 1303 	umull	r1, r3, r3, r3
 8001af6:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8001afa:	460b      	mov	r3, r1
 8001afc:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8001b00:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001b04:	18d3      	adds	r3, r2, r3
 8001b06:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8001b0a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001b0e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b12:	b21b      	sxth	r3, r3
 8001b14:	17da      	asrs	r2, r3, #31
 8001b16:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001b1a:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001b1e:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	@ 0x158
 8001b22:	462b      	mov	r3, r5
 8001b24:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	@ 0x100
 8001b28:	4642      	mov	r2, r8
 8001b2a:	fb02 f203 	mul.w	r2, r2, r3
 8001b2e:	464b      	mov	r3, r9
 8001b30:	4621      	mov	r1, r4
 8001b32:	fb01 f303 	mul.w	r3, r1, r3
 8001b36:	4413      	add	r3, r2
 8001b38:	4622      	mov	r2, r4
 8001b3a:	4641      	mov	r1, r8
 8001b3c:	fba2 1201 	umull	r1, r2, r2, r1
 8001b40:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 8001b44:	460a      	mov	r2, r1
 8001b46:	f8c7 2150 	str.w	r2, [r7, #336]	@ 0x150
 8001b4a:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 8001b4e:	4413      	add	r3, r2
 8001b50:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001b54:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	da09      	bge.n	8001b70 <compensate_pressure+0x1fc>
 8001b5c:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8001b60:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8001b64:	f143 0300 	adc.w	r3, r3, #0
 8001b68:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001b6c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001b70:	f04f 0000 	mov.w	r0, #0
 8001b74:	f04f 0100 	mov.w	r1, #0
 8001b78:	0a10      	lsrs	r0, r2, #8
 8001b7a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001b7e:	1219      	asrs	r1, r3, #8
 8001b80:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001b84:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001b88:	b21b      	sxth	r3, r3
 8001b8a:	17da      	asrs	r2, r3, #31
 8001b8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001b90:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 8001b94:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001b98:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 8001b9c:	464a      	mov	r2, r9
 8001b9e:	fb02 f203 	mul.w	r2, r2, r3
 8001ba2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001ba6:	4644      	mov	r4, r8
 8001ba8:	fb04 f303 	mul.w	r3, r4, r3
 8001bac:	441a      	add	r2, r3
 8001bae:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001bb2:	4644      	mov	r4, r8
 8001bb4:	fba3 4304 	umull	r4, r3, r3, r4
 8001bb8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001bbc:	4623      	mov	r3, r4
 8001bbe:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8001bc2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001bc6:	18d3      	adds	r3, r2, r3
 8001bc8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001bcc:	f04f 0200 	mov.w	r2, #0
 8001bd0:	f04f 0300 	mov.w	r3, #0
 8001bd4:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	@ 0x148
 8001bd8:	464c      	mov	r4, r9
 8001bda:	0323      	lsls	r3, r4, #12
 8001bdc:	4644      	mov	r4, r8
 8001bde:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001be2:	4644      	mov	r4, r8
 8001be4:	0322      	lsls	r2, r4, #12
 8001be6:	1884      	adds	r4, r0, r2
 8001be8:	f8c7 4088 	str.w	r4, [r7, #136]	@ 0x88
 8001bec:	eb41 0303 	adc.w	r3, r1, r3
 8001bf0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001bf4:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	@ 0x88
 8001bf8:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var3 = ((int64_t)1) * 140737488355328;
 8001bfc:	f04f 0200 	mov.w	r2, #0
 8001c00:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c04:	e9c7 235e 	strd	r2, r3, [r7, #376]	@ 0x178
	var1 = (var3 + var1) * ((int64_t)calib_data->dig_P1) / 8589934592;
 8001c08:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
 8001c0c:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001c10:	1884      	adds	r4, r0, r2
 8001c12:	f8c7 40f0 	str.w	r4, [r7, #240]	@ 0xf0
 8001c16:	eb41 0303 	adc.w	r3, r1, r3
 8001c1a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001c1e:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001c22:	88db      	ldrh	r3, [r3, #6]
 8001c24:	b29b      	uxth	r3, r3
 8001c26:	2200      	movs	r2, #0
 8001c28:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001c2c:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001c30:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001c34:	462b      	mov	r3, r5
 8001c36:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8001c3a:	4642      	mov	r2, r8
 8001c3c:	fb02 f203 	mul.w	r2, r2, r3
 8001c40:	464b      	mov	r3, r9
 8001c42:	4621      	mov	r1, r4
 8001c44:	fb01 f303 	mul.w	r3, r1, r3
 8001c48:	4413      	add	r3, r2
 8001c4a:	4622      	mov	r2, r4
 8001c4c:	4641      	mov	r1, r8
 8001c4e:	fba2 1201 	umull	r1, r2, r2, r1
 8001c52:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
 8001c56:	460a      	mov	r2, r1
 8001c58:	f8c7 2140 	str.w	r2, [r7, #320]	@ 0x140
 8001c5c:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001c60:	4413      	add	r3, r2
 8001c62:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8001c66:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	da0e      	bge.n	8001c8c <compensate_pressure+0x318>
 8001c6e:	1e51      	subs	r1, r2, #1
 8001c70:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8001c74:	f143 0301 	adc.w	r3, r3, #1
 8001c78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001c7c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8001c80:	e004      	b.n	8001c8c <compensate_pressure+0x318>
 8001c82:	bf00      	nop
 8001c84:	002dc6c0 	.word	0x002dc6c0
 8001c88:	00a7d8c0 	.word	0x00a7d8c0
 8001c8c:	f04f 0000 	mov.w	r0, #0
 8001c90:	f04f 0100 	mov.w	r1, #0
 8001c94:	1058      	asrs	r0, r3, #1
 8001c96:	17d9      	asrs	r1, r3, #31
 8001c98:	e9c7 0162 	strd	r0, r1, [r7, #392]	@ 0x188

	/* To avoid divide by zero exception */
	if (var1 != 0) {
 8001c9c:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	f000 81f8 	beq.w	8002096 <compensate_pressure+0x722>
		var4 = 1048576 - uncomp_data->pressure;
 8001ca6:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001cb4:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001cb6:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	@ 0x78
 8001cba:	e9c7 345c 	strd	r3, r4, [r7, #368]	@ 0x170
		var4 = (((var4 * 2147483648) - var2) * 3125) / var1;
 8001cbe:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 8001cc2:	f04f 0000 	mov.w	r0, #0
 8001cc6:	f04f 0100 	mov.w	r1, #0
 8001cca:	07d9      	lsls	r1, r3, #31
 8001ccc:	ea41 0152 	orr.w	r1, r1, r2, lsr #1
 8001cd0:	07d0      	lsls	r0, r2, #31
 8001cd2:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	@ 0x180
 8001cd6:	1a84      	subs	r4, r0, r2
 8001cd8:	f8c7 40e0 	str.w	r4, [r7, #224]	@ 0xe0
 8001cdc:	eb61 0303 	sbc.w	r3, r1, r3
 8001ce0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001ce4:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001ce8:	4622      	mov	r2, r4
 8001cea:	462b      	mov	r3, r5
 8001cec:	1891      	adds	r1, r2, r2
 8001cee:	6739      	str	r1, [r7, #112]	@ 0x70
 8001cf0:	415b      	adcs	r3, r3
 8001cf2:	677b      	str	r3, [r7, #116]	@ 0x74
 8001cf4:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001cf8:	4621      	mov	r1, r4
 8001cfa:	1851      	adds	r1, r2, r1
 8001cfc:	66b9      	str	r1, [r7, #104]	@ 0x68
 8001cfe:	4629      	mov	r1, r5
 8001d00:	414b      	adcs	r3, r1
 8001d02:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001d04:	f04f 0200 	mov.w	r2, #0
 8001d08:	f04f 0300 	mov.w	r3, #0
 8001d0c:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8001d10:	4649      	mov	r1, r9
 8001d12:	018b      	lsls	r3, r1, #6
 8001d14:	4641      	mov	r1, r8
 8001d16:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d1a:	4641      	mov	r1, r8
 8001d1c:	018a      	lsls	r2, r1, #6
 8001d1e:	4641      	mov	r1, r8
 8001d20:	1889      	adds	r1, r1, r2
 8001d22:	6639      	str	r1, [r7, #96]	@ 0x60
 8001d24:	4649      	mov	r1, r9
 8001d26:	eb43 0101 	adc.w	r1, r3, r1
 8001d2a:	6679      	str	r1, [r7, #100]	@ 0x64
 8001d2c:	f04f 0200 	mov.w	r2, #0
 8001d30:	f04f 0300 	mov.w	r3, #0
 8001d34:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8001d38:	4649      	mov	r1, r9
 8001d3a:	008b      	lsls	r3, r1, #2
 8001d3c:	4641      	mov	r1, r8
 8001d3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001d42:	4641      	mov	r1, r8
 8001d44:	008a      	lsls	r2, r1, #2
 8001d46:	4610      	mov	r0, r2
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	4622      	mov	r2, r4
 8001d4e:	189b      	adds	r3, r3, r2
 8001d50:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001d52:	460b      	mov	r3, r1
 8001d54:	462a      	mov	r2, r5
 8001d56:	eb42 0303 	adc.w	r3, r2, r3
 8001d5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001d5c:	f04f 0200 	mov.w	r2, #0
 8001d60:	f04f 0300 	mov.w	r3, #0
 8001d64:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 8001d68:	4649      	mov	r1, r9
 8001d6a:	008b      	lsls	r3, r1, #2
 8001d6c:	4641      	mov	r1, r8
 8001d6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001d72:	4641      	mov	r1, r8
 8001d74:	008a      	lsls	r2, r1, #2
 8001d76:	4610      	mov	r0, r2
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	4622      	mov	r2, r4
 8001d7e:	189b      	adds	r3, r3, r2
 8001d80:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001d84:	462b      	mov	r3, r5
 8001d86:	460a      	mov	r2, r1
 8001d88:	eb42 0303 	adc.w	r3, r2, r3
 8001d8c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001d90:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001d94:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	@ 0xd8
 8001d98:	f7fe ff06 	bl	8000ba8 <__aeabi_ldivmod>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	460b      	mov	r3, r1
 8001da0:	e9c7 235c 	strd	r2, r3, [r7, #368]	@ 0x170
		var1 = (((int64_t)calib_data->dig_P9) * (var4 / 8192) * (var4 / 8192)) / 33554432;
 8001da4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001da8:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001dac:	b21b      	sxth	r3, r3
 8001dae:	17da      	asrs	r2, r3, #31
 8001db0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001db4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001db8:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	da08      	bge.n	8001dd2 <compensate_pressure+0x45e>
 8001dc0:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001dc4:	1851      	adds	r1, r2, r1
 8001dc6:	6539      	str	r1, [r7, #80]	@ 0x50
 8001dc8:	f143 0300 	adc.w	r3, r3, #0
 8001dcc:	657b      	str	r3, [r7, #84]	@ 0x54
 8001dce:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001dd2:	f04f 0000 	mov.w	r0, #0
 8001dd6:	f04f 0100 	mov.w	r1, #0
 8001dda:	0b50      	lsrs	r0, r2, #13
 8001ddc:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001de0:	1359      	asrs	r1, r3, #13
 8001de2:	4602      	mov	r2, r0
 8001de4:	460b      	mov	r3, r1
 8001de6:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001dea:	4629      	mov	r1, r5
 8001dec:	fb02 f001 	mul.w	r0, r2, r1
 8001df0:	4621      	mov	r1, r4
 8001df2:	fb01 f103 	mul.w	r1, r1, r3
 8001df6:	4401      	add	r1, r0
 8001df8:	4620      	mov	r0, r4
 8001dfa:	fba0 2302 	umull	r2, r3, r0, r2
 8001dfe:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001e02:	4613      	mov	r3, r2
 8001e04:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8001e08:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001e0c:	18cb      	adds	r3, r1, r3
 8001e0e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001e12:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	da08      	bge.n	8001e2c <compensate_pressure+0x4b8>
 8001e1a:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001e1e:	1851      	adds	r1, r2, r1
 8001e20:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001e22:	f143 0300 	adc.w	r3, r3, #0
 8001e26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001e28:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001e2c:	f04f 0000 	mov.w	r0, #0
 8001e30:	f04f 0100 	mov.w	r1, #0
 8001e34:	0b50      	lsrs	r0, r2, #13
 8001e36:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001e3a:	1359      	asrs	r1, r3, #13
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	460b      	mov	r3, r1
 8001e40:	e9d7 454e 	ldrd	r4, r5, [r7, #312]	@ 0x138
 8001e44:	4629      	mov	r1, r5
 8001e46:	fb02 f001 	mul.w	r0, r2, r1
 8001e4a:	4621      	mov	r1, r4
 8001e4c:	fb01 f103 	mul.w	r1, r1, r3
 8001e50:	4401      	add	r1, r0
 8001e52:	4620      	mov	r0, r4
 8001e54:	fba0 2302 	umull	r2, r3, r0, r2
 8001e58:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8001e62:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001e66:	18cb      	adds	r3, r1, r3
 8001e68:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8001e6c:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	da08      	bge.n	8001e86 <compensate_pressure+0x512>
 8001e74:	f06f 417e 	mvn.w	r1, #4261412864	@ 0xfe000000
 8001e78:	1851      	adds	r1, r2, r1
 8001e7a:	6439      	str	r1, [r7, #64]	@ 0x40
 8001e7c:	f143 0300 	adc.w	r3, r3, #0
 8001e80:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e82:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001e86:	f04f 0000 	mov.w	r0, #0
 8001e8a:	f04f 0100 	mov.w	r1, #0
 8001e8e:	0e50      	lsrs	r0, r2, #25
 8001e90:	ea40 10c3 	orr.w	r0, r0, r3, lsl #7
 8001e94:	1659      	asrs	r1, r3, #25
 8001e96:	e9c7 0162 	strd	r0, r1, [r7, #392]	@ 0x188
		var2 = (((int64_t)calib_data->dig_P8) * var4) / 524288;
 8001e9a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001e9e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001ea2:	b21b      	sxth	r3, r3
 8001ea4:	17da      	asrs	r2, r3, #31
 8001ea6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001eaa:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001eae:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001eb2:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001eb6:	462a      	mov	r2, r5
 8001eb8:	fb02 f203 	mul.w	r2, r2, r3
 8001ebc:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001ec0:	4621      	mov	r1, r4
 8001ec2:	fb01 f303 	mul.w	r3, r1, r3
 8001ec6:	441a      	add	r2, r3
 8001ec8:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001ecc:	4621      	mov	r1, r4
 8001ece:	fba3 1301 	umull	r1, r3, r3, r1
 8001ed2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8001edc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001ee0:	18d3      	adds	r3, r2, r3
 8001ee2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001ee6:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	da07      	bge.n	8001efe <compensate_pressure+0x58a>
 8001eee:	4970      	ldr	r1, [pc, #448]	@ (80020b0 <compensate_pressure+0x73c>)
 8001ef0:	1851      	adds	r1, r2, r1
 8001ef2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001ef4:	f143 0300 	adc.w	r3, r3, #0
 8001ef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001efa:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001efe:	f04f 0000 	mov.w	r0, #0
 8001f02:	f04f 0100 	mov.w	r1, #0
 8001f06:	0cd0      	lsrs	r0, r2, #19
 8001f08:	ea40 3043 	orr.w	r0, r0, r3, lsl #13
 8001f0c:	14d9      	asrs	r1, r3, #19
 8001f0e:	e9c7 0160 	strd	r0, r1, [r7, #384]	@ 0x180
		var4 = ((var4 + var1 + var2) / 256) + (((int64_t)calib_data->dig_P7) * 16);
 8001f12:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
 8001f16:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001f1a:	1884      	adds	r4, r0, r2
 8001f1c:	f8c7 40c0 	str.w	r4, [r7, #192]	@ 0xc0
 8001f20:	eb41 0303 	adc.w	r3, r1, r3
 8001f24:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001f28:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	@ 0x180
 8001f2c:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 8001f30:	4621      	mov	r1, r4
 8001f32:	1889      	adds	r1, r1, r2
 8001f34:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 8001f38:	4629      	mov	r1, r5
 8001f3a:	eb43 0101 	adc.w	r1, r3, r1
 8001f3e:	f8c7 10bc 	str.w	r1, [r7, #188]	@ 0xbc
 8001f42:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	da07      	bge.n	8001f5a <compensate_pressure+0x5e6>
 8001f4a:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8001f4e:	6339      	str	r1, [r7, #48]	@ 0x30
 8001f50:	f143 0300 	adc.w	r3, r3, #0
 8001f54:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f56:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001f5a:	f04f 0000 	mov.w	r0, #0
 8001f5e:	f04f 0100 	mov.w	r1, #0
 8001f62:	0a10      	lsrs	r0, r2, #8
 8001f64:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001f68:	1219      	asrs	r1, r3, #8
 8001f6a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001f6e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001f72:	b21b      	sxth	r3, r3
 8001f74:	17da      	asrs	r2, r3, #31
 8001f76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001f7a:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001f7e:	f04f 0200 	mov.w	r2, #0
 8001f82:	f04f 0300 	mov.w	r3, #0
 8001f86:	e9d7 892c 	ldrd	r8, r9, [r7, #176]	@ 0xb0
 8001f8a:	464c      	mov	r4, r9
 8001f8c:	0123      	lsls	r3, r4, #4
 8001f8e:	4644      	mov	r4, r8
 8001f90:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001f94:	4644      	mov	r4, r8
 8001f96:	0122      	lsls	r2, r4, #4
 8001f98:	1884      	adds	r4, r0, r2
 8001f9a:	62bc      	str	r4, [r7, #40]	@ 0x28
 8001f9c:	eb41 0303 	adc.w	r3, r1, r3
 8001fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fa2:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001fa6:	e9c7 345c 	strd	r3, r4, [r7, #368]	@ 0x170
		pressure = (uint32_t)(((var4 / 2) * 100) / 128);
 8001faa:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 8001fae:	f04f 0000 	mov.w	r0, #0
 8001fb2:	f04f 0100 	mov.w	r1, #0
 8001fb6:	0fd8      	lsrs	r0, r3, #31
 8001fb8:	2100      	movs	r1, #0
 8001fba:	1884      	adds	r4, r0, r2
 8001fbc:	623c      	str	r4, [r7, #32]
 8001fbe:	eb41 0303 	adc.w	r3, r1, r3
 8001fc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fc4:	f04f 0200 	mov.w	r2, #0
 8001fc8:	f04f 0300 	mov.w	r3, #0
 8001fcc:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001fd0:	4621      	mov	r1, r4
 8001fd2:	084a      	lsrs	r2, r1, #1
 8001fd4:	4629      	mov	r1, r5
 8001fd6:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8001fda:	4629      	mov	r1, r5
 8001fdc:	104b      	asrs	r3, r1, #1
 8001fde:	4610      	mov	r0, r2
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	1894      	adds	r4, r2, r2
 8001fe8:	61bc      	str	r4, [r7, #24]
 8001fea:	415b      	adcs	r3, r3
 8001fec:	61fb      	str	r3, [r7, #28]
 8001fee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ff2:	1814      	adds	r4, r2, r0
 8001ff4:	613c      	str	r4, [r7, #16]
 8001ff6:	414b      	adcs	r3, r1
 8001ff8:	617b      	str	r3, [r7, #20]
 8001ffa:	f04f 0200 	mov.w	r2, #0
 8001ffe:	f04f 0300 	mov.w	r3, #0
 8002002:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002006:	464c      	mov	r4, r9
 8002008:	0163      	lsls	r3, r4, #5
 800200a:	4644      	mov	r4, r8
 800200c:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8002010:	4644      	mov	r4, r8
 8002012:	0162      	lsls	r2, r4, #5
 8002014:	4644      	mov	r4, r8
 8002016:	18a4      	adds	r4, r4, r2
 8002018:	60bc      	str	r4, [r7, #8]
 800201a:	464c      	mov	r4, r9
 800201c:	eb43 0404 	adc.w	r4, r3, r4
 8002020:	60fc      	str	r4, [r7, #12]
 8002022:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002026:	4623      	mov	r3, r4
 8002028:	181b      	adds	r3, r3, r0
 800202a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800202e:	462b      	mov	r3, r5
 8002030:	eb41 0303 	adc.w	r3, r1, r3
 8002034:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002038:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 800203c:	2b00      	cmp	r3, #0
 800203e:	da07      	bge.n	8002050 <compensate_pressure+0x6dc>
 8002040:	f112 017f 	adds.w	r1, r2, #127	@ 0x7f
 8002044:	6039      	str	r1, [r7, #0]
 8002046:	f143 0300 	adc.w	r3, r3, #0
 800204a:	607b      	str	r3, [r7, #4]
 800204c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002050:	f04f 0000 	mov.w	r0, #0
 8002054:	f04f 0100 	mov.w	r1, #0
 8002058:	09d0      	lsrs	r0, r2, #7
 800205a:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 800205e:	11d9      	asrs	r1, r3, #7
 8002060:	4602      	mov	r2, r0
 8002062:	460b      	mov	r3, r1
 8002064:	4613      	mov	r3, r2
 8002066:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c

		if (pressure < pressure_min)
 800206a:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800206e:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8002072:	429a      	cmp	r2, r3
 8002074:	d204      	bcs.n	8002080 <compensate_pressure+0x70c>
			pressure = pressure_min;
 8002076:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800207a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800207e:	e00e      	b.n	800209e <compensate_pressure+0x72a>
		else if (pressure > pressure_max)
 8002080:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8002084:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8002088:	429a      	cmp	r2, r3
 800208a:	d908      	bls.n	800209e <compensate_pressure+0x72a>
			pressure = pressure_max;
 800208c:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8002090:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002094:	e003      	b.n	800209e <compensate_pressure+0x72a>
	} else {
		pressure = pressure_min;
 8002096:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800209a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
	}

	return pressure;
 800209e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	f507 77d0 	add.w	r7, r7, #416	@ 0x1a0
 80020a8:	46bd      	mov	sp, r7
 80020aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80020ae:	bf00      	nop
 80020b0:	0007ffff 	.word	0x0007ffff

080020b4 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in integer data type.
 */
static uint32_t compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b08b      	sub	sp, #44	@ 0x2c
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	6039      	str	r1, [r7, #0]
	int32_t var2;
	int32_t var3;
	int32_t var4;
	int32_t var5;
	uint32_t humidity;
	uint32_t humidity_max = 102400;
 80020be:	f44f 33c8 	mov.w	r3, #102400	@ 0x19000
 80020c2:	623b      	str	r3, [r7, #32]

	var1 = calib_data->t_fine - ((int32_t)76800);
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c8:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 80020cc:	61fb      	str	r3, [r7, #28]
	var2 = (int32_t)(uncomp_data->humidity * 16384);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	039b      	lsls	r3, r3, #14
 80020d4:	61bb      	str	r3, [r7, #24]
	var3 = (int32_t)(((int32_t)calib_data->dig_H4) * 1048576);
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80020dc:	051b      	lsls	r3, r3, #20
 80020de:	617b      	str	r3, [r7, #20]
	var4 = ((int32_t)calib_data->dig_H5) * var1;
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80020e6:	461a      	mov	r2, r3
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	fb02 f303 	mul.w	r3, r2, r3
 80020ee:	613b      	str	r3, [r7, #16]
	var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	1ad2      	subs	r2, r2, r3
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	da02      	bge.n	8002108 <compensate_humidity+0x54>
 8002102:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8002106:	337f      	adds	r3, #127	@ 0x7f
 8002108:	13db      	asrs	r3, r3, #15
 800210a:	60fb      	str	r3, [r7, #12]
	var2 = (var1 * ((int32_t)calib_data->dig_H6)) / 1024;
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	f993 3022 	ldrsb.w	r3, [r3, #34]	@ 0x22
 8002112:	461a      	mov	r2, r3
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	fb02 f303 	mul.w	r3, r2, r3
 800211a:	2b00      	cmp	r3, #0
 800211c:	da01      	bge.n	8002122 <compensate_humidity+0x6e>
 800211e:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 8002122:	129b      	asrs	r3, r3, #10
 8002124:	61bb      	str	r3, [r7, #24]
	var3 = (var1 * ((int32_t)calib_data->dig_H3)) / 2048;
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	7f1b      	ldrb	r3, [r3, #28]
 800212a:	461a      	mov	r2, r3
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	fb02 f303 	mul.w	r3, r2, r3
 8002132:	2b00      	cmp	r3, #0
 8002134:	da01      	bge.n	800213a <compensate_humidity+0x86>
 8002136:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 800213a:	12db      	asrs	r3, r3, #11
 800213c:	617b      	str	r3, [r7, #20]
	var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8002144:	69ba      	ldr	r2, [r7, #24]
 8002146:	fb02 f303 	mul.w	r3, r2, r3
 800214a:	2b00      	cmp	r3, #0
 800214c:	da01      	bge.n	8002152 <compensate_humidity+0x9e>
 800214e:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 8002152:	129b      	asrs	r3, r3, #10
 8002154:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8002158:	613b      	str	r3, [r7, #16]
	var2 = ((var4 * ((int32_t)calib_data->dig_H2)) + 8192) / 16384;
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8002160:	461a      	mov	r2, r3
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	fb02 f303 	mul.w	r3, r2, r3
 8002168:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800216c:	2b00      	cmp	r3, #0
 800216e:	da02      	bge.n	8002176 <compensate_humidity+0xc2>
 8002170:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8002174:	333f      	adds	r3, #63	@ 0x3f
 8002176:	139b      	asrs	r3, r3, #14
 8002178:	61bb      	str	r3, [r7, #24]
	var3 = var5 * var2;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	fb02 f303 	mul.w	r3, r2, r3
 8002182:	617b      	str	r3, [r7, #20]
	var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	2b00      	cmp	r3, #0
 8002188:	da02      	bge.n	8002190 <compensate_humidity+0xdc>
 800218a:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 800218e:	337f      	adds	r3, #127	@ 0x7f
 8002190:	13db      	asrs	r3, r3, #15
 8002192:	461a      	mov	r2, r3
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	2b00      	cmp	r3, #0
 8002198:	da02      	bge.n	80021a0 <compensate_humidity+0xec>
 800219a:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 800219e:	337f      	adds	r3, #127	@ 0x7f
 80021a0:	13db      	asrs	r3, r3, #15
 80021a2:	fb02 f303 	mul.w	r3, r2, r3
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	da00      	bge.n	80021ac <compensate_humidity+0xf8>
 80021aa:	337f      	adds	r3, #127	@ 0x7f
 80021ac:	11db      	asrs	r3, r3, #7
 80021ae:	613b      	str	r3, [r7, #16]
	var5 = var3 - ((var4 * ((int32_t)calib_data->dig_H1)) / 16);
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	7e1b      	ldrb	r3, [r3, #24]
 80021b4:	461a      	mov	r2, r3
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	fb02 f303 	mul.w	r3, r2, r3
 80021bc:	2b00      	cmp	r3, #0
 80021be:	da00      	bge.n	80021c2 <compensate_humidity+0x10e>
 80021c0:	330f      	adds	r3, #15
 80021c2:	111b      	asrs	r3, r3, #4
 80021c4:	425b      	negs	r3, r3
 80021c6:	461a      	mov	r2, r3
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	4413      	add	r3, r2
 80021cc:	60fb      	str	r3, [r7, #12]
	var5 = (var5 < 0 ? 0 : var5);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80021d4:	60fb      	str	r3, [r7, #12]
	var5 = (var5 > 419430400 ? 419430400 : var5);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 80021dc:	bfa8      	it	ge
 80021de:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 80021e2:	60fb      	str	r3, [r7, #12]
	humidity = (uint32_t)(var5 / 4096);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	da01      	bge.n	80021ee <compensate_humidity+0x13a>
 80021ea:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80021ee:	131b      	asrs	r3, r3, #12
 80021f0:	627b      	str	r3, [r7, #36]	@ 0x24

	if (humidity > humidity_max)
 80021f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021f4:	6a3b      	ldr	r3, [r7, #32]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d901      	bls.n	80021fe <compensate_humidity+0x14a>
		humidity = humidity_max;
 80021fa:	6a3b      	ldr	r3, [r7, #32]
 80021fc:	627b      	str	r3, [r7, #36]	@ 0x24

	return humidity;
 80021fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002200:	4618      	mov	r0, r3
 8002202:	372c      	adds	r7, #44	@ 0x2c
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b08a      	sub	sp, #40	@ 0x28
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 8002214:	2388      	movs	r3, #136	@ 0x88
 8002216:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	/* Array to store calibration data */
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 800221a:	f107 030c 	add.w	r3, r7, #12
 800221e:	2200      	movs	r2, #0
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	605a      	str	r2, [r3, #4]
 8002224:	609a      	str	r2, [r3, #8]
 8002226:	60da      	str	r2, [r3, #12]
 8002228:	611a      	str	r2, [r3, #16]
 800222a:	615a      	str	r2, [r3, #20]
 800222c:	831a      	strh	r2, [r3, #24]

	/* Read the calibration data from the sensor */
	rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 800222e:	f107 010c 	add.w	r1, r7, #12
 8002232:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	221a      	movs	r2, #26
 800223a:	f7fe fee6 	bl	800100a <bme280_get_regs>
 800223e:	4603      	mov	r3, r0
 8002240:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (rslt == BME280_OK) {
 8002244:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002248:	2b00      	cmp	r3, #0
 800224a:	d11d      	bne.n	8002288 <get_calib_data+0x7c>
		/* Parse temperature and pressure calibration data and store
		   it in device structure */
		parse_temp_press_calib_data(calib_data, dev);
 800224c:	f107 030c 	add.w	r3, r7, #12
 8002250:	6879      	ldr	r1, [r7, #4]
 8002252:	4618      	mov	r0, r3
 8002254:	f000 f84a 	bl	80022ec <parse_temp_press_calib_data>

		reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 8002258:	23e1      	movs	r3, #225	@ 0xe1
 800225a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		/* Read the humidity calibration data from the sensor */
		rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 800225e:	f107 010c 	add.w	r1, r7, #12
 8002262:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2207      	movs	r2, #7
 800226a:	f7fe fece 	bl	800100a <bme280_get_regs>
 800226e:	4603      	mov	r3, r0
 8002270:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (rslt == BME280_OK) {
 8002274:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002278:	2b00      	cmp	r3, #0
 800227a:	d105      	bne.n	8002288 <get_calib_data+0x7c>
			/* Parse humidity calibration data and store it in
			   device structure */
			parse_humidity_calib_data(calib_data, dev);
 800227c:	f107 030c 	add.w	r3, r7, #12
 8002280:	6879      	ldr	r1, [r7, #4]
 8002282:	4618      	mov	r0, r3
 8002284:	f000 f8ee 	bl	8002464 <parse_humidity_calib_data>
		}
	}

	return rslt;
 8002288:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800228c:	4618      	mov	r0, r3
 800228e:	3728      	adds	r7, #40	@ 0x28
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 8002294:	b480      	push	{r7}
 8002296:	b087      	sub	sp, #28
 8002298:	af00      	add	r7, sp, #0
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	60b9      	str	r1, [r7, #8]
 800229e:	607a      	str	r2, [r7, #4]
 80022a0:	70fb      	strb	r3, [r7, #3]
	uint8_t index;

	for (index = 1; index < len; index++) {
 80022a2:	2301      	movs	r3, #1
 80022a4:	75fb      	strb	r3, [r7, #23]
 80022a6:	e016      	b.n	80022d6 <interleave_reg_addr+0x42>
		temp_buff[(index * 2) - 1] = reg_addr[index];
 80022a8:	7dfb      	ldrb	r3, [r7, #23]
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	441a      	add	r2, r3
 80022ae:	7dfb      	ldrb	r3, [r7, #23]
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	3b01      	subs	r3, #1
 80022b4:	68b9      	ldr	r1, [r7, #8]
 80022b6:	440b      	add	r3, r1
 80022b8:	7812      	ldrb	r2, [r2, #0]
 80022ba:	701a      	strb	r2, [r3, #0]
		temp_buff[index * 2] = reg_data[index];
 80022bc:	7dfb      	ldrb	r3, [r7, #23]
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	441a      	add	r2, r3
 80022c2:	7dfb      	ldrb	r3, [r7, #23]
 80022c4:	005b      	lsls	r3, r3, #1
 80022c6:	4619      	mov	r1, r3
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	440b      	add	r3, r1
 80022cc:	7812      	ldrb	r2, [r2, #0]
 80022ce:	701a      	strb	r2, [r3, #0]
	for (index = 1; index < len; index++) {
 80022d0:	7dfb      	ldrb	r3, [r7, #23]
 80022d2:	3301      	adds	r3, #1
 80022d4:	75fb      	strb	r3, [r7, #23]
 80022d6:	7dfa      	ldrb	r2, [r7, #23]
 80022d8:	78fb      	ldrb	r3, [r7, #3]
 80022da:	429a      	cmp	r2, r3
 80022dc:	d3e4      	bcc.n	80022a8 <interleave_reg_addr+0x14>
	}
}
 80022de:	bf00      	nop
 80022e0:	bf00      	nop
 80022e2:	371c      	adds	r7, #28
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	3310      	adds	r3, #16
 80022fa:	60fb      	str	r3, [r7, #12]

	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	3301      	adds	r3, #1
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	b21b      	sxth	r3, r3
 8002304:	021b      	lsls	r3, r3, #8
 8002306:	b21a      	sxth	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	b21b      	sxth	r3, r3
 800230e:	4313      	orrs	r3, r2
 8002310:	b21b      	sxth	r3, r3
 8002312:	b29a      	uxth	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	801a      	strh	r2, [r3, #0]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	3303      	adds	r3, #3
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	b21b      	sxth	r3, r3
 8002320:	021b      	lsls	r3, r3, #8
 8002322:	b21a      	sxth	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	3302      	adds	r3, #2
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	b21b      	sxth	r3, r3
 800232c:	4313      	orrs	r3, r2
 800232e:	b21a      	sxth	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	805a      	strh	r2, [r3, #2]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	3305      	adds	r3, #5
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	b21b      	sxth	r3, r3
 800233c:	021b      	lsls	r3, r3, #8
 800233e:	b21a      	sxth	r2, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	3304      	adds	r3, #4
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	b21b      	sxth	r3, r3
 8002348:	4313      	orrs	r3, r2
 800234a:	b21a      	sxth	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	809a      	strh	r2, [r3, #4]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	3307      	adds	r3, #7
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	b21b      	sxth	r3, r3
 8002358:	021b      	lsls	r3, r3, #8
 800235a:	b21a      	sxth	r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	3306      	adds	r3, #6
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	b21b      	sxth	r3, r3
 8002364:	4313      	orrs	r3, r2
 8002366:	b21b      	sxth	r3, r3
 8002368:	b29a      	uxth	r2, r3
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	80da      	strh	r2, [r3, #6]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	3309      	adds	r3, #9
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	b21b      	sxth	r3, r3
 8002376:	021b      	lsls	r3, r3, #8
 8002378:	b21a      	sxth	r2, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	3308      	adds	r3, #8
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	b21b      	sxth	r3, r3
 8002382:	4313      	orrs	r3, r2
 8002384:	b21a      	sxth	r2, r3
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	811a      	strh	r2, [r3, #8]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	330b      	adds	r3, #11
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	b21b      	sxth	r3, r3
 8002392:	021b      	lsls	r3, r3, #8
 8002394:	b21a      	sxth	r2, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	330a      	adds	r3, #10
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	b21b      	sxth	r3, r3
 800239e:	4313      	orrs	r3, r2
 80023a0:	b21a      	sxth	r2, r3
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	815a      	strh	r2, [r3, #10]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	330d      	adds	r3, #13
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	b21b      	sxth	r3, r3
 80023ae:	021b      	lsls	r3, r3, #8
 80023b0:	b21a      	sxth	r2, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	330c      	adds	r3, #12
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	b21b      	sxth	r3, r3
 80023ba:	4313      	orrs	r3, r2
 80023bc:	b21a      	sxth	r2, r3
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	819a      	strh	r2, [r3, #12]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	330f      	adds	r3, #15
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	b21b      	sxth	r3, r3
 80023ca:	021b      	lsls	r3, r3, #8
 80023cc:	b21a      	sxth	r2, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	330e      	adds	r3, #14
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	b21b      	sxth	r3, r3
 80023d6:	4313      	orrs	r3, r2
 80023d8:	b21a      	sxth	r2, r3
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	81da      	strh	r2, [r3, #14]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	3311      	adds	r3, #17
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	b21b      	sxth	r3, r3
 80023e6:	021b      	lsls	r3, r3, #8
 80023e8:	b21a      	sxth	r2, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	3310      	adds	r3, #16
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	b21b      	sxth	r3, r3
 80023f2:	4313      	orrs	r3, r2
 80023f4:	b21a      	sxth	r2, r3
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	821a      	strh	r2, [r3, #16]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	3313      	adds	r3, #19
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	b21b      	sxth	r3, r3
 8002402:	021b      	lsls	r3, r3, #8
 8002404:	b21a      	sxth	r2, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	3312      	adds	r3, #18
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	b21b      	sxth	r3, r3
 800240e:	4313      	orrs	r3, r2
 8002410:	b21a      	sxth	r2, r3
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	825a      	strh	r2, [r3, #18]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	3315      	adds	r3, #21
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	b21b      	sxth	r3, r3
 800241e:	021b      	lsls	r3, r3, #8
 8002420:	b21a      	sxth	r2, r3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	3314      	adds	r3, #20
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	b21b      	sxth	r3, r3
 800242a:	4313      	orrs	r3, r2
 800242c:	b21a      	sxth	r2, r3
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	829a      	strh	r2, [r3, #20]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	3317      	adds	r3, #23
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	b21b      	sxth	r3, r3
 800243a:	021b      	lsls	r3, r3, #8
 800243c:	b21a      	sxth	r2, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	3316      	adds	r3, #22
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	b21b      	sxth	r3, r3
 8002446:	4313      	orrs	r3, r2
 8002448:	b21a      	sxth	r2, r3
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	82da      	strh	r2, [r3, #22]
	calib_data->dig_H1 = reg_data[25];
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	3319      	adds	r3, #25
 8002452:	781a      	ldrb	r2, [r3, #0]
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	761a      	strb	r2, [r3, #24]

}
 8002458:	bf00      	nop
 800245a:	3714      	adds	r7, #20
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr

08002464 <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8002464:	b480      	push	{r7}
 8002466:	b087      	sub	sp, #28
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	3310      	adds	r3, #16
 8002472:	617b      	str	r3, [r7, #20]
	int16_t dig_H4_lsb;
	int16_t dig_H4_msb;
	int16_t dig_H5_lsb;
	int16_t dig_H5_msb;

	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	3301      	adds	r3, #1
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	b21b      	sxth	r3, r3
 800247c:	021b      	lsls	r3, r3, #8
 800247e:	b21a      	sxth	r2, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	b21b      	sxth	r3, r3
 8002486:	4313      	orrs	r3, r2
 8002488:	b21a      	sxth	r2, r3
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	835a      	strh	r2, [r3, #26]
	calib_data->dig_H3 = reg_data[2];
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	3302      	adds	r3, #2
 8002492:	781a      	ldrb	r2, [r3, #0]
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	771a      	strb	r2, [r3, #28]

	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	3303      	adds	r3, #3
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	b25b      	sxtb	r3, r3
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	011b      	lsls	r3, r3, #4
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	827b      	strh	r3, [r7, #18]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	3304      	adds	r3, #4
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	b21b      	sxth	r3, r3
 80024b0:	f003 030f 	and.w	r3, r3, #15
 80024b4:	823b      	strh	r3, [r7, #16]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 80024b6:	8a7a      	ldrh	r2, [r7, #18]
 80024b8:	8a3b      	ldrh	r3, [r7, #16]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	b21a      	sxth	r2, r3
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	83da      	strh	r2, [r3, #30]

	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	3305      	adds	r3, #5
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	b25b      	sxtb	r3, r3
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	011b      	lsls	r3, r3, #4
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	81fb      	strh	r3, [r7, #14]
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	3304      	adds	r3, #4
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	091b      	lsrs	r3, r3, #4
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	81bb      	strh	r3, [r7, #12]
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 80024de:	89fa      	ldrh	r2, [r7, #14]
 80024e0:	89bb      	ldrh	r3, [r7, #12]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	b21a      	sxth	r2, r3
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	841a      	strh	r2, [r3, #32]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	3306      	adds	r3, #6
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	b25a      	sxtb	r2, r3
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 80024f8:	bf00      	nop
 80024fa:	371c      	adds	r7, #28
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	460a      	mov	r2, r1
 800250e:	71fb      	strb	r3, [r7, #7]
 8002510:	4613      	mov	r3, r2
 8002512:	71bb      	strb	r3, [r7, #6]
	uint8_t settings_changed = FALSE;
 8002514:	2300      	movs	r3, #0
 8002516:	73fb      	strb	r3, [r7, #15]

	if (sub_settings & desired_settings) {
 8002518:	79fa      	ldrb	r2, [r7, #7]
 800251a:	79bb      	ldrb	r3, [r7, #6]
 800251c:	4013      	ands	r3, r2
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2b00      	cmp	r3, #0
 8002522:	d002      	beq.n	800252a <are_settings_changed+0x26>
		/* User wants to modify this particular settings */
		settings_changed = TRUE;
 8002524:	2301      	movs	r3, #1
 8002526:	73fb      	strb	r3, [r7, #15]
 8002528:	e001      	b.n	800252e <are_settings_changed+0x2a>
	} else {
		/* User don't want to modify this particular settings */
		settings_changed = FALSE;
 800252a:	2300      	movs	r3, #0
 800252c:	73fb      	strb	r3, [r7, #15]
	}

	return settings_changed;
 800252e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002530:	4618      	mov	r0, r3
 8002532:	3714      	adds	r7, #20
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr

0800253c <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 800253c:	b480      	push	{r7}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d00b      	beq.n	8002562 <null_ptr_check+0x26>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d007      	beq.n	8002562 <null_ptr_check+0x26>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d003      	beq.n	8002562 <null_ptr_check+0x26>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d102      	bne.n	8002568 <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 8002562:	23ff      	movs	r3, #255	@ 0xff
 8002564:	73fb      	strb	r3, [r7, #15]
 8002566:	e001      	b.n	800256c <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME280_OK;
 8002568:	2300      	movs	r3, #0
 800256a:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800256c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002570:	4618      	mov	r0, r3
 8002572:	3714      	adds	r7, #20
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <user_i2c_read>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af02      	add	r7, sp, #8
 8002582:	603a      	str	r2, [r7, #0]
 8002584:	461a      	mov	r2, r3
 8002586:	4603      	mov	r3, r0
 8002588:	71fb      	strb	r3, [r7, #7]
 800258a:	460b      	mov	r3, r1
 800258c:	71bb      	strb	r3, [r7, #6]
 800258e:	4613      	mov	r3, r2
 8002590:	80bb      	strh	r3, [r7, #4]
  if (HAL_I2C_Master_Transmit(&hi2c1, (id << 1), &reg_addr, 1, 100) != HAL_OK)
 8002592:	79fb      	ldrb	r3, [r7, #7]
 8002594:	b29b      	uxth	r3, r3
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	b299      	uxth	r1, r3
 800259a:	1dba      	adds	r2, r7, #6
 800259c:	2364      	movs	r3, #100	@ 0x64
 800259e:	9300      	str	r3, [sp, #0]
 80025a0:	2301      	movs	r3, #1
 80025a2:	480f      	ldr	r0, [pc, #60]	@ (80025e0 <user_i2c_read+0x64>)
 80025a4:	f002 fb40 	bl	8004c28 <HAL_I2C_Master_Transmit>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d002      	beq.n	80025b4 <user_i2c_read+0x38>
    return -1;
 80025ae:	f04f 33ff 	mov.w	r3, #4294967295
 80025b2:	e011      	b.n	80025d8 <user_i2c_read+0x5c>
  if (HAL_I2C_Master_Receive(&hi2c1, (id << 1), data, len, 100) != HAL_OK)
 80025b4:	79fb      	ldrb	r3, [r7, #7]
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	b299      	uxth	r1, r3
 80025bc:	88bb      	ldrh	r3, [r7, #4]
 80025be:	2264      	movs	r2, #100	@ 0x64
 80025c0:	9200      	str	r2, [sp, #0]
 80025c2:	683a      	ldr	r2, [r7, #0]
 80025c4:	4806      	ldr	r0, [pc, #24]	@ (80025e0 <user_i2c_read+0x64>)
 80025c6:	f002 fc47 	bl	8004e58 <HAL_I2C_Master_Receive>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d002      	beq.n	80025d6 <user_i2c_read+0x5a>
    return -1;
 80025d0:	f04f 33ff 	mov.w	r3, #4294967295
 80025d4:	e000      	b.n	80025d8 <user_i2c_read+0x5c>
  return 0;
 80025d6:	2300      	movs	r3, #0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	200001fc 	.word	0x200001fc

080025e4 <user_i2c_write>:

int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b08a      	sub	sp, #40	@ 0x28
 80025e8:	af02      	add	r7, sp, #8
 80025ea:	603a      	str	r2, [r7, #0]
 80025ec:	461a      	mov	r2, r3
 80025ee:	4603      	mov	r3, r0
 80025f0:	71fb      	strb	r3, [r7, #7]
 80025f2:	460b      	mov	r3, r1
 80025f4:	71bb      	strb	r3, [r7, #6]
 80025f6:	4613      	mov	r3, r2
 80025f8:	80bb      	strh	r3, [r7, #4]
  uint8_t buf[20];
  buf[0] = reg_addr;
 80025fa:	79bb      	ldrb	r3, [r7, #6]
 80025fc:	733b      	strb	r3, [r7, #12]
  memcpy(buf + 1, data, len);
 80025fe:	f107 030c 	add.w	r3, r7, #12
 8002602:	3301      	adds	r3, #1
 8002604:	88ba      	ldrh	r2, [r7, #4]
 8002606:	6839      	ldr	r1, [r7, #0]
 8002608:	4618      	mov	r0, r3
 800260a:	f00a fbca 	bl	800cda2 <memcpy>
  if (HAL_I2C_Master_Transmit(&hi2c1, (id << 1), buf, len + 1, 100) != HAL_OK)
 800260e:	79fb      	ldrb	r3, [r7, #7]
 8002610:	b29b      	uxth	r3, r3
 8002612:	005b      	lsls	r3, r3, #1
 8002614:	b299      	uxth	r1, r3
 8002616:	88bb      	ldrh	r3, [r7, #4]
 8002618:	3301      	adds	r3, #1
 800261a:	b29b      	uxth	r3, r3
 800261c:	f107 020c 	add.w	r2, r7, #12
 8002620:	2064      	movs	r0, #100	@ 0x64
 8002622:	9000      	str	r0, [sp, #0]
 8002624:	4806      	ldr	r0, [pc, #24]	@ (8002640 <user_i2c_write+0x5c>)
 8002626:	f002 faff 	bl	8004c28 <HAL_I2C_Master_Transmit>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d002      	beq.n	8002636 <user_i2c_write+0x52>
    return -1;
 8002630:	f04f 33ff 	mov.w	r3, #4294967295
 8002634:	e000      	b.n	8002638 <user_i2c_write+0x54>
  return 0;
 8002636:	2300      	movs	r3, #0
}
 8002638:	4618      	mov	r0, r3
 800263a:	3720      	adds	r7, #32
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	200001fc 	.word	0x200001fc

08002644 <user_delay_ms>:

void user_delay_ms(uint32_t period)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  HAL_Delay(period);
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	f001 ff15 	bl	800447c <HAL_Delay>
}
 8002652:	bf00      	nop
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
	...

0800265c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	usr_cnt = sizeof(users)/sizeof(users[0]);
 8002660:	4b8c      	ldr	r3, [pc, #560]	@ (8002894 <main+0x238>)
 8002662:	2202      	movs	r2, #2
 8002664:	701a      	strb	r2, [r3, #0]
	strcpy(ptr[0].name, "Lidia");
 8002666:	4b8c      	ldr	r3, [pc, #560]	@ (8002898 <main+0x23c>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a8c      	ldr	r2, [pc, #560]	@ (800289c <main+0x240>)
 800266c:	6810      	ldr	r0, [r2, #0]
 800266e:	6018      	str	r0, [r3, #0]
 8002670:	8892      	ldrh	r2, [r2, #4]
 8002672:	809a      	strh	r2, [r3, #4]
	ptr[0].code[0] = 241;
 8002674:	4b88      	ldr	r3, [pc, #544]	@ (8002898 <main+0x23c>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	22f1      	movs	r2, #241	@ 0xf1
 800267a:	751a      	strb	r2, [r3, #20]
	ptr[0].code[1] = 69;
 800267c:	4b86      	ldr	r3, [pc, #536]	@ (8002898 <main+0x23c>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	2245      	movs	r2, #69	@ 0x45
 8002682:	755a      	strb	r2, [r3, #21]
	ptr[0].code[2] = 183;
 8002684:	4b84      	ldr	r3, [pc, #528]	@ (8002898 <main+0x23c>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	22b7      	movs	r2, #183	@ 0xb7
 800268a:	759a      	strb	r2, [r3, #22]
	ptr[0].code[3] = 1;
 800268c:	4b82      	ldr	r3, [pc, #520]	@ (8002898 <main+0x23c>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2201      	movs	r2, #1
 8002692:	75da      	strb	r2, [r3, #23]
	strcpy(ptr[1].name, "Kacper");
 8002694:	4b80      	ldr	r3, [pc, #512]	@ (8002898 <main+0x23c>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	3318      	adds	r3, #24
 800269a:	4a81      	ldr	r2, [pc, #516]	@ (80028a0 <main+0x244>)
 800269c:	6810      	ldr	r0, [r2, #0]
 800269e:	6018      	str	r0, [r3, #0]
 80026a0:	8891      	ldrh	r1, [r2, #4]
 80026a2:	7992      	ldrb	r2, [r2, #6]
 80026a4:	8099      	strh	r1, [r3, #4]
 80026a6:	719a      	strb	r2, [r3, #6]
	ptr[1].code[0] = 141;
 80026a8:	4b7b      	ldr	r3, [pc, #492]	@ (8002898 <main+0x23c>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	3318      	adds	r3, #24
 80026ae:	228d      	movs	r2, #141	@ 0x8d
 80026b0:	751a      	strb	r2, [r3, #20]
	ptr[1].code[1] = 168;
 80026b2:	4b79      	ldr	r3, [pc, #484]	@ (8002898 <main+0x23c>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	3318      	adds	r3, #24
 80026b8:	22a8      	movs	r2, #168	@ 0xa8
 80026ba:	755a      	strb	r2, [r3, #21]
	ptr[1].code[2] = 204;
 80026bc:	4b76      	ldr	r3, [pc, #472]	@ (8002898 <main+0x23c>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	3318      	adds	r3, #24
 80026c2:	22cc      	movs	r2, #204	@ 0xcc
 80026c4:	759a      	strb	r2, [r3, #22]
	ptr[1].code[3] = 1;
 80026c6:	4b74      	ldr	r3, [pc, #464]	@ (8002898 <main+0x23c>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	3318      	adds	r3, #24
 80026cc:	2201      	movs	r2, #1
 80026ce:	75da      	strb	r2, [r3, #23]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80026d0:	f001 fe9c 	bl	800440c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80026d4:	f000 f934 	bl	8002940 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80026d8:	f000 f9fe 	bl	8002ad8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80026dc:	f000 f9c2 	bl	8002a64 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80026e0:	f000 f980 	bl	80029e4 <MX_I2C1_Init>


    /*
     *  BME280 initialization
     */
    dev.dev_id = BME280_I2C_ADDR_PRIM;   // 0x76 or 0x77 depending on module
 80026e4:	4b6f      	ldr	r3, [pc, #444]	@ (80028a4 <main+0x248>)
 80026e6:	2276      	movs	r2, #118	@ 0x76
 80026e8:	705a      	strb	r2, [r3, #1]
    dev.intf = BME280_I2C_INTF;
 80026ea:	4b6e      	ldr	r3, [pc, #440]	@ (80028a4 <main+0x248>)
 80026ec:	2201      	movs	r2, #1
 80026ee:	709a      	strb	r2, [r3, #2]
    dev.read = user_i2c_read;
 80026f0:	4b6c      	ldr	r3, [pc, #432]	@ (80028a4 <main+0x248>)
 80026f2:	4a6d      	ldr	r2, [pc, #436]	@ (80028a8 <main+0x24c>)
 80026f4:	605a      	str	r2, [r3, #4]
    dev.write = user_i2c_write;
 80026f6:	4b6b      	ldr	r3, [pc, #428]	@ (80028a4 <main+0x248>)
 80026f8:	4a6c      	ldr	r2, [pc, #432]	@ (80028ac <main+0x250>)
 80026fa:	609a      	str	r2, [r3, #8]
    dev.delay_ms = user_delay_ms;
 80026fc:	4b69      	ldr	r3, [pc, #420]	@ (80028a4 <main+0x248>)
 80026fe:	4a6c      	ldr	r2, [pc, #432]	@ (80028b0 <main+0x254>)
 8002700:	60da      	str	r2, [r3, #12]

    rslt = bme280_init(&dev);
 8002702:	4868      	ldr	r0, [pc, #416]	@ (80028a4 <main+0x248>)
 8002704:	f7fe fc36 	bl	8000f74 <bme280_init>
 8002708:	4603      	mov	r3, r0
 800270a:	461a      	mov	r2, r3
 800270c:	4b69      	ldr	r3, [pc, #420]	@ (80028b4 <main+0x258>)
 800270e:	701a      	strb	r2, [r3, #0]
    if (rslt != BME280_OK) {
 8002710:	4b68      	ldr	r3, [pc, #416]	@ (80028b4 <main+0x258>)
 8002712:	f993 3000 	ldrsb.w	r3, [r3]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d013      	beq.n	8002742 <main+0xe6>
      sprintf(uart_buf, "BME280 init failed (%d)\r\n", rslt);
 800271a:	4b66      	ldr	r3, [pc, #408]	@ (80028b4 <main+0x258>)
 800271c:	f993 3000 	ldrsb.w	r3, [r3]
 8002720:	461a      	mov	r2, r3
 8002722:	4965      	ldr	r1, [pc, #404]	@ (80028b8 <main+0x25c>)
 8002724:	4865      	ldr	r0, [pc, #404]	@ (80028bc <main+0x260>)
 8002726:	f00a f9f1 	bl	800cb0c <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 800272a:	4864      	ldr	r0, [pc, #400]	@ (80028bc <main+0x260>)
 800272c:	f7fd fda0 	bl	8000270 <strlen>
 8002730:	4603      	mov	r3, r0
 8002732:	b29a      	uxth	r2, r3
 8002734:	f04f 33ff 	mov.w	r3, #4294967295
 8002738:	4960      	ldr	r1, [pc, #384]	@ (80028bc <main+0x260>)
 800273a:	4861      	ldr	r0, [pc, #388]	@ (80028c0 <main+0x264>)
 800273c:	f004 fd52 	bl	80071e4 <HAL_UART_Transmit>
 8002740:	e00e      	b.n	8002760 <main+0x104>
    } else {
      sprintf(uart_buf, "BME280 initialized successfully!\r\n");
 8002742:	4960      	ldr	r1, [pc, #384]	@ (80028c4 <main+0x268>)
 8002744:	485d      	ldr	r0, [pc, #372]	@ (80028bc <main+0x260>)
 8002746:	f00a f9e1 	bl	800cb0c <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 800274a:	485c      	ldr	r0, [pc, #368]	@ (80028bc <main+0x260>)
 800274c:	f7fd fd90 	bl	8000270 <strlen>
 8002750:	4603      	mov	r3, r0
 8002752:	b29a      	uxth	r2, r3
 8002754:	f04f 33ff 	mov.w	r3, #4294967295
 8002758:	4958      	ldr	r1, [pc, #352]	@ (80028bc <main+0x260>)
 800275a:	4859      	ldr	r0, [pc, #356]	@ (80028c0 <main+0x264>)
 800275c:	f004 fd42 	bl	80071e4 <HAL_UART_Transmit>
    }

    /* Recommended sensor settings */
    dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 8002760:	4b50      	ldr	r3, [pc, #320]	@ (80028a4 <main+0x248>)
 8002762:	2201      	movs	r2, #1
 8002764:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 8002768:	4b4e      	ldr	r3, [pc, #312]	@ (80028a4 <main+0x248>)
 800276a:	2205      	movs	r2, #5
 800276c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 8002770:	4b4c      	ldr	r3, [pc, #304]	@ (80028a4 <main+0x248>)
 8002772:	2202      	movs	r2, #2
 8002774:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    dev.settings.filter = BME280_FILTER_COEFF_16;
 8002778:	4b4a      	ldr	r3, [pc, #296]	@ (80028a4 <main+0x248>)
 800277a:	2204      	movs	r2, #4
 800277c:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
    dev.settings.standby_time = BME280_STANDBY_TIME_62_5_MS;
 8002780:	4b48      	ldr	r3, [pc, #288]	@ (80028a4 <main+0x248>)
 8002782:	2201      	movs	r2, #1
 8002784:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    rslt = bme280_set_sensor_settings(BME280_ALL_SETTINGS_SEL, &dev);
 8002788:	4946      	ldr	r1, [pc, #280]	@ (80028a4 <main+0x248>)
 800278a:	201f      	movs	r0, #31
 800278c:	f7fe fce6 	bl	800115c <bme280_set_sensor_settings>
 8002790:	4603      	mov	r3, r0
 8002792:	461a      	mov	r2, r3
 8002794:	4b47      	ldr	r3, [pc, #284]	@ (80028b4 <main+0x258>)
 8002796:	701a      	strb	r2, [r3, #0]

    /*
     * OLED init
     */
    ssd1306_Init();
 8002798:	f001 fbea 	bl	8003f70 <ssd1306_Init>

    /*
     * RFID init
     */
	PN532_I2C_Init(&pn532);
 800279c:	484a      	ldr	r0, [pc, #296]	@ (80028c8 <main+0x26c>)
 800279e:	f001 f8ed 	bl	800397c <PN532_I2C_Init>
	PN532_GetFirmwareVersion(&pn532, buff);
 80027a2:	494a      	ldr	r1, [pc, #296]	@ (80028cc <main+0x270>)
 80027a4:	4848      	ldr	r0, [pc, #288]	@ (80028c8 <main+0x26c>)
 80027a6:	f000 ff5f 	bl	8003668 <PN532_GetFirmwareVersion>
	if (PN532_GetFirmwareVersion(&pn532, buff) == PN532_STATUS_OK) { //wywali
 80027aa:	4948      	ldr	r1, [pc, #288]	@ (80028cc <main+0x270>)
 80027ac:	4846      	ldr	r0, [pc, #280]	@ (80028c8 <main+0x26c>)
 80027ae:	f000 ff5b 	bl	8003668 <PN532_GetFirmwareVersion>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d165      	bne.n	8002884 <main+0x228>

		sprintf(uart_buff,"Found PN532 with firmware version: %d.%d\r\n", buff[1], buff[2]);
 80027b8:	4b44      	ldr	r3, [pc, #272]	@ (80028cc <main+0x270>)
 80027ba:	785b      	ldrb	r3, [r3, #1]
 80027bc:	461a      	mov	r2, r3
 80027be:	4b43      	ldr	r3, [pc, #268]	@ (80028cc <main+0x270>)
 80027c0:	789b      	ldrb	r3, [r3, #2]
 80027c2:	4943      	ldr	r1, [pc, #268]	@ (80028d0 <main+0x274>)
 80027c4:	4843      	ldr	r0, [pc, #268]	@ (80028d4 <main+0x278>)
 80027c6:	f00a f9a1 	bl	800cb0c <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) uart_buff,sizeof(uart_buff) , 100);
 80027ca:	2364      	movs	r3, #100	@ 0x64
 80027cc:	2264      	movs	r2, #100	@ 0x64
 80027ce:	4941      	ldr	r1, [pc, #260]	@ (80028d4 <main+0x278>)
 80027d0:	483b      	ldr	r0, [pc, #236]	@ (80028c0 <main+0x264>)
 80027d2:	f004 fd07 	bl	80071e4 <HAL_UART_Transmit>
	} else {
	  return -1;
	}
	PN532_SamConfiguration(&pn532);
 80027d6:	483c      	ldr	r0, [pc, #240]	@ (80028c8 <main+0x26c>)
 80027d8:	f000 ff6a 	bl	80036b0 <PN532_SamConfiguration>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80027dc:	f005 fdee 	bl	80083bc <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of I2C_Mutex */
  I2C_MutexHandle = osMutexNew(&I2C_Mutex_attributes);
 80027e0:	483d      	ldr	r0, [pc, #244]	@ (80028d8 <main+0x27c>)
 80027e2:	f005 ffb7 	bl	8008754 <osMutexNew>
 80027e6:	4603      	mov	r3, r0
 80027e8:	4a3c      	ldr	r2, [pc, #240]	@ (80028dc <main+0x280>)
 80027ea:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Alarm01 */
  Alarm01Handle = osSemaphoreNew(1, 1, &Alarm01_attributes);
 80027ec:	4a3c      	ldr	r2, [pc, #240]	@ (80028e0 <main+0x284>)
 80027ee:	2101      	movs	r1, #1
 80027f0:	2001      	movs	r0, #1
 80027f2:	f006 f8bd 	bl	8008970 <osSemaphoreNew>
 80027f6:	4603      	mov	r3, r0
 80027f8:	4a3a      	ldr	r2, [pc, #232]	@ (80028e4 <main+0x288>)
 80027fa:	6013      	str	r3, [r2, #0]

  /* creation of Temperatura01 */
  Temperatura01Handle = osSemaphoreNew(1, 1, &Temperatura01_attributes);
 80027fc:	4a3a      	ldr	r2, [pc, #232]	@ (80028e8 <main+0x28c>)
 80027fe:	2101      	movs	r1, #1
 8002800:	2001      	movs	r0, #1
 8002802:	f006 f8b5 	bl	8008970 <osSemaphoreNew>
 8002806:	4603      	mov	r3, r0
 8002808:	4a38      	ldr	r2, [pc, #224]	@ (80028ec <main+0x290>)
 800280a:	6013      	str	r3, [r2, #0]

  /* creation of Rfid01 */
  Rfid01Handle = osSemaphoreNew(1, 1, &Rfid01_attributes);
 800280c:	4a38      	ldr	r2, [pc, #224]	@ (80028f0 <main+0x294>)
 800280e:	2101      	movs	r1, #1
 8002810:	2001      	movs	r0, #1
 8002812:	f006 f8ad 	bl	8008970 <osSemaphoreNew>
 8002816:	4603      	mov	r3, r0
 8002818:	4a36      	ldr	r2, [pc, #216]	@ (80028f4 <main+0x298>)
 800281a:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of Screen_tim01 */
  Screen_tim01Handle = osTimerNew(ScreenCallback01, osTimerOnce, NULL, &Screen_tim01_attributes);
 800281c:	4b36      	ldr	r3, [pc, #216]	@ (80028f8 <main+0x29c>)
 800281e:	2200      	movs	r2, #0
 8002820:	2100      	movs	r1, #0
 8002822:	4836      	ldr	r0, [pc, #216]	@ (80028fc <main+0x2a0>)
 8002824:	f005 feec 	bl	8008600 <osTimerNew>
 8002828:	4603      	mov	r3, r0
 800282a:	4a35      	ldr	r2, [pc, #212]	@ (8002900 <main+0x2a4>)
 800282c:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Temp_Read */
  Temp_ReadHandle = osThreadNew(StartTemp, NULL, &Temp_Read_attributes);
 800282e:	4a35      	ldr	r2, [pc, #212]	@ (8002904 <main+0x2a8>)
 8002830:	2100      	movs	r1, #0
 8002832:	4835      	ldr	r0, [pc, #212]	@ (8002908 <main+0x2ac>)
 8002834:	f005 fe21 	bl	800847a <osThreadNew>
 8002838:	4603      	mov	r3, r0
 800283a:	4a34      	ldr	r2, [pc, #208]	@ (800290c <main+0x2b0>)
 800283c:	6013      	str	r3, [r2, #0]

  /* creation of Encoder */
  EncoderHandle = osThreadNew(StartEncoder, NULL, &Encoder_attributes);
 800283e:	4a34      	ldr	r2, [pc, #208]	@ (8002910 <main+0x2b4>)
 8002840:	2100      	movs	r1, #0
 8002842:	4834      	ldr	r0, [pc, #208]	@ (8002914 <main+0x2b8>)
 8002844:	f005 fe19 	bl	800847a <osThreadNew>
 8002848:	4603      	mov	r3, r0
 800284a:	4a33      	ldr	r2, [pc, #204]	@ (8002918 <main+0x2bc>)
 800284c:	6013      	str	r3, [r2, #0]

  /* creation of OLED_Disp */
  OLED_DispHandle = osThreadNew(StartOLED, NULL, &OLED_Disp_attributes);
 800284e:	4a33      	ldr	r2, [pc, #204]	@ (800291c <main+0x2c0>)
 8002850:	2100      	movs	r1, #0
 8002852:	4833      	ldr	r0, [pc, #204]	@ (8002920 <main+0x2c4>)
 8002854:	f005 fe11 	bl	800847a <osThreadNew>
 8002858:	4603      	mov	r3, r0
 800285a:	4a32      	ldr	r2, [pc, #200]	@ (8002924 <main+0x2c8>)
 800285c:	6013      	str	r3, [r2, #0]

  /* creation of Heating */
  HeatingHandle = osThreadNew(StartHeating01, NULL, &Heating_attributes);
 800285e:	4a32      	ldr	r2, [pc, #200]	@ (8002928 <main+0x2cc>)
 8002860:	2100      	movs	r1, #0
 8002862:	4832      	ldr	r0, [pc, #200]	@ (800292c <main+0x2d0>)
 8002864:	f005 fe09 	bl	800847a <osThreadNew>
 8002868:	4603      	mov	r3, r0
 800286a:	4a31      	ldr	r2, [pc, #196]	@ (8002930 <main+0x2d4>)
 800286c:	6013      	str	r3, [r2, #0]

  /* creation of RFID */
  RFIDHandle = osThreadNew(StartRFID, NULL, &RFID_attributes);
 800286e:	4a31      	ldr	r2, [pc, #196]	@ (8002934 <main+0x2d8>)
 8002870:	2100      	movs	r1, #0
 8002872:	4831      	ldr	r0, [pc, #196]	@ (8002938 <main+0x2dc>)
 8002874:	f005 fe01 	bl	800847a <osThreadNew>
 8002878:	4603      	mov	r3, r0
 800287a:	4a30      	ldr	r2, [pc, #192]	@ (800293c <main+0x2e0>)
 800287c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800287e:	f005 fdc1 	bl	8008404 <osKernelStart>
 8002882:	e002      	b.n	800288a <main+0x22e>
	  return -1;
 8002884:	f04f 33ff 	mov.w	r3, #4294967295
 8002888:	e001      	b.n	800288e <main+0x232>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800288a:	bf00      	nop
 800288c:	e7fd      	b.n	800288a <main+0x22e>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
}
 800288e:	4618      	mov	r0, r3
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	200005b4 	.word	0x200005b4
 8002898:	20000004 	.word	0x20000004
 800289c:	0800eec4 	.word	0x0800eec4
 80028a0:	0800eecc 	.word	0x0800eecc
 80028a4:	2000030c 	.word	0x2000030c
 80028a8:	0800257d 	.word	0x0800257d
 80028ac:	080025e5 	.word	0x080025e5
 80028b0:	08002645 	.word	0x08002645
 80028b4:	20000358 	.word	0x20000358
 80028b8:	0800eed4 	.word	0x0800eed4
 80028bc:	2000035c 	.word	0x2000035c
 80028c0:	20000250 	.word	0x20000250
 80028c4:	0800eef0 	.word	0x0800eef0
 80028c8:	2000059c 	.word	0x2000059c
 80028cc:	20000428 	.word	0x20000428
 80028d0:	0800ef14 	.word	0x0800ef14
 80028d4:	20000538 	.word	0x20000538
 80028d8:	0800f214 	.word	0x0800f214
 80028dc:	200002f0 	.word	0x200002f0
 80028e0:	0800f224 	.word	0x0800f224
 80028e4:	200002f4 	.word	0x200002f4
 80028e8:	0800f234 	.word	0x0800f234
 80028ec:	200002f8 	.word	0x200002f8
 80028f0:	0800f244 	.word	0x0800f244
 80028f4:	200002fc 	.word	0x200002fc
 80028f8:	0800f204 	.word	0x0800f204
 80028fc:	08002ff5 	.word	0x08002ff5
 8002900:	200002ec 	.word	0x200002ec
 8002904:	0800f150 	.word	0x0800f150
 8002908:	08002b85 	.word	0x08002b85
 800290c:	200002d8 	.word	0x200002d8
 8002910:	0800f174 	.word	0x0800f174
 8002914:	08002cc1 	.word	0x08002cc1
 8002918:	200002dc 	.word	0x200002dc
 800291c:	0800f198 	.word	0x0800f198
 8002920:	08002d59 	.word	0x08002d59
 8002924:	200002e0 	.word	0x200002e0
 8002928:	0800f1bc 	.word	0x0800f1bc
 800292c:	08002e65 	.word	0x08002e65
 8002930:	200002e4 	.word	0x200002e4
 8002934:	0800f1e0 	.word	0x0800f1e0
 8002938:	08002eb5 	.word	0x08002eb5
 800293c:	200002e8 	.word	0x200002e8

08002940 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b096      	sub	sp, #88	@ 0x58
 8002944:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002946:	f107 0314 	add.w	r3, r7, #20
 800294a:	2244      	movs	r2, #68	@ 0x44
 800294c:	2100      	movs	r1, #0
 800294e:	4618      	mov	r0, r3
 8002950:	f00a f941 	bl	800cbd6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002954:	463b      	mov	r3, r7
 8002956:	2200      	movs	r2, #0
 8002958:	601a      	str	r2, [r3, #0]
 800295a:	605a      	str	r2, [r3, #4]
 800295c:	609a      	str	r2, [r3, #8]
 800295e:	60da      	str	r2, [r3, #12]
 8002960:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002962:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002966:	f003 f821 	bl	80059ac <HAL_PWREx_ControlVoltageScaling>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002970:	f000 fb7c 	bl	800306c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002974:	2310      	movs	r3, #16
 8002976:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002978:	2301      	movs	r3, #1
 800297a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800297c:	2300      	movs	r3, #0
 800297e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002980:	2360      	movs	r3, #96	@ 0x60
 8002982:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002984:	2302      	movs	r3, #2
 8002986:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002988:	2301      	movs	r3, #1
 800298a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800298c:	2301      	movs	r3, #1
 800298e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8002990:	2310      	movs	r3, #16
 8002992:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002994:	2307      	movs	r3, #7
 8002996:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002998:	2302      	movs	r3, #2
 800299a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800299c:	2302      	movs	r3, #2
 800299e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029a0:	f107 0314 	add.w	r3, r7, #20
 80029a4:	4618      	mov	r0, r3
 80029a6:	f003 f857 	bl	8005a58 <HAL_RCC_OscConfig>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d001      	beq.n	80029b4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80029b0:	f000 fb5c 	bl	800306c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029b4:	230f      	movs	r3, #15
 80029b6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029b8:	2303      	movs	r3, #3
 80029ba:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029bc:	2300      	movs	r3, #0
 80029be:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80029c0:	2300      	movs	r3, #0
 80029c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029c4:	2300      	movs	r3, #0
 80029c6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80029c8:	463b      	mov	r3, r7
 80029ca:	2101      	movs	r1, #1
 80029cc:	4618      	mov	r0, r3
 80029ce:	f003 fc57 	bl	8006280 <HAL_RCC_ClockConfig>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80029d8:	f000 fb48 	bl	800306c <Error_Handler>
  }
}
 80029dc:	bf00      	nop
 80029de:	3758      	adds	r7, #88	@ 0x58
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80029e8:	4b1b      	ldr	r3, [pc, #108]	@ (8002a58 <MX_I2C1_Init+0x74>)
 80029ea:	4a1c      	ldr	r2, [pc, #112]	@ (8002a5c <MX_I2C1_Init+0x78>)
 80029ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 80029ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002a58 <MX_I2C1_Init+0x74>)
 80029f0:	4a1b      	ldr	r2, [pc, #108]	@ (8002a60 <MX_I2C1_Init+0x7c>)
 80029f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80029f4:	4b18      	ldr	r3, [pc, #96]	@ (8002a58 <MX_I2C1_Init+0x74>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80029fa:	4b17      	ldr	r3, [pc, #92]	@ (8002a58 <MX_I2C1_Init+0x74>)
 80029fc:	2201      	movs	r2, #1
 80029fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a00:	4b15      	ldr	r3, [pc, #84]	@ (8002a58 <MX_I2C1_Init+0x74>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002a06:	4b14      	ldr	r3, [pc, #80]	@ (8002a58 <MX_I2C1_Init+0x74>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002a0c:	4b12      	ldr	r3, [pc, #72]	@ (8002a58 <MX_I2C1_Init+0x74>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a12:	4b11      	ldr	r3, [pc, #68]	@ (8002a58 <MX_I2C1_Init+0x74>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a18:	4b0f      	ldr	r3, [pc, #60]	@ (8002a58 <MX_I2C1_Init+0x74>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002a1e:	480e      	ldr	r0, [pc, #56]	@ (8002a58 <MX_I2C1_Init+0x74>)
 8002a20:	f002 f866 	bl	8004af0 <HAL_I2C_Init>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d001      	beq.n	8002a2e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002a2a:	f000 fb1f 	bl	800306c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002a2e:	2100      	movs	r1, #0
 8002a30:	4809      	ldr	r0, [pc, #36]	@ (8002a58 <MX_I2C1_Init+0x74>)
 8002a32:	f002 ff15 	bl	8005860 <HAL_I2CEx_ConfigAnalogFilter>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d001      	beq.n	8002a40 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002a3c:	f000 fb16 	bl	800306c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002a40:	2100      	movs	r1, #0
 8002a42:	4805      	ldr	r0, [pc, #20]	@ (8002a58 <MX_I2C1_Init+0x74>)
 8002a44:	f002 ff57 	bl	80058f6 <HAL_I2CEx_ConfigDigitalFilter>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d001      	beq.n	8002a52 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002a4e:	f000 fb0d 	bl	800306c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002a52:	bf00      	nop
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	200001fc 	.word	0x200001fc
 8002a5c:	40005400 	.word	0x40005400
 8002a60:	00b07cb4 	.word	0x00b07cb4

08002a64 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a68:	4b19      	ldr	r3, [pc, #100]	@ (8002ad0 <MX_USART2_UART_Init+0x6c>)
 8002a6a:	4a1a      	ldr	r2, [pc, #104]	@ (8002ad4 <MX_USART2_UART_Init+0x70>)
 8002a6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002a6e:	4b18      	ldr	r3, [pc, #96]	@ (8002ad0 <MX_USART2_UART_Init+0x6c>)
 8002a70:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002a74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a76:	4b16      	ldr	r3, [pc, #88]	@ (8002ad0 <MX_USART2_UART_Init+0x6c>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a7c:	4b14      	ldr	r3, [pc, #80]	@ (8002ad0 <MX_USART2_UART_Init+0x6c>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a82:	4b13      	ldr	r3, [pc, #76]	@ (8002ad0 <MX_USART2_UART_Init+0x6c>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a88:	4b11      	ldr	r3, [pc, #68]	@ (8002ad0 <MX_USART2_UART_Init+0x6c>)
 8002a8a:	220c      	movs	r2, #12
 8002a8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a8e:	4b10      	ldr	r3, [pc, #64]	@ (8002ad0 <MX_USART2_UART_Init+0x6c>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a94:	4b0e      	ldr	r3, [pc, #56]	@ (8002ad0 <MX_USART2_UART_Init+0x6c>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ad0 <MX_USART2_UART_Init+0x6c>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_TXINVERT_INIT|UART_ADVFEATURE_RXINVERT_INIT;
 8002aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8002ad0 <MX_USART2_UART_Init+0x6c>)
 8002aa2:	2203      	movs	r2, #3
 8002aa4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.TxPinLevelInvert = UART_ADVFEATURE_TXINV_ENABLE;
 8002aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ad0 <MX_USART2_UART_Init+0x6c>)
 8002aa8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002aac:	629a      	str	r2, [r3, #40]	@ 0x28
  huart2.AdvancedInit.RxPinLevelInvert = UART_ADVFEATURE_RXINV_ENABLE;
 8002aae:	4b08      	ldr	r3, [pc, #32]	@ (8002ad0 <MX_USART2_UART_Init+0x6c>)
 8002ab0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002ab4:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	2200      	movs	r2, #0
 8002aba:	2100      	movs	r1, #0
 8002abc:	4804      	ldr	r0, [pc, #16]	@ (8002ad0 <MX_USART2_UART_Init+0x6c>)
 8002abe:	f005 fbc8 	bl	8008252 <HAL_RS485Ex_Init>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d001      	beq.n	8002acc <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
 8002ac8:	f000 fad0 	bl	800306c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002acc:	bf00      	nop
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	20000250 	.word	0x20000250
 8002ad4:	40004400 	.word	0x40004400

08002ad8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b088      	sub	sp, #32
 8002adc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ade:	f107 030c 	add.w	r3, r7, #12
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	601a      	str	r2, [r3, #0]
 8002ae6:	605a      	str	r2, [r3, #4]
 8002ae8:	609a      	str	r2, [r3, #8]
 8002aea:	60da      	str	r2, [r3, #12]
 8002aec:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002aee:	4b23      	ldr	r3, [pc, #140]	@ (8002b7c <MX_GPIO_Init+0xa4>)
 8002af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002af2:	4a22      	ldr	r2, [pc, #136]	@ (8002b7c <MX_GPIO_Init+0xa4>)
 8002af4:	f043 0304 	orr.w	r3, r3, #4
 8002af8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002afa:	4b20      	ldr	r3, [pc, #128]	@ (8002b7c <MX_GPIO_Init+0xa4>)
 8002afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002afe:	f003 0304 	and.w	r3, r3, #4
 8002b02:	60bb      	str	r3, [r7, #8]
 8002b04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b06:	4b1d      	ldr	r3, [pc, #116]	@ (8002b7c <MX_GPIO_Init+0xa4>)
 8002b08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b0a:	4a1c      	ldr	r2, [pc, #112]	@ (8002b7c <MX_GPIO_Init+0xa4>)
 8002b0c:	f043 0301 	orr.w	r3, r3, #1
 8002b10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b12:	4b1a      	ldr	r3, [pc, #104]	@ (8002b7c <MX_GPIO_Init+0xa4>)
 8002b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	607b      	str	r3, [r7, #4]
 8002b1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b1e:	4b17      	ldr	r3, [pc, #92]	@ (8002b7c <MX_GPIO_Init+0xa4>)
 8002b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b22:	4a16      	ldr	r2, [pc, #88]	@ (8002b7c <MX_GPIO_Init+0xa4>)
 8002b24:	f043 0302 	orr.w	r3, r3, #2
 8002b28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b2a:	4b14      	ldr	r3, [pc, #80]	@ (8002b7c <MX_GPIO_Init+0xa4>)
 8002b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b2e:	f003 0302 	and.w	r3, r3, #2
 8002b32:	603b      	str	r3, [r7, #0]
 8002b34:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|Heating_on_Pin|Auth_pass_Pin, GPIO_PIN_RESET);
 8002b36:	2200      	movs	r2, #0
 8002b38:	2138      	movs	r1, #56	@ 0x38
 8002b3a:	4811      	ldr	r0, [pc, #68]	@ (8002b80 <MX_GPIO_Init+0xa8>)
 8002b3c:	f001 ffa6 	bl	8004a8c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Temp_down_Pin Temp_up_Pin */
  GPIO_InitStruct.Pin = Temp_down_Pin|Temp_up_Pin;
 8002b40:	2381      	movs	r3, #129	@ 0x81
 8002b42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b44:	2300      	movs	r3, #0
 8002b46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002b48:	2302      	movs	r3, #2
 8002b4a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b4c:	f107 030c 	add.w	r3, r7, #12
 8002b50:	4619      	mov	r1, r3
 8002b52:	480b      	ldr	r0, [pc, #44]	@ (8002b80 <MX_GPIO_Init+0xa8>)
 8002b54:	f001 fe18 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin Heating_on_Pin Auth_pass_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|Heating_on_Pin|Auth_pass_Pin;
 8002b58:	2338      	movs	r3, #56	@ 0x38
 8002b5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b60:	2300      	movs	r3, #0
 8002b62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b64:	2300      	movs	r3, #0
 8002b66:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b68:	f107 030c 	add.w	r3, r7, #12
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	4804      	ldr	r0, [pc, #16]	@ (8002b80 <MX_GPIO_Init+0xa8>)
 8002b70:	f001 fe0a 	bl	8004788 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002b74:	bf00      	nop
 8002b76:	3720      	adds	r7, #32
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	48000400 	.word	0x48000400

08002b84 <StartTemp>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTemp */
void StartTemp(void *argument)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  if(osMutexAcquire(I2C_MutexHandle, 10) == osOK && osSemaphoreAcquire(Temperatura01Handle, 10)  == osOK){
 8002b8c:	4b3d      	ldr	r3, [pc, #244]	@ (8002c84 <StartTemp+0x100>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	210a      	movs	r1, #10
 8002b92:	4618      	mov	r0, r3
 8002b94:	f005 fe64 	bl	8008860 <osMutexAcquire>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d16e      	bne.n	8002c7c <StartTemp+0xf8>
 8002b9e:	4b3a      	ldr	r3, [pc, #232]	@ (8002c88 <StartTemp+0x104>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	210a      	movs	r1, #10
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f005 ff6d 	bl	8008a84 <osSemaphoreAcquire>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d165      	bne.n	8002c7c <StartTemp+0xf8>
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8002bb0:	2108      	movs	r1, #8
 8002bb2:	4836      	ldr	r0, [pc, #216]	@ (8002c8c <StartTemp+0x108>)
 8002bb4:	f001 ff82 	bl	8004abc <HAL_GPIO_TogglePin>
		  rslt = bme280_set_sensor_mode(BME280_FORCED_MODE, &dev);
 8002bb8:	4935      	ldr	r1, [pc, #212]	@ (8002c90 <StartTemp+0x10c>)
 8002bba:	2001      	movs	r0, #1
 8002bbc:	f7fe fb23 	bl	8001206 <bme280_set_sensor_mode>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	4b33      	ldr	r3, [pc, #204]	@ (8002c94 <StartTemp+0x110>)
 8002bc6:	701a      	strb	r2, [r3, #0]
			  osDelay(40);
 8002bc8:	2028      	movs	r0, #40	@ 0x28
 8002bca:	f005 fce8 	bl	800859e <osDelay>

			  rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 8002bce:	4a30      	ldr	r2, [pc, #192]	@ (8002c90 <StartTemp+0x10c>)
 8002bd0:	4931      	ldr	r1, [pc, #196]	@ (8002c98 <StartTemp+0x114>)
 8002bd2:	2007      	movs	r0, #7
 8002bd4:	f7fe fb93 	bl	80012fe <bme280_get_sensor_data>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	461a      	mov	r2, r3
 8002bdc:	4b2d      	ldr	r3, [pc, #180]	@ (8002c94 <StartTemp+0x110>)
 8002bde:	701a      	strb	r2, [r3, #0]
			  if (rslt == BME280_OK)
 8002be0:	4b2c      	ldr	r3, [pc, #176]	@ (8002c94 <StartTemp+0x110>)
 8002be2:	f993 3000 	ldrsb.w	r3, [r3]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d127      	bne.n	8002c3a <StartTemp+0xb6>
			  {
				temperature = comp_data.temperature / 100.0f;
 8002bea:	4b2b      	ldr	r3, [pc, #172]	@ (8002c98 <StartTemp+0x114>)
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	ee07 3a90 	vmov	s15, r3
 8002bf2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bf6:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8002c9c <StartTemp+0x118>
 8002bfa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bfe:	4b28      	ldr	r3, [pc, #160]	@ (8002ca0 <StartTemp+0x11c>)
 8002c00:	edc3 7a00 	vstr	s15, [r3]
				humidity = comp_data.humidity / 1024.0f;
 8002c04:	4b24      	ldr	r3, [pc, #144]	@ (8002c98 <StartTemp+0x114>)
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	ee07 3a90 	vmov	s15, r3
 8002c0c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c10:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8002ca4 <StartTemp+0x120>
 8002c14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c18:	4b23      	ldr	r3, [pc, #140]	@ (8002ca8 <StartTemp+0x124>)
 8002c1a:	edc3 7a00 	vstr	s15, [r3]
				pressure = comp_data.pressure / 10000.0f;
 8002c1e:	4b1e      	ldr	r3, [pc, #120]	@ (8002c98 <StartTemp+0x114>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	ee07 3a90 	vmov	s15, r3
 8002c26:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c2a:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8002cac <StartTemp+0x128>
 8002c2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c32:	4b1f      	ldr	r3, [pc, #124]	@ (8002cb0 <StartTemp+0x12c>)
 8002c34:	edc3 7a00 	vstr	s15, [r3]
 8002c38:	e012      	b.n	8002c60 <StartTemp+0xdc>
			  }
			  else
			  {
				sprintf(uart_buf, "BME280 read error (%d)\r\n", rslt);
 8002c3a:	4b16      	ldr	r3, [pc, #88]	@ (8002c94 <StartTemp+0x110>)
 8002c3c:	f993 3000 	ldrsb.w	r3, [r3]
 8002c40:	461a      	mov	r2, r3
 8002c42:	491c      	ldr	r1, [pc, #112]	@ (8002cb4 <StartTemp+0x130>)
 8002c44:	481c      	ldr	r0, [pc, #112]	@ (8002cb8 <StartTemp+0x134>)
 8002c46:	f009 ff61 	bl	800cb0c <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 8002c4a:	481b      	ldr	r0, [pc, #108]	@ (8002cb8 <StartTemp+0x134>)
 8002c4c:	f7fd fb10 	bl	8000270 <strlen>
 8002c50:	4603      	mov	r3, r0
 8002c52:	b29a      	uxth	r2, r3
 8002c54:	f04f 33ff 	mov.w	r3, #4294967295
 8002c58:	4917      	ldr	r1, [pc, #92]	@ (8002cb8 <StartTemp+0x134>)
 8002c5a:	4818      	ldr	r0, [pc, #96]	@ (8002cbc <StartTemp+0x138>)
 8002c5c:	f004 fac2 	bl	80071e4 <HAL_UART_Transmit>
			  }
			  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8002c60:	2108      	movs	r1, #8
 8002c62:	480a      	ldr	r0, [pc, #40]	@ (8002c8c <StartTemp+0x108>)
 8002c64:	f001 ff2a 	bl	8004abc <HAL_GPIO_TogglePin>
			  osMutexRelease(I2C_MutexHandle);
 8002c68:	4b06      	ldr	r3, [pc, #24]	@ (8002c84 <StartTemp+0x100>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f005 fe42 	bl	80088f6 <osMutexRelease>
			  osSemaphoreRelease(Temperatura01Handle);
 8002c72:	4b05      	ldr	r3, [pc, #20]	@ (8002c88 <StartTemp+0x104>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4618      	mov	r0, r3
 8002c78:	f005 ff56 	bl	8008b28 <osSemaphoreRelease>
	  }
	  osDelay(100);
 8002c7c:	2064      	movs	r0, #100	@ 0x64
 8002c7e:	f005 fc8e 	bl	800859e <osDelay>
	  if(osMutexAcquire(I2C_MutexHandle, 10) == osOK && osSemaphoreAcquire(Temperatura01Handle, 10)  == osOK){
 8002c82:	e783      	b.n	8002b8c <StartTemp+0x8>
 8002c84:	200002f0 	.word	0x200002f0
 8002c88:	200002f8 	.word	0x200002f8
 8002c8c:	48000400 	.word	0x48000400
 8002c90:	2000030c 	.word	0x2000030c
 8002c94:	20000358 	.word	0x20000358
 8002c98:	2000034c 	.word	0x2000034c
 8002c9c:	42c80000 	.word	0x42c80000
 8002ca0:	20000300 	.word	0x20000300
 8002ca4:	44800000 	.word	0x44800000
 8002ca8:	20000304 	.word	0x20000304
 8002cac:	461c4000 	.word	0x461c4000
 8002cb0:	20000308 	.word	0x20000308
 8002cb4:	0800ef40 	.word	0x0800ef40
 8002cb8:	2000035c 	.word	0x2000035c
 8002cbc:	20000250 	.word	0x20000250

08002cc0 <StartEncoder>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEncoder */
void StartEncoder(void *argument)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEncoder */
  /* Infinite loop */
  for(;;)
  {
	  now = osKernelGetTickCount();
 8002cc8:	f005 fbc2 	bl	8008450 <osKernelGetTickCount>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	4a1d      	ldr	r2, [pc, #116]	@ (8002d44 <StartEncoder+0x84>)
 8002cd0:	6013      	str	r3, [r2, #0]
	  if(HAL_GPIO_ReadPin(Temp_up_GPIO_Port, Temp_up_Pin) == GPIO_PIN_SET)
 8002cd2:	2180      	movs	r1, #128	@ 0x80
 8002cd4:	481c      	ldr	r0, [pc, #112]	@ (8002d48 <StartEncoder+0x88>)
 8002cd6:	f001 fec1 	bl	8004a5c <HAL_GPIO_ReadPin>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d110      	bne.n	8002d02 <StartEncoder+0x42>
	          {
	              if(now - last_press_up > DEBOUNCE_MS)
 8002ce0:	4b18      	ldr	r3, [pc, #96]	@ (8002d44 <StartEncoder+0x84>)
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	4b19      	ldr	r3, [pc, #100]	@ (8002d4c <StartEncoder+0x8c>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b32      	cmp	r3, #50	@ 0x32
 8002cec:	d909      	bls.n	8002d02 <StartEncoder+0x42>
	              {
	                  last_press_up = now;
 8002cee:	4b15      	ldr	r3, [pc, #84]	@ (8002d44 <StartEncoder+0x84>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a16      	ldr	r2, [pc, #88]	@ (8002d4c <StartEncoder+0x8c>)
 8002cf4:	6013      	str	r3, [r2, #0]
	                  set_temp++;
 8002cf6:	4b16      	ldr	r3, [pc, #88]	@ (8002d50 <StartEncoder+0x90>)
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	b2da      	uxtb	r2, r3
 8002cfe:	4b14      	ldr	r3, [pc, #80]	@ (8002d50 <StartEncoder+0x90>)
 8002d00:	701a      	strb	r2, [r3, #0]
	              }
	          }
      if(HAL_GPIO_ReadPin(Temp_down_GPIO_Port, Temp_down_Pin) == GPIO_PIN_SET)
 8002d02:	2101      	movs	r1, #1
 8002d04:	4810      	ldr	r0, [pc, #64]	@ (8002d48 <StartEncoder+0x88>)
 8002d06:	f001 fea9 	bl	8004a5c <HAL_GPIO_ReadPin>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d114      	bne.n	8002d3a <StartEncoder+0x7a>
       {
           if(now - last_press_down > DEBOUNCE_MS)
 8002d10:	4b0c      	ldr	r3, [pc, #48]	@ (8002d44 <StartEncoder+0x84>)
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	4b0f      	ldr	r3, [pc, #60]	@ (8002d54 <StartEncoder+0x94>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	2b32      	cmp	r3, #50	@ 0x32
 8002d1c:	d90d      	bls.n	8002d3a <StartEncoder+0x7a>
           {
               last_press_down = now;
 8002d1e:	4b09      	ldr	r3, [pc, #36]	@ (8002d44 <StartEncoder+0x84>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a0c      	ldr	r2, [pc, #48]	@ (8002d54 <StartEncoder+0x94>)
 8002d24:	6013      	str	r3, [r2, #0]
               if(set_temp > 0)
 8002d26:	4b0a      	ldr	r3, [pc, #40]	@ (8002d50 <StartEncoder+0x90>)
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d005      	beq.n	8002d3a <StartEncoder+0x7a>
            	   set_temp--;
 8002d2e:	4b08      	ldr	r3, [pc, #32]	@ (8002d50 <StartEncoder+0x90>)
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	3b01      	subs	r3, #1
 8002d34:	b2da      	uxtb	r2, r3
 8002d36:	4b06      	ldr	r3, [pc, #24]	@ (8002d50 <StartEncoder+0x90>)
 8002d38:	701a      	strb	r2, [r3, #0]
           }
       }
	  osDelay(10);
 8002d3a:	200a      	movs	r0, #10
 8002d3c:	f005 fc2f 	bl	800859e <osDelay>
	  now = osKernelGetTickCount();
 8002d40:	e7c2      	b.n	8002cc8 <StartEncoder+0x8>
 8002d42:	bf00      	nop
 8002d44:	200005cc 	.word	0x200005cc
 8002d48:	48000400 	.word	0x48000400
 8002d4c:	200005d0 	.word	0x200005d0
 8002d50:	20000000 	.word	0x20000000
 8002d54:	200005d4 	.word	0x200005d4

08002d58 <StartOLED>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOLED */
void StartOLED(void *argument)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af02      	add	r7, sp, #8
 8002d5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOLED */
  /* Infinite loop */
  for(;;)
  {
	  if(osMutexAcquire(I2C_MutexHandle, osWaitForever) == osOK){
 8002d60:	4b34      	ldr	r3, [pc, #208]	@ (8002e34 <StartOLED+0xdc>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f04f 31ff 	mov.w	r1, #4294967295
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f005 fd79 	bl	8008860 <osMutexAcquire>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d15b      	bne.n	8002e2c <StartOLED+0xd4>
		  sprintf(uart_buf, "Humidity: %.2f", humidity);
 8002d74:	4b30      	ldr	r3, [pc, #192]	@ (8002e38 <StartOLED+0xe0>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7fd fbe5 	bl	8000548 <__aeabi_f2d>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	460b      	mov	r3, r1
 8002d82:	492e      	ldr	r1, [pc, #184]	@ (8002e3c <StartOLED+0xe4>)
 8002d84:	482e      	ldr	r0, [pc, #184]	@ (8002e40 <StartOLED+0xe8>)
 8002d86:	f009 fec1 	bl	800cb0c <siprintf>
		  ssd1306_SetCursor(1,0);
 8002d8a:	2100      	movs	r1, #0
 8002d8c:	2001      	movs	r0, #1
 8002d8e:	f001 faa5 	bl	80042dc <ssd1306_SetCursor>
		  ssd1306_WriteString(uart_buf, Font_7x10, White);
 8002d92:	4b2c      	ldr	r3, [pc, #176]	@ (8002e44 <StartOLED+0xec>)
 8002d94:	2201      	movs	r2, #1
 8002d96:	9200      	str	r2, [sp, #0]
 8002d98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d9a:	4829      	ldr	r0, [pc, #164]	@ (8002e40 <StartOLED+0xe8>)
 8002d9c:	f001 fa78 	bl	8004290 <ssd1306_WriteString>
		  sprintf(uart_buf, "Temperature: %.2f", temperature);
 8002da0:	4b29      	ldr	r3, [pc, #164]	@ (8002e48 <StartOLED+0xf0>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7fd fbcf 	bl	8000548 <__aeabi_f2d>
 8002daa:	4602      	mov	r2, r0
 8002dac:	460b      	mov	r3, r1
 8002dae:	4927      	ldr	r1, [pc, #156]	@ (8002e4c <StartOLED+0xf4>)
 8002db0:	4823      	ldr	r0, [pc, #140]	@ (8002e40 <StartOLED+0xe8>)
 8002db2:	f009 feab 	bl	800cb0c <siprintf>
		  ssd1306_SetCursor(1,10);
 8002db6:	210a      	movs	r1, #10
 8002db8:	2001      	movs	r0, #1
 8002dba:	f001 fa8f 	bl	80042dc <ssd1306_SetCursor>
		  ssd1306_WriteString(uart_buf, Font_7x10, White);
 8002dbe:	4b21      	ldr	r3, [pc, #132]	@ (8002e44 <StartOLED+0xec>)
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	9200      	str	r2, [sp, #0]
 8002dc4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002dc6:	481e      	ldr	r0, [pc, #120]	@ (8002e40 <StartOLED+0xe8>)
 8002dc8:	f001 fa62 	bl	8004290 <ssd1306_WriteString>
		  sprintf(uart_buf, "Set Temp.: %d", set_temp);
 8002dcc:	4b20      	ldr	r3, [pc, #128]	@ (8002e50 <StartOLED+0xf8>)
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	4920      	ldr	r1, [pc, #128]	@ (8002e54 <StartOLED+0xfc>)
 8002dd4:	481a      	ldr	r0, [pc, #104]	@ (8002e40 <StartOLED+0xe8>)
 8002dd6:	f009 fe99 	bl	800cb0c <siprintf>
		  ssd1306_SetCursor(1,20);
 8002dda:	2114      	movs	r1, #20
 8002ddc:	2001      	movs	r0, #1
 8002dde:	f001 fa7d 	bl	80042dc <ssd1306_SetCursor>
		  ssd1306_WriteString(uart_buf, Font_7x10, White);
 8002de2:	4b18      	ldr	r3, [pc, #96]	@ (8002e44 <StartOLED+0xec>)
 8002de4:	2201      	movs	r2, #1
 8002de6:	9200      	str	r2, [sp, #0]
 8002de8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002dea:	4815      	ldr	r0, [pc, #84]	@ (8002e40 <StartOLED+0xe8>)
 8002dec:	f001 fa50 	bl	8004290 <ssd1306_WriteString>

		  if(uid_len != PN532_STATUS_ERROR){
 8002df0:	4b19      	ldr	r3, [pc, #100]	@ (8002e58 <StartOLED+0x100>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df8:	d011      	beq.n	8002e1e <StartOLED+0xc6>
			  ssd1306_SetCursor(1,35);
 8002dfa:	2123      	movs	r1, #35	@ 0x23
 8002dfc:	2001      	movs	r0, #1
 8002dfe:	f001 fa6d 	bl	80042dc <ssd1306_SetCursor>
			  ssd1306_WriteString(RFID_buf, Font_7x10, White);
 8002e02:	4b10      	ldr	r3, [pc, #64]	@ (8002e44 <StartOLED+0xec>)
 8002e04:	2201      	movs	r2, #1
 8002e06:	9200      	str	r2, [sp, #0]
 8002e08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e0a:	4814      	ldr	r0, [pc, #80]	@ (8002e5c <StartOLED+0x104>)
 8002e0c:	f001 fa40 	bl	8004290 <ssd1306_WriteString>
			  osTimerStart(Screen_tim01Handle, 3000);
 8002e10:	4b13      	ldr	r3, [pc, #76]	@ (8002e60 <StartOLED+0x108>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f005 fc6d 	bl	80086f8 <osTimerStart>
		  }
		  ssd1306_UpdateScreen();
 8002e1e:	f001 f929 	bl	8004074 <ssd1306_UpdateScreen>
		  osMutexRelease(I2C_MutexHandle);
 8002e22:	4b04      	ldr	r3, [pc, #16]	@ (8002e34 <StartOLED+0xdc>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4618      	mov	r0, r3
 8002e28:	f005 fd65 	bl	80088f6 <osMutexRelease>
	  }
	  osDelay(100);
 8002e2c:	2064      	movs	r0, #100	@ 0x64
 8002e2e:	f005 fbb6 	bl	800859e <osDelay>
	  if(osMutexAcquire(I2C_MutexHandle, osWaitForever) == osOK){
 8002e32:	e795      	b.n	8002d60 <StartOLED+0x8>
 8002e34:	200002f0 	.word	0x200002f0
 8002e38:	20000304 	.word	0x20000304
 8002e3c:	0800ef5c 	.word	0x0800ef5c
 8002e40:	2000035c 	.word	0x2000035c
 8002e44:	0800fa10 	.word	0x0800fa10
 8002e48:	20000300 	.word	0x20000300
 8002e4c:	0800ef6c 	.word	0x0800ef6c
 8002e50:	20000000 	.word	0x20000000
 8002e54:	0800ef80 	.word	0x0800ef80
 8002e58:	20000534 	.word	0x20000534
 8002e5c:	200003f4 	.word	0x200003f4
 8002e60:	200002ec 	.word	0x200002ec

08002e64 <StartHeating01>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHeating01 */
void StartHeating01(void *argument)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHeating01 */
  /* Infinite loop */
  for(;;)
  {
	  if(temperature < set_temp){
 8002e6c:	4b0e      	ldr	r3, [pc, #56]	@ (8002ea8 <StartHeating01+0x44>)
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	ee07 3a90 	vmov	s15, r3
 8002e74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e78:	4b0c      	ldr	r3, [pc, #48]	@ (8002eac <StartHeating01+0x48>)
 8002e7a:	edd3 7a00 	vldr	s15, [r3]
 8002e7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e86:	dd05      	ble.n	8002e94 <StartHeating01+0x30>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 1);
 8002e88:	2201      	movs	r2, #1
 8002e8a:	2110      	movs	r1, #16
 8002e8c:	4808      	ldr	r0, [pc, #32]	@ (8002eb0 <StartHeating01+0x4c>)
 8002e8e:	f001 fdfd 	bl	8004a8c <HAL_GPIO_WritePin>
 8002e92:	e004      	b.n	8002e9e <StartHeating01+0x3a>
	  }
	  else{
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);
 8002e94:	2200      	movs	r2, #0
 8002e96:	2110      	movs	r1, #16
 8002e98:	4805      	ldr	r0, [pc, #20]	@ (8002eb0 <StartHeating01+0x4c>)
 8002e9a:	f001 fdf7 	bl	8004a8c <HAL_GPIO_WritePin>
	  }
    osDelay(5000);
 8002e9e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002ea2:	f005 fb7c 	bl	800859e <osDelay>
	  if(temperature < set_temp){
 8002ea6:	e7e1      	b.n	8002e6c <StartHeating01+0x8>
 8002ea8:	20000000 	.word	0x20000000
 8002eac:	20000300 	.word	0x20000300
 8002eb0:	48000400 	.word	0x48000400

08002eb4 <StartRFID>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRFID */
void StartRFID(void *argument)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRFID */
  /* Infinite loop */
  for(;;)
  {
	  if(osMutexAcquire(I2C_MutexHandle, 100) == osOK && osSemaphoreAcquire(Rfid01Handle, 100)  == osOK){
 8002ebc:	4b40      	ldr	r3, [pc, #256]	@ (8002fc0 <StartRFID+0x10c>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2164      	movs	r1, #100	@ 0x64
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f005 fccc 	bl	8008860 <osMutexAcquire>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d172      	bne.n	8002fb4 <StartRFID+0x100>
 8002ece:	4b3d      	ldr	r3, [pc, #244]	@ (8002fc4 <StartRFID+0x110>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2164      	movs	r1, #100	@ 0x64
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f005 fdd5 	bl	8008a84 <osSemaphoreAcquire>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d169      	bne.n	8002fb4 <StartRFID+0x100>
	  uid_len = PN532_ReadPassiveTarget(&pn532, uid, PN532_MIFARE_ISO14443A, 1000);
 8002ee0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	4938      	ldr	r1, [pc, #224]	@ (8002fc8 <StartRFID+0x114>)
 8002ee8:	4838      	ldr	r0, [pc, #224]	@ (8002fcc <StartRFID+0x118>)
 8002eea:	f000 fc03 	bl	80036f4 <PN532_ReadPassiveTarget>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	4a37      	ldr	r2, [pc, #220]	@ (8002fd0 <StartRFID+0x11c>)
 8002ef2:	6013      	str	r3, [r2, #0]
		  if (uid_len != PN532_STATUS_ERROR) {
 8002ef4:	4b36      	ldr	r3, [pc, #216]	@ (8002fd0 <StartRFID+0x11c>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002efc:	d050      	beq.n	8002fa0 <StartRFID+0xec>
			  for(uint8_t x =0; x < usr_cnt; x++){						//sprawdzenie dla kadego uytkownika
 8002efe:	2300      	movs	r3, #0
 8002f00:	73fb      	strb	r3, [r7, #15]
 8002f02:	e03d      	b.n	8002f80 <StartRFID+0xcc>
				  check_code = 1;
 8002f04:	4b33      	ldr	r3, [pc, #204]	@ (8002fd4 <StartRFID+0x120>)
 8002f06:	2201      	movs	r2, #1
 8002f08:	701a      	strb	r2, [r3, #0]

				  for(uint8_t uid_num = 0; uid_num < 4; uid_num++){		//sprawdzenie 4 segmentw UID
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	73bb      	strb	r3, [r7, #14]
 8002f0e:	e016      	b.n	8002f3e <StartRFID+0x8a>
					  if(uid[uid_num] != (ptr+x)->code[uid_num]){
 8002f10:	7bbb      	ldrb	r3, [r7, #14]
 8002f12:	4a2d      	ldr	r2, [pc, #180]	@ (8002fc8 <StartRFID+0x114>)
 8002f14:	5cd1      	ldrb	r1, [r2, r3]
 8002f16:	4b30      	ldr	r3, [pc, #192]	@ (8002fd8 <StartRFID+0x124>)
 8002f18:	6818      	ldr	r0, [r3, #0]
 8002f1a:	7bfa      	ldrb	r2, [r7, #15]
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	4413      	add	r3, r2
 8002f22:	00db      	lsls	r3, r3, #3
 8002f24:	18c2      	adds	r2, r0, r3
 8002f26:	7bbb      	ldrb	r3, [r7, #14]
 8002f28:	4413      	add	r3, r2
 8002f2a:	7d1b      	ldrb	r3, [r3, #20]
 8002f2c:	4299      	cmp	r1, r3
 8002f2e:	d003      	beq.n	8002f38 <StartRFID+0x84>
						  check_code = 0;
 8002f30:	4b28      	ldr	r3, [pc, #160]	@ (8002fd4 <StartRFID+0x120>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	701a      	strb	r2, [r3, #0]
						  break;
 8002f36:	e005      	b.n	8002f44 <StartRFID+0x90>
				  for(uint8_t uid_num = 0; uid_num < 4; uid_num++){		//sprawdzenie 4 segmentw UID
 8002f38:	7bbb      	ldrb	r3, [r7, #14]
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	73bb      	strb	r3, [r7, #14]
 8002f3e:	7bbb      	ldrb	r3, [r7, #14]
 8002f40:	2b03      	cmp	r3, #3
 8002f42:	d9e5      	bls.n	8002f10 <StartRFID+0x5c>
					  }
				  }
				  if(check_code == 1){									//Jeeli wszystkie 4 kody si zgadzaj to check_code = 1 i przypisuje odpowiednie imie
 8002f44:	4b23      	ldr	r3, [pc, #140]	@ (8002fd4 <StartRFID+0x120>)
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d016      	beq.n	8002f7a <StartRFID+0xc6>
					  strcpy(name,(ptr+x)->name);
 8002f4c:	4b22      	ldr	r3, [pc, #136]	@ (8002fd8 <StartRFID+0x124>)
 8002f4e:	6819      	ldr	r1, [r3, #0]
 8002f50:	7bfa      	ldrb	r2, [r7, #15]
 8002f52:	4613      	mov	r3, r2
 8002f54:	005b      	lsls	r3, r3, #1
 8002f56:	4413      	add	r3, r2
 8002f58:	00db      	lsls	r3, r3, #3
 8002f5a:	440b      	add	r3, r1
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	481f      	ldr	r0, [pc, #124]	@ (8002fdc <StartRFID+0x128>)
 8002f60:	f009 ff17 	bl	800cd92 <strcpy>
					  sprintf(RFID_buf, "Witaj %s", name);
 8002f64:	4a1d      	ldr	r2, [pc, #116]	@ (8002fdc <StartRFID+0x128>)
 8002f66:	491e      	ldr	r1, [pc, #120]	@ (8002fe0 <StartRFID+0x12c>)
 8002f68:	481e      	ldr	r0, [pc, #120]	@ (8002fe4 <StartRFID+0x130>)
 8002f6a:	f009 fdcf 	bl	800cb0c <siprintf>
					  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);			//Sygnalizacja poprawnej autoryzacji
 8002f6e:	2201      	movs	r2, #1
 8002f70:	2120      	movs	r1, #32
 8002f72:	481d      	ldr	r0, [pc, #116]	@ (8002fe8 <StartRFID+0x134>)
 8002f74:	f001 fd8a 	bl	8004a8c <HAL_GPIO_WritePin>
					  break;
 8002f78:	e007      	b.n	8002f8a <StartRFID+0xd6>
			  for(uint8_t x =0; x < usr_cnt; x++){						//sprawdzenie dla kadego uytkownika
 8002f7a:	7bfb      	ldrb	r3, [r7, #15]
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	73fb      	strb	r3, [r7, #15]
 8002f80:	4b1a      	ldr	r3, [pc, #104]	@ (8002fec <StartRFID+0x138>)
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	7bfa      	ldrb	r2, [r7, #15]
 8002f86:	429a      	cmp	r2, r3
 8002f88:	d3bc      	bcc.n	8002f04 <StartRFID+0x50>
				  }
			  }
			  if(check_code == 0){
 8002f8a:	4b12      	ldr	r3, [pc, #72]	@ (8002fd4 <StartRFID+0x120>)
 8002f8c:	781b      	ldrb	r3, [r3, #0]
 8002f8e:	f083 0301 	eor.w	r3, r3, #1
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d003      	beq.n	8002fa0 <StartRFID+0xec>
				  sprintf(RFID_buf, "Brak dostepu");
 8002f98:	4915      	ldr	r1, [pc, #84]	@ (8002ff0 <StartRFID+0x13c>)
 8002f9a:	4812      	ldr	r0, [pc, #72]	@ (8002fe4 <StartRFID+0x130>)
 8002f9c:	f009 fdb6 	bl	800cb0c <siprintf>
			  }
		  }
		  osSemaphoreRelease(Rfid01Handle);
 8002fa0:	4b08      	ldr	r3, [pc, #32]	@ (8002fc4 <StartRFID+0x110>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f005 fdbf 	bl	8008b28 <osSemaphoreRelease>
		  osMutexRelease(I2C_MutexHandle);
 8002faa:	4b05      	ldr	r3, [pc, #20]	@ (8002fc0 <StartRFID+0x10c>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f005 fca1 	bl	80088f6 <osMutexRelease>
	  }
	  osDelay(1000);
 8002fb4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002fb8:	f005 faf1 	bl	800859e <osDelay>
	  if(osMutexAcquire(I2C_MutexHandle, 100) == osOK && osSemaphoreAcquire(Rfid01Handle, 100)  == osOK){
 8002fbc:	e77e      	b.n	8002ebc <StartRFID+0x8>
 8002fbe:	bf00      	nop
 8002fc0:	200002f0 	.word	0x200002f0
 8002fc4:	200002fc 	.word	0x200002fc
 8002fc8:	20000528 	.word	0x20000528
 8002fcc:	2000059c 	.word	0x2000059c
 8002fd0:	20000534 	.word	0x20000534
 8002fd4:	20000001 	.word	0x20000001
 8002fd8:	20000004 	.word	0x20000004
 8002fdc:	200005b8 	.word	0x200005b8
 8002fe0:	0800ef90 	.word	0x0800ef90
 8002fe4:	200003f4 	.word	0x200003f4
 8002fe8:	48000400 	.word	0x48000400
 8002fec:	200005b4 	.word	0x200005b4
 8002ff0:	0800ef9c 	.word	0x0800ef9c

08002ff4 <ScreenCallback01>:
  /* USER CODE END StartRFID */
}

/* ScreenCallback01 function */
void ScreenCallback01(void *argument)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af02      	add	r7, sp, #8
 8002ffa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ScreenCallback01 */
	if(osMutexAcquire(I2C_MutexHandle, 100) == osOK){
 8002ffc:	4b10      	ldr	r3, [pc, #64]	@ (8003040 <ScreenCallback01+0x4c>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2164      	movs	r1, #100	@ 0x64
 8003002:	4618      	mov	r0, r3
 8003004:	f005 fc2c 	bl	8008860 <osMutexAcquire>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d113      	bne.n	8003036 <ScreenCallback01+0x42>
		ssd1306_FillRectangle(1,35,127,45, Black);
 800300e:	2300      	movs	r3, #0
 8003010:	9300      	str	r3, [sp, #0]
 8003012:	232d      	movs	r3, #45	@ 0x2d
 8003014:	227f      	movs	r2, #127	@ 0x7f
 8003016:	2123      	movs	r1, #35	@ 0x23
 8003018:	2001      	movs	r0, #1
 800301a:	f001 f977 	bl	800430c <ssd1306_FillRectangle>
        ssd1306_UpdateScreen();
 800301e:	f001 f829 	bl	8004074 <ssd1306_UpdateScreen>
        osMutexRelease(I2C_MutexHandle);
 8003022:	4b07      	ldr	r3, [pc, #28]	@ (8003040 <ScreenCallback01+0x4c>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4618      	mov	r0, r3
 8003028:	f005 fc65 	bl	80088f6 <osMutexRelease>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 800302c:	2200      	movs	r2, #0
 800302e:	2120      	movs	r1, #32
 8003030:	4804      	ldr	r0, [pc, #16]	@ (8003044 <ScreenCallback01+0x50>)
 8003032:	f001 fd2b 	bl	8004a8c <HAL_GPIO_WritePin>
	}
  /* USER CODE END ScreenCallback01 */
}
 8003036:	bf00      	nop
 8003038:	3708      	adds	r7, #8
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	200002f0 	.word	0x200002f0
 8003044:	48000400 	.word	0x48000400

08003048 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a04      	ldr	r2, [pc, #16]	@ (8003068 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d101      	bne.n	800305e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800305a:	f001 f9ef 	bl	800443c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800305e:	bf00      	nop
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	40001400 	.word	0x40001400

0800306c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003070:	b672      	cpsid	i
}
 8003072:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003074:	bf00      	nop
 8003076:	e7fd      	b.n	8003074 <Error_Handler+0x8>

08003078 <PN532_WriteFrame>:
/**
  * @brief: Write a frame to the PN532 of at most length bytes in size.
  *     Note that less than length bytes might be returned!
  * @retval: Returns -1 if there is an error parsing the frame.  
  */
int PN532_WriteFrame(PN532* pn532, uint8_t* data, uint16_t length) {
 8003078:	b580      	push	{r7, lr}
 800307a:	b0c8      	sub	sp, #288	@ 0x120
 800307c:	af00      	add	r7, sp, #0
 800307e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8003082:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003086:	6018      	str	r0, [r3, #0]
 8003088:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800308c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003090:	6019      	str	r1, [r3, #0]
 8003092:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8003096:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 800309a:	801a      	strh	r2, [r3, #0]
    if (length > PN532_FRAME_MAX_LENGTH || length < 1) {
 800309c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80030a0:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 80030a4:	881b      	ldrh	r3, [r3, #0]
 80030a6:	2bff      	cmp	r3, #255	@ 0xff
 80030a8:	d806      	bhi.n	80030b8 <PN532_WriteFrame+0x40>
 80030aa:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80030ae:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 80030b2:	881b      	ldrh	r3, [r3, #0]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d102      	bne.n	80030be <PN532_WriteFrame+0x46>
        return PN532_STATUS_ERROR; // Data must be array of 1 to 255 bytes.
 80030b8:	f04f 33ff 	mov.w	r3, #4294967295
 80030bc:	e0aa      	b.n	8003214 <PN532_WriteFrame+0x19c>
    // - Command bytes
    // - Checksum
    // - Postamble (0x00)

    uint8_t frame[PN532_FRAME_MAX_LENGTH + 7];
    uint8_t checksum = 0;
 80030be:	2300      	movs	r3, #0
 80030c0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    frame[0] = PN532_PREAMBLE;
 80030c4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80030c8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80030cc:	2200      	movs	r2, #0
 80030ce:	701a      	strb	r2, [r3, #0]
    frame[1] = PN532_STARTCODE1;
 80030d0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80030d4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80030d8:	2200      	movs	r2, #0
 80030da:	705a      	strb	r2, [r3, #1]
    frame[2] = PN532_STARTCODE2;
 80030dc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80030e0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80030e4:	22ff      	movs	r2, #255	@ 0xff
 80030e6:	709a      	strb	r2, [r3, #2]
    for (uint8_t i = 0; i < 3; i++) {
 80030e8:	2300      	movs	r3, #0
 80030ea:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 80030ee:	e010      	b.n	8003112 <PN532_WriteFrame+0x9a>
        checksum += frame[i];
 80030f0:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80030f4:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80030f8:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80030fc:	5cd2      	ldrb	r2, [r2, r3]
 80030fe:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003102:	4413      	add	r3, r2
 8003104:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    for (uint8_t i = 0; i < 3; i++) {
 8003108:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800310c:	3301      	adds	r3, #1
 800310e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 8003112:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8003116:	2b02      	cmp	r3, #2
 8003118:	d9ea      	bls.n	80030f0 <PN532_WriteFrame+0x78>
    }
    frame[3] = length & 0xFF;
 800311a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800311e:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 8003122:	881b      	ldrh	r3, [r3, #0]
 8003124:	b2da      	uxtb	r2, r3
 8003126:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800312a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800312e:	70da      	strb	r2, [r3, #3]
    frame[4] = (~length + 1) & 0xFF;
 8003130:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8003134:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 8003138:	881b      	ldrh	r3, [r3, #0]
 800313a:	b2db      	uxtb	r3, r3
 800313c:	425b      	negs	r3, r3
 800313e:	b2da      	uxtb	r2, r3
 8003140:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8003144:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003148:	711a      	strb	r2, [r3, #4]
    for (uint8_t i = 0; i < length; i++) {
 800314a:	2300      	movs	r3, #0
 800314c:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
 8003150:	e023      	b.n	800319a <PN532_WriteFrame+0x122>
        frame[5 + i] = data[i];
 8003152:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8003156:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 800315a:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 800315e:	6812      	ldr	r2, [r2, #0]
 8003160:	441a      	add	r2, r3
 8003162:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8003166:	3305      	adds	r3, #5
 8003168:	7811      	ldrb	r1, [r2, #0]
 800316a:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 800316e:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8003172:	54d1      	strb	r1, [r2, r3]
        checksum += data[i];
 8003174:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8003178:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 800317c:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8003180:	6812      	ldr	r2, [r2, #0]
 8003182:	4413      	add	r3, r2
 8003184:	781a      	ldrb	r2, [r3, #0]
 8003186:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800318a:	4413      	add	r3, r2
 800318c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    for (uint8_t i = 0; i < length; i++) {
 8003190:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8003194:	3301      	adds	r3, #1
 8003196:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
 800319a:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 800319e:	b29b      	uxth	r3, r3
 80031a0:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80031a4:	f5a2 728d 	sub.w	r2, r2, #282	@ 0x11a
 80031a8:	8812      	ldrh	r2, [r2, #0]
 80031aa:	429a      	cmp	r2, r3
 80031ac:	d8d1      	bhi.n	8003152 <PN532_WriteFrame+0xda>
    }
    frame[length + 5] = ~checksum & 0xFF;
 80031ae:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80031b2:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 80031b6:	881b      	ldrh	r3, [r3, #0]
 80031b8:	3305      	adds	r3, #5
 80031ba:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 80031be:	43d2      	mvns	r2, r2
 80031c0:	b2d1      	uxtb	r1, r2
 80031c2:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80031c6:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80031ca:	54d1      	strb	r1, [r2, r3]
    frame[length + 6] = PN532_POSTAMBLE;
 80031cc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80031d0:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 80031d4:	881b      	ldrh	r3, [r3, #0]
 80031d6:	3306      	adds	r3, #6
 80031d8:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80031dc:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80031e0:	2100      	movs	r1, #0
 80031e2:	54d1      	strb	r1, [r2, r3]
    if (pn532->write_data(frame, length + 7) != PN532_STATUS_OK) {
 80031e4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80031e8:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80031f4:	f5a2 728d 	sub.w	r2, r2, #282	@ 0x11a
 80031f8:	8812      	ldrh	r2, [r2, #0]
 80031fa:	3207      	adds	r2, #7
 80031fc:	b291      	uxth	r1, r2
 80031fe:	f107 0214 	add.w	r2, r7, #20
 8003202:	4610      	mov	r0, r2
 8003204:	4798      	blx	r3
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d002      	beq.n	8003212 <PN532_WriteFrame+0x19a>
        return PN532_STATUS_ERROR;
 800320c:	f04f 33ff 	mov.w	r3, #4294967295
 8003210:	e000      	b.n	8003214 <PN532_WriteFrame+0x19c>
    }
    return PN532_STATUS_OK;
 8003212:	2300      	movs	r3, #0
}
 8003214:	4618      	mov	r0, r3
 8003216:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
	...

08003220 <PN532_ReadFrame>:
/**
  * @brief: Read a response frame from the PN532 of at most length bytes in size.
  *     Note that less than length bytes might be returned!
  * @retval: Returns frame length or -1 if there is an error parsing the frame.  
  */
int PN532_ReadFrame(PN532* pn532, uint8_t* response, uint16_t length) {
 8003220:	b580      	push	{r7, lr}
 8003222:	b0c8      	sub	sp, #288	@ 0x120
 8003224:	af00      	add	r7, sp, #0
 8003226:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800322a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800322e:	6018      	str	r0, [r3, #0]
 8003230:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8003234:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003238:	6019      	str	r1, [r3, #0]
 800323a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800323e:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 8003242:	801a      	strh	r2, [r3, #0]
    uint8_t buff[PN532_FRAME_MAX_LENGTH + 7];
    uint8_t checksum = 0;
 8003244:	2300      	movs	r3, #0
 8003246:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    // Read frame with expected length of data.
    pn532->read_data(buff, length + 7);
 800324a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800324e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 800325a:	f5a2 728d 	sub.w	r2, r2, #282	@ 0x11a
 800325e:	8812      	ldrh	r2, [r2, #0]
 8003260:	3207      	adds	r2, #7
 8003262:	b291      	uxth	r1, r2
 8003264:	f107 0214 	add.w	r2, r7, #20
 8003268:	4610      	mov	r0, r2
 800326a:	4798      	blx	r3
    // Swallow all the 0x00 values that preceed 0xFF.
    uint8_t offset = 0;
 800326c:	2300      	movs	r3, #0
 800326e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    while (buff[offset] == 0x00) {
 8003272:	e019      	b.n	80032a8 <PN532_ReadFrame+0x88>
        offset += 1;
 8003274:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8003278:	3301      	adds	r3, #1
 800327a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
        if (offset >= length + 8){
 800327e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8003282:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 8003286:	881b      	ldrh	r3, [r3, #0]
 8003288:	1dda      	adds	r2, r3, #7
 800328a:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800328e:	429a      	cmp	r2, r3
 8003290:	da0a      	bge.n	80032a8 <PN532_ReadFrame+0x88>
            pn532->log("Response frame preamble does not contain 0x00FF!");
 8003292:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8003296:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	695b      	ldr	r3, [r3, #20]
 800329e:	485b      	ldr	r0, [pc, #364]	@ (800340c <PN532_ReadFrame+0x1ec>)
 80032a0:	4798      	blx	r3
            return PN532_STATUS_ERROR;
 80032a2:	f04f 33ff 	mov.w	r3, #4294967295
 80032a6:	e0ab      	b.n	8003400 <PN532_ReadFrame+0x1e0>
    while (buff[offset] == 0x00) {
 80032a8:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80032ac:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80032b0:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80032b4:	5cd3      	ldrb	r3, [r2, r3]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d0dc      	beq.n	8003274 <PN532_ReadFrame+0x54>
        }
    }
    if (buff[offset] != 0xFF) {
 80032ba:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80032be:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80032c2:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80032c6:	5cd3      	ldrb	r3, [r2, r3]
 80032c8:	2bff      	cmp	r3, #255	@ 0xff
 80032ca:	d00a      	beq.n	80032e2 <PN532_ReadFrame+0xc2>
        pn532->log("Response frame preamble does not contain 0x00FF!");
 80032cc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80032d0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	695b      	ldr	r3, [r3, #20]
 80032d8:	484c      	ldr	r0, [pc, #304]	@ (800340c <PN532_ReadFrame+0x1ec>)
 80032da:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 80032dc:	f04f 33ff 	mov.w	r3, #4294967295
 80032e0:	e08e      	b.n	8003400 <PN532_ReadFrame+0x1e0>
    }
    offset += 1;
 80032e2:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80032e6:	3301      	adds	r3, #1
 80032e8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    if (offset >= length + 8) {
 80032ec:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80032f0:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 80032f4:	881b      	ldrh	r3, [r3, #0]
 80032f6:	1dda      	adds	r2, r3, #7
 80032f8:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80032fc:	429a      	cmp	r2, r3
 80032fe:	da0a      	bge.n	8003316 <PN532_ReadFrame+0xf6>
        pn532->log("Response contains no data!");
 8003300:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8003304:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	695b      	ldr	r3, [r3, #20]
 800330c:	4840      	ldr	r0, [pc, #256]	@ (8003410 <PN532_ReadFrame+0x1f0>)
 800330e:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 8003310:	f04f 33ff 	mov.w	r3, #4294967295
 8003314:	e074      	b.n	8003400 <PN532_ReadFrame+0x1e0>
    }
    // Check length & length checksum match.
    uint8_t frame_len = buff[offset];
 8003316:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800331a:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 800331e:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8003322:	5cd3      	ldrb	r3, [r2, r3]
 8003324:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
    if (((frame_len + buff[offset+1]) & 0xFF) != 0) {
 8003328:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800332c:	3301      	adds	r3, #1
 800332e:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8003332:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8003336:	5cd2      	ldrb	r2, [r2, r3]
 8003338:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 800333c:	4413      	add	r3, r2
 800333e:	b2db      	uxtb	r3, r3
 8003340:	2b00      	cmp	r3, #0
 8003342:	d00a      	beq.n	800335a <PN532_ReadFrame+0x13a>
        pn532->log("Response length checksum did not match length!");
 8003344:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8003348:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	695b      	ldr	r3, [r3, #20]
 8003350:	4830      	ldr	r0, [pc, #192]	@ (8003414 <PN532_ReadFrame+0x1f4>)
 8003352:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 8003354:	f04f 33ff 	mov.w	r3, #4294967295
 8003358:	e052      	b.n	8003400 <PN532_ReadFrame+0x1e0>
    }
    // Check frame checksum value matches bytes.
    for (uint8_t i = 0; i < frame_len + 1; i++) {
 800335a:	2300      	movs	r3, #0
 800335c:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
 8003360:	e014      	b.n	800338c <PN532_ReadFrame+0x16c>
        checksum += buff[offset + 2 + i];
 8003362:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8003366:	1c9a      	adds	r2, r3, #2
 8003368:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 800336c:	4413      	add	r3, r2
 800336e:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8003372:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8003376:	5cd2      	ldrb	r2, [r2, r3]
 8003378:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800337c:	4413      	add	r3, r2
 800337e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    for (uint8_t i = 0; i < frame_len + 1; i++) {
 8003382:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8003386:	3301      	adds	r3, #1
 8003388:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
 800338c:	f897 211b 	ldrb.w	r2, [r7, #283]	@ 0x11b
 8003390:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8003394:	429a      	cmp	r2, r3
 8003396:	d2e4      	bcs.n	8003362 <PN532_ReadFrame+0x142>
    }
    checksum &= 0xFF;
    if (checksum != 0) {
 8003398:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800339c:	2b00      	cmp	r3, #0
 800339e:	d00a      	beq.n	80033b6 <PN532_ReadFrame+0x196>
        pn532->log("Response checksum did not match expected checksum");
 80033a0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80033a4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	695b      	ldr	r3, [r3, #20]
 80033ac:	481a      	ldr	r0, [pc, #104]	@ (8003418 <PN532_ReadFrame+0x1f8>)
 80033ae:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 80033b0:	f04f 33ff 	mov.w	r3, #4294967295
 80033b4:	e024      	b.n	8003400 <PN532_ReadFrame+0x1e0>
    }
    // Return frame data.
    for (uint8_t i = 0; i < frame_len; i++) {
 80033b6:	2300      	movs	r3, #0
 80033b8:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
 80033bc:	e018      	b.n	80033f0 <PN532_ReadFrame+0x1d0>
        response[i] = buff[offset + 2 + i];
 80033be:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80033c2:	1c9a      	adds	r2, r3, #2
 80033c4:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 80033c8:	441a      	add	r2, r3
 80033ca:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 80033ce:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 80033d2:	f5a1 718c 	sub.w	r1, r1, #280	@ 0x118
 80033d6:	6809      	ldr	r1, [r1, #0]
 80033d8:	440b      	add	r3, r1
 80033da:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 80033de:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 80033e2:	5c8a      	ldrb	r2, [r1, r2]
 80033e4:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < frame_len; i++) {
 80033e6:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 80033ea:	3301      	adds	r3, #1
 80033ec:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
 80033f0:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 80033f4:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d3e0      	bcc.n	80033be <PN532_ReadFrame+0x19e>
    }
    return frame_len;
 80033fc:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
}
 8003400:	4618      	mov	r0, r3
 8003402:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	0800efac 	.word	0x0800efac
 8003410:	0800efe0 	.word	0x0800efe0
 8003414:	0800effc 	.word	0x0800effc
 8003418:	0800f02c 	.word	0x0800f02c

0800341c <PN532_CallFunction>:
    uint8_t* response,
    uint16_t response_length,
    uint8_t* params,
    uint16_t params_length,
    uint32_t timeout
) {
 800341c:	b590      	push	{r4, r7, lr}
 800341e:	b0c7      	sub	sp, #284	@ 0x11c
 8003420:	af00      	add	r7, sp, #0
 8003422:	f507 748c 	add.w	r4, r7, #280	@ 0x118
 8003426:	f5a4 7486 	sub.w	r4, r4, #268	@ 0x10c
 800342a:	6020      	str	r0, [r4, #0]
 800342c:	4608      	mov	r0, r1
 800342e:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8003432:	f5a1 718a 	sub.w	r1, r1, #276	@ 0x114
 8003436:	600a      	str	r2, [r1, #0]
 8003438:	4619      	mov	r1, r3
 800343a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800343e:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8003442:	4602      	mov	r2, r0
 8003444:	701a      	strb	r2, [r3, #0]
 8003446:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800344a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800344e:	460a      	mov	r2, r1
 8003450:	801a      	strh	r2, [r3, #0]
    // Build frame data with command and parameters.
    uint8_t buff[PN532_FRAME_MAX_LENGTH];
    buff[0] = PN532_HOSTTOPN532;
 8003452:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003456:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800345a:	22d4      	movs	r2, #212	@ 0xd4
 800345c:	701a      	strb	r2, [r3, #0]
    buff[1] = command & 0xFF;
 800345e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003462:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003466:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 800346a:	f2a2 120d 	subw	r2, r2, #269	@ 0x10d
 800346e:	7812      	ldrb	r2, [r2, #0]
 8003470:	705a      	strb	r2, [r3, #1]
    for (uint8_t i = 0; i < params_length; i++) {
 8003472:	2300      	movs	r3, #0
 8003474:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8003478:	e012      	b.n	80034a0 <PN532_CallFunction+0x84>
        buff[2 + i] = params[i];
 800347a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800347e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8003482:	441a      	add	r2, r3
 8003484:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003488:	3302      	adds	r3, #2
 800348a:	7811      	ldrb	r1, [r2, #0]
 800348c:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8003490:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8003494:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < params_length; i++) {
 8003496:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800349a:	3301      	adds	r3, #1
 800349c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80034a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d8e5      	bhi.n	800347a <PN532_CallFunction+0x5e>
    }
    // Send frame and wait for response.
    if (PN532_WriteFrame(pn532, buff, params_length + 2) != PN532_STATUS_OK) {
 80034ae:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 80034b2:	3302      	adds	r3, #2
 80034b4:	b29a      	uxth	r2, r3
 80034b6:	f107 0110 	add.w	r1, r7, #16
 80034ba:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80034be:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80034c2:	6818      	ldr	r0, [r3, #0]
 80034c4:	f7ff fdd8 	bl	8003078 <PN532_WriteFrame>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d011      	beq.n	80034f2 <PN532_CallFunction+0xd6>
        pn532->wakeup();
 80034ce:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80034d2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	691b      	ldr	r3, [r3, #16]
 80034da:	4798      	blx	r3
        pn532->log("Trying to wakeup");
 80034dc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80034e0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	695b      	ldr	r3, [r3, #20]
 80034e8:	485b      	ldr	r0, [pc, #364]	@ (8003658 <PN532_CallFunction+0x23c>)
 80034ea:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 80034ec:	f04f 33ff 	mov.w	r3, #4294967295
 80034f0:	e0ac      	b.n	800364c <PN532_CallFunction+0x230>
    }
    if (!pn532->wait_ready(timeout)) {
 80034f2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80034f6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8003502:	4798      	blx	r3
 8003504:	4603      	mov	r3, r0
 8003506:	f083 0301 	eor.w	r3, r3, #1
 800350a:	b2db      	uxtb	r3, r3
 800350c:	2b00      	cmp	r3, #0
 800350e:	d002      	beq.n	8003516 <PN532_CallFunction+0xfa>
        return PN532_STATUS_ERROR;
 8003510:	f04f 33ff 	mov.w	r3, #4294967295
 8003514:	e09a      	b.n	800364c <PN532_CallFunction+0x230>
    }
    // Verify ACK response and wait to be ready for function response.
    pn532->read_data(buff, sizeof(PN532_ACK));
 8003516:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800351a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f107 0210 	add.w	r2, r7, #16
 8003526:	2106      	movs	r1, #6
 8003528:	4610      	mov	r0, r2
 800352a:	4798      	blx	r3
    for (uint8_t i = 0; i < sizeof(PN532_ACK); i++) {
 800352c:	2300      	movs	r3, #0
 800352e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8003532:	e01c      	b.n	800356e <PN532_CallFunction+0x152>
        if (PN532_ACK[i] != buff[i]) {
 8003534:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003538:	4a48      	ldr	r2, [pc, #288]	@ (800365c <PN532_CallFunction+0x240>)
 800353a:	5cd2      	ldrb	r2, [r2, r3]
 800353c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003540:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8003544:	f5a1 7184 	sub.w	r1, r1, #264	@ 0x108
 8003548:	5ccb      	ldrb	r3, [r1, r3]
 800354a:	429a      	cmp	r2, r3
 800354c:	d00a      	beq.n	8003564 <PN532_CallFunction+0x148>
            pn532->log("Did not receive expected ACK from PN532!");
 800354e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003552:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	695b      	ldr	r3, [r3, #20]
 800355a:	4841      	ldr	r0, [pc, #260]	@ (8003660 <PN532_CallFunction+0x244>)
 800355c:	4798      	blx	r3
            return PN532_STATUS_ERROR;
 800355e:	f04f 33ff 	mov.w	r3, #4294967295
 8003562:	e073      	b.n	800364c <PN532_CallFunction+0x230>
    for (uint8_t i = 0; i < sizeof(PN532_ACK); i++) {
 8003564:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003568:	3301      	adds	r3, #1
 800356a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800356e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003572:	2b05      	cmp	r3, #5
 8003574:	d9de      	bls.n	8003534 <PN532_CallFunction+0x118>
        }
    }
    if (!pn532->wait_ready(timeout)) {
 8003576:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800357a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8003586:	4798      	blx	r3
 8003588:	4603      	mov	r3, r0
 800358a:	f083 0301 	eor.w	r3, r3, #1
 800358e:	b2db      	uxtb	r3, r3
 8003590:	2b00      	cmp	r3, #0
 8003592:	d002      	beq.n	800359a <PN532_CallFunction+0x17e>
        return PN532_STATUS_ERROR;
 8003594:	f04f 33ff 	mov.w	r3, #4294967295
 8003598:	e058      	b.n	800364c <PN532_CallFunction+0x230>
    }
    // Read response bytes.
    int frame_len = PN532_ReadFrame(pn532, buff, response_length + 2);
 800359a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800359e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80035a2:	881b      	ldrh	r3, [r3, #0]
 80035a4:	3302      	adds	r3, #2
 80035a6:	b29a      	uxth	r2, r3
 80035a8:	f107 0110 	add.w	r1, r7, #16
 80035ac:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80035b0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80035b4:	6818      	ldr	r0, [r3, #0]
 80035b6:	f7ff fe33 	bl	8003220 <PN532_ReadFrame>
 80035ba:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    // Check that response is for the called function.
    if (! ((buff[0] == PN532_PN532TOHOST) && (buff[1] == (command+1)))) {
 80035be:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80035c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80035c6:	781b      	ldrb	r3, [r3, #0]
 80035c8:	2bd5      	cmp	r3, #213	@ 0xd5
 80035ca:	d10d      	bne.n	80035e8 <PN532_CallFunction+0x1cc>
 80035cc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80035d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80035d4:	785b      	ldrb	r3, [r3, #1]
 80035d6:	461a      	mov	r2, r3
 80035d8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80035dc:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	3301      	adds	r3, #1
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d00a      	beq.n	80035fe <PN532_CallFunction+0x1e2>
        pn532->log("Received unexpected command response!");
 80035e8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80035ec:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	695b      	ldr	r3, [r3, #20]
 80035f4:	481b      	ldr	r0, [pc, #108]	@ (8003664 <PN532_CallFunction+0x248>)
 80035f6:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 80035f8:	f04f 33ff 	mov.w	r3, #4294967295
 80035fc:	e026      	b.n	800364c <PN532_CallFunction+0x230>
    }
    // Return response data.
    for (uint8_t i = 0; i < response_length; i++) {
 80035fe:	2300      	movs	r3, #0
 8003600:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
 8003604:	e015      	b.n	8003632 <PN532_CallFunction+0x216>
        response[i] = buff[i + 2];
 8003606:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 800360a:	1c9a      	adds	r2, r3, #2
 800360c:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8003610:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8003614:	f5a1 718a 	sub.w	r1, r1, #276	@ 0x114
 8003618:	6809      	ldr	r1, [r1, #0]
 800361a:	440b      	add	r3, r1
 800361c:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8003620:	f5a1 7184 	sub.w	r1, r1, #264	@ 0x108
 8003624:	5c8a      	ldrb	r2, [r1, r2]
 8003626:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < response_length; i++) {
 8003628:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 800362c:	3301      	adds	r3, #1
 800362e:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
 8003632:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8003636:	b29b      	uxth	r3, r3
 8003638:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 800363c:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8003640:	8812      	ldrh	r2, [r2, #0]
 8003642:	429a      	cmp	r2, r3
 8003644:	d8df      	bhi.n	8003606 <PN532_CallFunction+0x1ea>
    }
    // The the number of bytes read
    return frame_len - 2;
 8003646:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800364a:	3b02      	subs	r3, #2
}
 800364c:	4618      	mov	r0, r3
 800364e:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 8003652:	46bd      	mov	sp, r7
 8003654:	bd90      	pop	{r4, r7, pc}
 8003656:	bf00      	nop
 8003658:	0800f060 	.word	0x0800f060
 800365c:	0800f254 	.word	0x0800f254
 8003660:	0800f074 	.word	0x0800f074
 8003664:	0800f0a0 	.word	0x0800f0a0

08003668 <PN532_GetFirmwareVersion>:

/**
  * @brief: Call PN532 GetFirmwareVersion function and return a buff with the IC,
  *  Ver, Rev, and Support values.
  */
int PN532_GetFirmwareVersion(PN532* pn532, uint8_t* version) {
 8003668:	b580      	push	{r7, lr}
 800366a:	b086      	sub	sp, #24
 800366c:	af04      	add	r7, sp, #16
 800366e:	6078      	str	r0, [r7, #4]
 8003670:	6039      	str	r1, [r7, #0]
    // length of version: 4
    if (PN532_CallFunction(pn532, PN532_COMMAND_GETFIRMWAREVERSION,
 8003672:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003676:	9302      	str	r3, [sp, #8]
 8003678:	2300      	movs	r3, #0
 800367a:	9301      	str	r3, [sp, #4]
 800367c:	2300      	movs	r3, #0
 800367e:	9300      	str	r3, [sp, #0]
 8003680:	2304      	movs	r3, #4
 8003682:	683a      	ldr	r2, [r7, #0]
 8003684:	2102      	movs	r1, #2
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f7ff fec8 	bl	800341c <PN532_CallFunction>
 800368c:	4603      	mov	r3, r0
 800368e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003692:	d106      	bne.n	80036a2 <PN532_GetFirmwareVersion+0x3a>
                           version, 4, NULL, 0, 500) == PN532_STATUS_ERROR) {
        pn532->log("Failed to detect the PN532");
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	695b      	ldr	r3, [r3, #20]
 8003698:	4804      	ldr	r0, [pc, #16]	@ (80036ac <PN532_GetFirmwareVersion+0x44>)
 800369a:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 800369c:	f04f 33ff 	mov.w	r3, #4294967295
 80036a0:	e000      	b.n	80036a4 <PN532_GetFirmwareVersion+0x3c>
    }
    return PN532_STATUS_OK;
 80036a2:	2300      	movs	r3, #0
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3708      	adds	r7, #8
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}
 80036ac:	0800f0c8 	.word	0x0800f0c8

080036b0 <PN532_SamConfiguration>:

/**
  * @brief: Configure the PN532 to read MiFare cards.
  */
int PN532_SamConfiguration(PN532* pn532) {
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b088      	sub	sp, #32
 80036b4:	af04      	add	r7, sp, #16
 80036b6:	6078      	str	r0, [r7, #4]
    // - 0x01, normal mode
    // - 0x14, timeout 50ms * 20 = 1 second
    // - 0x01, use IRQ pin
    // Note that no other verification is necessary as call_function will
    // check the command was executed as expected.
    uint8_t params[] = {0x01, 0x14, 0x01};
 80036b8:	4a0d      	ldr	r2, [pc, #52]	@ (80036f0 <PN532_SamConfiguration+0x40>)
 80036ba:	f107 030c 	add.w	r3, r7, #12
 80036be:	6812      	ldr	r2, [r2, #0]
 80036c0:	4611      	mov	r1, r2
 80036c2:	8019      	strh	r1, [r3, #0]
 80036c4:	3302      	adds	r3, #2
 80036c6:	0c12      	lsrs	r2, r2, #16
 80036c8:	701a      	strb	r2, [r3, #0]
    PN532_CallFunction(pn532, PN532_COMMAND_SAMCONFIGURATION,
 80036ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80036ce:	9302      	str	r3, [sp, #8]
 80036d0:	2303      	movs	r3, #3
 80036d2:	9301      	str	r3, [sp, #4]
 80036d4:	f107 030c 	add.w	r3, r7, #12
 80036d8:	9300      	str	r3, [sp, #0]
 80036da:	2300      	movs	r3, #0
 80036dc:	2200      	movs	r2, #0
 80036de:	2114      	movs	r1, #20
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f7ff fe9b 	bl	800341c <PN532_CallFunction>
                       NULL, 0, params, sizeof(params), PN532_DEFAULT_TIMEOUT);
    return PN532_STATUS_OK;
 80036e6:	2300      	movs	r3, #0
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3710      	adds	r7, #16
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	0800f0e4 	.word	0x0800f0e4

080036f4 <PN532_ReadPassiveTarget>:
int PN532_ReadPassiveTarget(
    PN532* pn532,
    uint8_t* response,
    uint8_t card_baud,
    uint32_t timeout
) {
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b090      	sub	sp, #64	@ 0x40
 80036f8:	af04      	add	r7, sp, #16
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	60b9      	str	r1, [r7, #8]
 80036fe:	603b      	str	r3, [r7, #0]
 8003700:	4613      	mov	r3, r2
 8003702:	71fb      	strb	r3, [r7, #7]
    // Send passive read command for 1 card.  Expect at most a 7 byte UUID.
    uint8_t params[] = {0x01, card_baud};
 8003704:	2301      	movs	r3, #1
 8003706:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800370a:	79fb      	ldrb	r3, [r7, #7]
 800370c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint8_t buff[19];
    int length = PN532_CallFunction(pn532, PN532_COMMAND_INLISTPASSIVETARGET,
 8003710:	f107 0210 	add.w	r2, r7, #16
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	9302      	str	r3, [sp, #8]
 8003718:	2302      	movs	r3, #2
 800371a:	9301      	str	r3, [sp, #4]
 800371c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003720:	9300      	str	r3, [sp, #0]
 8003722:	2313      	movs	r3, #19
 8003724:	214a      	movs	r1, #74	@ 0x4a
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f7ff fe78 	bl	800341c <PN532_CallFunction>
 800372c:	62b8      	str	r0, [r7, #40]	@ 0x28
                        buff, sizeof(buff), params, sizeof(params), timeout);
    if (length < 0) {
 800372e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003730:	2b00      	cmp	r3, #0
 8003732:	da02      	bge.n	800373a <PN532_ReadPassiveTarget+0x46>
        return PN532_STATUS_ERROR; // No card found
 8003734:	f04f 33ff 	mov.w	r3, #4294967295
 8003738:	e02e      	b.n	8003798 <PN532_ReadPassiveTarget+0xa4>
    }
    // Check only 1 card with up to a 7 byte UID is present.
    if (buff[0] != 0x01) {
 800373a:	7c3b      	ldrb	r3, [r7, #16]
 800373c:	2b01      	cmp	r3, #1
 800373e:	d006      	beq.n	800374e <PN532_ReadPassiveTarget+0x5a>
        pn532->log("More than one card detected!");
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	695b      	ldr	r3, [r3, #20]
 8003744:	4816      	ldr	r0, [pc, #88]	@ (80037a0 <PN532_ReadPassiveTarget+0xac>)
 8003746:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 8003748:	f04f 33ff 	mov.w	r3, #4294967295
 800374c:	e024      	b.n	8003798 <PN532_ReadPassiveTarget+0xa4>
    }
    if (buff[5] > 7) {
 800374e:	7d7b      	ldrb	r3, [r7, #21]
 8003750:	2b07      	cmp	r3, #7
 8003752:	d906      	bls.n	8003762 <PN532_ReadPassiveTarget+0x6e>
        pn532->log("Found card with unexpectedly long UID!");
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	695b      	ldr	r3, [r3, #20]
 8003758:	4812      	ldr	r0, [pc, #72]	@ (80037a4 <PN532_ReadPassiveTarget+0xb0>)
 800375a:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 800375c:	f04f 33ff 	mov.w	r3, #4294967295
 8003760:	e01a      	b.n	8003798 <PN532_ReadPassiveTarget+0xa4>
    }
    for (uint8_t i = 0; i < buff[5]; i++) {
 8003762:	2300      	movs	r3, #0
 8003764:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003768:	e010      	b.n	800378c <PN532_ReadPassiveTarget+0x98>
        response[i] = buff[6 + i];
 800376a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800376e:	1d9a      	adds	r2, r3, #6
 8003770:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003774:	68b9      	ldr	r1, [r7, #8]
 8003776:	440b      	add	r3, r1
 8003778:	3230      	adds	r2, #48	@ 0x30
 800377a:	443a      	add	r2, r7
 800377c:	f812 2c20 	ldrb.w	r2, [r2, #-32]
 8003780:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < buff[5]; i++) {
 8003782:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003786:	3301      	adds	r3, #1
 8003788:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800378c:	7d7b      	ldrb	r3, [r7, #21]
 800378e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8003792:	429a      	cmp	r2, r3
 8003794:	d3e9      	bcc.n	800376a <PN532_ReadPassiveTarget+0x76>
    }
    return buff[5];
 8003796:	7d7b      	ldrb	r3, [r7, #21]
}
 8003798:	4618      	mov	r0, r3
 800379a:	3730      	adds	r7, #48	@ 0x30
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}
 80037a0:	0800f0e8 	.word	0x0800f0e8
 80037a4:	0800f108 	.word	0x0800f108

080037a8 <PN532_Log>:
//    HAL_GPIO_WritePin(PN532_RST_GPIO_Port, PN532_RST_Pin, GPIO_PIN_SET);
//    HAL_Delay(100);
//    return PN532_STATUS_OK;
//}
//
void PN532_Log(const char* log) {
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b082      	sub	sp, #8
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
    printf("%s\r\n", log);
 80037b0:	6879      	ldr	r1, [r7, #4]
 80037b2:	4803      	ldr	r0, [pc, #12]	@ (80037c0 <PN532_Log+0x18>)
 80037b4:	f009 f998 	bl	800cae8 <iprintf>
}
 80037b8:	bf00      	nop
 80037ba:	3708      	adds	r7, #8
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	0800f130 	.word	0x0800f130

080037c4 <i2c_read>:
 * End: SPI
 **************************************************************************/
/**************************************************************************
 * I2C
 **************************************************************************/
void i2c_read(uint8_t* data, uint16_t count) {
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af02      	add	r7, sp, #8
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	460b      	mov	r3, r1
 80037ce:	807b      	strh	r3, [r7, #2]
    HAL_I2C_Master_Receive(&hi2c1, _I2C_ADDRESS, data, count, _I2C_TIMEOUT);
 80037d0:	887b      	ldrh	r3, [r7, #2]
 80037d2:	220a      	movs	r2, #10
 80037d4:	9200      	str	r2, [sp, #0]
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	2148      	movs	r1, #72	@ 0x48
 80037da:	4803      	ldr	r0, [pc, #12]	@ (80037e8 <i2c_read+0x24>)
 80037dc:	f001 fb3c 	bl	8004e58 <HAL_I2C_Master_Receive>
}
 80037e0:	bf00      	nop
 80037e2:	3708      	adds	r7, #8
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	200001fc 	.word	0x200001fc

080037ec <i2c_write>:

void i2c_write(uint8_t* data, uint16_t count) {
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af02      	add	r7, sp, #8
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	460b      	mov	r3, r1
 80037f6:	807b      	strh	r3, [r7, #2]
    HAL_I2C_Master_Transmit(&hi2c1, _I2C_ADDRESS, data, count, _I2C_TIMEOUT);
 80037f8:	887b      	ldrh	r3, [r7, #2]
 80037fa:	220a      	movs	r2, #10
 80037fc:	9200      	str	r2, [sp, #0]
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	2148      	movs	r1, #72	@ 0x48
 8003802:	4803      	ldr	r0, [pc, #12]	@ (8003810 <i2c_write+0x24>)
 8003804:	f001 fa10 	bl	8004c28 <HAL_I2C_Master_Transmit>
}
 8003808:	bf00      	nop
 800380a:	3708      	adds	r7, #8
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	200001fc 	.word	0x200001fc

08003814 <PN532_I2C_ReadData>:

int PN532_I2C_ReadData(uint8_t* data, uint16_t count) {
 8003814:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003818:	b087      	sub	sp, #28
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
 800381e:	460b      	mov	r3, r1
 8003820:	807b      	strh	r3, [r7, #2]
 8003822:	466b      	mov	r3, sp
 8003824:	461e      	mov	r6, r3
    uint8_t status[] = {0x00};
 8003826:	2300      	movs	r3, #0
 8003828:	723b      	strb	r3, [r7, #8]
    uint8_t frame[count + 1];
 800382a:	887b      	ldrh	r3, [r7, #2]
 800382c:	1c59      	adds	r1, r3, #1
 800382e:	1e4b      	subs	r3, r1, #1
 8003830:	613b      	str	r3, [r7, #16]
 8003832:	460a      	mov	r2, r1
 8003834:	2300      	movs	r3, #0
 8003836:	4690      	mov	r8, r2
 8003838:	4699      	mov	r9, r3
 800383a:	f04f 0200 	mov.w	r2, #0
 800383e:	f04f 0300 	mov.w	r3, #0
 8003842:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003846:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800384a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800384e:	460a      	mov	r2, r1
 8003850:	2300      	movs	r3, #0
 8003852:	4614      	mov	r4, r2
 8003854:	461d      	mov	r5, r3
 8003856:	f04f 0200 	mov.w	r2, #0
 800385a:	f04f 0300 	mov.w	r3, #0
 800385e:	00eb      	lsls	r3, r5, #3
 8003860:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003864:	00e2      	lsls	r2, r4, #3
 8003866:	460b      	mov	r3, r1
 8003868:	3307      	adds	r3, #7
 800386a:	08db      	lsrs	r3, r3, #3
 800386c:	00db      	lsls	r3, r3, #3
 800386e:	ebad 0d03 	sub.w	sp, sp, r3
 8003872:	466b      	mov	r3, sp
 8003874:	3300      	adds	r3, #0
 8003876:	60fb      	str	r3, [r7, #12]
    i2c_read(status, sizeof(status));
 8003878:	f107 0308 	add.w	r3, r7, #8
 800387c:	2101      	movs	r1, #1
 800387e:	4618      	mov	r0, r3
 8003880:	f7ff ffa0 	bl	80037c4 <i2c_read>
    if (status[0] != PN532_I2C_READY) {
 8003884:	7a3b      	ldrb	r3, [r7, #8]
 8003886:	2b01      	cmp	r3, #1
 8003888:	d002      	beq.n	8003890 <PN532_I2C_ReadData+0x7c>
        return PN532_STATUS_ERROR;
 800388a:	f04f 33ff 	mov.w	r3, #4294967295
 800388e:	e01a      	b.n	80038c6 <PN532_I2C_ReadData+0xb2>
    }
    i2c_read(frame, count + 1);
 8003890:	887b      	ldrh	r3, [r7, #2]
 8003892:	3301      	adds	r3, #1
 8003894:	b29b      	uxth	r3, r3
 8003896:	4619      	mov	r1, r3
 8003898:	68f8      	ldr	r0, [r7, #12]
 800389a:	f7ff ff93 	bl	80037c4 <i2c_read>
    for (uint8_t i = 0; i < count; i++) {
 800389e:	2300      	movs	r3, #0
 80038a0:	75fb      	strb	r3, [r7, #23]
 80038a2:	e00a      	b.n	80038ba <PN532_I2C_ReadData+0xa6>
        data[i] = frame[i + 1];
 80038a4:	7dfb      	ldrb	r3, [r7, #23]
 80038a6:	1c5a      	adds	r2, r3, #1
 80038a8:	7dfb      	ldrb	r3, [r7, #23]
 80038aa:	6879      	ldr	r1, [r7, #4]
 80038ac:	440b      	add	r3, r1
 80038ae:	68f9      	ldr	r1, [r7, #12]
 80038b0:	5c8a      	ldrb	r2, [r1, r2]
 80038b2:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < count; i++) {
 80038b4:	7dfb      	ldrb	r3, [r7, #23]
 80038b6:	3301      	adds	r3, #1
 80038b8:	75fb      	strb	r3, [r7, #23]
 80038ba:	7dfb      	ldrb	r3, [r7, #23]
 80038bc:	b29b      	uxth	r3, r3
 80038be:	887a      	ldrh	r2, [r7, #2]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d8ef      	bhi.n	80038a4 <PN532_I2C_ReadData+0x90>
    }
    return PN532_STATUS_OK;
 80038c4:	2300      	movs	r3, #0
 80038c6:	46b5      	mov	sp, r6
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	371c      	adds	r7, #28
 80038cc:	46bd      	mov	sp, r7
 80038ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080038d2 <PN532_I2C_WriteData>:

int PN532_I2C_WriteData(uint8_t *data, uint16_t count) {
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b082      	sub	sp, #8
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
 80038da:	460b      	mov	r3, r1
 80038dc:	807b      	strh	r3, [r7, #2]
    i2c_write(data, count);
 80038de:	887b      	ldrh	r3, [r7, #2]
 80038e0:	4619      	mov	r1, r3
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f7ff ff82 	bl	80037ec <i2c_write>
    return PN532_STATUS_OK;
 80038e8:	2300      	movs	r3, #0
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3708      	adds	r7, #8
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}

080038f2 <PN532_I2C_WaitReady>:

bool PN532_I2C_WaitReady(uint32_t timeout) {
 80038f2:	b580      	push	{r7, lr}
 80038f4:	b084      	sub	sp, #16
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	6078      	str	r0, [r7, #4]
    uint8_t status[] = {0x00};
 80038fa:	2300      	movs	r3, #0
 80038fc:	723b      	strb	r3, [r7, #8]
    uint32_t tickstart = HAL_GetTick();
 80038fe:	f000 fdb1 	bl	8004464 <HAL_GetTick>
 8003902:	60f8      	str	r0, [r7, #12]
    while (HAL_GetTick() - tickstart < timeout) {
 8003904:	e00d      	b.n	8003922 <PN532_I2C_WaitReady+0x30>
        i2c_read(status, sizeof(status));
 8003906:	f107 0308 	add.w	r3, r7, #8
 800390a:	2101      	movs	r1, #1
 800390c:	4618      	mov	r0, r3
 800390e:	f7ff ff59 	bl	80037c4 <i2c_read>
        if (status[0] == PN532_I2C_READY) {
 8003912:	7a3b      	ldrb	r3, [r7, #8]
 8003914:	2b01      	cmp	r3, #1
 8003916:	d101      	bne.n	800391c <PN532_I2C_WaitReady+0x2a>
            return true;
 8003918:	2301      	movs	r3, #1
 800391a:	e00b      	b.n	8003934 <PN532_I2C_WaitReady+0x42>
        } else {
            HAL_Delay(5);
 800391c:	2005      	movs	r0, #5
 800391e:	f000 fdad 	bl	800447c <HAL_Delay>
    while (HAL_GetTick() - tickstart < timeout) {
 8003922:	f000 fd9f 	bl	8004464 <HAL_GetTick>
 8003926:	4602      	mov	r2, r0
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	1ad3      	subs	r3, r2, r3
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	429a      	cmp	r2, r3
 8003930:	d8e9      	bhi.n	8003906 <PN532_I2C_WaitReady+0x14>
        }
    }
    return false;
 8003932:	2300      	movs	r3, #0
}
 8003934:	4618      	mov	r0, r3
 8003936:	3710      	adds	r7, #16
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}

0800393c <PN532_I2C_Wakeup>:

int PN532_I2C_Wakeup(void) {
 800393c:	b580      	push	{r7, lr}
 800393e:	af00      	add	r7, sp, #0
    // TODO
    HAL_GPIO_WritePin(PN532_REQ_GPIO_Port, PN532_REQ_Pin, GPIO_PIN_SET);
 8003940:	2201      	movs	r2, #1
 8003942:	2180      	movs	r1, #128	@ 0x80
 8003944:	480c      	ldr	r0, [pc, #48]	@ (8003978 <PN532_I2C_Wakeup+0x3c>)
 8003946:	f001 f8a1 	bl	8004a8c <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800394a:	2064      	movs	r0, #100	@ 0x64
 800394c:	f000 fd96 	bl	800447c <HAL_Delay>
    HAL_GPIO_WritePin(PN532_REQ_GPIO_Port, PN532_REQ_Pin, GPIO_PIN_RESET);
 8003950:	2200      	movs	r2, #0
 8003952:	2180      	movs	r1, #128	@ 0x80
 8003954:	4808      	ldr	r0, [pc, #32]	@ (8003978 <PN532_I2C_Wakeup+0x3c>)
 8003956:	f001 f899 	bl	8004a8c <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800395a:	2064      	movs	r0, #100	@ 0x64
 800395c:	f000 fd8e 	bl	800447c <HAL_Delay>
    HAL_GPIO_WritePin(PN532_REQ_GPIO_Port, PN532_REQ_Pin, GPIO_PIN_SET);
 8003960:	2201      	movs	r2, #1
 8003962:	2180      	movs	r1, #128	@ 0x80
 8003964:	4804      	ldr	r0, [pc, #16]	@ (8003978 <PN532_I2C_Wakeup+0x3c>)
 8003966:	f001 f891 	bl	8004a8c <HAL_GPIO_WritePin>
    HAL_Delay(500);
 800396a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800396e:	f000 fd85 	bl	800447c <HAL_Delay>
    return PN532_STATUS_OK;
 8003972:	2300      	movs	r3, #0
}
 8003974:	4618      	mov	r0, r3
 8003976:	bd80      	pop	{r7, pc}
 8003978:	48000400 	.word	0x48000400

0800397c <PN532_I2C_Init>:

void PN532_I2C_Init(PN532* pn532) {
 800397c:	b580      	push	{r7, lr}
 800397e:	b082      	sub	sp, #8
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
    // init the pn532 functions
    //pn532->reset =  PN532_Reset;
    pn532->read_data = PN532_I2C_ReadData;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	4a0a      	ldr	r2, [pc, #40]	@ (80039b0 <PN532_I2C_Init+0x34>)
 8003988:	605a      	str	r2, [r3, #4]
    pn532->write_data = PN532_I2C_WriteData;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a09      	ldr	r2, [pc, #36]	@ (80039b4 <PN532_I2C_Init+0x38>)
 800398e:	609a      	str	r2, [r3, #8]
    pn532->wait_ready = PN532_I2C_WaitReady;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	4a09      	ldr	r2, [pc, #36]	@ (80039b8 <PN532_I2C_Init+0x3c>)
 8003994:	60da      	str	r2, [r3, #12]
    pn532->wakeup = PN532_I2C_Wakeup;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a08      	ldr	r2, [pc, #32]	@ (80039bc <PN532_I2C_Init+0x40>)
 800399a:	611a      	str	r2, [r3, #16]
    pn532->log = PN532_Log;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	4a08      	ldr	r2, [pc, #32]	@ (80039c0 <PN532_I2C_Init+0x44>)
 80039a0:	615a      	str	r2, [r3, #20]

    // hardware wakeup
    pn532->wakeup();
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	691b      	ldr	r3, [r3, #16]
 80039a6:	4798      	blx	r3
}
 80039a8:	bf00      	nop
 80039aa:	3708      	adds	r7, #8
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	08003815 	.word	0x08003815
 80039b4:	080038d3 	.word	0x080038d3
 80039b8:	080038f3 	.word	0x080038f3
 80039bc:	0800393d 	.word	0x0800393d
 80039c0:	080037a9 	.word	0x080037a9

080039c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ca:	4b11      	ldr	r3, [pc, #68]	@ (8003a10 <HAL_MspInit+0x4c>)
 80039cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039ce:	4a10      	ldr	r2, [pc, #64]	@ (8003a10 <HAL_MspInit+0x4c>)
 80039d0:	f043 0301 	orr.w	r3, r3, #1
 80039d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80039d6:	4b0e      	ldr	r3, [pc, #56]	@ (8003a10 <HAL_MspInit+0x4c>)
 80039d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039da:	f003 0301 	and.w	r3, r3, #1
 80039de:	607b      	str	r3, [r7, #4]
 80039e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80039e2:	4b0b      	ldr	r3, [pc, #44]	@ (8003a10 <HAL_MspInit+0x4c>)
 80039e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039e6:	4a0a      	ldr	r2, [pc, #40]	@ (8003a10 <HAL_MspInit+0x4c>)
 80039e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80039ee:	4b08      	ldr	r3, [pc, #32]	@ (8003a10 <HAL_MspInit+0x4c>)
 80039f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039f6:	603b      	str	r3, [r7, #0]
 80039f8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80039fa:	2200      	movs	r2, #0
 80039fc:	210f      	movs	r1, #15
 80039fe:	f06f 0001 	mvn.w	r0, #1
 8003a02:	f000 fe17 	bl	8004634 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a06:	bf00      	nop
 8003a08:	3708      	adds	r7, #8
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	40021000 	.word	0x40021000

08003a14 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b09e      	sub	sp, #120	@ 0x78
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a1c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003a20:	2200      	movs	r2, #0
 8003a22:	601a      	str	r2, [r3, #0]
 8003a24:	605a      	str	r2, [r3, #4]
 8003a26:	609a      	str	r2, [r3, #8]
 8003a28:	60da      	str	r2, [r3, #12]
 8003a2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003a2c:	f107 0310 	add.w	r3, r7, #16
 8003a30:	2254      	movs	r2, #84	@ 0x54
 8003a32:	2100      	movs	r1, #0
 8003a34:	4618      	mov	r0, r3
 8003a36:	f009 f8ce 	bl	800cbd6 <memset>
  if(hi2c->Instance==I2C1)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a1f      	ldr	r2, [pc, #124]	@ (8003abc <HAL_I2C_MspInit+0xa8>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d137      	bne.n	8003ab4 <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003a44:	2340      	movs	r3, #64	@ 0x40
 8003a46:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a4c:	f107 0310 	add.w	r3, r7, #16
 8003a50:	4618      	mov	r0, r3
 8003a52:	f002 fe6b 	bl	800672c <HAL_RCCEx_PeriphCLKConfig>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003a5c:	f7ff fb06 	bl	800306c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a60:	4b17      	ldr	r3, [pc, #92]	@ (8003ac0 <HAL_I2C_MspInit+0xac>)
 8003a62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a64:	4a16      	ldr	r2, [pc, #88]	@ (8003ac0 <HAL_I2C_MspInit+0xac>)
 8003a66:	f043 0301 	orr.w	r3, r3, #1
 8003a6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a6c:	4b14      	ldr	r3, [pc, #80]	@ (8003ac0 <HAL_I2C_MspInit+0xac>)
 8003a6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a70:	f003 0301 	and.w	r3, r3, #1
 8003a74:	60fb      	str	r3, [r7, #12]
 8003a76:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003a78:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003a7c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a7e:	2312      	movs	r3, #18
 8003a80:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a82:	2300      	movs	r3, #0
 8003a84:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a86:	2303      	movs	r3, #3
 8003a88:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003a8a:	2304      	movs	r3, #4
 8003a8c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a8e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003a92:	4619      	mov	r1, r3
 8003a94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a98:	f000 fe76 	bl	8004788 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a9c:	4b08      	ldr	r3, [pc, #32]	@ (8003ac0 <HAL_I2C_MspInit+0xac>)
 8003a9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aa0:	4a07      	ldr	r2, [pc, #28]	@ (8003ac0 <HAL_I2C_MspInit+0xac>)
 8003aa2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003aa6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003aa8:	4b05      	ldr	r3, [pc, #20]	@ (8003ac0 <HAL_I2C_MspInit+0xac>)
 8003aaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ab0:	60bb      	str	r3, [r7, #8]
 8003ab2:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003ab4:	bf00      	nop
 8003ab6:	3778      	adds	r7, #120	@ 0x78
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	40005400 	.word	0x40005400
 8003ac0:	40021000 	.word	0x40021000

08003ac4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b09e      	sub	sp, #120	@ 0x78
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003acc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	601a      	str	r2, [r3, #0]
 8003ad4:	605a      	str	r2, [r3, #4]
 8003ad6:	609a      	str	r2, [r3, #8]
 8003ad8:	60da      	str	r2, [r3, #12]
 8003ada:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003adc:	f107 0310 	add.w	r3, r7, #16
 8003ae0:	2254      	movs	r2, #84	@ 0x54
 8003ae2:	2100      	movs	r1, #0
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f009 f876 	bl	800cbd6 <memset>
  if(huart->Instance==USART2)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a2c      	ldr	r2, [pc, #176]	@ (8003ba0 <HAL_UART_MspInit+0xdc>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d150      	bne.n	8003b96 <HAL_UART_MspInit+0xd2>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003af4:	2302      	movs	r3, #2
 8003af6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003af8:	2300      	movs	r3, #0
 8003afa:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003afc:	f107 0310 	add.w	r3, r7, #16
 8003b00:	4618      	mov	r0, r3
 8003b02:	f002 fe13 	bl	800672c <HAL_RCCEx_PeriphCLKConfig>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d001      	beq.n	8003b10 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003b0c:	f7ff faae 	bl	800306c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b10:	4b24      	ldr	r3, [pc, #144]	@ (8003ba4 <HAL_UART_MspInit+0xe0>)
 8003b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b14:	4a23      	ldr	r2, [pc, #140]	@ (8003ba4 <HAL_UART_MspInit+0xe0>)
 8003b16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b1c:	4b21      	ldr	r3, [pc, #132]	@ (8003ba4 <HAL_UART_MspInit+0xe0>)
 8003b1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b24:	60fb      	str	r3, [r7, #12]
 8003b26:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b28:	4b1e      	ldr	r3, [pc, #120]	@ (8003ba4 <HAL_UART_MspInit+0xe0>)
 8003b2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b2c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ba4 <HAL_UART_MspInit+0xe0>)
 8003b2e:	f043 0301 	orr.w	r3, r3, #1
 8003b32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b34:	4b1b      	ldr	r3, [pc, #108]	@ (8003ba4 <HAL_UART_MspInit+0xe0>)
 8003b36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b38:	f003 0301 	and.w	r3, r3, #1
 8003b3c:	60bb      	str	r3, [r7, #8]
 8003b3e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA1     ------> USART2_DE
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|VCP_TX_Pin;
 8003b40:	2306      	movs	r3, #6
 8003b42:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b44:	2302      	movs	r3, #2
 8003b46:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003b50:	2307      	movs	r3, #7
 8003b52:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b54:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003b58:	4619      	mov	r1, r3
 8003b5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b5e:	f000 fe13 	bl	8004788 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8003b62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b66:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b68:	2302      	movs	r3, #2
 8003b6a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b70:	2303      	movs	r3, #3
 8003b72:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8003b74:	2303      	movs	r3, #3
 8003b76:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8003b78:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b82:	f000 fe01 	bl	8004788 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003b86:	2200      	movs	r2, #0
 8003b88:	2105      	movs	r1, #5
 8003b8a:	2026      	movs	r0, #38	@ 0x26
 8003b8c:	f000 fd52 	bl	8004634 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003b90:	2026      	movs	r0, #38	@ 0x26
 8003b92:	f000 fd6b 	bl	800466c <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8003b96:	bf00      	nop
 8003b98:	3778      	adds	r7, #120	@ 0x78
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	40004400 	.word	0x40004400
 8003ba4:	40021000 	.word	0x40021000

08003ba8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b08e      	sub	sp, #56	@ 0x38
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8003bb6:	4b34      	ldr	r3, [pc, #208]	@ (8003c88 <HAL_InitTick+0xe0>)
 8003bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bba:	4a33      	ldr	r2, [pc, #204]	@ (8003c88 <HAL_InitTick+0xe0>)
 8003bbc:	f043 0320 	orr.w	r3, r3, #32
 8003bc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bc2:	4b31      	ldr	r3, [pc, #196]	@ (8003c88 <HAL_InitTick+0xe0>)
 8003bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bc6:	f003 0320 	and.w	r3, r3, #32
 8003bca:	60fb      	str	r3, [r7, #12]
 8003bcc:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003bce:	f107 0210 	add.w	r2, r7, #16
 8003bd2:	f107 0314 	add.w	r3, r7, #20
 8003bd6:	4611      	mov	r1, r2
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f002 fd15 	bl	8006608 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003bde:	6a3b      	ldr	r3, [r7, #32]
 8003be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003be2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d103      	bne.n	8003bf0 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003be8:	f002 fce2 	bl	80065b0 <HAL_RCC_GetPCLK1Freq>
 8003bec:	6378      	str	r0, [r7, #52]	@ 0x34
 8003bee:	e004      	b.n	8003bfa <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003bf0:	f002 fcde 	bl	80065b0 <HAL_RCC_GetPCLK1Freq>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	005b      	lsls	r3, r3, #1
 8003bf8:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003bfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bfc:	4a23      	ldr	r2, [pc, #140]	@ (8003c8c <HAL_InitTick+0xe4>)
 8003bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003c02:	0c9b      	lsrs	r3, r3, #18
 8003c04:	3b01      	subs	r3, #1
 8003c06:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8003c08:	4b21      	ldr	r3, [pc, #132]	@ (8003c90 <HAL_InitTick+0xe8>)
 8003c0a:	4a22      	ldr	r2, [pc, #136]	@ (8003c94 <HAL_InitTick+0xec>)
 8003c0c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8003c0e:	4b20      	ldr	r3, [pc, #128]	@ (8003c90 <HAL_InitTick+0xe8>)
 8003c10:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003c14:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8003c16:	4a1e      	ldr	r2, [pc, #120]	@ (8003c90 <HAL_InitTick+0xe8>)
 8003c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c1a:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8003c1c:	4b1c      	ldr	r3, [pc, #112]	@ (8003c90 <HAL_InitTick+0xe8>)
 8003c1e:	2200      	movs	r2, #0
 8003c20:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c22:	4b1b      	ldr	r3, [pc, #108]	@ (8003c90 <HAL_InitTick+0xe8>)
 8003c24:	2200      	movs	r2, #0
 8003c26:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c28:	4b19      	ldr	r3, [pc, #100]	@ (8003c90 <HAL_InitTick+0xe8>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8003c2e:	4818      	ldr	r0, [pc, #96]	@ (8003c90 <HAL_InitTick+0xe8>)
 8003c30:	f003 f864 	bl	8006cfc <HAL_TIM_Base_Init>
 8003c34:	4603      	mov	r3, r0
 8003c36:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003c3a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d11b      	bne.n	8003c7a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8003c42:	4813      	ldr	r0, [pc, #76]	@ (8003c90 <HAL_InitTick+0xe8>)
 8003c44:	f003 f8bc 	bl	8006dc0 <HAL_TIM_Base_Start_IT>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003c4e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d111      	bne.n	8003c7a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003c56:	2037      	movs	r0, #55	@ 0x37
 8003c58:	f000 fd08 	bl	800466c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2b0f      	cmp	r3, #15
 8003c60:	d808      	bhi.n	8003c74 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8003c62:	2200      	movs	r2, #0
 8003c64:	6879      	ldr	r1, [r7, #4]
 8003c66:	2037      	movs	r0, #55	@ 0x37
 8003c68:	f000 fce4 	bl	8004634 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003c6c:	4a0a      	ldr	r2, [pc, #40]	@ (8003c98 <HAL_InitTick+0xf0>)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6013      	str	r3, [r2, #0]
 8003c72:	e002      	b.n	8003c7a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003c7a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3738      	adds	r7, #56	@ 0x38
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	40021000 	.word	0x40021000
 8003c8c:	431bde83 	.word	0x431bde83
 8003c90:	20000608 	.word	0x20000608
 8003c94:	40001400 	.word	0x40001400
 8003c98:	2000000c 	.word	0x2000000c

08003c9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003ca0:	bf00      	nop
 8003ca2:	e7fd      	b.n	8003ca0 <NMI_Handler+0x4>

08003ca4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ca8:	bf00      	nop
 8003caa:	e7fd      	b.n	8003ca8 <HardFault_Handler+0x4>

08003cac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003cac:	b480      	push	{r7}
 8003cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003cb0:	bf00      	nop
 8003cb2:	e7fd      	b.n	8003cb0 <MemManage_Handler+0x4>

08003cb4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003cb8:	bf00      	nop
 8003cba:	e7fd      	b.n	8003cb8 <BusFault_Handler+0x4>

08003cbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003cc0:	bf00      	nop
 8003cc2:	e7fd      	b.n	8003cc0 <UsageFault_Handler+0x4>

08003cc4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003cc8:	bf00      	nop
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr
	...

08003cd4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003cd8:	4802      	ldr	r0, [pc, #8]	@ (8003ce4 <USART2_IRQHandler+0x10>)
 8003cda:	f003 fb0d 	bl	80072f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003cde:	bf00      	nop
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	20000250 	.word	0x20000250

08003ce8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003cec:	4802      	ldr	r0, [pc, #8]	@ (8003cf8 <TIM7_IRQHandler+0x10>)
 8003cee:	f003 f8bb 	bl	8006e68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003cf2:	bf00      	nop
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	20000608 	.word	0x20000608

08003cfc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	af00      	add	r7, sp, #0
  return 1;
 8003d00:	2301      	movs	r3, #1
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <_kill>:

int _kill(int pid, int sig)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003d16:	f009 f80f 	bl	800cd38 <__errno>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2216      	movs	r2, #22
 8003d1e:	601a      	str	r2, [r3, #0]
  return -1;
 8003d20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3708      	adds	r7, #8
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}

08003d2c <_exit>:

void _exit (int status)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b082      	sub	sp, #8
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003d34:	f04f 31ff 	mov.w	r1, #4294967295
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f7ff ffe7 	bl	8003d0c <_kill>
  while (1) {}    /* Make sure we hang here */
 8003d3e:	bf00      	nop
 8003d40:	e7fd      	b.n	8003d3e <_exit+0x12>

08003d42 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003d42:	b580      	push	{r7, lr}
 8003d44:	b086      	sub	sp, #24
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	60f8      	str	r0, [r7, #12]
 8003d4a:	60b9      	str	r1, [r7, #8]
 8003d4c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d4e:	2300      	movs	r3, #0
 8003d50:	617b      	str	r3, [r7, #20]
 8003d52:	e00a      	b.n	8003d6a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003d54:	f3af 8000 	nop.w
 8003d58:	4601      	mov	r1, r0
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	1c5a      	adds	r2, r3, #1
 8003d5e:	60ba      	str	r2, [r7, #8]
 8003d60:	b2ca      	uxtb	r2, r1
 8003d62:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	3301      	adds	r3, #1
 8003d68:	617b      	str	r3, [r7, #20]
 8003d6a:	697a      	ldr	r2, [r7, #20]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	dbf0      	blt.n	8003d54 <_read+0x12>
  }

  return len;
 8003d72:	687b      	ldr	r3, [r7, #4]
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3718      	adds	r7, #24
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b086      	sub	sp, #24
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	60f8      	str	r0, [r7, #12]
 8003d84:	60b9      	str	r1, [r7, #8]
 8003d86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d88:	2300      	movs	r3, #0
 8003d8a:	617b      	str	r3, [r7, #20]
 8003d8c:	e009      	b.n	8003da2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	1c5a      	adds	r2, r3, #1
 8003d92:	60ba      	str	r2, [r7, #8]
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	4618      	mov	r0, r3
 8003d98:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	3301      	adds	r3, #1
 8003da0:	617b      	str	r3, [r7, #20]
 8003da2:	697a      	ldr	r2, [r7, #20]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	429a      	cmp	r2, r3
 8003da8:	dbf1      	blt.n	8003d8e <_write+0x12>
  }
  return len;
 8003daa:	687b      	ldr	r3, [r7, #4]
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3718      	adds	r7, #24
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}

08003db4 <_close>:

int _close(int file)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003dbc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	370c      	adds	r7, #12
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr

08003dcc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003ddc:	605a      	str	r2, [r3, #4]
  return 0;
 8003dde:	2300      	movs	r3, #0
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <_isatty>:

int _isatty(int file)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003df4:	2301      	movs	r3, #1
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	370c      	adds	r7, #12
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr

08003e02 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003e02:	b480      	push	{r7}
 8003e04:	b085      	sub	sp, #20
 8003e06:	af00      	add	r7, sp, #0
 8003e08:	60f8      	str	r0, [r7, #12]
 8003e0a:	60b9      	str	r1, [r7, #8]
 8003e0c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003e0e:	2300      	movs	r3, #0
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3714      	adds	r7, #20
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b086      	sub	sp, #24
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e24:	4a14      	ldr	r2, [pc, #80]	@ (8003e78 <_sbrk+0x5c>)
 8003e26:	4b15      	ldr	r3, [pc, #84]	@ (8003e7c <_sbrk+0x60>)
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e30:	4b13      	ldr	r3, [pc, #76]	@ (8003e80 <_sbrk+0x64>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d102      	bne.n	8003e3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e38:	4b11      	ldr	r3, [pc, #68]	@ (8003e80 <_sbrk+0x64>)
 8003e3a:	4a12      	ldr	r2, [pc, #72]	@ (8003e84 <_sbrk+0x68>)
 8003e3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e3e:	4b10      	ldr	r3, [pc, #64]	@ (8003e80 <_sbrk+0x64>)
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	4413      	add	r3, r2
 8003e46:	693a      	ldr	r2, [r7, #16]
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d207      	bcs.n	8003e5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e4c:	f008 ff74 	bl	800cd38 <__errno>
 8003e50:	4603      	mov	r3, r0
 8003e52:	220c      	movs	r2, #12
 8003e54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e56:	f04f 33ff 	mov.w	r3, #4294967295
 8003e5a:	e009      	b.n	8003e70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e5c:	4b08      	ldr	r3, [pc, #32]	@ (8003e80 <_sbrk+0x64>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e62:	4b07      	ldr	r3, [pc, #28]	@ (8003e80 <_sbrk+0x64>)
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4413      	add	r3, r2
 8003e6a:	4a05      	ldr	r2, [pc, #20]	@ (8003e80 <_sbrk+0x64>)
 8003e6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3718      	adds	r7, #24
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	2000c000 	.word	0x2000c000
 8003e7c:	00000400 	.word	0x00000400
 8003e80:	20000654 	.word	0x20000654
 8003e84:	200040a8 	.word	0x200040a8

08003e88 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003e8c:	4b06      	ldr	r3, [pc, #24]	@ (8003ea8 <SystemInit+0x20>)
 8003e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e92:	4a05      	ldr	r2, [pc, #20]	@ (8003ea8 <SystemInit+0x20>)
 8003e94:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003e98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8003e9c:	bf00      	nop
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	e000ed00 	.word	0xe000ed00

08003eac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003eac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003ee4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003eb0:	f7ff ffea 	bl	8003e88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003eb4:	480c      	ldr	r0, [pc, #48]	@ (8003ee8 <LoopForever+0x6>)
  ldr r1, =_edata
 8003eb6:	490d      	ldr	r1, [pc, #52]	@ (8003eec <LoopForever+0xa>)
  ldr r2, =_sidata
 8003eb8:	4a0d      	ldr	r2, [pc, #52]	@ (8003ef0 <LoopForever+0xe>)
  movs r3, #0
 8003eba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ebc:	e002      	b.n	8003ec4 <LoopCopyDataInit>

08003ebe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ebe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ec0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ec2:	3304      	adds	r3, #4

08003ec4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ec4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ec6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ec8:	d3f9      	bcc.n	8003ebe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003eca:	4a0a      	ldr	r2, [pc, #40]	@ (8003ef4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003ecc:	4c0a      	ldr	r4, [pc, #40]	@ (8003ef8 <LoopForever+0x16>)
  movs r3, #0
 8003ece:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ed0:	e001      	b.n	8003ed6 <LoopFillZerobss>

08003ed2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ed2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ed4:	3204      	adds	r2, #4

08003ed6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ed6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ed8:	d3fb      	bcc.n	8003ed2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003eda:	f008 ff33 	bl	800cd44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003ede:	f7fe fbbd 	bl	800265c <main>

08003ee2 <LoopForever>:

LoopForever:
    b LoopForever
 8003ee2:	e7fe      	b.n	8003ee2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003ee4:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8003ee8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003eec:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8003ef0:	0800fda4 	.word	0x0800fda4
  ldr r2, =_sbss
 8003ef4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003ef8:	200040a8 	.word	0x200040a8

08003efc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003efc:	e7fe      	b.n	8003efc <ADC1_IRQHandler>

08003efe <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8003efe:	b480      	push	{r7}
 8003f00:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8003f02:	bf00      	nop
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr

08003f0c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b086      	sub	sp, #24
 8003f10:	af04      	add	r7, sp, #16
 8003f12:	4603      	mov	r3, r0
 8003f14:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8003f16:	f04f 33ff 	mov.w	r3, #4294967295
 8003f1a:	9302      	str	r3, [sp, #8]
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	9301      	str	r3, [sp, #4]
 8003f20:	1dfb      	adds	r3, r7, #7
 8003f22:	9300      	str	r3, [sp, #0]
 8003f24:	2301      	movs	r3, #1
 8003f26:	2200      	movs	r2, #0
 8003f28:	2178      	movs	r1, #120	@ 0x78
 8003f2a:	4803      	ldr	r0, [pc, #12]	@ (8003f38 <ssd1306_WriteCommand+0x2c>)
 8003f2c:	f001 f88a 	bl	8005044 <HAL_I2C_Mem_Write>
}
 8003f30:	bf00      	nop
 8003f32:	3708      	adds	r7, #8
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	200001fc 	.word	0x200001fc

08003f3c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b086      	sub	sp, #24
 8003f40:	af04      	add	r7, sp, #16
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	f04f 32ff 	mov.w	r2, #4294967295
 8003f4e:	9202      	str	r2, [sp, #8]
 8003f50:	9301      	str	r3, [sp, #4]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	9300      	str	r3, [sp, #0]
 8003f56:	2301      	movs	r3, #1
 8003f58:	2240      	movs	r2, #64	@ 0x40
 8003f5a:	2178      	movs	r1, #120	@ 0x78
 8003f5c:	4803      	ldr	r0, [pc, #12]	@ (8003f6c <ssd1306_WriteData+0x30>)
 8003f5e:	f001 f871 	bl	8005044 <HAL_I2C_Mem_Write>
}
 8003f62:	bf00      	nop
 8003f64:	3708      	adds	r7, #8
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	200001fc 	.word	0x200001fc

08003f70 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8003f70:	b580      	push	{r7, lr}
 8003f72:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8003f74:	f7ff ffc3 	bl	8003efe <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8003f78:	2064      	movs	r0, #100	@ 0x64
 8003f7a:	f000 fa7f 	bl	800447c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8003f7e:	2000      	movs	r0, #0
 8003f80:	f000 fa26 	bl	80043d0 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8003f84:	2020      	movs	r0, #32
 8003f86:	f7ff ffc1 	bl	8003f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8003f8a:	2000      	movs	r0, #0
 8003f8c:	f7ff ffbe 	bl	8003f0c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003f90:	20b0      	movs	r0, #176	@ 0xb0
 8003f92:	f7ff ffbb 	bl	8003f0c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8003f96:	20c8      	movs	r0, #200	@ 0xc8
 8003f98:	f7ff ffb8 	bl	8003f0c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8003f9c:	2000      	movs	r0, #0
 8003f9e:	f7ff ffb5 	bl	8003f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8003fa2:	2010      	movs	r0, #16
 8003fa4:	f7ff ffb2 	bl	8003f0c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8003fa8:	2040      	movs	r0, #64	@ 0x40
 8003faa:	f7ff ffaf 	bl	8003f0c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8003fae:	20ff      	movs	r0, #255	@ 0xff
 8003fb0:	f000 f9fa 	bl	80043a8 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8003fb4:	20a1      	movs	r0, #161	@ 0xa1
 8003fb6:	f7ff ffa9 	bl	8003f0c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8003fba:	20a6      	movs	r0, #166	@ 0xa6
 8003fbc:	f7ff ffa6 	bl	8003f0c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8003fc0:	20a8      	movs	r0, #168	@ 0xa8
 8003fc2:	f7ff ffa3 	bl	8003f0c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8003fc6:	203f      	movs	r0, #63	@ 0x3f
 8003fc8:	f7ff ffa0 	bl	8003f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003fcc:	20a4      	movs	r0, #164	@ 0xa4
 8003fce:	f7ff ff9d 	bl	8003f0c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8003fd2:	20d3      	movs	r0, #211	@ 0xd3
 8003fd4:	f7ff ff9a 	bl	8003f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8003fd8:	2000      	movs	r0, #0
 8003fda:	f7ff ff97 	bl	8003f0c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8003fde:	20d5      	movs	r0, #213	@ 0xd5
 8003fe0:	f7ff ff94 	bl	8003f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8003fe4:	20f0      	movs	r0, #240	@ 0xf0
 8003fe6:	f7ff ff91 	bl	8003f0c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8003fea:	20d9      	movs	r0, #217	@ 0xd9
 8003fec:	f7ff ff8e 	bl	8003f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8003ff0:	2022      	movs	r0, #34	@ 0x22
 8003ff2:	f7ff ff8b 	bl	8003f0c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8003ff6:	20da      	movs	r0, #218	@ 0xda
 8003ff8:	f7ff ff88 	bl	8003f0c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8003ffc:	2012      	movs	r0, #18
 8003ffe:	f7ff ff85 	bl	8003f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8004002:	20db      	movs	r0, #219	@ 0xdb
 8004004:	f7ff ff82 	bl	8003f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8004008:	2020      	movs	r0, #32
 800400a:	f7ff ff7f 	bl	8003f0c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800400e:	208d      	movs	r0, #141	@ 0x8d
 8004010:	f7ff ff7c 	bl	8003f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8004014:	2014      	movs	r0, #20
 8004016:	f7ff ff79 	bl	8003f0c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800401a:	2001      	movs	r0, #1
 800401c:	f000 f9d8 	bl	80043d0 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8004020:	2000      	movs	r0, #0
 8004022:	f000 f80f 	bl	8004044 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8004026:	f000 f825 	bl	8004074 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800402a:	4b05      	ldr	r3, [pc, #20]	@ (8004040 <ssd1306_Init+0xd0>)
 800402c:	2200      	movs	r2, #0
 800402e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8004030:	4b03      	ldr	r3, [pc, #12]	@ (8004040 <ssd1306_Init+0xd0>)
 8004032:	2200      	movs	r2, #0
 8004034:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8004036:	4b02      	ldr	r3, [pc, #8]	@ (8004040 <ssd1306_Init+0xd0>)
 8004038:	2201      	movs	r2, #1
 800403a:	711a      	strb	r2, [r3, #4]
}
 800403c:	bf00      	nop
 800403e:	bd80      	pop	{r7, pc}
 8004040:	20000a58 	.word	0x20000a58

08004044 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
 800404a:	4603      	mov	r3, r0
 800404c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800404e:	79fb      	ldrb	r3, [r7, #7]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d101      	bne.n	8004058 <ssd1306_Fill+0x14>
 8004054:	2300      	movs	r3, #0
 8004056:	e000      	b.n	800405a <ssd1306_Fill+0x16>
 8004058:	23ff      	movs	r3, #255	@ 0xff
 800405a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800405e:	4619      	mov	r1, r3
 8004060:	4803      	ldr	r0, [pc, #12]	@ (8004070 <ssd1306_Fill+0x2c>)
 8004062:	f008 fdb8 	bl	800cbd6 <memset>
}
 8004066:	bf00      	nop
 8004068:	3708      	adds	r7, #8
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	20000658 	.word	0x20000658

08004074 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8004074:	b580      	push	{r7, lr}
 8004076:	b082      	sub	sp, #8
 8004078:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800407a:	2300      	movs	r3, #0
 800407c:	71fb      	strb	r3, [r7, #7]
 800407e:	e016      	b.n	80040ae <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8004080:	79fb      	ldrb	r3, [r7, #7]
 8004082:	3b50      	subs	r3, #80	@ 0x50
 8004084:	b2db      	uxtb	r3, r3
 8004086:	4618      	mov	r0, r3
 8004088:	f7ff ff40 	bl	8003f0c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800408c:	2000      	movs	r0, #0
 800408e:	f7ff ff3d 	bl	8003f0c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8004092:	2010      	movs	r0, #16
 8004094:	f7ff ff3a 	bl	8003f0c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8004098:	79fb      	ldrb	r3, [r7, #7]
 800409a:	01db      	lsls	r3, r3, #7
 800409c:	4a08      	ldr	r2, [pc, #32]	@ (80040c0 <ssd1306_UpdateScreen+0x4c>)
 800409e:	4413      	add	r3, r2
 80040a0:	2180      	movs	r1, #128	@ 0x80
 80040a2:	4618      	mov	r0, r3
 80040a4:	f7ff ff4a 	bl	8003f3c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80040a8:	79fb      	ldrb	r3, [r7, #7]
 80040aa:	3301      	adds	r3, #1
 80040ac:	71fb      	strb	r3, [r7, #7]
 80040ae:	79fb      	ldrb	r3, [r7, #7]
 80040b0:	2b07      	cmp	r3, #7
 80040b2:	d9e5      	bls.n	8004080 <ssd1306_UpdateScreen+0xc>
    }
}
 80040b4:	bf00      	nop
 80040b6:	bf00      	nop
 80040b8:	3708      	adds	r7, #8
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	20000658 	.word	0x20000658

080040c4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	4603      	mov	r3, r0
 80040cc:	71fb      	strb	r3, [r7, #7]
 80040ce:	460b      	mov	r3, r1
 80040d0:	71bb      	strb	r3, [r7, #6]
 80040d2:	4613      	mov	r3, r2
 80040d4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80040d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	db3d      	blt.n	800415a <ssd1306_DrawPixel+0x96>
 80040de:	79bb      	ldrb	r3, [r7, #6]
 80040e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80040e2:	d83a      	bhi.n	800415a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80040e4:	797b      	ldrb	r3, [r7, #5]
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d11a      	bne.n	8004120 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80040ea:	79fa      	ldrb	r2, [r7, #7]
 80040ec:	79bb      	ldrb	r3, [r7, #6]
 80040ee:	08db      	lsrs	r3, r3, #3
 80040f0:	b2d8      	uxtb	r0, r3
 80040f2:	4603      	mov	r3, r0
 80040f4:	01db      	lsls	r3, r3, #7
 80040f6:	4413      	add	r3, r2
 80040f8:	4a1b      	ldr	r2, [pc, #108]	@ (8004168 <ssd1306_DrawPixel+0xa4>)
 80040fa:	5cd3      	ldrb	r3, [r2, r3]
 80040fc:	b25a      	sxtb	r2, r3
 80040fe:	79bb      	ldrb	r3, [r7, #6]
 8004100:	f003 0307 	and.w	r3, r3, #7
 8004104:	2101      	movs	r1, #1
 8004106:	fa01 f303 	lsl.w	r3, r1, r3
 800410a:	b25b      	sxtb	r3, r3
 800410c:	4313      	orrs	r3, r2
 800410e:	b259      	sxtb	r1, r3
 8004110:	79fa      	ldrb	r2, [r7, #7]
 8004112:	4603      	mov	r3, r0
 8004114:	01db      	lsls	r3, r3, #7
 8004116:	4413      	add	r3, r2
 8004118:	b2c9      	uxtb	r1, r1
 800411a:	4a13      	ldr	r2, [pc, #76]	@ (8004168 <ssd1306_DrawPixel+0xa4>)
 800411c:	54d1      	strb	r1, [r2, r3]
 800411e:	e01d      	b.n	800415c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8004120:	79fa      	ldrb	r2, [r7, #7]
 8004122:	79bb      	ldrb	r3, [r7, #6]
 8004124:	08db      	lsrs	r3, r3, #3
 8004126:	b2d8      	uxtb	r0, r3
 8004128:	4603      	mov	r3, r0
 800412a:	01db      	lsls	r3, r3, #7
 800412c:	4413      	add	r3, r2
 800412e:	4a0e      	ldr	r2, [pc, #56]	@ (8004168 <ssd1306_DrawPixel+0xa4>)
 8004130:	5cd3      	ldrb	r3, [r2, r3]
 8004132:	b25a      	sxtb	r2, r3
 8004134:	79bb      	ldrb	r3, [r7, #6]
 8004136:	f003 0307 	and.w	r3, r3, #7
 800413a:	2101      	movs	r1, #1
 800413c:	fa01 f303 	lsl.w	r3, r1, r3
 8004140:	b25b      	sxtb	r3, r3
 8004142:	43db      	mvns	r3, r3
 8004144:	b25b      	sxtb	r3, r3
 8004146:	4013      	ands	r3, r2
 8004148:	b259      	sxtb	r1, r3
 800414a:	79fa      	ldrb	r2, [r7, #7]
 800414c:	4603      	mov	r3, r0
 800414e:	01db      	lsls	r3, r3, #7
 8004150:	4413      	add	r3, r2
 8004152:	b2c9      	uxtb	r1, r1
 8004154:	4a04      	ldr	r2, [pc, #16]	@ (8004168 <ssd1306_DrawPixel+0xa4>)
 8004156:	54d1      	strb	r1, [r2, r3]
 8004158:	e000      	b.n	800415c <ssd1306_DrawPixel+0x98>
        return;
 800415a:	bf00      	nop
    }
}
 800415c:	370c      	adds	r7, #12
 800415e:	46bd      	mov	sp, r7
 8004160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	20000658 	.word	0x20000658

0800416c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800416c:	b590      	push	{r4, r7, lr}
 800416e:	b089      	sub	sp, #36	@ 0x24
 8004170:	af00      	add	r7, sp, #0
 8004172:	4604      	mov	r4, r0
 8004174:	4638      	mov	r0, r7
 8004176:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800417a:	4623      	mov	r3, r4
 800417c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800417e:	7bfb      	ldrb	r3, [r7, #15]
 8004180:	2b1f      	cmp	r3, #31
 8004182:	d902      	bls.n	800418a <ssd1306_WriteChar+0x1e>
 8004184:	7bfb      	ldrb	r3, [r7, #15]
 8004186:	2b7e      	cmp	r3, #126	@ 0x7e
 8004188:	d901      	bls.n	800418e <ssd1306_WriteChar+0x22>
        return 0;
 800418a:	2300      	movs	r3, #0
 800418c:	e079      	b.n	8004282 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d005      	beq.n	80041a0 <ssd1306_WriteChar+0x34>
 8004194:	68ba      	ldr	r2, [r7, #8]
 8004196:	7bfb      	ldrb	r3, [r7, #15]
 8004198:	3b20      	subs	r3, #32
 800419a:	4413      	add	r3, r2
 800419c:	781b      	ldrb	r3, [r3, #0]
 800419e:	e000      	b.n	80041a2 <ssd1306_WriteChar+0x36>
 80041a0:	783b      	ldrb	r3, [r7, #0]
 80041a2:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80041a4:	4b39      	ldr	r3, [pc, #228]	@ (800428c <ssd1306_WriteChar+0x120>)
 80041a6:	881b      	ldrh	r3, [r3, #0]
 80041a8:	461a      	mov	r2, r3
 80041aa:	7dfb      	ldrb	r3, [r7, #23]
 80041ac:	4413      	add	r3, r2
 80041ae:	2b80      	cmp	r3, #128	@ 0x80
 80041b0:	dc06      	bgt.n	80041c0 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80041b2:	4b36      	ldr	r3, [pc, #216]	@ (800428c <ssd1306_WriteChar+0x120>)
 80041b4:	885b      	ldrh	r3, [r3, #2]
 80041b6:	461a      	mov	r2, r3
 80041b8:	787b      	ldrb	r3, [r7, #1]
 80041ba:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80041bc:	2b40      	cmp	r3, #64	@ 0x40
 80041be:	dd01      	ble.n	80041c4 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80041c0:	2300      	movs	r3, #0
 80041c2:	e05e      	b.n	8004282 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80041c4:	2300      	movs	r3, #0
 80041c6:	61fb      	str	r3, [r7, #28]
 80041c8:	e04d      	b.n	8004266 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80041ca:	687a      	ldr	r2, [r7, #4]
 80041cc:	7bfb      	ldrb	r3, [r7, #15]
 80041ce:	3b20      	subs	r3, #32
 80041d0:	7879      	ldrb	r1, [r7, #1]
 80041d2:	fb01 f303 	mul.w	r3, r1, r3
 80041d6:	4619      	mov	r1, r3
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	440b      	add	r3, r1
 80041dc:	005b      	lsls	r3, r3, #1
 80041de:	4413      	add	r3, r2
 80041e0:	881b      	ldrh	r3, [r3, #0]
 80041e2:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80041e4:	2300      	movs	r3, #0
 80041e6:	61bb      	str	r3, [r7, #24]
 80041e8:	e036      	b.n	8004258 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 80041ea:	693a      	ldr	r2, [r7, #16]
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	fa02 f303 	lsl.w	r3, r2, r3
 80041f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d013      	beq.n	8004222 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80041fa:	4b24      	ldr	r3, [pc, #144]	@ (800428c <ssd1306_WriteChar+0x120>)
 80041fc:	881b      	ldrh	r3, [r3, #0]
 80041fe:	b2da      	uxtb	r2, r3
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	b2db      	uxtb	r3, r3
 8004204:	4413      	add	r3, r2
 8004206:	b2d8      	uxtb	r0, r3
 8004208:	4b20      	ldr	r3, [pc, #128]	@ (800428c <ssd1306_WriteChar+0x120>)
 800420a:	885b      	ldrh	r3, [r3, #2]
 800420c:	b2da      	uxtb	r2, r3
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	b2db      	uxtb	r3, r3
 8004212:	4413      	add	r3, r2
 8004214:	b2db      	uxtb	r3, r3
 8004216:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800421a:	4619      	mov	r1, r3
 800421c:	f7ff ff52 	bl	80040c4 <ssd1306_DrawPixel>
 8004220:	e017      	b.n	8004252 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8004222:	4b1a      	ldr	r3, [pc, #104]	@ (800428c <ssd1306_WriteChar+0x120>)
 8004224:	881b      	ldrh	r3, [r3, #0]
 8004226:	b2da      	uxtb	r2, r3
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	b2db      	uxtb	r3, r3
 800422c:	4413      	add	r3, r2
 800422e:	b2d8      	uxtb	r0, r3
 8004230:	4b16      	ldr	r3, [pc, #88]	@ (800428c <ssd1306_WriteChar+0x120>)
 8004232:	885b      	ldrh	r3, [r3, #2]
 8004234:	b2da      	uxtb	r2, r3
 8004236:	69fb      	ldr	r3, [r7, #28]
 8004238:	b2db      	uxtb	r3, r3
 800423a:	4413      	add	r3, r2
 800423c:	b2d9      	uxtb	r1, r3
 800423e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8004242:	2b00      	cmp	r3, #0
 8004244:	bf0c      	ite	eq
 8004246:	2301      	moveq	r3, #1
 8004248:	2300      	movne	r3, #0
 800424a:	b2db      	uxtb	r3, r3
 800424c:	461a      	mov	r2, r3
 800424e:	f7ff ff39 	bl	80040c4 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8004252:	69bb      	ldr	r3, [r7, #24]
 8004254:	3301      	adds	r3, #1
 8004256:	61bb      	str	r3, [r7, #24]
 8004258:	7dfb      	ldrb	r3, [r7, #23]
 800425a:	69ba      	ldr	r2, [r7, #24]
 800425c:	429a      	cmp	r2, r3
 800425e:	d3c4      	bcc.n	80041ea <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8004260:	69fb      	ldr	r3, [r7, #28]
 8004262:	3301      	adds	r3, #1
 8004264:	61fb      	str	r3, [r7, #28]
 8004266:	787b      	ldrb	r3, [r7, #1]
 8004268:	461a      	mov	r2, r3
 800426a:	69fb      	ldr	r3, [r7, #28]
 800426c:	4293      	cmp	r3, r2
 800426e:	d3ac      	bcc.n	80041ca <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8004270:	4b06      	ldr	r3, [pc, #24]	@ (800428c <ssd1306_WriteChar+0x120>)
 8004272:	881a      	ldrh	r2, [r3, #0]
 8004274:	7dfb      	ldrb	r3, [r7, #23]
 8004276:	b29b      	uxth	r3, r3
 8004278:	4413      	add	r3, r2
 800427a:	b29a      	uxth	r2, r3
 800427c:	4b03      	ldr	r3, [pc, #12]	@ (800428c <ssd1306_WriteChar+0x120>)
 800427e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8004280:	7bfb      	ldrb	r3, [r7, #15]
}
 8004282:	4618      	mov	r0, r3
 8004284:	3724      	adds	r7, #36	@ 0x24
 8004286:	46bd      	mov	sp, r7
 8004288:	bd90      	pop	{r4, r7, pc}
 800428a:	bf00      	nop
 800428c:	20000a58 	.word	0x20000a58

08004290 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8004290:	b580      	push	{r7, lr}
 8004292:	b086      	sub	sp, #24
 8004294:	af02      	add	r7, sp, #8
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	4638      	mov	r0, r7
 800429a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 800429e:	e013      	b.n	80042c8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	7818      	ldrb	r0, [r3, #0]
 80042a4:	7e3b      	ldrb	r3, [r7, #24]
 80042a6:	9300      	str	r3, [sp, #0]
 80042a8:	463b      	mov	r3, r7
 80042aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80042ac:	f7ff ff5e 	bl	800416c <ssd1306_WriteChar>
 80042b0:	4603      	mov	r3, r0
 80042b2:	461a      	mov	r2, r3
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	781b      	ldrb	r3, [r3, #0]
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d002      	beq.n	80042c2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	781b      	ldrb	r3, [r3, #0]
 80042c0:	e008      	b.n	80042d4 <ssd1306_WriteString+0x44>
        }
        str++;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	3301      	adds	r3, #1
 80042c6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	781b      	ldrb	r3, [r3, #0]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d1e7      	bne.n	80042a0 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	781b      	ldrb	r3, [r3, #0]
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3710      	adds	r7, #16
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	4603      	mov	r3, r0
 80042e4:	460a      	mov	r2, r1
 80042e6:	71fb      	strb	r3, [r7, #7]
 80042e8:	4613      	mov	r3, r2
 80042ea:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80042ec:	79fb      	ldrb	r3, [r7, #7]
 80042ee:	b29a      	uxth	r2, r3
 80042f0:	4b05      	ldr	r3, [pc, #20]	@ (8004308 <ssd1306_SetCursor+0x2c>)
 80042f2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80042f4:	79bb      	ldrb	r3, [r7, #6]
 80042f6:	b29a      	uxth	r2, r3
 80042f8:	4b03      	ldr	r3, [pc, #12]	@ (8004308 <ssd1306_SetCursor+0x2c>)
 80042fa:	805a      	strh	r2, [r3, #2]
}
 80042fc:	bf00      	nop
 80042fe:	370c      	adds	r7, #12
 8004300:	46bd      	mov	sp, r7
 8004302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004306:	4770      	bx	lr
 8004308:	20000a58 	.word	0x20000a58

0800430c <ssd1306_FillRectangle>:

    return;
}

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 800430c:	b590      	push	{r4, r7, lr}
 800430e:	b085      	sub	sp, #20
 8004310:	af00      	add	r7, sp, #0
 8004312:	4604      	mov	r4, r0
 8004314:	4608      	mov	r0, r1
 8004316:	4611      	mov	r1, r2
 8004318:	461a      	mov	r2, r3
 800431a:	4623      	mov	r3, r4
 800431c:	71fb      	strb	r3, [r7, #7]
 800431e:	4603      	mov	r3, r0
 8004320:	71bb      	strb	r3, [r7, #6]
 8004322:	460b      	mov	r3, r1
 8004324:	717b      	strb	r3, [r7, #5]
 8004326:	4613      	mov	r3, r2
 8004328:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 800432a:	79fa      	ldrb	r2, [r7, #7]
 800432c:	797b      	ldrb	r3, [r7, #5]
 800432e:	4293      	cmp	r3, r2
 8004330:	bf28      	it	cs
 8004332:	4613      	movcs	r3, r2
 8004334:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8004336:	797a      	ldrb	r2, [r7, #5]
 8004338:	79fb      	ldrb	r3, [r7, #7]
 800433a:	4293      	cmp	r3, r2
 800433c:	bf38      	it	cc
 800433e:	4613      	movcc	r3, r2
 8004340:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8004342:	79ba      	ldrb	r2, [r7, #6]
 8004344:	793b      	ldrb	r3, [r7, #4]
 8004346:	4293      	cmp	r3, r2
 8004348:	bf28      	it	cs
 800434a:	4613      	movcs	r3, r2
 800434c:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 800434e:	793a      	ldrb	r2, [r7, #4]
 8004350:	79bb      	ldrb	r3, [r7, #6]
 8004352:	4293      	cmp	r3, r2
 8004354:	bf38      	it	cc
 8004356:	4613      	movcc	r3, r2
 8004358:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 800435a:	7afb      	ldrb	r3, [r7, #11]
 800435c:	73fb      	strb	r3, [r7, #15]
 800435e:	e017      	b.n	8004390 <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8004360:	7b7b      	ldrb	r3, [r7, #13]
 8004362:	73bb      	strb	r3, [r7, #14]
 8004364:	e009      	b.n	800437a <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8004366:	f897 2020 	ldrb.w	r2, [r7, #32]
 800436a:	7bf9      	ldrb	r1, [r7, #15]
 800436c:	7bbb      	ldrb	r3, [r7, #14]
 800436e:	4618      	mov	r0, r3
 8004370:	f7ff fea8 	bl	80040c4 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8004374:	7bbb      	ldrb	r3, [r7, #14]
 8004376:	3301      	adds	r3, #1
 8004378:	73bb      	strb	r3, [r7, #14]
 800437a:	7bba      	ldrb	r2, [r7, #14]
 800437c:	7b3b      	ldrb	r3, [r7, #12]
 800437e:	429a      	cmp	r2, r3
 8004380:	d803      	bhi.n	800438a <ssd1306_FillRectangle+0x7e>
 8004382:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004386:	2b00      	cmp	r3, #0
 8004388:	daed      	bge.n	8004366 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 800438a:	7bfb      	ldrb	r3, [r7, #15]
 800438c:	3301      	adds	r3, #1
 800438e:	73fb      	strb	r3, [r7, #15]
 8004390:	7bfa      	ldrb	r2, [r7, #15]
 8004392:	7abb      	ldrb	r3, [r7, #10]
 8004394:	429a      	cmp	r2, r3
 8004396:	d803      	bhi.n	80043a0 <ssd1306_FillRectangle+0x94>
 8004398:	7bfb      	ldrb	r3, [r7, #15]
 800439a:	2b3f      	cmp	r3, #63	@ 0x3f
 800439c:	d9e0      	bls.n	8004360 <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 800439e:	bf00      	nop
 80043a0:	bf00      	nop
}
 80043a2:	3714      	adds	r7, #20
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd90      	pop	{r4, r7, pc}

080043a8 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	4603      	mov	r3, r0
 80043b0:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80043b2:	2381      	movs	r3, #129	@ 0x81
 80043b4:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80043b6:	7bfb      	ldrb	r3, [r7, #15]
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7ff fda7 	bl	8003f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80043be:	79fb      	ldrb	r3, [r7, #7]
 80043c0:	4618      	mov	r0, r3
 80043c2:	f7ff fda3 	bl	8003f0c <ssd1306_WriteCommand>
}
 80043c6:	bf00      	nop
 80043c8:	3710      	adds	r7, #16
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
	...

080043d0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	4603      	mov	r3, r0
 80043d8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80043da:	79fb      	ldrb	r3, [r7, #7]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d005      	beq.n	80043ec <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80043e0:	23af      	movs	r3, #175	@ 0xaf
 80043e2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80043e4:	4b08      	ldr	r3, [pc, #32]	@ (8004408 <ssd1306_SetDisplayOn+0x38>)
 80043e6:	2201      	movs	r2, #1
 80043e8:	715a      	strb	r2, [r3, #5]
 80043ea:	e004      	b.n	80043f6 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80043ec:	23ae      	movs	r3, #174	@ 0xae
 80043ee:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80043f0:	4b05      	ldr	r3, [pc, #20]	@ (8004408 <ssd1306_SetDisplayOn+0x38>)
 80043f2:	2200      	movs	r2, #0
 80043f4:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80043f6:	7bfb      	ldrb	r3, [r7, #15]
 80043f8:	4618      	mov	r0, r3
 80043fa:	f7ff fd87 	bl	8003f0c <ssd1306_WriteCommand>
}
 80043fe:	bf00      	nop
 8004400:	3710      	adds	r7, #16
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	20000a58 	.word	0x20000a58

0800440c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b082      	sub	sp, #8
 8004410:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004412:	2300      	movs	r3, #0
 8004414:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004416:	2003      	movs	r0, #3
 8004418:	f000 f901 	bl	800461e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800441c:	200f      	movs	r0, #15
 800441e:	f7ff fbc3 	bl	8003ba8 <HAL_InitTick>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d002      	beq.n	800442e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	71fb      	strb	r3, [r7, #7]
 800442c:	e001      	b.n	8004432 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800442e:	f7ff fac9 	bl	80039c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004432:	79fb      	ldrb	r3, [r7, #7]
}
 8004434:	4618      	mov	r0, r3
 8004436:	3708      	adds	r7, #8
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}

0800443c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800443c:	b480      	push	{r7}
 800443e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004440:	4b06      	ldr	r3, [pc, #24]	@ (800445c <HAL_IncTick+0x20>)
 8004442:	781b      	ldrb	r3, [r3, #0]
 8004444:	461a      	mov	r2, r3
 8004446:	4b06      	ldr	r3, [pc, #24]	@ (8004460 <HAL_IncTick+0x24>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4413      	add	r3, r2
 800444c:	4a04      	ldr	r2, [pc, #16]	@ (8004460 <HAL_IncTick+0x24>)
 800444e:	6013      	str	r3, [r2, #0]
}
 8004450:	bf00      	nop
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	20000010 	.word	0x20000010
 8004460:	20000a60 	.word	0x20000a60

08004464 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004464:	b480      	push	{r7}
 8004466:	af00      	add	r7, sp, #0
  return uwTick;
 8004468:	4b03      	ldr	r3, [pc, #12]	@ (8004478 <HAL_GetTick+0x14>)
 800446a:	681b      	ldr	r3, [r3, #0]
}
 800446c:	4618      	mov	r0, r3
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr
 8004476:	bf00      	nop
 8004478:	20000a60 	.word	0x20000a60

0800447c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004484:	f7ff ffee 	bl	8004464 <HAL_GetTick>
 8004488:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004494:	d005      	beq.n	80044a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004496:	4b0a      	ldr	r3, [pc, #40]	@ (80044c0 <HAL_Delay+0x44>)
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	461a      	mov	r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	4413      	add	r3, r2
 80044a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80044a2:	bf00      	nop
 80044a4:	f7ff ffde 	bl	8004464 <HAL_GetTick>
 80044a8:	4602      	mov	r2, r0
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	68fa      	ldr	r2, [r7, #12]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d8f7      	bhi.n	80044a4 <HAL_Delay+0x28>
  {
  }
}
 80044b4:	bf00      	nop
 80044b6:	bf00      	nop
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	20000010 	.word	0x20000010

080044c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b085      	sub	sp, #20
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f003 0307 	and.w	r3, r3, #7
 80044d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004508 <__NVIC_SetPriorityGrouping+0x44>)
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044da:	68ba      	ldr	r2, [r7, #8]
 80044dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80044e0:	4013      	ands	r3, r2
 80044e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80044ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80044f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80044f6:	4a04      	ldr	r2, [pc, #16]	@ (8004508 <__NVIC_SetPriorityGrouping+0x44>)
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	60d3      	str	r3, [r2, #12]
}
 80044fc:	bf00      	nop
 80044fe:	3714      	adds	r7, #20
 8004500:	46bd      	mov	sp, r7
 8004502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004506:	4770      	bx	lr
 8004508:	e000ed00 	.word	0xe000ed00

0800450c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800450c:	b480      	push	{r7}
 800450e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004510:	4b04      	ldr	r3, [pc, #16]	@ (8004524 <__NVIC_GetPriorityGrouping+0x18>)
 8004512:	68db      	ldr	r3, [r3, #12]
 8004514:	0a1b      	lsrs	r3, r3, #8
 8004516:	f003 0307 	and.w	r3, r3, #7
}
 800451a:	4618      	mov	r0, r3
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr
 8004524:	e000ed00 	.word	0xe000ed00

08004528 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
 800452e:	4603      	mov	r3, r0
 8004530:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004536:	2b00      	cmp	r3, #0
 8004538:	db0b      	blt.n	8004552 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800453a:	79fb      	ldrb	r3, [r7, #7]
 800453c:	f003 021f 	and.w	r2, r3, #31
 8004540:	4907      	ldr	r1, [pc, #28]	@ (8004560 <__NVIC_EnableIRQ+0x38>)
 8004542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004546:	095b      	lsrs	r3, r3, #5
 8004548:	2001      	movs	r0, #1
 800454a:	fa00 f202 	lsl.w	r2, r0, r2
 800454e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004552:	bf00      	nop
 8004554:	370c      	adds	r7, #12
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	e000e100 	.word	0xe000e100

08004564 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	4603      	mov	r3, r0
 800456c:	6039      	str	r1, [r7, #0]
 800456e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004570:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004574:	2b00      	cmp	r3, #0
 8004576:	db0a      	blt.n	800458e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	b2da      	uxtb	r2, r3
 800457c:	490c      	ldr	r1, [pc, #48]	@ (80045b0 <__NVIC_SetPriority+0x4c>)
 800457e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004582:	0112      	lsls	r2, r2, #4
 8004584:	b2d2      	uxtb	r2, r2
 8004586:	440b      	add	r3, r1
 8004588:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800458c:	e00a      	b.n	80045a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	b2da      	uxtb	r2, r3
 8004592:	4908      	ldr	r1, [pc, #32]	@ (80045b4 <__NVIC_SetPriority+0x50>)
 8004594:	79fb      	ldrb	r3, [r7, #7]
 8004596:	f003 030f 	and.w	r3, r3, #15
 800459a:	3b04      	subs	r3, #4
 800459c:	0112      	lsls	r2, r2, #4
 800459e:	b2d2      	uxtb	r2, r2
 80045a0:	440b      	add	r3, r1
 80045a2:	761a      	strb	r2, [r3, #24]
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr
 80045b0:	e000e100 	.word	0xe000e100
 80045b4:	e000ed00 	.word	0xe000ed00

080045b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b089      	sub	sp, #36	@ 0x24
 80045bc:	af00      	add	r7, sp, #0
 80045be:	60f8      	str	r0, [r7, #12]
 80045c0:	60b9      	str	r1, [r7, #8]
 80045c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	f003 0307 	and.w	r3, r3, #7
 80045ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	f1c3 0307 	rsb	r3, r3, #7
 80045d2:	2b04      	cmp	r3, #4
 80045d4:	bf28      	it	cs
 80045d6:	2304      	movcs	r3, #4
 80045d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045da:	69fb      	ldr	r3, [r7, #28]
 80045dc:	3304      	adds	r3, #4
 80045de:	2b06      	cmp	r3, #6
 80045e0:	d902      	bls.n	80045e8 <NVIC_EncodePriority+0x30>
 80045e2:	69fb      	ldr	r3, [r7, #28]
 80045e4:	3b03      	subs	r3, #3
 80045e6:	e000      	b.n	80045ea <NVIC_EncodePriority+0x32>
 80045e8:	2300      	movs	r3, #0
 80045ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045ec:	f04f 32ff 	mov.w	r2, #4294967295
 80045f0:	69bb      	ldr	r3, [r7, #24]
 80045f2:	fa02 f303 	lsl.w	r3, r2, r3
 80045f6:	43da      	mvns	r2, r3
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	401a      	ands	r2, r3
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004600:	f04f 31ff 	mov.w	r1, #4294967295
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	fa01 f303 	lsl.w	r3, r1, r3
 800460a:	43d9      	mvns	r1, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004610:	4313      	orrs	r3, r2
         );
}
 8004612:	4618      	mov	r0, r3
 8004614:	3724      	adds	r7, #36	@ 0x24
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr

0800461e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800461e:	b580      	push	{r7, lr}
 8004620:	b082      	sub	sp, #8
 8004622:	af00      	add	r7, sp, #0
 8004624:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f7ff ff4c 	bl	80044c4 <__NVIC_SetPriorityGrouping>
}
 800462c:	bf00      	nop
 800462e:	3708      	adds	r7, #8
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}

08004634 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b086      	sub	sp, #24
 8004638:	af00      	add	r7, sp, #0
 800463a:	4603      	mov	r3, r0
 800463c:	60b9      	str	r1, [r7, #8]
 800463e:	607a      	str	r2, [r7, #4]
 8004640:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004642:	2300      	movs	r3, #0
 8004644:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004646:	f7ff ff61 	bl	800450c <__NVIC_GetPriorityGrouping>
 800464a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	68b9      	ldr	r1, [r7, #8]
 8004650:	6978      	ldr	r0, [r7, #20]
 8004652:	f7ff ffb1 	bl	80045b8 <NVIC_EncodePriority>
 8004656:	4602      	mov	r2, r0
 8004658:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800465c:	4611      	mov	r1, r2
 800465e:	4618      	mov	r0, r3
 8004660:	f7ff ff80 	bl	8004564 <__NVIC_SetPriority>
}
 8004664:	bf00      	nop
 8004666:	3718      	adds	r7, #24
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}

0800466c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b082      	sub	sp, #8
 8004670:	af00      	add	r7, sp, #0
 8004672:	4603      	mov	r3, r0
 8004674:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800467a:	4618      	mov	r0, r3
 800467c:	f7ff ff54 	bl	8004528 <__NVIC_EnableIRQ>
}
 8004680:	bf00      	nop
 8004682:	3708      	adds	r7, #8
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004688:	b480      	push	{r7}
 800468a:	b085      	sub	sp, #20
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004690:	2300      	movs	r3, #0
 8004692:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800469a:	b2db      	uxtb	r3, r3
 800469c:	2b02      	cmp	r3, #2
 800469e:	d008      	beq.n	80046b2 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2204      	movs	r2, #4
 80046a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e022      	b.n	80046f8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f022 020e 	bic.w	r2, r2, #14
 80046c0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f022 0201 	bic.w	r2, r2, #1
 80046d0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046d6:	f003 021c 	and.w	r2, r3, #28
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046de:	2101      	movs	r1, #1
 80046e0:	fa01 f202 	lsl.w	r2, r1, r2
 80046e4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2201      	movs	r2, #1
 80046ea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80046f6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3714      	adds	r7, #20
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr

08004704 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b084      	sub	sp, #16
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800470c:	2300      	movs	r3, #0
 800470e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004716:	b2db      	uxtb	r3, r3
 8004718:	2b02      	cmp	r3, #2
 800471a:	d005      	beq.n	8004728 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2204      	movs	r2, #4
 8004720:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	73fb      	strb	r3, [r7, #15]
 8004726:	e029      	b.n	800477c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f022 020e 	bic.w	r2, r2, #14
 8004736:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f022 0201 	bic.w	r2, r2, #1
 8004746:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800474c:	f003 021c 	and.w	r2, r3, #28
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004754:	2101      	movs	r1, #1
 8004756:	fa01 f202 	lsl.w	r2, r1, r2
 800475a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004770:	2b00      	cmp	r3, #0
 8004772:	d003      	beq.n	800477c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	4798      	blx	r3
    }
  }
  return status;
 800477c:	7bfb      	ldrb	r3, [r7, #15]
}
 800477e:	4618      	mov	r0, r3
 8004780:	3710      	adds	r7, #16
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
	...

08004788 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004788:	b480      	push	{r7}
 800478a:	b087      	sub	sp, #28
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004792:	2300      	movs	r3, #0
 8004794:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004796:	e148      	b.n	8004a2a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	2101      	movs	r1, #1
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	fa01 f303 	lsl.w	r3, r1, r3
 80047a4:	4013      	ands	r3, r2
 80047a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	f000 813a 	beq.w	8004a24 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f003 0303 	and.w	r3, r3, #3
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d005      	beq.n	80047c8 <HAL_GPIO_Init+0x40>
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f003 0303 	and.w	r3, r3, #3
 80047c4:	2b02      	cmp	r3, #2
 80047c6:	d130      	bne.n	800482a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	005b      	lsls	r3, r3, #1
 80047d2:	2203      	movs	r2, #3
 80047d4:	fa02 f303 	lsl.w	r3, r2, r3
 80047d8:	43db      	mvns	r3, r3
 80047da:	693a      	ldr	r2, [r7, #16]
 80047dc:	4013      	ands	r3, r2
 80047de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	68da      	ldr	r2, [r3, #12]
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	005b      	lsls	r3, r3, #1
 80047e8:	fa02 f303 	lsl.w	r3, r2, r3
 80047ec:	693a      	ldr	r2, [r7, #16]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80047fe:	2201      	movs	r2, #1
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	fa02 f303 	lsl.w	r3, r2, r3
 8004806:	43db      	mvns	r3, r3
 8004808:	693a      	ldr	r2, [r7, #16]
 800480a:	4013      	ands	r3, r2
 800480c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	091b      	lsrs	r3, r3, #4
 8004814:	f003 0201 	and.w	r2, r3, #1
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	fa02 f303 	lsl.w	r3, r2, r3
 800481e:	693a      	ldr	r2, [r7, #16]
 8004820:	4313      	orrs	r3, r2
 8004822:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	693a      	ldr	r2, [r7, #16]
 8004828:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	f003 0303 	and.w	r3, r3, #3
 8004832:	2b03      	cmp	r3, #3
 8004834:	d017      	beq.n	8004866 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	005b      	lsls	r3, r3, #1
 8004840:	2203      	movs	r2, #3
 8004842:	fa02 f303 	lsl.w	r3, r2, r3
 8004846:	43db      	mvns	r3, r3
 8004848:	693a      	ldr	r2, [r7, #16]
 800484a:	4013      	ands	r3, r2
 800484c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	689a      	ldr	r2, [r3, #8]
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	005b      	lsls	r3, r3, #1
 8004856:	fa02 f303 	lsl.w	r3, r2, r3
 800485a:	693a      	ldr	r2, [r7, #16]
 800485c:	4313      	orrs	r3, r2
 800485e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	693a      	ldr	r2, [r7, #16]
 8004864:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f003 0303 	and.w	r3, r3, #3
 800486e:	2b02      	cmp	r3, #2
 8004870:	d123      	bne.n	80048ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	08da      	lsrs	r2, r3, #3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	3208      	adds	r2, #8
 800487a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800487e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	f003 0307 	and.w	r3, r3, #7
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	220f      	movs	r2, #15
 800488a:	fa02 f303 	lsl.w	r3, r2, r3
 800488e:	43db      	mvns	r3, r3
 8004890:	693a      	ldr	r2, [r7, #16]
 8004892:	4013      	ands	r3, r2
 8004894:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	691a      	ldr	r2, [r3, #16]
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	f003 0307 	and.w	r3, r3, #7
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	fa02 f303 	lsl.w	r3, r2, r3
 80048a6:	693a      	ldr	r2, [r7, #16]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	08da      	lsrs	r2, r3, #3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	3208      	adds	r2, #8
 80048b4:	6939      	ldr	r1, [r7, #16]
 80048b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	005b      	lsls	r3, r3, #1
 80048c4:	2203      	movs	r2, #3
 80048c6:	fa02 f303 	lsl.w	r3, r2, r3
 80048ca:	43db      	mvns	r3, r3
 80048cc:	693a      	ldr	r2, [r7, #16]
 80048ce:	4013      	ands	r3, r2
 80048d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	f003 0203 	and.w	r2, r3, #3
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	005b      	lsls	r3, r3, #1
 80048de:	fa02 f303 	lsl.w	r3, r2, r3
 80048e2:	693a      	ldr	r2, [r7, #16]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	693a      	ldr	r2, [r7, #16]
 80048ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	f000 8094 	beq.w	8004a24 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048fc:	4b52      	ldr	r3, [pc, #328]	@ (8004a48 <HAL_GPIO_Init+0x2c0>)
 80048fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004900:	4a51      	ldr	r2, [pc, #324]	@ (8004a48 <HAL_GPIO_Init+0x2c0>)
 8004902:	f043 0301 	orr.w	r3, r3, #1
 8004906:	6613      	str	r3, [r2, #96]	@ 0x60
 8004908:	4b4f      	ldr	r3, [pc, #316]	@ (8004a48 <HAL_GPIO_Init+0x2c0>)
 800490a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800490c:	f003 0301 	and.w	r3, r3, #1
 8004910:	60bb      	str	r3, [r7, #8]
 8004912:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004914:	4a4d      	ldr	r2, [pc, #308]	@ (8004a4c <HAL_GPIO_Init+0x2c4>)
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	089b      	lsrs	r3, r3, #2
 800491a:	3302      	adds	r3, #2
 800491c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004920:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	f003 0303 	and.w	r3, r3, #3
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	220f      	movs	r2, #15
 800492c:	fa02 f303 	lsl.w	r3, r2, r3
 8004930:	43db      	mvns	r3, r3
 8004932:	693a      	ldr	r2, [r7, #16]
 8004934:	4013      	ands	r3, r2
 8004936:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800493e:	d00d      	beq.n	800495c <HAL_GPIO_Init+0x1d4>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a43      	ldr	r2, [pc, #268]	@ (8004a50 <HAL_GPIO_Init+0x2c8>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d007      	beq.n	8004958 <HAL_GPIO_Init+0x1d0>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	4a42      	ldr	r2, [pc, #264]	@ (8004a54 <HAL_GPIO_Init+0x2cc>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d101      	bne.n	8004954 <HAL_GPIO_Init+0x1cc>
 8004950:	2302      	movs	r3, #2
 8004952:	e004      	b.n	800495e <HAL_GPIO_Init+0x1d6>
 8004954:	2307      	movs	r3, #7
 8004956:	e002      	b.n	800495e <HAL_GPIO_Init+0x1d6>
 8004958:	2301      	movs	r3, #1
 800495a:	e000      	b.n	800495e <HAL_GPIO_Init+0x1d6>
 800495c:	2300      	movs	r3, #0
 800495e:	697a      	ldr	r2, [r7, #20]
 8004960:	f002 0203 	and.w	r2, r2, #3
 8004964:	0092      	lsls	r2, r2, #2
 8004966:	4093      	lsls	r3, r2
 8004968:	693a      	ldr	r2, [r7, #16]
 800496a:	4313      	orrs	r3, r2
 800496c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800496e:	4937      	ldr	r1, [pc, #220]	@ (8004a4c <HAL_GPIO_Init+0x2c4>)
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	089b      	lsrs	r3, r3, #2
 8004974:	3302      	adds	r3, #2
 8004976:	693a      	ldr	r2, [r7, #16]
 8004978:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800497c:	4b36      	ldr	r3, [pc, #216]	@ (8004a58 <HAL_GPIO_Init+0x2d0>)
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	43db      	mvns	r3, r3
 8004986:	693a      	ldr	r2, [r7, #16]
 8004988:	4013      	ands	r3, r2
 800498a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004994:	2b00      	cmp	r3, #0
 8004996:	d003      	beq.n	80049a0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8004998:	693a      	ldr	r2, [r7, #16]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	4313      	orrs	r3, r2
 800499e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80049a0:	4a2d      	ldr	r2, [pc, #180]	@ (8004a58 <HAL_GPIO_Init+0x2d0>)
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80049a6:	4b2c      	ldr	r3, [pc, #176]	@ (8004a58 <HAL_GPIO_Init+0x2d0>)
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	43db      	mvns	r3, r3
 80049b0:	693a      	ldr	r2, [r7, #16]
 80049b2:	4013      	ands	r3, r2
 80049b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d003      	beq.n	80049ca <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80049c2:	693a      	ldr	r2, [r7, #16]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80049ca:	4a23      	ldr	r2, [pc, #140]	@ (8004a58 <HAL_GPIO_Init+0x2d0>)
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80049d0:	4b21      	ldr	r3, [pc, #132]	@ (8004a58 <HAL_GPIO_Init+0x2d0>)
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	43db      	mvns	r3, r3
 80049da:	693a      	ldr	r2, [r7, #16]
 80049dc:	4013      	ands	r3, r2
 80049de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d003      	beq.n	80049f4 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80049ec:	693a      	ldr	r2, [r7, #16]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80049f4:	4a18      	ldr	r2, [pc, #96]	@ (8004a58 <HAL_GPIO_Init+0x2d0>)
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80049fa:	4b17      	ldr	r3, [pc, #92]	@ (8004a58 <HAL_GPIO_Init+0x2d0>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	43db      	mvns	r3, r3
 8004a04:	693a      	ldr	r2, [r7, #16]
 8004a06:	4013      	ands	r3, r2
 8004a08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d003      	beq.n	8004a1e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8004a16:	693a      	ldr	r2, [r7, #16]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004a1e:	4a0e      	ldr	r2, [pc, #56]	@ (8004a58 <HAL_GPIO_Init+0x2d0>)
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	3301      	adds	r3, #1
 8004a28:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	fa22 f303 	lsr.w	r3, r2, r3
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	f47f aeaf 	bne.w	8004798 <HAL_GPIO_Init+0x10>
  }
}
 8004a3a:	bf00      	nop
 8004a3c:	bf00      	nop
 8004a3e:	371c      	adds	r7, #28
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr
 8004a48:	40021000 	.word	0x40021000
 8004a4c:	40010000 	.word	0x40010000
 8004a50:	48000400 	.word	0x48000400
 8004a54:	48000800 	.word	0x48000800
 8004a58:	40010400 	.word	0x40010400

08004a5c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b085      	sub	sp, #20
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	460b      	mov	r3, r1
 8004a66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	691a      	ldr	r2, [r3, #16]
 8004a6c:	887b      	ldrh	r3, [r7, #2]
 8004a6e:	4013      	ands	r3, r2
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d002      	beq.n	8004a7a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a74:	2301      	movs	r3, #1
 8004a76:	73fb      	strb	r3, [r7, #15]
 8004a78:	e001      	b.n	8004a7e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3714      	adds	r7, #20
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr

08004a8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b083      	sub	sp, #12
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	460b      	mov	r3, r1
 8004a96:	807b      	strh	r3, [r7, #2]
 8004a98:	4613      	mov	r3, r2
 8004a9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a9c:	787b      	ldrb	r3, [r7, #1]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d003      	beq.n	8004aaa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004aa2:	887a      	ldrh	r2, [r7, #2]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004aa8:	e002      	b.n	8004ab0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004aaa:	887a      	ldrh	r2, [r7, #2]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004ab0:	bf00      	nop
 8004ab2:	370c      	adds	r7, #12
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr

08004abc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b085      	sub	sp, #20
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	695b      	ldr	r3, [r3, #20]
 8004acc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004ace:	887a      	ldrh	r2, [r7, #2]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	041a      	lsls	r2, r3, #16
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	43d9      	mvns	r1, r3
 8004ada:	887b      	ldrh	r3, [r7, #2]
 8004adc:	400b      	ands	r3, r1
 8004ade:	431a      	orrs	r2, r3
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	619a      	str	r2, [r3, #24]
}
 8004ae4:	bf00      	nop
 8004ae6:	3714      	adds	r7, #20
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aee:	4770      	bx	lr

08004af0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b082      	sub	sp, #8
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d101      	bne.n	8004b02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e08d      	b.n	8004c1e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d106      	bne.n	8004b1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f7fe ff7c 	bl	8003a14 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2224      	movs	r2, #36	@ 0x24
 8004b20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f022 0201 	bic.w	r2, r2, #1
 8004b32:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	685a      	ldr	r2, [r3, #4]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004b40:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	689a      	ldr	r2, [r3, #8]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b50:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d107      	bne.n	8004b6a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	689a      	ldr	r2, [r3, #8]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b66:	609a      	str	r2, [r3, #8]
 8004b68:	e006      	b.n	8004b78 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	689a      	ldr	r2, [r3, #8]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004b76:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d108      	bne.n	8004b92 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	685a      	ldr	r2, [r3, #4]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b8e:	605a      	str	r2, [r3, #4]
 8004b90:	e007      	b.n	8004ba2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	685a      	ldr	r2, [r3, #4]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ba0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	6812      	ldr	r2, [r2, #0]
 8004bac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004bb0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004bb4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68da      	ldr	r2, [r3, #12]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004bc4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	691a      	ldr	r2, [r3, #16]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	695b      	ldr	r3, [r3, #20]
 8004bce:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	69d9      	ldr	r1, [r3, #28]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6a1a      	ldr	r2, [r3, #32]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	430a      	orrs	r2, r1
 8004bee:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f042 0201 	orr.w	r2, r2, #1
 8004bfe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2220      	movs	r2, #32
 8004c0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2200      	movs	r2, #0
 8004c12:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2200      	movs	r2, #0
 8004c18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004c1c:	2300      	movs	r3, #0
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3708      	adds	r7, #8
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}
	...

08004c28 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b088      	sub	sp, #32
 8004c2c:	af02      	add	r7, sp, #8
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	607a      	str	r2, [r7, #4]
 8004c32:	461a      	mov	r2, r3
 8004c34:	460b      	mov	r3, r1
 8004c36:	817b      	strh	r3, [r7, #10]
 8004c38:	4613      	mov	r3, r2
 8004c3a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	2b20      	cmp	r3, #32
 8004c46:	f040 80fd 	bne.w	8004e44 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d101      	bne.n	8004c58 <HAL_I2C_Master_Transmit+0x30>
 8004c54:	2302      	movs	r3, #2
 8004c56:	e0f6      	b.n	8004e46 <HAL_I2C_Master_Transmit+0x21e>
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004c60:	f7ff fc00 	bl	8004464 <HAL_GetTick>
 8004c64:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	9300      	str	r3, [sp, #0]
 8004c6a:	2319      	movs	r3, #25
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004c72:	68f8      	ldr	r0, [r7, #12]
 8004c74:	f000 fb72 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d001      	beq.n	8004c82 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e0e1      	b.n	8004e46 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2221      	movs	r2, #33	@ 0x21
 8004c86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2210      	movs	r2, #16
 8004c8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2200      	movs	r2, #0
 8004c96:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	687a      	ldr	r2, [r7, #4]
 8004c9c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	893a      	ldrh	r2, [r7, #8]
 8004ca2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	2bff      	cmp	r3, #255	@ 0xff
 8004cb2:	d906      	bls.n	8004cc2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	22ff      	movs	r2, #255	@ 0xff
 8004cb8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004cba:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004cbe:	617b      	str	r3, [r7, #20]
 8004cc0:	e007      	b.n	8004cd2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cc6:	b29a      	uxth	r2, r3
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004ccc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004cd0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d024      	beq.n	8004d24 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cde:	781a      	ldrb	r2, [r3, #0]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cea:	1c5a      	adds	r2, r3, #1
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	3b01      	subs	r3, #1
 8004cf8:	b29a      	uxth	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d02:	3b01      	subs	r3, #1
 8004d04:	b29a      	uxth	r2, r3
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	3301      	adds	r3, #1
 8004d12:	b2da      	uxtb	r2, r3
 8004d14:	8979      	ldrh	r1, [r7, #10]
 8004d16:	4b4e      	ldr	r3, [pc, #312]	@ (8004e50 <HAL_I2C_Master_Transmit+0x228>)
 8004d18:	9300      	str	r3, [sp, #0]
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	68f8      	ldr	r0, [r7, #12]
 8004d1e:	f000 fd6d 	bl	80057fc <I2C_TransferConfig>
 8004d22:	e066      	b.n	8004df2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d28:	b2da      	uxtb	r2, r3
 8004d2a:	8979      	ldrh	r1, [r7, #10]
 8004d2c:	4b48      	ldr	r3, [pc, #288]	@ (8004e50 <HAL_I2C_Master_Transmit+0x228>)
 8004d2e:	9300      	str	r3, [sp, #0]
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	68f8      	ldr	r0, [r7, #12]
 8004d34:	f000 fd62 	bl	80057fc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004d38:	e05b      	b.n	8004df2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d3a:	693a      	ldr	r2, [r7, #16]
 8004d3c:	6a39      	ldr	r1, [r7, #32]
 8004d3e:	68f8      	ldr	r0, [r7, #12]
 8004d40:	f000 fb65 	bl	800540e <I2C_WaitOnTXISFlagUntilTimeout>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d001      	beq.n	8004d4e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e07b      	b.n	8004e46 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d52:	781a      	ldrb	r2, [r3, #0]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d5e:	1c5a      	adds	r2, r3, #1
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	3b01      	subs	r3, #1
 8004d6c:	b29a      	uxth	r2, r3
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d76:	3b01      	subs	r3, #1
 8004d78:	b29a      	uxth	r2, r3
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d034      	beq.n	8004df2 <HAL_I2C_Master_Transmit+0x1ca>
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d130      	bne.n	8004df2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	9300      	str	r3, [sp, #0]
 8004d94:	6a3b      	ldr	r3, [r7, #32]
 8004d96:	2200      	movs	r2, #0
 8004d98:	2180      	movs	r1, #128	@ 0x80
 8004d9a:	68f8      	ldr	r0, [r7, #12]
 8004d9c:	f000 fade 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 8004da0:	4603      	mov	r3, r0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d001      	beq.n	8004daa <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e04d      	b.n	8004e46 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	2bff      	cmp	r3, #255	@ 0xff
 8004db2:	d90e      	bls.n	8004dd2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	22ff      	movs	r2, #255	@ 0xff
 8004db8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dbe:	b2da      	uxtb	r2, r3
 8004dc0:	8979      	ldrh	r1, [r7, #10]
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	9300      	str	r3, [sp, #0]
 8004dc6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004dca:	68f8      	ldr	r0, [r7, #12]
 8004dcc:	f000 fd16 	bl	80057fc <I2C_TransferConfig>
 8004dd0:	e00f      	b.n	8004df2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dd6:	b29a      	uxth	r2, r3
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004de0:	b2da      	uxtb	r2, r3
 8004de2:	8979      	ldrh	r1, [r7, #10]
 8004de4:	2300      	movs	r3, #0
 8004de6:	9300      	str	r3, [sp, #0]
 8004de8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004dec:	68f8      	ldr	r0, [r7, #12]
 8004dee:	f000 fd05 	bl	80057fc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004df6:	b29b      	uxth	r3, r3
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d19e      	bne.n	8004d3a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004dfc:	693a      	ldr	r2, [r7, #16]
 8004dfe:	6a39      	ldr	r1, [r7, #32]
 8004e00:	68f8      	ldr	r0, [r7, #12]
 8004e02:	f000 fb4b 	bl	800549c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004e06:	4603      	mov	r3, r0
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d001      	beq.n	8004e10 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e01a      	b.n	8004e46 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	2220      	movs	r2, #32
 8004e16:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	6859      	ldr	r1, [r3, #4]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	4b0c      	ldr	r3, [pc, #48]	@ (8004e54 <HAL_I2C_Master_Transmit+0x22c>)
 8004e24:	400b      	ands	r3, r1
 8004e26:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2220      	movs	r2, #32
 8004e2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2200      	movs	r2, #0
 8004e34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004e40:	2300      	movs	r3, #0
 8004e42:	e000      	b.n	8004e46 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004e44:	2302      	movs	r3, #2
  }
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3718      	adds	r7, #24
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	80002000 	.word	0x80002000
 8004e54:	fe00e800 	.word	0xfe00e800

08004e58 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b088      	sub	sp, #32
 8004e5c:	af02      	add	r7, sp, #8
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	607a      	str	r2, [r7, #4]
 8004e62:	461a      	mov	r2, r3
 8004e64:	460b      	mov	r3, r1
 8004e66:	817b      	strh	r3, [r7, #10]
 8004e68:	4613      	mov	r3, r2
 8004e6a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	2b20      	cmp	r3, #32
 8004e76:	f040 80db 	bne.w	8005030 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d101      	bne.n	8004e88 <HAL_I2C_Master_Receive+0x30>
 8004e84:	2302      	movs	r3, #2
 8004e86:	e0d4      	b.n	8005032 <HAL_I2C_Master_Receive+0x1da>
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004e90:	f7ff fae8 	bl	8004464 <HAL_GetTick>
 8004e94:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	9300      	str	r3, [sp, #0]
 8004e9a:	2319      	movs	r3, #25
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004ea2:	68f8      	ldr	r0, [r7, #12]
 8004ea4:	f000 fa5a 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d001      	beq.n	8004eb2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e0bf      	b.n	8005032 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2222      	movs	r2, #34	@ 0x22
 8004eb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2210      	movs	r2, #16
 8004ebe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	893a      	ldrh	r2, [r7, #8]
 8004ed2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	2bff      	cmp	r3, #255	@ 0xff
 8004ee2:	d90e      	bls.n	8004f02 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004eee:	b2da      	uxtb	r2, r3
 8004ef0:	8979      	ldrh	r1, [r7, #10]
 8004ef2:	4b52      	ldr	r3, [pc, #328]	@ (800503c <HAL_I2C_Master_Receive+0x1e4>)
 8004ef4:	9300      	str	r3, [sp, #0]
 8004ef6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004efa:	68f8      	ldr	r0, [r7, #12]
 8004efc:	f000 fc7e 	bl	80057fc <I2C_TransferConfig>
 8004f00:	e06d      	b.n	8004fde <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f06:	b29a      	uxth	r2, r3
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f10:	b2da      	uxtb	r2, r3
 8004f12:	8979      	ldrh	r1, [r7, #10]
 8004f14:	4b49      	ldr	r3, [pc, #292]	@ (800503c <HAL_I2C_Master_Receive+0x1e4>)
 8004f16:	9300      	str	r3, [sp, #0]
 8004f18:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004f1c:	68f8      	ldr	r0, [r7, #12]
 8004f1e:	f000 fc6d 	bl	80057fc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8004f22:	e05c      	b.n	8004fde <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f24:	697a      	ldr	r2, [r7, #20]
 8004f26:	6a39      	ldr	r1, [r7, #32]
 8004f28:	68f8      	ldr	r0, [r7, #12]
 8004f2a:	f000 fafb 	bl	8005524 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d001      	beq.n	8004f38 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e07c      	b.n	8005032 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f42:	b2d2      	uxtb	r2, r2
 8004f44:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f4a:	1c5a      	adds	r2, r3, #1
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f54:	3b01      	subs	r3, #1
 8004f56:	b29a      	uxth	r2, r3
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	3b01      	subs	r3, #1
 8004f64:	b29a      	uxth	r2, r3
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d034      	beq.n	8004fde <HAL_I2C_Master_Receive+0x186>
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d130      	bne.n	8004fde <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	9300      	str	r3, [sp, #0]
 8004f80:	6a3b      	ldr	r3, [r7, #32]
 8004f82:	2200      	movs	r2, #0
 8004f84:	2180      	movs	r1, #128	@ 0x80
 8004f86:	68f8      	ldr	r0, [r7, #12]
 8004f88:	f000 f9e8 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d001      	beq.n	8004f96 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e04d      	b.n	8005032 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f9a:	b29b      	uxth	r3, r3
 8004f9c:	2bff      	cmp	r3, #255	@ 0xff
 8004f9e:	d90e      	bls.n	8004fbe <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	22ff      	movs	r2, #255	@ 0xff
 8004fa4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004faa:	b2da      	uxtb	r2, r3
 8004fac:	8979      	ldrh	r1, [r7, #10]
 8004fae:	2300      	movs	r3, #0
 8004fb0:	9300      	str	r3, [sp, #0]
 8004fb2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004fb6:	68f8      	ldr	r0, [r7, #12]
 8004fb8:	f000 fc20 	bl	80057fc <I2C_TransferConfig>
 8004fbc:	e00f      	b.n	8004fde <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fc2:	b29a      	uxth	r2, r3
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fcc:	b2da      	uxtb	r2, r3
 8004fce:	8979      	ldrh	r1, [r7, #10]
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	9300      	str	r3, [sp, #0]
 8004fd4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004fd8:	68f8      	ldr	r0, [r7, #12]
 8004fda:	f000 fc0f 	bl	80057fc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fe2:	b29b      	uxth	r3, r3
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d19d      	bne.n	8004f24 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fe8:	697a      	ldr	r2, [r7, #20]
 8004fea:	6a39      	ldr	r1, [r7, #32]
 8004fec:	68f8      	ldr	r0, [r7, #12]
 8004fee:	f000 fa55 	bl	800549c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d001      	beq.n	8004ffc <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e01a      	b.n	8005032 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	2220      	movs	r2, #32
 8005002:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	6859      	ldr	r1, [r3, #4]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	4b0c      	ldr	r3, [pc, #48]	@ (8005040 <HAL_I2C_Master_Receive+0x1e8>)
 8005010:	400b      	ands	r3, r1
 8005012:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2220      	movs	r2, #32
 8005018:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2200      	movs	r2, #0
 8005020:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2200      	movs	r2, #0
 8005028:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800502c:	2300      	movs	r3, #0
 800502e:	e000      	b.n	8005032 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8005030:	2302      	movs	r3, #2
  }
}
 8005032:	4618      	mov	r0, r3
 8005034:	3718      	adds	r7, #24
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
 800503a:	bf00      	nop
 800503c:	80002400 	.word	0x80002400
 8005040:	fe00e800 	.word	0xfe00e800

08005044 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b088      	sub	sp, #32
 8005048:	af02      	add	r7, sp, #8
 800504a:	60f8      	str	r0, [r7, #12]
 800504c:	4608      	mov	r0, r1
 800504e:	4611      	mov	r1, r2
 8005050:	461a      	mov	r2, r3
 8005052:	4603      	mov	r3, r0
 8005054:	817b      	strh	r3, [r7, #10]
 8005056:	460b      	mov	r3, r1
 8005058:	813b      	strh	r3, [r7, #8]
 800505a:	4613      	mov	r3, r2
 800505c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005064:	b2db      	uxtb	r3, r3
 8005066:	2b20      	cmp	r3, #32
 8005068:	f040 80f9 	bne.w	800525e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800506c:	6a3b      	ldr	r3, [r7, #32]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d002      	beq.n	8005078 <HAL_I2C_Mem_Write+0x34>
 8005072:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005074:	2b00      	cmp	r3, #0
 8005076:	d105      	bne.n	8005084 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800507e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	e0ed      	b.n	8005260 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800508a:	2b01      	cmp	r3, #1
 800508c:	d101      	bne.n	8005092 <HAL_I2C_Mem_Write+0x4e>
 800508e:	2302      	movs	r3, #2
 8005090:	e0e6      	b.n	8005260 <HAL_I2C_Mem_Write+0x21c>
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800509a:	f7ff f9e3 	bl	8004464 <HAL_GetTick>
 800509e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	9300      	str	r3, [sp, #0]
 80050a4:	2319      	movs	r3, #25
 80050a6:	2201      	movs	r2, #1
 80050a8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80050ac:	68f8      	ldr	r0, [r7, #12]
 80050ae:	f000 f955 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d001      	beq.n	80050bc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80050b8:	2301      	movs	r3, #1
 80050ba:	e0d1      	b.n	8005260 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2221      	movs	r2, #33	@ 0x21
 80050c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2240      	movs	r2, #64	@ 0x40
 80050c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2200      	movs	r2, #0
 80050d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6a3a      	ldr	r2, [r7, #32]
 80050d6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80050dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2200      	movs	r2, #0
 80050e2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80050e4:	88f8      	ldrh	r0, [r7, #6]
 80050e6:	893a      	ldrh	r2, [r7, #8]
 80050e8:	8979      	ldrh	r1, [r7, #10]
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	9301      	str	r3, [sp, #4]
 80050ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050f0:	9300      	str	r3, [sp, #0]
 80050f2:	4603      	mov	r3, r0
 80050f4:	68f8      	ldr	r0, [r7, #12]
 80050f6:	f000 f8b9 	bl	800526c <I2C_RequestMemoryWrite>
 80050fa:	4603      	mov	r3, r0
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d005      	beq.n	800510c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	e0a9      	b.n	8005260 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005110:	b29b      	uxth	r3, r3
 8005112:	2bff      	cmp	r3, #255	@ 0xff
 8005114:	d90e      	bls.n	8005134 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	22ff      	movs	r2, #255	@ 0xff
 800511a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005120:	b2da      	uxtb	r2, r3
 8005122:	8979      	ldrh	r1, [r7, #10]
 8005124:	2300      	movs	r3, #0
 8005126:	9300      	str	r3, [sp, #0]
 8005128:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800512c:	68f8      	ldr	r0, [r7, #12]
 800512e:	f000 fb65 	bl	80057fc <I2C_TransferConfig>
 8005132:	e00f      	b.n	8005154 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005138:	b29a      	uxth	r2, r3
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005142:	b2da      	uxtb	r2, r3
 8005144:	8979      	ldrh	r1, [r7, #10]
 8005146:	2300      	movs	r3, #0
 8005148:	9300      	str	r3, [sp, #0]
 800514a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800514e:	68f8      	ldr	r0, [r7, #12]
 8005150:	f000 fb54 	bl	80057fc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005154:	697a      	ldr	r2, [r7, #20]
 8005156:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005158:	68f8      	ldr	r0, [r7, #12]
 800515a:	f000 f958 	bl	800540e <I2C_WaitOnTXISFlagUntilTimeout>
 800515e:	4603      	mov	r3, r0
 8005160:	2b00      	cmp	r3, #0
 8005162:	d001      	beq.n	8005168 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e07b      	b.n	8005260 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800516c:	781a      	ldrb	r2, [r3, #0]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005178:	1c5a      	adds	r2, r3, #1
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005182:	b29b      	uxth	r3, r3
 8005184:	3b01      	subs	r3, #1
 8005186:	b29a      	uxth	r2, r3
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005190:	3b01      	subs	r3, #1
 8005192:	b29a      	uxth	r2, r3
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800519c:	b29b      	uxth	r3, r3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d034      	beq.n	800520c <HAL_I2C_Mem_Write+0x1c8>
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d130      	bne.n	800520c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	9300      	str	r3, [sp, #0]
 80051ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051b0:	2200      	movs	r2, #0
 80051b2:	2180      	movs	r1, #128	@ 0x80
 80051b4:	68f8      	ldr	r0, [r7, #12]
 80051b6:	f000 f8d1 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d001      	beq.n	80051c4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	e04d      	b.n	8005260 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	2bff      	cmp	r3, #255	@ 0xff
 80051cc:	d90e      	bls.n	80051ec <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	22ff      	movs	r2, #255	@ 0xff
 80051d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051d8:	b2da      	uxtb	r2, r3
 80051da:	8979      	ldrh	r1, [r7, #10]
 80051dc:	2300      	movs	r3, #0
 80051de:	9300      	str	r3, [sp, #0]
 80051e0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80051e4:	68f8      	ldr	r0, [r7, #12]
 80051e6:	f000 fb09 	bl	80057fc <I2C_TransferConfig>
 80051ea:	e00f      	b.n	800520c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051f0:	b29a      	uxth	r2, r3
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051fa:	b2da      	uxtb	r2, r3
 80051fc:	8979      	ldrh	r1, [r7, #10]
 80051fe:	2300      	movs	r3, #0
 8005200:	9300      	str	r3, [sp, #0]
 8005202:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005206:	68f8      	ldr	r0, [r7, #12]
 8005208:	f000 faf8 	bl	80057fc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005210:	b29b      	uxth	r3, r3
 8005212:	2b00      	cmp	r3, #0
 8005214:	d19e      	bne.n	8005154 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005216:	697a      	ldr	r2, [r7, #20]
 8005218:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800521a:	68f8      	ldr	r0, [r7, #12]
 800521c:	f000 f93e 	bl	800549c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d001      	beq.n	800522a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e01a      	b.n	8005260 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2220      	movs	r2, #32
 8005230:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	6859      	ldr	r1, [r3, #4]
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	4b0a      	ldr	r3, [pc, #40]	@ (8005268 <HAL_I2C_Mem_Write+0x224>)
 800523e:	400b      	ands	r3, r1
 8005240:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2220      	movs	r2, #32
 8005246:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2200      	movs	r2, #0
 800524e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800525a:	2300      	movs	r3, #0
 800525c:	e000      	b.n	8005260 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800525e:	2302      	movs	r3, #2
  }
}
 8005260:	4618      	mov	r0, r3
 8005262:	3718      	adds	r7, #24
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}
 8005268:	fe00e800 	.word	0xfe00e800

0800526c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b086      	sub	sp, #24
 8005270:	af02      	add	r7, sp, #8
 8005272:	60f8      	str	r0, [r7, #12]
 8005274:	4608      	mov	r0, r1
 8005276:	4611      	mov	r1, r2
 8005278:	461a      	mov	r2, r3
 800527a:	4603      	mov	r3, r0
 800527c:	817b      	strh	r3, [r7, #10]
 800527e:	460b      	mov	r3, r1
 8005280:	813b      	strh	r3, [r7, #8]
 8005282:	4613      	mov	r3, r2
 8005284:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005286:	88fb      	ldrh	r3, [r7, #6]
 8005288:	b2da      	uxtb	r2, r3
 800528a:	8979      	ldrh	r1, [r7, #10]
 800528c:	4b20      	ldr	r3, [pc, #128]	@ (8005310 <I2C_RequestMemoryWrite+0xa4>)
 800528e:	9300      	str	r3, [sp, #0]
 8005290:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005294:	68f8      	ldr	r0, [r7, #12]
 8005296:	f000 fab1 	bl	80057fc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800529a:	69fa      	ldr	r2, [r7, #28]
 800529c:	69b9      	ldr	r1, [r7, #24]
 800529e:	68f8      	ldr	r0, [r7, #12]
 80052a0:	f000 f8b5 	bl	800540e <I2C_WaitOnTXISFlagUntilTimeout>
 80052a4:	4603      	mov	r3, r0
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d001      	beq.n	80052ae <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80052aa:	2301      	movs	r3, #1
 80052ac:	e02c      	b.n	8005308 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80052ae:	88fb      	ldrh	r3, [r7, #6]
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d105      	bne.n	80052c0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80052b4:	893b      	ldrh	r3, [r7, #8]
 80052b6:	b2da      	uxtb	r2, r3
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	629a      	str	r2, [r3, #40]	@ 0x28
 80052be:	e015      	b.n	80052ec <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80052c0:	893b      	ldrh	r3, [r7, #8]
 80052c2:	0a1b      	lsrs	r3, r3, #8
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	b2da      	uxtb	r2, r3
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052ce:	69fa      	ldr	r2, [r7, #28]
 80052d0:	69b9      	ldr	r1, [r7, #24]
 80052d2:	68f8      	ldr	r0, [r7, #12]
 80052d4:	f000 f89b 	bl	800540e <I2C_WaitOnTXISFlagUntilTimeout>
 80052d8:	4603      	mov	r3, r0
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d001      	beq.n	80052e2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	e012      	b.n	8005308 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80052e2:	893b      	ldrh	r3, [r7, #8]
 80052e4:	b2da      	uxtb	r2, r3
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80052ec:	69fb      	ldr	r3, [r7, #28]
 80052ee:	9300      	str	r3, [sp, #0]
 80052f0:	69bb      	ldr	r3, [r7, #24]
 80052f2:	2200      	movs	r2, #0
 80052f4:	2180      	movs	r1, #128	@ 0x80
 80052f6:	68f8      	ldr	r0, [r7, #12]
 80052f8:	f000 f830 	bl	800535c <I2C_WaitOnFlagUntilTimeout>
 80052fc:	4603      	mov	r3, r0
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d001      	beq.n	8005306 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e000      	b.n	8005308 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005306:	2300      	movs	r3, #0
}
 8005308:	4618      	mov	r0, r3
 800530a:	3710      	adds	r7, #16
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}
 8005310:	80002000 	.word	0x80002000

08005314 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005314:	b480      	push	{r7}
 8005316:	b083      	sub	sp, #12
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	f003 0302 	and.w	r3, r3, #2
 8005326:	2b02      	cmp	r3, #2
 8005328:	d103      	bne.n	8005332 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	2200      	movs	r2, #0
 8005330:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	699b      	ldr	r3, [r3, #24]
 8005338:	f003 0301 	and.w	r3, r3, #1
 800533c:	2b01      	cmp	r3, #1
 800533e:	d007      	beq.n	8005350 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	699a      	ldr	r2, [r3, #24]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f042 0201 	orr.w	r2, r2, #1
 800534e:	619a      	str	r2, [r3, #24]
  }
}
 8005350:	bf00      	nop
 8005352:	370c      	adds	r7, #12
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr

0800535c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	603b      	str	r3, [r7, #0]
 8005368:	4613      	mov	r3, r2
 800536a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800536c:	e03b      	b.n	80053e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800536e:	69ba      	ldr	r2, [r7, #24]
 8005370:	6839      	ldr	r1, [r7, #0]
 8005372:	68f8      	ldr	r0, [r7, #12]
 8005374:	f000 f962 	bl	800563c <I2C_IsErrorOccurred>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d001      	beq.n	8005382 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e041      	b.n	8005406 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005388:	d02d      	beq.n	80053e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800538a:	f7ff f86b 	bl	8004464 <HAL_GetTick>
 800538e:	4602      	mov	r2, r0
 8005390:	69bb      	ldr	r3, [r7, #24]
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	683a      	ldr	r2, [r7, #0]
 8005396:	429a      	cmp	r2, r3
 8005398:	d302      	bcc.n	80053a0 <I2C_WaitOnFlagUntilTimeout+0x44>
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d122      	bne.n	80053e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	699a      	ldr	r2, [r3, #24]
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	4013      	ands	r3, r2
 80053aa:	68ba      	ldr	r2, [r7, #8]
 80053ac:	429a      	cmp	r2, r3
 80053ae:	bf0c      	ite	eq
 80053b0:	2301      	moveq	r3, #1
 80053b2:	2300      	movne	r3, #0
 80053b4:	b2db      	uxtb	r3, r3
 80053b6:	461a      	mov	r2, r3
 80053b8:	79fb      	ldrb	r3, [r7, #7]
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d113      	bne.n	80053e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053c2:	f043 0220 	orr.w	r2, r3, #32
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2220      	movs	r2, #32
 80053ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2200      	movs	r2, #0
 80053de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e00f      	b.n	8005406 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	699a      	ldr	r2, [r3, #24]
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	4013      	ands	r3, r2
 80053f0:	68ba      	ldr	r2, [r7, #8]
 80053f2:	429a      	cmp	r2, r3
 80053f4:	bf0c      	ite	eq
 80053f6:	2301      	moveq	r3, #1
 80053f8:	2300      	movne	r3, #0
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	461a      	mov	r2, r3
 80053fe:	79fb      	ldrb	r3, [r7, #7]
 8005400:	429a      	cmp	r2, r3
 8005402:	d0b4      	beq.n	800536e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005404:	2300      	movs	r3, #0
}
 8005406:	4618      	mov	r0, r3
 8005408:	3710      	adds	r7, #16
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}

0800540e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800540e:	b580      	push	{r7, lr}
 8005410:	b084      	sub	sp, #16
 8005412:	af00      	add	r7, sp, #0
 8005414:	60f8      	str	r0, [r7, #12]
 8005416:	60b9      	str	r1, [r7, #8]
 8005418:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800541a:	e033      	b.n	8005484 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800541c:	687a      	ldr	r2, [r7, #4]
 800541e:	68b9      	ldr	r1, [r7, #8]
 8005420:	68f8      	ldr	r0, [r7, #12]
 8005422:	f000 f90b 	bl	800563c <I2C_IsErrorOccurred>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d001      	beq.n	8005430 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e031      	b.n	8005494 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005436:	d025      	beq.n	8005484 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005438:	f7ff f814 	bl	8004464 <HAL_GetTick>
 800543c:	4602      	mov	r2, r0
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	68ba      	ldr	r2, [r7, #8]
 8005444:	429a      	cmp	r2, r3
 8005446:	d302      	bcc.n	800544e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d11a      	bne.n	8005484 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	699b      	ldr	r3, [r3, #24]
 8005454:	f003 0302 	and.w	r3, r3, #2
 8005458:	2b02      	cmp	r3, #2
 800545a:	d013      	beq.n	8005484 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005460:	f043 0220 	orr.w	r2, r3, #32
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2220      	movs	r2, #32
 800546c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2200      	movs	r2, #0
 8005474:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2200      	movs	r2, #0
 800547c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e007      	b.n	8005494 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	f003 0302 	and.w	r3, r3, #2
 800548e:	2b02      	cmp	r3, #2
 8005490:	d1c4      	bne.n	800541c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005492:	2300      	movs	r3, #0
}
 8005494:	4618      	mov	r0, r3
 8005496:	3710      	adds	r7, #16
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}

0800549c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b084      	sub	sp, #16
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	60f8      	str	r0, [r7, #12]
 80054a4:	60b9      	str	r1, [r7, #8]
 80054a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80054a8:	e02f      	b.n	800550a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80054aa:	687a      	ldr	r2, [r7, #4]
 80054ac:	68b9      	ldr	r1, [r7, #8]
 80054ae:	68f8      	ldr	r0, [r7, #12]
 80054b0:	f000 f8c4 	bl	800563c <I2C_IsErrorOccurred>
 80054b4:	4603      	mov	r3, r0
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d001      	beq.n	80054be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	e02d      	b.n	800551a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054be:	f7fe ffd1 	bl	8004464 <HAL_GetTick>
 80054c2:	4602      	mov	r2, r0
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	1ad3      	subs	r3, r2, r3
 80054c8:	68ba      	ldr	r2, [r7, #8]
 80054ca:	429a      	cmp	r2, r3
 80054cc:	d302      	bcc.n	80054d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d11a      	bne.n	800550a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	699b      	ldr	r3, [r3, #24]
 80054da:	f003 0320 	and.w	r3, r3, #32
 80054de:	2b20      	cmp	r3, #32
 80054e0:	d013      	beq.n	800550a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054e6:	f043 0220 	orr.w	r2, r3, #32
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2220      	movs	r2, #32
 80054f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2200      	movs	r2, #0
 80054fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2200      	movs	r2, #0
 8005502:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e007      	b.n	800551a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	699b      	ldr	r3, [r3, #24]
 8005510:	f003 0320 	and.w	r3, r3, #32
 8005514:	2b20      	cmp	r3, #32
 8005516:	d1c8      	bne.n	80054aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005518:	2300      	movs	r3, #0
}
 800551a:	4618      	mov	r0, r3
 800551c:	3710      	adds	r7, #16
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}
	...

08005524 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b086      	sub	sp, #24
 8005528:	af00      	add	r7, sp, #0
 800552a:	60f8      	str	r0, [r7, #12]
 800552c:	60b9      	str	r1, [r7, #8]
 800552e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005530:	2300      	movs	r3, #0
 8005532:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005534:	e071      	b.n	800561a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	68b9      	ldr	r1, [r7, #8]
 800553a:	68f8      	ldr	r0, [r7, #12]
 800553c:	f000 f87e 	bl	800563c <I2C_IsErrorOccurred>
 8005540:	4603      	mov	r3, r0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d001      	beq.n	800554a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	699b      	ldr	r3, [r3, #24]
 8005550:	f003 0320 	and.w	r3, r3, #32
 8005554:	2b20      	cmp	r3, #32
 8005556:	d13b      	bne.n	80055d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8005558:	7dfb      	ldrb	r3, [r7, #23]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d138      	bne.n	80055d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	699b      	ldr	r3, [r3, #24]
 8005564:	f003 0304 	and.w	r3, r3, #4
 8005568:	2b04      	cmp	r3, #4
 800556a:	d105      	bne.n	8005578 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005570:	2b00      	cmp	r3, #0
 8005572:	d001      	beq.n	8005578 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8005574:	2300      	movs	r3, #0
 8005576:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	699b      	ldr	r3, [r3, #24]
 800557e:	f003 0310 	and.w	r3, r3, #16
 8005582:	2b10      	cmp	r3, #16
 8005584:	d121      	bne.n	80055ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	2210      	movs	r2, #16
 800558c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2204      	movs	r2, #4
 8005592:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2220      	movs	r2, #32
 800559a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	6859      	ldr	r1, [r3, #4]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	4b24      	ldr	r3, [pc, #144]	@ (8005638 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80055a8:	400b      	ands	r3, r1
 80055aa:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2220      	movs	r2, #32
 80055b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2200      	movs	r2, #0
 80055b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2200      	movs	r2, #0
 80055c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	75fb      	strb	r3, [r7, #23]
 80055c8:	e002      	b.n	80055d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2200      	movs	r2, #0
 80055ce:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80055d0:	f7fe ff48 	bl	8004464 <HAL_GetTick>
 80055d4:	4602      	mov	r2, r0
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	1ad3      	subs	r3, r2, r3
 80055da:	68ba      	ldr	r2, [r7, #8]
 80055dc:	429a      	cmp	r2, r3
 80055de:	d302      	bcc.n	80055e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d119      	bne.n	800561a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80055e6:	7dfb      	ldrb	r3, [r7, #23]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d116      	bne.n	800561a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	699b      	ldr	r3, [r3, #24]
 80055f2:	f003 0304 	and.w	r3, r3, #4
 80055f6:	2b04      	cmp	r3, #4
 80055f8:	d00f      	beq.n	800561a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055fe:	f043 0220 	orr.w	r2, r3, #32
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2220      	movs	r2, #32
 800560a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2200      	movs	r2, #0
 8005612:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	699b      	ldr	r3, [r3, #24]
 8005620:	f003 0304 	and.w	r3, r3, #4
 8005624:	2b04      	cmp	r3, #4
 8005626:	d002      	beq.n	800562e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8005628:	7dfb      	ldrb	r3, [r7, #23]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d083      	beq.n	8005536 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800562e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005630:	4618      	mov	r0, r3
 8005632:	3718      	adds	r7, #24
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}
 8005638:	fe00e800 	.word	0xfe00e800

0800563c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b08a      	sub	sp, #40	@ 0x28
 8005640:	af00      	add	r7, sp, #0
 8005642:	60f8      	str	r0, [r7, #12]
 8005644:	60b9      	str	r1, [r7, #8]
 8005646:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005648:	2300      	movs	r3, #0
 800564a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	699b      	ldr	r3, [r3, #24]
 8005654:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005656:	2300      	movs	r3, #0
 8005658:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800565e:	69bb      	ldr	r3, [r7, #24]
 8005660:	f003 0310 	and.w	r3, r3, #16
 8005664:	2b00      	cmp	r3, #0
 8005666:	d068      	beq.n	800573a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2210      	movs	r2, #16
 800566e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005670:	e049      	b.n	8005706 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005678:	d045      	beq.n	8005706 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800567a:	f7fe fef3 	bl	8004464 <HAL_GetTick>
 800567e:	4602      	mov	r2, r0
 8005680:	69fb      	ldr	r3, [r7, #28]
 8005682:	1ad3      	subs	r3, r2, r3
 8005684:	68ba      	ldr	r2, [r7, #8]
 8005686:	429a      	cmp	r2, r3
 8005688:	d302      	bcc.n	8005690 <I2C_IsErrorOccurred+0x54>
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d13a      	bne.n	8005706 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800569a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80056a2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	699b      	ldr	r3, [r3, #24]
 80056aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056b2:	d121      	bne.n	80056f8 <I2C_IsErrorOccurred+0xbc>
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056ba:	d01d      	beq.n	80056f8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80056bc:	7cfb      	ldrb	r3, [r7, #19]
 80056be:	2b20      	cmp	r3, #32
 80056c0:	d01a      	beq.n	80056f8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	685a      	ldr	r2, [r3, #4]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80056d0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80056d2:	f7fe fec7 	bl	8004464 <HAL_GetTick>
 80056d6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80056d8:	e00e      	b.n	80056f8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80056da:	f7fe fec3 	bl	8004464 <HAL_GetTick>
 80056de:	4602      	mov	r2, r0
 80056e0:	69fb      	ldr	r3, [r7, #28]
 80056e2:	1ad3      	subs	r3, r2, r3
 80056e4:	2b19      	cmp	r3, #25
 80056e6:	d907      	bls.n	80056f8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80056e8:	6a3b      	ldr	r3, [r7, #32]
 80056ea:	f043 0320 	orr.w	r3, r3, #32
 80056ee:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80056f6:	e006      	b.n	8005706 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	699b      	ldr	r3, [r3, #24]
 80056fe:	f003 0320 	and.w	r3, r3, #32
 8005702:	2b20      	cmp	r3, #32
 8005704:	d1e9      	bne.n	80056da <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	699b      	ldr	r3, [r3, #24]
 800570c:	f003 0320 	and.w	r3, r3, #32
 8005710:	2b20      	cmp	r3, #32
 8005712:	d003      	beq.n	800571c <I2C_IsErrorOccurred+0xe0>
 8005714:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005718:	2b00      	cmp	r3, #0
 800571a:	d0aa      	beq.n	8005672 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800571c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005720:	2b00      	cmp	r3, #0
 8005722:	d103      	bne.n	800572c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	2220      	movs	r2, #32
 800572a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800572c:	6a3b      	ldr	r3, [r7, #32]
 800572e:	f043 0304 	orr.w	r3, r3, #4
 8005732:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	699b      	ldr	r3, [r3, #24]
 8005740:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005742:	69bb      	ldr	r3, [r7, #24]
 8005744:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005748:	2b00      	cmp	r3, #0
 800574a:	d00b      	beq.n	8005764 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800574c:	6a3b      	ldr	r3, [r7, #32]
 800574e:	f043 0301 	orr.w	r3, r3, #1
 8005752:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800575c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005764:	69bb      	ldr	r3, [r7, #24]
 8005766:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800576a:	2b00      	cmp	r3, #0
 800576c:	d00b      	beq.n	8005786 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800576e:	6a3b      	ldr	r3, [r7, #32]
 8005770:	f043 0308 	orr.w	r3, r3, #8
 8005774:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800577e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005786:	69bb      	ldr	r3, [r7, #24]
 8005788:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800578c:	2b00      	cmp	r3, #0
 800578e:	d00b      	beq.n	80057a8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005790:	6a3b      	ldr	r3, [r7, #32]
 8005792:	f043 0302 	orr.w	r3, r3, #2
 8005796:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80057a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80057a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d01c      	beq.n	80057ea <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80057b0:	68f8      	ldr	r0, [r7, #12]
 80057b2:	f7ff fdaf 	bl	8005314 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	6859      	ldr	r1, [r3, #4]
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	4b0d      	ldr	r3, [pc, #52]	@ (80057f8 <I2C_IsErrorOccurred+0x1bc>)
 80057c2:	400b      	ands	r3, r1
 80057c4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057ca:	6a3b      	ldr	r3, [r7, #32]
 80057cc:	431a      	orrs	r2, r3
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2220      	movs	r2, #32
 80057d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2200      	movs	r2, #0
 80057de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80057ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3728      	adds	r7, #40	@ 0x28
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
 80057f6:	bf00      	nop
 80057f8:	fe00e800 	.word	0xfe00e800

080057fc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b087      	sub	sp, #28
 8005800:	af00      	add	r7, sp, #0
 8005802:	60f8      	str	r0, [r7, #12]
 8005804:	607b      	str	r3, [r7, #4]
 8005806:	460b      	mov	r3, r1
 8005808:	817b      	strh	r3, [r7, #10]
 800580a:	4613      	mov	r3, r2
 800580c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800580e:	897b      	ldrh	r3, [r7, #10]
 8005810:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005814:	7a7b      	ldrb	r3, [r7, #9]
 8005816:	041b      	lsls	r3, r3, #16
 8005818:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800581c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005822:	6a3b      	ldr	r3, [r7, #32]
 8005824:	4313      	orrs	r3, r2
 8005826:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800582a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	685a      	ldr	r2, [r3, #4]
 8005832:	6a3b      	ldr	r3, [r7, #32]
 8005834:	0d5b      	lsrs	r3, r3, #21
 8005836:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800583a:	4b08      	ldr	r3, [pc, #32]	@ (800585c <I2C_TransferConfig+0x60>)
 800583c:	430b      	orrs	r3, r1
 800583e:	43db      	mvns	r3, r3
 8005840:	ea02 0103 	and.w	r1, r2, r3
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	697a      	ldr	r2, [r7, #20]
 800584a:	430a      	orrs	r2, r1
 800584c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800584e:	bf00      	nop
 8005850:	371c      	adds	r7, #28
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr
 800585a:	bf00      	nop
 800585c:	03ff63ff 	.word	0x03ff63ff

08005860 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005860:	b480      	push	{r7}
 8005862:	b083      	sub	sp, #12
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
 8005868:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005870:	b2db      	uxtb	r3, r3
 8005872:	2b20      	cmp	r3, #32
 8005874:	d138      	bne.n	80058e8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800587c:	2b01      	cmp	r3, #1
 800587e:	d101      	bne.n	8005884 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005880:	2302      	movs	r3, #2
 8005882:	e032      	b.n	80058ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2224      	movs	r2, #36	@ 0x24
 8005890:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f022 0201 	bic.w	r2, r2, #1
 80058a2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80058b2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	6819      	ldr	r1, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	683a      	ldr	r2, [r7, #0]
 80058c0:	430a      	orrs	r2, r1
 80058c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f042 0201 	orr.w	r2, r2, #1
 80058d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2220      	movs	r2, #32
 80058d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2200      	movs	r2, #0
 80058e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80058e4:	2300      	movs	r3, #0
 80058e6:	e000      	b.n	80058ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80058e8:	2302      	movs	r3, #2
  }
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	370c      	adds	r7, #12
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr

080058f6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80058f6:	b480      	push	{r7}
 80058f8:	b085      	sub	sp, #20
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
 80058fe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005906:	b2db      	uxtb	r3, r3
 8005908:	2b20      	cmp	r3, #32
 800590a:	d139      	bne.n	8005980 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005912:	2b01      	cmp	r3, #1
 8005914:	d101      	bne.n	800591a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005916:	2302      	movs	r3, #2
 8005918:	e033      	b.n	8005982 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2201      	movs	r2, #1
 800591e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2224      	movs	r2, #36	@ 0x24
 8005926:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f022 0201 	bic.w	r2, r2, #1
 8005938:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005948:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	021b      	lsls	r3, r3, #8
 800594e:	68fa      	ldr	r2, [r7, #12]
 8005950:	4313      	orrs	r3, r2
 8005952:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	68fa      	ldr	r2, [r7, #12]
 800595a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	681a      	ldr	r2, [r3, #0]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f042 0201 	orr.w	r2, r2, #1
 800596a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2220      	movs	r2, #32
 8005970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2200      	movs	r2, #0
 8005978:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800597c:	2300      	movs	r3, #0
 800597e:	e000      	b.n	8005982 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005980:	2302      	movs	r3, #2
  }
}
 8005982:	4618      	mov	r0, r3
 8005984:	3714      	adds	r7, #20
 8005986:	46bd      	mov	sp, r7
 8005988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598c:	4770      	bx	lr
	...

08005990 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005990:	b480      	push	{r7}
 8005992:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005994:	4b04      	ldr	r3, [pc, #16]	@ (80059a8 <HAL_PWREx_GetVoltageRange+0x18>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800599c:	4618      	mov	r0, r3
 800599e:	46bd      	mov	sp, r7
 80059a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a4:	4770      	bx	lr
 80059a6:	bf00      	nop
 80059a8:	40007000 	.word	0x40007000

080059ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b085      	sub	sp, #20
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059ba:	d130      	bne.n	8005a1e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80059bc:	4b23      	ldr	r3, [pc, #140]	@ (8005a4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80059c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059c8:	d038      	beq.n	8005a3c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80059ca:	4b20      	ldr	r3, [pc, #128]	@ (8005a4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80059d2:	4a1e      	ldr	r2, [pc, #120]	@ (8005a4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80059d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80059d8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80059da:	4b1d      	ldr	r3, [pc, #116]	@ (8005a50 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	2232      	movs	r2, #50	@ 0x32
 80059e0:	fb02 f303 	mul.w	r3, r2, r3
 80059e4:	4a1b      	ldr	r2, [pc, #108]	@ (8005a54 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80059e6:	fba2 2303 	umull	r2, r3, r2, r3
 80059ea:	0c9b      	lsrs	r3, r3, #18
 80059ec:	3301      	adds	r3, #1
 80059ee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80059f0:	e002      	b.n	80059f8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	3b01      	subs	r3, #1
 80059f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80059f8:	4b14      	ldr	r3, [pc, #80]	@ (8005a4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80059fa:	695b      	ldr	r3, [r3, #20]
 80059fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a04:	d102      	bne.n	8005a0c <HAL_PWREx_ControlVoltageScaling+0x60>
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d1f2      	bne.n	80059f2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8005a4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005a0e:	695b      	ldr	r3, [r3, #20]
 8005a10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a18:	d110      	bne.n	8005a3c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	e00f      	b.n	8005a3e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005a1e:	4b0b      	ldr	r3, [pc, #44]	@ (8005a4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005a26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a2a:	d007      	beq.n	8005a3c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005a2c:	4b07      	ldr	r3, [pc, #28]	@ (8005a4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005a34:	4a05      	ldr	r2, [pc, #20]	@ (8005a4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005a36:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005a3a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005a3c:	2300      	movs	r3, #0
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3714      	adds	r7, #20
 8005a42:	46bd      	mov	sp, r7
 8005a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a48:	4770      	bx	lr
 8005a4a:	bf00      	nop
 8005a4c:	40007000 	.word	0x40007000
 8005a50:	20000008 	.word	0x20000008
 8005a54:	431bde83 	.word	0x431bde83

08005a58 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b088      	sub	sp, #32
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d102      	bne.n	8005a6c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	f000 bc02 	b.w	8006270 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a6c:	4b96      	ldr	r3, [pc, #600]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	f003 030c 	and.w	r3, r3, #12
 8005a74:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005a76:	4b94      	ldr	r3, [pc, #592]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005a78:	68db      	ldr	r3, [r3, #12]
 8005a7a:	f003 0303 	and.w	r3, r3, #3
 8005a7e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0310 	and.w	r3, r3, #16
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	f000 80e4 	beq.w	8005c56 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005a8e:	69bb      	ldr	r3, [r7, #24]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d007      	beq.n	8005aa4 <HAL_RCC_OscConfig+0x4c>
 8005a94:	69bb      	ldr	r3, [r7, #24]
 8005a96:	2b0c      	cmp	r3, #12
 8005a98:	f040 808b 	bne.w	8005bb2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	2b01      	cmp	r3, #1
 8005aa0:	f040 8087 	bne.w	8005bb2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005aa4:	4b88      	ldr	r3, [pc, #544]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f003 0302 	and.w	r3, r3, #2
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d005      	beq.n	8005abc <HAL_RCC_OscConfig+0x64>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	699b      	ldr	r3, [r3, #24]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d101      	bne.n	8005abc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	e3d9      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6a1a      	ldr	r2, [r3, #32]
 8005ac0:	4b81      	ldr	r3, [pc, #516]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f003 0308 	and.w	r3, r3, #8
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d004      	beq.n	8005ad6 <HAL_RCC_OscConfig+0x7e>
 8005acc:	4b7e      	ldr	r3, [pc, #504]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ad4:	e005      	b.n	8005ae2 <HAL_RCC_OscConfig+0x8a>
 8005ad6:	4b7c      	ldr	r3, [pc, #496]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005ad8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005adc:	091b      	lsrs	r3, r3, #4
 8005ade:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d223      	bcs.n	8005b2e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6a1b      	ldr	r3, [r3, #32]
 8005aea:	4618      	mov	r0, r3
 8005aec:	f000 fdbe 	bl	800666c <RCC_SetFlashLatencyFromMSIRange>
 8005af0:	4603      	mov	r3, r0
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d001      	beq.n	8005afa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e3ba      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005afa:	4b73      	ldr	r3, [pc, #460]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a72      	ldr	r2, [pc, #456]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005b00:	f043 0308 	orr.w	r3, r3, #8
 8005b04:	6013      	str	r3, [r2, #0]
 8005b06:	4b70      	ldr	r3, [pc, #448]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6a1b      	ldr	r3, [r3, #32]
 8005b12:	496d      	ldr	r1, [pc, #436]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005b14:	4313      	orrs	r3, r2
 8005b16:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005b18:	4b6b      	ldr	r3, [pc, #428]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	69db      	ldr	r3, [r3, #28]
 8005b24:	021b      	lsls	r3, r3, #8
 8005b26:	4968      	ldr	r1, [pc, #416]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	604b      	str	r3, [r1, #4]
 8005b2c:	e025      	b.n	8005b7a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005b2e:	4b66      	ldr	r3, [pc, #408]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a65      	ldr	r2, [pc, #404]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005b34:	f043 0308 	orr.w	r3, r3, #8
 8005b38:	6013      	str	r3, [r2, #0]
 8005b3a:	4b63      	ldr	r3, [pc, #396]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a1b      	ldr	r3, [r3, #32]
 8005b46:	4960      	ldr	r1, [pc, #384]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005b4c:	4b5e      	ldr	r3, [pc, #376]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	69db      	ldr	r3, [r3, #28]
 8005b58:	021b      	lsls	r3, r3, #8
 8005b5a:	495b      	ldr	r1, [pc, #364]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005b60:	69bb      	ldr	r3, [r7, #24]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d109      	bne.n	8005b7a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6a1b      	ldr	r3, [r3, #32]
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	f000 fd7e 	bl	800666c <RCC_SetFlashLatencyFromMSIRange>
 8005b70:	4603      	mov	r3, r0
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d001      	beq.n	8005b7a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	e37a      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005b7a:	f000 fc81 	bl	8006480 <HAL_RCC_GetSysClockFreq>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	4b51      	ldr	r3, [pc, #324]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	091b      	lsrs	r3, r3, #4
 8005b86:	f003 030f 	and.w	r3, r3, #15
 8005b8a:	4950      	ldr	r1, [pc, #320]	@ (8005ccc <HAL_RCC_OscConfig+0x274>)
 8005b8c:	5ccb      	ldrb	r3, [r1, r3]
 8005b8e:	f003 031f 	and.w	r3, r3, #31
 8005b92:	fa22 f303 	lsr.w	r3, r2, r3
 8005b96:	4a4e      	ldr	r2, [pc, #312]	@ (8005cd0 <HAL_RCC_OscConfig+0x278>)
 8005b98:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005b9a:	4b4e      	ldr	r3, [pc, #312]	@ (8005cd4 <HAL_RCC_OscConfig+0x27c>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	f7fe f802 	bl	8003ba8 <HAL_InitTick>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005ba8:	7bfb      	ldrb	r3, [r7, #15]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d052      	beq.n	8005c54 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005bae:	7bfb      	ldrb	r3, [r7, #15]
 8005bb0:	e35e      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	699b      	ldr	r3, [r3, #24]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d032      	beq.n	8005c20 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005bba:	4b43      	ldr	r3, [pc, #268]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a42      	ldr	r2, [pc, #264]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005bc0:	f043 0301 	orr.w	r3, r3, #1
 8005bc4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005bc6:	f7fe fc4d 	bl	8004464 <HAL_GetTick>
 8005bca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005bcc:	e008      	b.n	8005be0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005bce:	f7fe fc49 	bl	8004464 <HAL_GetTick>
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	1ad3      	subs	r3, r2, r3
 8005bd8:	2b02      	cmp	r3, #2
 8005bda:	d901      	bls.n	8005be0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005bdc:	2303      	movs	r3, #3
 8005bde:	e347      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005be0:	4b39      	ldr	r3, [pc, #228]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f003 0302 	and.w	r3, r3, #2
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d0f0      	beq.n	8005bce <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005bec:	4b36      	ldr	r3, [pc, #216]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a35      	ldr	r2, [pc, #212]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005bf2:	f043 0308 	orr.w	r3, r3, #8
 8005bf6:	6013      	str	r3, [r2, #0]
 8005bf8:	4b33      	ldr	r3, [pc, #204]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6a1b      	ldr	r3, [r3, #32]
 8005c04:	4930      	ldr	r1, [pc, #192]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005c06:	4313      	orrs	r3, r2
 8005c08:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005c0a:	4b2f      	ldr	r3, [pc, #188]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	69db      	ldr	r3, [r3, #28]
 8005c16:	021b      	lsls	r3, r3, #8
 8005c18:	492b      	ldr	r1, [pc, #172]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	604b      	str	r3, [r1, #4]
 8005c1e:	e01a      	b.n	8005c56 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005c20:	4b29      	ldr	r3, [pc, #164]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a28      	ldr	r2, [pc, #160]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005c26:	f023 0301 	bic.w	r3, r3, #1
 8005c2a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005c2c:	f7fe fc1a 	bl	8004464 <HAL_GetTick>
 8005c30:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005c32:	e008      	b.n	8005c46 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005c34:	f7fe fc16 	bl	8004464 <HAL_GetTick>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	2b02      	cmp	r3, #2
 8005c40:	d901      	bls.n	8005c46 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005c42:	2303      	movs	r3, #3
 8005c44:	e314      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005c46:	4b20      	ldr	r3, [pc, #128]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 0302 	and.w	r3, r3, #2
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d1f0      	bne.n	8005c34 <HAL_RCC_OscConfig+0x1dc>
 8005c52:	e000      	b.n	8005c56 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005c54:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f003 0301 	and.w	r3, r3, #1
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d073      	beq.n	8005d4a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005c62:	69bb      	ldr	r3, [r7, #24]
 8005c64:	2b08      	cmp	r3, #8
 8005c66:	d005      	beq.n	8005c74 <HAL_RCC_OscConfig+0x21c>
 8005c68:	69bb      	ldr	r3, [r7, #24]
 8005c6a:	2b0c      	cmp	r3, #12
 8005c6c:	d10e      	bne.n	8005c8c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	2b03      	cmp	r3, #3
 8005c72:	d10b      	bne.n	8005c8c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c74:	4b14      	ldr	r3, [pc, #80]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d063      	beq.n	8005d48 <HAL_RCC_OscConfig+0x2f0>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d15f      	bne.n	8005d48 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e2f1      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c94:	d106      	bne.n	8005ca4 <HAL_RCC_OscConfig+0x24c>
 8005c96:	4b0c      	ldr	r3, [pc, #48]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a0b      	ldr	r2, [pc, #44]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005c9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ca0:	6013      	str	r3, [r2, #0]
 8005ca2:	e025      	b.n	8005cf0 <HAL_RCC_OscConfig+0x298>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005cac:	d114      	bne.n	8005cd8 <HAL_RCC_OscConfig+0x280>
 8005cae:	4b06      	ldr	r3, [pc, #24]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a05      	ldr	r2, [pc, #20]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005cb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005cb8:	6013      	str	r3, [r2, #0]
 8005cba:	4b03      	ldr	r3, [pc, #12]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a02      	ldr	r2, [pc, #8]	@ (8005cc8 <HAL_RCC_OscConfig+0x270>)
 8005cc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cc4:	6013      	str	r3, [r2, #0]
 8005cc6:	e013      	b.n	8005cf0 <HAL_RCC_OscConfig+0x298>
 8005cc8:	40021000 	.word	0x40021000
 8005ccc:	0800f25c 	.word	0x0800f25c
 8005cd0:	20000008 	.word	0x20000008
 8005cd4:	2000000c 	.word	0x2000000c
 8005cd8:	4ba0      	ldr	r3, [pc, #640]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a9f      	ldr	r2, [pc, #636]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005cde:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ce2:	6013      	str	r3, [r2, #0]
 8005ce4:	4b9d      	ldr	r3, [pc, #628]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a9c      	ldr	r2, [pc, #624]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005cea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005cee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d013      	beq.n	8005d20 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cf8:	f7fe fbb4 	bl	8004464 <HAL_GetTick>
 8005cfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005cfe:	e008      	b.n	8005d12 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d00:	f7fe fbb0 	bl	8004464 <HAL_GetTick>
 8005d04:	4602      	mov	r2, r0
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	1ad3      	subs	r3, r2, r3
 8005d0a:	2b64      	cmp	r3, #100	@ 0x64
 8005d0c:	d901      	bls.n	8005d12 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005d0e:	2303      	movs	r3, #3
 8005d10:	e2ae      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d12:	4b92      	ldr	r3, [pc, #584]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d0f0      	beq.n	8005d00 <HAL_RCC_OscConfig+0x2a8>
 8005d1e:	e014      	b.n	8005d4a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d20:	f7fe fba0 	bl	8004464 <HAL_GetTick>
 8005d24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005d26:	e008      	b.n	8005d3a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d28:	f7fe fb9c 	bl	8004464 <HAL_GetTick>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	2b64      	cmp	r3, #100	@ 0x64
 8005d34:	d901      	bls.n	8005d3a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005d36:	2303      	movs	r3, #3
 8005d38:	e29a      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005d3a:	4b88      	ldr	r3, [pc, #544]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d1f0      	bne.n	8005d28 <HAL_RCC_OscConfig+0x2d0>
 8005d46:	e000      	b.n	8005d4a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f003 0302 	and.w	r3, r3, #2
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d060      	beq.n	8005e18 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005d56:	69bb      	ldr	r3, [r7, #24]
 8005d58:	2b04      	cmp	r3, #4
 8005d5a:	d005      	beq.n	8005d68 <HAL_RCC_OscConfig+0x310>
 8005d5c:	69bb      	ldr	r3, [r7, #24]
 8005d5e:	2b0c      	cmp	r3, #12
 8005d60:	d119      	bne.n	8005d96 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	2b02      	cmp	r3, #2
 8005d66:	d116      	bne.n	8005d96 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005d68:	4b7c      	ldr	r3, [pc, #496]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d005      	beq.n	8005d80 <HAL_RCC_OscConfig+0x328>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d101      	bne.n	8005d80 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e277      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d80:	4b76      	ldr	r3, [pc, #472]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	691b      	ldr	r3, [r3, #16]
 8005d8c:	061b      	lsls	r3, r3, #24
 8005d8e:	4973      	ldr	r1, [pc, #460]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005d90:	4313      	orrs	r3, r2
 8005d92:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005d94:	e040      	b.n	8005e18 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d023      	beq.n	8005de6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d9e:	4b6f      	ldr	r3, [pc, #444]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a6e      	ldr	r2, [pc, #440]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005da4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005da8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005daa:	f7fe fb5b 	bl	8004464 <HAL_GetTick>
 8005dae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005db0:	e008      	b.n	8005dc4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005db2:	f7fe fb57 	bl	8004464 <HAL_GetTick>
 8005db6:	4602      	mov	r2, r0
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	1ad3      	subs	r3, r2, r3
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	d901      	bls.n	8005dc4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005dc0:	2303      	movs	r3, #3
 8005dc2:	e255      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005dc4:	4b65      	ldr	r3, [pc, #404]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d0f0      	beq.n	8005db2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dd0:	4b62      	ldr	r3, [pc, #392]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	691b      	ldr	r3, [r3, #16]
 8005ddc:	061b      	lsls	r3, r3, #24
 8005dde:	495f      	ldr	r1, [pc, #380]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005de0:	4313      	orrs	r3, r2
 8005de2:	604b      	str	r3, [r1, #4]
 8005de4:	e018      	b.n	8005e18 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005de6:	4b5d      	ldr	r3, [pc, #372]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a5c      	ldr	r2, [pc, #368]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005dec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005df0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005df2:	f7fe fb37 	bl	8004464 <HAL_GetTick>
 8005df6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005df8:	e008      	b.n	8005e0c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005dfa:	f7fe fb33 	bl	8004464 <HAL_GetTick>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	1ad3      	subs	r3, r2, r3
 8005e04:	2b02      	cmp	r3, #2
 8005e06:	d901      	bls.n	8005e0c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005e08:	2303      	movs	r3, #3
 8005e0a:	e231      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005e0c:	4b53      	ldr	r3, [pc, #332]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d1f0      	bne.n	8005dfa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f003 0308 	and.w	r3, r3, #8
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d03c      	beq.n	8005e9e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	695b      	ldr	r3, [r3, #20]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d01c      	beq.n	8005e66 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e2c:	4b4b      	ldr	r3, [pc, #300]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005e2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e32:	4a4a      	ldr	r2, [pc, #296]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005e34:	f043 0301 	orr.w	r3, r3, #1
 8005e38:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e3c:	f7fe fb12 	bl	8004464 <HAL_GetTick>
 8005e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005e42:	e008      	b.n	8005e56 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e44:	f7fe fb0e 	bl	8004464 <HAL_GetTick>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	1ad3      	subs	r3, r2, r3
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	d901      	bls.n	8005e56 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005e52:	2303      	movs	r3, #3
 8005e54:	e20c      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005e56:	4b41      	ldr	r3, [pc, #260]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005e58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e5c:	f003 0302 	and.w	r3, r3, #2
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d0ef      	beq.n	8005e44 <HAL_RCC_OscConfig+0x3ec>
 8005e64:	e01b      	b.n	8005e9e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e66:	4b3d      	ldr	r3, [pc, #244]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005e68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e6c:	4a3b      	ldr	r2, [pc, #236]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005e6e:	f023 0301 	bic.w	r3, r3, #1
 8005e72:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e76:	f7fe faf5 	bl	8004464 <HAL_GetTick>
 8005e7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005e7c:	e008      	b.n	8005e90 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e7e:	f7fe faf1 	bl	8004464 <HAL_GetTick>
 8005e82:	4602      	mov	r2, r0
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	1ad3      	subs	r3, r2, r3
 8005e88:	2b02      	cmp	r3, #2
 8005e8a:	d901      	bls.n	8005e90 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005e8c:	2303      	movs	r3, #3
 8005e8e:	e1ef      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005e90:	4b32      	ldr	r3, [pc, #200]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005e92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e96:	f003 0302 	and.w	r3, r3, #2
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1ef      	bne.n	8005e7e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 0304 	and.w	r3, r3, #4
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	f000 80a6 	beq.w	8005ff8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005eac:	2300      	movs	r3, #0
 8005eae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005eb0:	4b2a      	ldr	r3, [pc, #168]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005eb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d10d      	bne.n	8005ed8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ebc:	4b27      	ldr	r3, [pc, #156]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ec0:	4a26      	ldr	r2, [pc, #152]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005ec2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ec6:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ec8:	4b24      	ldr	r3, [pc, #144]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005eca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ecc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ed0:	60bb      	str	r3, [r7, #8]
 8005ed2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ed8:	4b21      	ldr	r3, [pc, #132]	@ (8005f60 <HAL_RCC_OscConfig+0x508>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d118      	bne.n	8005f16 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ee4:	4b1e      	ldr	r3, [pc, #120]	@ (8005f60 <HAL_RCC_OscConfig+0x508>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a1d      	ldr	r2, [pc, #116]	@ (8005f60 <HAL_RCC_OscConfig+0x508>)
 8005eea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005eee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ef0:	f7fe fab8 	bl	8004464 <HAL_GetTick>
 8005ef4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ef6:	e008      	b.n	8005f0a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ef8:	f7fe fab4 	bl	8004464 <HAL_GetTick>
 8005efc:	4602      	mov	r2, r0
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	1ad3      	subs	r3, r2, r3
 8005f02:	2b02      	cmp	r3, #2
 8005f04:	d901      	bls.n	8005f0a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005f06:	2303      	movs	r3, #3
 8005f08:	e1b2      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f0a:	4b15      	ldr	r3, [pc, #84]	@ (8005f60 <HAL_RCC_OscConfig+0x508>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d0f0      	beq.n	8005ef8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d108      	bne.n	8005f30 <HAL_RCC_OscConfig+0x4d8>
 8005f1e:	4b0f      	ldr	r3, [pc, #60]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f24:	4a0d      	ldr	r2, [pc, #52]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005f26:	f043 0301 	orr.w	r3, r3, #1
 8005f2a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005f2e:	e029      	b.n	8005f84 <HAL_RCC_OscConfig+0x52c>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	2b05      	cmp	r3, #5
 8005f36:	d115      	bne.n	8005f64 <HAL_RCC_OscConfig+0x50c>
 8005f38:	4b08      	ldr	r3, [pc, #32]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f3e:	4a07      	ldr	r2, [pc, #28]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005f40:	f043 0304 	orr.w	r3, r3, #4
 8005f44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005f48:	4b04      	ldr	r3, [pc, #16]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f4e:	4a03      	ldr	r2, [pc, #12]	@ (8005f5c <HAL_RCC_OscConfig+0x504>)
 8005f50:	f043 0301 	orr.w	r3, r3, #1
 8005f54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005f58:	e014      	b.n	8005f84 <HAL_RCC_OscConfig+0x52c>
 8005f5a:	bf00      	nop
 8005f5c:	40021000 	.word	0x40021000
 8005f60:	40007000 	.word	0x40007000
 8005f64:	4b9a      	ldr	r3, [pc, #616]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 8005f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f6a:	4a99      	ldr	r2, [pc, #612]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 8005f6c:	f023 0301 	bic.w	r3, r3, #1
 8005f70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005f74:	4b96      	ldr	r3, [pc, #600]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 8005f76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f7a:	4a95      	ldr	r2, [pc, #596]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 8005f7c:	f023 0304 	bic.w	r3, r3, #4
 8005f80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d016      	beq.n	8005fba <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f8c:	f7fe fa6a 	bl	8004464 <HAL_GetTick>
 8005f90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f92:	e00a      	b.n	8005faa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f94:	f7fe fa66 	bl	8004464 <HAL_GetTick>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d901      	bls.n	8005faa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	e162      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005faa:	4b89      	ldr	r3, [pc, #548]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 8005fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fb0:	f003 0302 	and.w	r3, r3, #2
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d0ed      	beq.n	8005f94 <HAL_RCC_OscConfig+0x53c>
 8005fb8:	e015      	b.n	8005fe6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fba:	f7fe fa53 	bl	8004464 <HAL_GetTick>
 8005fbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005fc0:	e00a      	b.n	8005fd8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fc2:	f7fe fa4f 	bl	8004464 <HAL_GetTick>
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	1ad3      	subs	r3, r2, r3
 8005fcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d901      	bls.n	8005fd8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005fd4:	2303      	movs	r3, #3
 8005fd6:	e14b      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005fd8:	4b7d      	ldr	r3, [pc, #500]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 8005fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fde:	f003 0302 	and.w	r3, r3, #2
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d1ed      	bne.n	8005fc2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005fe6:	7ffb      	ldrb	r3, [r7, #31]
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d105      	bne.n	8005ff8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fec:	4b78      	ldr	r3, [pc, #480]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 8005fee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ff0:	4a77      	ldr	r2, [pc, #476]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 8005ff2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ff6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 0320 	and.w	r3, r3, #32
 8006000:	2b00      	cmp	r3, #0
 8006002:	d03c      	beq.n	800607e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006008:	2b00      	cmp	r3, #0
 800600a:	d01c      	beq.n	8006046 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800600c:	4b70      	ldr	r3, [pc, #448]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 800600e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006012:	4a6f      	ldr	r2, [pc, #444]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 8006014:	f043 0301 	orr.w	r3, r3, #1
 8006018:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800601c:	f7fe fa22 	bl	8004464 <HAL_GetTick>
 8006020:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006022:	e008      	b.n	8006036 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006024:	f7fe fa1e 	bl	8004464 <HAL_GetTick>
 8006028:	4602      	mov	r2, r0
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	1ad3      	subs	r3, r2, r3
 800602e:	2b02      	cmp	r3, #2
 8006030:	d901      	bls.n	8006036 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8006032:	2303      	movs	r3, #3
 8006034:	e11c      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006036:	4b66      	ldr	r3, [pc, #408]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 8006038:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800603c:	f003 0302 	and.w	r3, r3, #2
 8006040:	2b00      	cmp	r3, #0
 8006042:	d0ef      	beq.n	8006024 <HAL_RCC_OscConfig+0x5cc>
 8006044:	e01b      	b.n	800607e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006046:	4b62      	ldr	r3, [pc, #392]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 8006048:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800604c:	4a60      	ldr	r2, [pc, #384]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 800604e:	f023 0301 	bic.w	r3, r3, #1
 8006052:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006056:	f7fe fa05 	bl	8004464 <HAL_GetTick>
 800605a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800605c:	e008      	b.n	8006070 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800605e:	f7fe fa01 	bl	8004464 <HAL_GetTick>
 8006062:	4602      	mov	r2, r0
 8006064:	693b      	ldr	r3, [r7, #16]
 8006066:	1ad3      	subs	r3, r2, r3
 8006068:	2b02      	cmp	r3, #2
 800606a:	d901      	bls.n	8006070 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800606c:	2303      	movs	r3, #3
 800606e:	e0ff      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006070:	4b57      	ldr	r3, [pc, #348]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 8006072:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006076:	f003 0302 	and.w	r3, r3, #2
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1ef      	bne.n	800605e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006082:	2b00      	cmp	r3, #0
 8006084:	f000 80f3 	beq.w	800626e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800608c:	2b02      	cmp	r3, #2
 800608e:	f040 80c9 	bne.w	8006224 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006092:	4b4f      	ldr	r3, [pc, #316]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 8006094:	68db      	ldr	r3, [r3, #12]
 8006096:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	f003 0203 	and.w	r2, r3, #3
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d12c      	bne.n	8006100 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060b0:	3b01      	subs	r3, #1
 80060b2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d123      	bne.n	8006100 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060c2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80060c4:	429a      	cmp	r2, r3
 80060c6:	d11b      	bne.n	8006100 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060d2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80060d4:	429a      	cmp	r2, r3
 80060d6:	d113      	bne.n	8006100 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060e2:	085b      	lsrs	r3, r3, #1
 80060e4:	3b01      	subs	r3, #1
 80060e6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d109      	bne.n	8006100 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060f6:	085b      	lsrs	r3, r3, #1
 80060f8:	3b01      	subs	r3, #1
 80060fa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d06b      	beq.n	80061d8 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006100:	69bb      	ldr	r3, [r7, #24]
 8006102:	2b0c      	cmp	r3, #12
 8006104:	d062      	beq.n	80061cc <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006106:	4b32      	ldr	r3, [pc, #200]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800610e:	2b00      	cmp	r3, #0
 8006110:	d001      	beq.n	8006116 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	e0ac      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006116:	4b2e      	ldr	r3, [pc, #184]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a2d      	ldr	r2, [pc, #180]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 800611c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006120:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006122:	f7fe f99f 	bl	8004464 <HAL_GetTick>
 8006126:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006128:	e008      	b.n	800613c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800612a:	f7fe f99b 	bl	8004464 <HAL_GetTick>
 800612e:	4602      	mov	r2, r0
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	1ad3      	subs	r3, r2, r3
 8006134:	2b02      	cmp	r3, #2
 8006136:	d901      	bls.n	800613c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8006138:	2303      	movs	r3, #3
 800613a:	e099      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800613c:	4b24      	ldr	r3, [pc, #144]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006144:	2b00      	cmp	r3, #0
 8006146:	d1f0      	bne.n	800612a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006148:	4b21      	ldr	r3, [pc, #132]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 800614a:	68da      	ldr	r2, [r3, #12]
 800614c:	4b21      	ldr	r3, [pc, #132]	@ (80061d4 <HAL_RCC_OscConfig+0x77c>)
 800614e:	4013      	ands	r3, r2
 8006150:	687a      	ldr	r2, [r7, #4]
 8006152:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006154:	687a      	ldr	r2, [r7, #4]
 8006156:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006158:	3a01      	subs	r2, #1
 800615a:	0112      	lsls	r2, r2, #4
 800615c:	4311      	orrs	r1, r2
 800615e:	687a      	ldr	r2, [r7, #4]
 8006160:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006162:	0212      	lsls	r2, r2, #8
 8006164:	4311      	orrs	r1, r2
 8006166:	687a      	ldr	r2, [r7, #4]
 8006168:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800616a:	0852      	lsrs	r2, r2, #1
 800616c:	3a01      	subs	r2, #1
 800616e:	0552      	lsls	r2, r2, #21
 8006170:	4311      	orrs	r1, r2
 8006172:	687a      	ldr	r2, [r7, #4]
 8006174:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006176:	0852      	lsrs	r2, r2, #1
 8006178:	3a01      	subs	r2, #1
 800617a:	0652      	lsls	r2, r2, #25
 800617c:	4311      	orrs	r1, r2
 800617e:	687a      	ldr	r2, [r7, #4]
 8006180:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006182:	06d2      	lsls	r2, r2, #27
 8006184:	430a      	orrs	r2, r1
 8006186:	4912      	ldr	r1, [pc, #72]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 8006188:	4313      	orrs	r3, r2
 800618a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800618c:	4b10      	ldr	r3, [pc, #64]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a0f      	ldr	r2, [pc, #60]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 8006192:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006196:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006198:	4b0d      	ldr	r3, [pc, #52]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 800619a:	68db      	ldr	r3, [r3, #12]
 800619c:	4a0c      	ldr	r2, [pc, #48]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 800619e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80061a2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80061a4:	f7fe f95e 	bl	8004464 <HAL_GetTick>
 80061a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80061aa:	e008      	b.n	80061be <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061ac:	f7fe f95a 	bl	8004464 <HAL_GetTick>
 80061b0:	4602      	mov	r2, r0
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	1ad3      	subs	r3, r2, r3
 80061b6:	2b02      	cmp	r3, #2
 80061b8:	d901      	bls.n	80061be <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80061ba:	2303      	movs	r3, #3
 80061bc:	e058      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80061be:	4b04      	ldr	r3, [pc, #16]	@ (80061d0 <HAL_RCC_OscConfig+0x778>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d0f0      	beq.n	80061ac <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80061ca:	e050      	b.n	800626e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e04f      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
 80061d0:	40021000 	.word	0x40021000
 80061d4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80061d8:	4b27      	ldr	r3, [pc, #156]	@ (8006278 <HAL_RCC_OscConfig+0x820>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d144      	bne.n	800626e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80061e4:	4b24      	ldr	r3, [pc, #144]	@ (8006278 <HAL_RCC_OscConfig+0x820>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a23      	ldr	r2, [pc, #140]	@ (8006278 <HAL_RCC_OscConfig+0x820>)
 80061ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80061ee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80061f0:	4b21      	ldr	r3, [pc, #132]	@ (8006278 <HAL_RCC_OscConfig+0x820>)
 80061f2:	68db      	ldr	r3, [r3, #12]
 80061f4:	4a20      	ldr	r2, [pc, #128]	@ (8006278 <HAL_RCC_OscConfig+0x820>)
 80061f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80061fa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80061fc:	f7fe f932 	bl	8004464 <HAL_GetTick>
 8006200:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006202:	e008      	b.n	8006216 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006204:	f7fe f92e 	bl	8004464 <HAL_GetTick>
 8006208:	4602      	mov	r2, r0
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	2b02      	cmp	r3, #2
 8006210:	d901      	bls.n	8006216 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8006212:	2303      	movs	r3, #3
 8006214:	e02c      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006216:	4b18      	ldr	r3, [pc, #96]	@ (8006278 <HAL_RCC_OscConfig+0x820>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800621e:	2b00      	cmp	r3, #0
 8006220:	d0f0      	beq.n	8006204 <HAL_RCC_OscConfig+0x7ac>
 8006222:	e024      	b.n	800626e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006224:	69bb      	ldr	r3, [r7, #24]
 8006226:	2b0c      	cmp	r3, #12
 8006228:	d01f      	beq.n	800626a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800622a:	4b13      	ldr	r3, [pc, #76]	@ (8006278 <HAL_RCC_OscConfig+0x820>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4a12      	ldr	r2, [pc, #72]	@ (8006278 <HAL_RCC_OscConfig+0x820>)
 8006230:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006234:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006236:	f7fe f915 	bl	8004464 <HAL_GetTick>
 800623a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800623c:	e008      	b.n	8006250 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800623e:	f7fe f911 	bl	8004464 <HAL_GetTick>
 8006242:	4602      	mov	r2, r0
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	1ad3      	subs	r3, r2, r3
 8006248:	2b02      	cmp	r3, #2
 800624a:	d901      	bls.n	8006250 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800624c:	2303      	movs	r3, #3
 800624e:	e00f      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006250:	4b09      	ldr	r3, [pc, #36]	@ (8006278 <HAL_RCC_OscConfig+0x820>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006258:	2b00      	cmp	r3, #0
 800625a:	d1f0      	bne.n	800623e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800625c:	4b06      	ldr	r3, [pc, #24]	@ (8006278 <HAL_RCC_OscConfig+0x820>)
 800625e:	68da      	ldr	r2, [r3, #12]
 8006260:	4905      	ldr	r1, [pc, #20]	@ (8006278 <HAL_RCC_OscConfig+0x820>)
 8006262:	4b06      	ldr	r3, [pc, #24]	@ (800627c <HAL_RCC_OscConfig+0x824>)
 8006264:	4013      	ands	r3, r2
 8006266:	60cb      	str	r3, [r1, #12]
 8006268:	e001      	b.n	800626e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	e000      	b.n	8006270 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800626e:	2300      	movs	r3, #0
}
 8006270:	4618      	mov	r0, r3
 8006272:	3720      	adds	r7, #32
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}
 8006278:	40021000 	.word	0x40021000
 800627c:	feeefffc 	.word	0xfeeefffc

08006280 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b084      	sub	sp, #16
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d101      	bne.n	8006294 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	e0e7      	b.n	8006464 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006294:	4b75      	ldr	r3, [pc, #468]	@ (800646c <HAL_RCC_ClockConfig+0x1ec>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f003 0307 	and.w	r3, r3, #7
 800629c:	683a      	ldr	r2, [r7, #0]
 800629e:	429a      	cmp	r2, r3
 80062a0:	d910      	bls.n	80062c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062a2:	4b72      	ldr	r3, [pc, #456]	@ (800646c <HAL_RCC_ClockConfig+0x1ec>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f023 0207 	bic.w	r2, r3, #7
 80062aa:	4970      	ldr	r1, [pc, #448]	@ (800646c <HAL_RCC_ClockConfig+0x1ec>)
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062b2:	4b6e      	ldr	r3, [pc, #440]	@ (800646c <HAL_RCC_ClockConfig+0x1ec>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f003 0307 	and.w	r3, r3, #7
 80062ba:	683a      	ldr	r2, [r7, #0]
 80062bc:	429a      	cmp	r2, r3
 80062be:	d001      	beq.n	80062c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80062c0:	2301      	movs	r3, #1
 80062c2:	e0cf      	b.n	8006464 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f003 0302 	and.w	r3, r3, #2
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d010      	beq.n	80062f2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	689a      	ldr	r2, [r3, #8]
 80062d4:	4b66      	ldr	r3, [pc, #408]	@ (8006470 <HAL_RCC_ClockConfig+0x1f0>)
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80062dc:	429a      	cmp	r2, r3
 80062de:	d908      	bls.n	80062f2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062e0:	4b63      	ldr	r3, [pc, #396]	@ (8006470 <HAL_RCC_ClockConfig+0x1f0>)
 80062e2:	689b      	ldr	r3, [r3, #8]
 80062e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	4960      	ldr	r1, [pc, #384]	@ (8006470 <HAL_RCC_ClockConfig+0x1f0>)
 80062ee:	4313      	orrs	r3, r2
 80062f0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f003 0301 	and.w	r3, r3, #1
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d04c      	beq.n	8006398 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	2b03      	cmp	r3, #3
 8006304:	d107      	bne.n	8006316 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006306:	4b5a      	ldr	r3, [pc, #360]	@ (8006470 <HAL_RCC_ClockConfig+0x1f0>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800630e:	2b00      	cmp	r3, #0
 8006310:	d121      	bne.n	8006356 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	e0a6      	b.n	8006464 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	2b02      	cmp	r3, #2
 800631c:	d107      	bne.n	800632e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800631e:	4b54      	ldr	r3, [pc, #336]	@ (8006470 <HAL_RCC_ClockConfig+0x1f0>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006326:	2b00      	cmp	r3, #0
 8006328:	d115      	bne.n	8006356 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e09a      	b.n	8006464 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d107      	bne.n	8006346 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006336:	4b4e      	ldr	r3, [pc, #312]	@ (8006470 <HAL_RCC_ClockConfig+0x1f0>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f003 0302 	and.w	r3, r3, #2
 800633e:	2b00      	cmp	r3, #0
 8006340:	d109      	bne.n	8006356 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	e08e      	b.n	8006464 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006346:	4b4a      	ldr	r3, [pc, #296]	@ (8006470 <HAL_RCC_ClockConfig+0x1f0>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800634e:	2b00      	cmp	r3, #0
 8006350:	d101      	bne.n	8006356 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e086      	b.n	8006464 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006356:	4b46      	ldr	r3, [pc, #280]	@ (8006470 <HAL_RCC_ClockConfig+0x1f0>)
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	f023 0203 	bic.w	r2, r3, #3
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	4943      	ldr	r1, [pc, #268]	@ (8006470 <HAL_RCC_ClockConfig+0x1f0>)
 8006364:	4313      	orrs	r3, r2
 8006366:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006368:	f7fe f87c 	bl	8004464 <HAL_GetTick>
 800636c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800636e:	e00a      	b.n	8006386 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006370:	f7fe f878 	bl	8004464 <HAL_GetTick>
 8006374:	4602      	mov	r2, r0
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	1ad3      	subs	r3, r2, r3
 800637a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800637e:	4293      	cmp	r3, r2
 8006380:	d901      	bls.n	8006386 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006382:	2303      	movs	r3, #3
 8006384:	e06e      	b.n	8006464 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006386:	4b3a      	ldr	r3, [pc, #232]	@ (8006470 <HAL_RCC_ClockConfig+0x1f0>)
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	f003 020c 	and.w	r2, r3, #12
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	009b      	lsls	r3, r3, #2
 8006394:	429a      	cmp	r2, r3
 8006396:	d1eb      	bne.n	8006370 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 0302 	and.w	r3, r3, #2
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d010      	beq.n	80063c6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	689a      	ldr	r2, [r3, #8]
 80063a8:	4b31      	ldr	r3, [pc, #196]	@ (8006470 <HAL_RCC_ClockConfig+0x1f0>)
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d208      	bcs.n	80063c6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063b4:	4b2e      	ldr	r3, [pc, #184]	@ (8006470 <HAL_RCC_ClockConfig+0x1f0>)
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	492b      	ldr	r1, [pc, #172]	@ (8006470 <HAL_RCC_ClockConfig+0x1f0>)
 80063c2:	4313      	orrs	r3, r2
 80063c4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80063c6:	4b29      	ldr	r3, [pc, #164]	@ (800646c <HAL_RCC_ClockConfig+0x1ec>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f003 0307 	and.w	r3, r3, #7
 80063ce:	683a      	ldr	r2, [r7, #0]
 80063d0:	429a      	cmp	r2, r3
 80063d2:	d210      	bcs.n	80063f6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063d4:	4b25      	ldr	r3, [pc, #148]	@ (800646c <HAL_RCC_ClockConfig+0x1ec>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f023 0207 	bic.w	r2, r3, #7
 80063dc:	4923      	ldr	r1, [pc, #140]	@ (800646c <HAL_RCC_ClockConfig+0x1ec>)
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	4313      	orrs	r3, r2
 80063e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063e4:	4b21      	ldr	r3, [pc, #132]	@ (800646c <HAL_RCC_ClockConfig+0x1ec>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f003 0307 	and.w	r3, r3, #7
 80063ec:	683a      	ldr	r2, [r7, #0]
 80063ee:	429a      	cmp	r2, r3
 80063f0:	d001      	beq.n	80063f6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80063f2:	2301      	movs	r3, #1
 80063f4:	e036      	b.n	8006464 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f003 0304 	and.w	r3, r3, #4
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d008      	beq.n	8006414 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006402:	4b1b      	ldr	r3, [pc, #108]	@ (8006470 <HAL_RCC_ClockConfig+0x1f0>)
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	68db      	ldr	r3, [r3, #12]
 800640e:	4918      	ldr	r1, [pc, #96]	@ (8006470 <HAL_RCC_ClockConfig+0x1f0>)
 8006410:	4313      	orrs	r3, r2
 8006412:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 0308 	and.w	r3, r3, #8
 800641c:	2b00      	cmp	r3, #0
 800641e:	d009      	beq.n	8006434 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006420:	4b13      	ldr	r3, [pc, #76]	@ (8006470 <HAL_RCC_ClockConfig+0x1f0>)
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	691b      	ldr	r3, [r3, #16]
 800642c:	00db      	lsls	r3, r3, #3
 800642e:	4910      	ldr	r1, [pc, #64]	@ (8006470 <HAL_RCC_ClockConfig+0x1f0>)
 8006430:	4313      	orrs	r3, r2
 8006432:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006434:	f000 f824 	bl	8006480 <HAL_RCC_GetSysClockFreq>
 8006438:	4602      	mov	r2, r0
 800643a:	4b0d      	ldr	r3, [pc, #52]	@ (8006470 <HAL_RCC_ClockConfig+0x1f0>)
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	091b      	lsrs	r3, r3, #4
 8006440:	f003 030f 	and.w	r3, r3, #15
 8006444:	490b      	ldr	r1, [pc, #44]	@ (8006474 <HAL_RCC_ClockConfig+0x1f4>)
 8006446:	5ccb      	ldrb	r3, [r1, r3]
 8006448:	f003 031f 	and.w	r3, r3, #31
 800644c:	fa22 f303 	lsr.w	r3, r2, r3
 8006450:	4a09      	ldr	r2, [pc, #36]	@ (8006478 <HAL_RCC_ClockConfig+0x1f8>)
 8006452:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006454:	4b09      	ldr	r3, [pc, #36]	@ (800647c <HAL_RCC_ClockConfig+0x1fc>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4618      	mov	r0, r3
 800645a:	f7fd fba5 	bl	8003ba8 <HAL_InitTick>
 800645e:	4603      	mov	r3, r0
 8006460:	72fb      	strb	r3, [r7, #11]

  return status;
 8006462:	7afb      	ldrb	r3, [r7, #11]
}
 8006464:	4618      	mov	r0, r3
 8006466:	3710      	adds	r7, #16
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}
 800646c:	40022000 	.word	0x40022000
 8006470:	40021000 	.word	0x40021000
 8006474:	0800f25c 	.word	0x0800f25c
 8006478:	20000008 	.word	0x20000008
 800647c:	2000000c 	.word	0x2000000c

08006480 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006480:	b480      	push	{r7}
 8006482:	b089      	sub	sp, #36	@ 0x24
 8006484:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006486:	2300      	movs	r3, #0
 8006488:	61fb      	str	r3, [r7, #28]
 800648a:	2300      	movs	r3, #0
 800648c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800648e:	4b3e      	ldr	r3, [pc, #248]	@ (8006588 <HAL_RCC_GetSysClockFreq+0x108>)
 8006490:	689b      	ldr	r3, [r3, #8]
 8006492:	f003 030c 	and.w	r3, r3, #12
 8006496:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006498:	4b3b      	ldr	r3, [pc, #236]	@ (8006588 <HAL_RCC_GetSysClockFreq+0x108>)
 800649a:	68db      	ldr	r3, [r3, #12]
 800649c:	f003 0303 	and.w	r3, r3, #3
 80064a0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d005      	beq.n	80064b4 <HAL_RCC_GetSysClockFreq+0x34>
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	2b0c      	cmp	r3, #12
 80064ac:	d121      	bne.n	80064f2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d11e      	bne.n	80064f2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80064b4:	4b34      	ldr	r3, [pc, #208]	@ (8006588 <HAL_RCC_GetSysClockFreq+0x108>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f003 0308 	and.w	r3, r3, #8
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d107      	bne.n	80064d0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80064c0:	4b31      	ldr	r3, [pc, #196]	@ (8006588 <HAL_RCC_GetSysClockFreq+0x108>)
 80064c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064c6:	0a1b      	lsrs	r3, r3, #8
 80064c8:	f003 030f 	and.w	r3, r3, #15
 80064cc:	61fb      	str	r3, [r7, #28]
 80064ce:	e005      	b.n	80064dc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80064d0:	4b2d      	ldr	r3, [pc, #180]	@ (8006588 <HAL_RCC_GetSysClockFreq+0x108>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	091b      	lsrs	r3, r3, #4
 80064d6:	f003 030f 	and.w	r3, r3, #15
 80064da:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80064dc:	4a2b      	ldr	r2, [pc, #172]	@ (800658c <HAL_RCC_GetSysClockFreq+0x10c>)
 80064de:	69fb      	ldr	r3, [r7, #28]
 80064e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064e4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d10d      	bne.n	8006508 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80064ec:	69fb      	ldr	r3, [r7, #28]
 80064ee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80064f0:	e00a      	b.n	8006508 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	2b04      	cmp	r3, #4
 80064f6:	d102      	bne.n	80064fe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80064f8:	4b25      	ldr	r3, [pc, #148]	@ (8006590 <HAL_RCC_GetSysClockFreq+0x110>)
 80064fa:	61bb      	str	r3, [r7, #24]
 80064fc:	e004      	b.n	8006508 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80064fe:	693b      	ldr	r3, [r7, #16]
 8006500:	2b08      	cmp	r3, #8
 8006502:	d101      	bne.n	8006508 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006504:	4b23      	ldr	r3, [pc, #140]	@ (8006594 <HAL_RCC_GetSysClockFreq+0x114>)
 8006506:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	2b0c      	cmp	r3, #12
 800650c:	d134      	bne.n	8006578 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800650e:	4b1e      	ldr	r3, [pc, #120]	@ (8006588 <HAL_RCC_GetSysClockFreq+0x108>)
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	f003 0303 	and.w	r3, r3, #3
 8006516:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	2b02      	cmp	r3, #2
 800651c:	d003      	beq.n	8006526 <HAL_RCC_GetSysClockFreq+0xa6>
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	2b03      	cmp	r3, #3
 8006522:	d003      	beq.n	800652c <HAL_RCC_GetSysClockFreq+0xac>
 8006524:	e005      	b.n	8006532 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006526:	4b1a      	ldr	r3, [pc, #104]	@ (8006590 <HAL_RCC_GetSysClockFreq+0x110>)
 8006528:	617b      	str	r3, [r7, #20]
      break;
 800652a:	e005      	b.n	8006538 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800652c:	4b19      	ldr	r3, [pc, #100]	@ (8006594 <HAL_RCC_GetSysClockFreq+0x114>)
 800652e:	617b      	str	r3, [r7, #20]
      break;
 8006530:	e002      	b.n	8006538 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006532:	69fb      	ldr	r3, [r7, #28]
 8006534:	617b      	str	r3, [r7, #20]
      break;
 8006536:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006538:	4b13      	ldr	r3, [pc, #76]	@ (8006588 <HAL_RCC_GetSysClockFreq+0x108>)
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	091b      	lsrs	r3, r3, #4
 800653e:	f003 0307 	and.w	r3, r3, #7
 8006542:	3301      	adds	r3, #1
 8006544:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006546:	4b10      	ldr	r3, [pc, #64]	@ (8006588 <HAL_RCC_GetSysClockFreq+0x108>)
 8006548:	68db      	ldr	r3, [r3, #12]
 800654a:	0a1b      	lsrs	r3, r3, #8
 800654c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006550:	697a      	ldr	r2, [r7, #20]
 8006552:	fb03 f202 	mul.w	r2, r3, r2
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	fbb2 f3f3 	udiv	r3, r2, r3
 800655c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800655e:	4b0a      	ldr	r3, [pc, #40]	@ (8006588 <HAL_RCC_GetSysClockFreq+0x108>)
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	0e5b      	lsrs	r3, r3, #25
 8006564:	f003 0303 	and.w	r3, r3, #3
 8006568:	3301      	adds	r3, #1
 800656a:	005b      	lsls	r3, r3, #1
 800656c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800656e:	697a      	ldr	r2, [r7, #20]
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	fbb2 f3f3 	udiv	r3, r2, r3
 8006576:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006578:	69bb      	ldr	r3, [r7, #24]
}
 800657a:	4618      	mov	r0, r3
 800657c:	3724      	adds	r7, #36	@ 0x24
 800657e:	46bd      	mov	sp, r7
 8006580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006584:	4770      	bx	lr
 8006586:	bf00      	nop
 8006588:	40021000 	.word	0x40021000
 800658c:	0800f274 	.word	0x0800f274
 8006590:	00f42400 	.word	0x00f42400
 8006594:	007a1200 	.word	0x007a1200

08006598 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006598:	b480      	push	{r7}
 800659a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800659c:	4b03      	ldr	r3, [pc, #12]	@ (80065ac <HAL_RCC_GetHCLKFreq+0x14>)
 800659e:	681b      	ldr	r3, [r3, #0]
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr
 80065aa:	bf00      	nop
 80065ac:	20000008 	.word	0x20000008

080065b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80065b4:	f7ff fff0 	bl	8006598 <HAL_RCC_GetHCLKFreq>
 80065b8:	4602      	mov	r2, r0
 80065ba:	4b06      	ldr	r3, [pc, #24]	@ (80065d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	0a1b      	lsrs	r3, r3, #8
 80065c0:	f003 0307 	and.w	r3, r3, #7
 80065c4:	4904      	ldr	r1, [pc, #16]	@ (80065d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80065c6:	5ccb      	ldrb	r3, [r1, r3]
 80065c8:	f003 031f 	and.w	r3, r3, #31
 80065cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	bd80      	pop	{r7, pc}
 80065d4:	40021000 	.word	0x40021000
 80065d8:	0800f26c 	.word	0x0800f26c

080065dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80065e0:	f7ff ffda 	bl	8006598 <HAL_RCC_GetHCLKFreq>
 80065e4:	4602      	mov	r2, r0
 80065e6:	4b06      	ldr	r3, [pc, #24]	@ (8006600 <HAL_RCC_GetPCLK2Freq+0x24>)
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	0adb      	lsrs	r3, r3, #11
 80065ec:	f003 0307 	and.w	r3, r3, #7
 80065f0:	4904      	ldr	r1, [pc, #16]	@ (8006604 <HAL_RCC_GetPCLK2Freq+0x28>)
 80065f2:	5ccb      	ldrb	r3, [r1, r3]
 80065f4:	f003 031f 	and.w	r3, r3, #31
 80065f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	bd80      	pop	{r7, pc}
 8006600:	40021000 	.word	0x40021000
 8006604:	0800f26c 	.word	0x0800f26c

08006608 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006608:	b480      	push	{r7}
 800660a:	b083      	sub	sp, #12
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	220f      	movs	r2, #15
 8006616:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8006618:	4b12      	ldr	r3, [pc, #72]	@ (8006664 <HAL_RCC_GetClockConfig+0x5c>)
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	f003 0203 	and.w	r2, r3, #3
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8006624:	4b0f      	ldr	r3, [pc, #60]	@ (8006664 <HAL_RCC_GetClockConfig+0x5c>)
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8006630:	4b0c      	ldr	r3, [pc, #48]	@ (8006664 <HAL_RCC_GetClockConfig+0x5c>)
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800663c:	4b09      	ldr	r3, [pc, #36]	@ (8006664 <HAL_RCC_GetClockConfig+0x5c>)
 800663e:	689b      	ldr	r3, [r3, #8]
 8006640:	08db      	lsrs	r3, r3, #3
 8006642:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800664a:	4b07      	ldr	r3, [pc, #28]	@ (8006668 <HAL_RCC_GetClockConfig+0x60>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f003 0207 	and.w	r2, r3, #7
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	601a      	str	r2, [r3, #0]
}
 8006656:	bf00      	nop
 8006658:	370c      	adds	r7, #12
 800665a:	46bd      	mov	sp, r7
 800665c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006660:	4770      	bx	lr
 8006662:	bf00      	nop
 8006664:	40021000 	.word	0x40021000
 8006668:	40022000 	.word	0x40022000

0800666c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b086      	sub	sp, #24
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006674:	2300      	movs	r3, #0
 8006676:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006678:	4b2a      	ldr	r3, [pc, #168]	@ (8006724 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800667a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800667c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006680:	2b00      	cmp	r3, #0
 8006682:	d003      	beq.n	800668c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006684:	f7ff f984 	bl	8005990 <HAL_PWREx_GetVoltageRange>
 8006688:	6178      	str	r0, [r7, #20]
 800668a:	e014      	b.n	80066b6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800668c:	4b25      	ldr	r3, [pc, #148]	@ (8006724 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800668e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006690:	4a24      	ldr	r2, [pc, #144]	@ (8006724 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006692:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006696:	6593      	str	r3, [r2, #88]	@ 0x58
 8006698:	4b22      	ldr	r3, [pc, #136]	@ (8006724 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800669a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800669c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066a0:	60fb      	str	r3, [r7, #12]
 80066a2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80066a4:	f7ff f974 	bl	8005990 <HAL_PWREx_GetVoltageRange>
 80066a8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80066aa:	4b1e      	ldr	r3, [pc, #120]	@ (8006724 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80066ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066ae:	4a1d      	ldr	r2, [pc, #116]	@ (8006724 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80066b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80066b4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80066b6:	697b      	ldr	r3, [r7, #20]
 80066b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066bc:	d10b      	bne.n	80066d6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2b80      	cmp	r3, #128	@ 0x80
 80066c2:	d919      	bls.n	80066f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2ba0      	cmp	r3, #160	@ 0xa0
 80066c8:	d902      	bls.n	80066d0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80066ca:	2302      	movs	r3, #2
 80066cc:	613b      	str	r3, [r7, #16]
 80066ce:	e013      	b.n	80066f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80066d0:	2301      	movs	r3, #1
 80066d2:	613b      	str	r3, [r7, #16]
 80066d4:	e010      	b.n	80066f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2b80      	cmp	r3, #128	@ 0x80
 80066da:	d902      	bls.n	80066e2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80066dc:	2303      	movs	r3, #3
 80066de:	613b      	str	r3, [r7, #16]
 80066e0:	e00a      	b.n	80066f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2b80      	cmp	r3, #128	@ 0x80
 80066e6:	d102      	bne.n	80066ee <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80066e8:	2302      	movs	r3, #2
 80066ea:	613b      	str	r3, [r7, #16]
 80066ec:	e004      	b.n	80066f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2b70      	cmp	r3, #112	@ 0x70
 80066f2:	d101      	bne.n	80066f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80066f4:	2301      	movs	r3, #1
 80066f6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80066f8:	4b0b      	ldr	r3, [pc, #44]	@ (8006728 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f023 0207 	bic.w	r2, r3, #7
 8006700:	4909      	ldr	r1, [pc, #36]	@ (8006728 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	4313      	orrs	r3, r2
 8006706:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006708:	4b07      	ldr	r3, [pc, #28]	@ (8006728 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f003 0307 	and.w	r3, r3, #7
 8006710:	693a      	ldr	r2, [r7, #16]
 8006712:	429a      	cmp	r2, r3
 8006714:	d001      	beq.n	800671a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e000      	b.n	800671c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800671a:	2300      	movs	r3, #0
}
 800671c:	4618      	mov	r0, r3
 800671e:	3718      	adds	r7, #24
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}
 8006724:	40021000 	.word	0x40021000
 8006728:	40022000 	.word	0x40022000

0800672c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b086      	sub	sp, #24
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006734:	2300      	movs	r3, #0
 8006736:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006738:	2300      	movs	r3, #0
 800673a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006744:	2b00      	cmp	r3, #0
 8006746:	d031      	beq.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800674c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006750:	d01a      	beq.n	8006788 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8006752:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006756:	d814      	bhi.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006758:	2b00      	cmp	r3, #0
 800675a:	d009      	beq.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800675c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006760:	d10f      	bne.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8006762:	4b5d      	ldr	r3, [pc, #372]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006764:	68db      	ldr	r3, [r3, #12]
 8006766:	4a5c      	ldr	r2, [pc, #368]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006768:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800676c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800676e:	e00c      	b.n	800678a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	3304      	adds	r3, #4
 8006774:	2100      	movs	r1, #0
 8006776:	4618      	mov	r0, r3
 8006778:	f000 f9ce 	bl	8006b18 <RCCEx_PLLSAI1_Config>
 800677c:	4603      	mov	r3, r0
 800677e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006780:	e003      	b.n	800678a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	74fb      	strb	r3, [r7, #19]
      break;
 8006786:	e000      	b.n	800678a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8006788:	bf00      	nop
    }

    if(ret == HAL_OK)
 800678a:	7cfb      	ldrb	r3, [r7, #19]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d10b      	bne.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006790:	4b51      	ldr	r3, [pc, #324]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006796:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800679e:	494e      	ldr	r1, [pc, #312]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80067a0:	4313      	orrs	r3, r2
 80067a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80067a6:	e001      	b.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067a8:	7cfb      	ldrb	r3, [r7, #19]
 80067aa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	f000 809e 	beq.w	80068f6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80067ba:	2300      	movs	r3, #0
 80067bc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80067be:	4b46      	ldr	r3, [pc, #280]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80067c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d101      	bne.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80067ca:	2301      	movs	r3, #1
 80067cc:	e000      	b.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80067ce:	2300      	movs	r3, #0
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d00d      	beq.n	80067f0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80067d4:	4b40      	ldr	r3, [pc, #256]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80067d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067d8:	4a3f      	ldr	r2, [pc, #252]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80067da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80067de:	6593      	str	r3, [r2, #88]	@ 0x58
 80067e0:	4b3d      	ldr	r3, [pc, #244]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80067e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067e8:	60bb      	str	r3, [r7, #8]
 80067ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80067ec:	2301      	movs	r3, #1
 80067ee:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80067f0:	4b3a      	ldr	r3, [pc, #232]	@ (80068dc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4a39      	ldr	r2, [pc, #228]	@ (80068dc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80067f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80067fc:	f7fd fe32 	bl	8004464 <HAL_GetTick>
 8006800:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006802:	e009      	b.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006804:	f7fd fe2e 	bl	8004464 <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	2b02      	cmp	r3, #2
 8006810:	d902      	bls.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8006812:	2303      	movs	r3, #3
 8006814:	74fb      	strb	r3, [r7, #19]
        break;
 8006816:	e005      	b.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006818:	4b30      	ldr	r3, [pc, #192]	@ (80068dc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006820:	2b00      	cmp	r3, #0
 8006822:	d0ef      	beq.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8006824:	7cfb      	ldrb	r3, [r7, #19]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d15a      	bne.n	80068e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800682a:	4b2b      	ldr	r3, [pc, #172]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800682c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006830:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006834:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d01e      	beq.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006840:	697a      	ldr	r2, [r7, #20]
 8006842:	429a      	cmp	r2, r3
 8006844:	d019      	beq.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006846:	4b24      	ldr	r3, [pc, #144]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006848:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800684c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006850:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006852:	4b21      	ldr	r3, [pc, #132]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006854:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006858:	4a1f      	ldr	r2, [pc, #124]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800685a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800685e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006862:	4b1d      	ldr	r3, [pc, #116]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006864:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006868:	4a1b      	ldr	r2, [pc, #108]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800686a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800686e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006872:	4a19      	ldr	r2, [pc, #100]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	f003 0301 	and.w	r3, r3, #1
 8006880:	2b00      	cmp	r3, #0
 8006882:	d016      	beq.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006884:	f7fd fdee 	bl	8004464 <HAL_GetTick>
 8006888:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800688a:	e00b      	b.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800688c:	f7fd fdea 	bl	8004464 <HAL_GetTick>
 8006890:	4602      	mov	r2, r0
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	1ad3      	subs	r3, r2, r3
 8006896:	f241 3288 	movw	r2, #5000	@ 0x1388
 800689a:	4293      	cmp	r3, r2
 800689c:	d902      	bls.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800689e:	2303      	movs	r3, #3
 80068a0:	74fb      	strb	r3, [r7, #19]
            break;
 80068a2:	e006      	b.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068a4:	4b0c      	ldr	r3, [pc, #48]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80068a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068aa:	f003 0302 	and.w	r3, r3, #2
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d0ec      	beq.n	800688c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80068b2:	7cfb      	ldrb	r3, [r7, #19]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d10b      	bne.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80068b8:	4b07      	ldr	r3, [pc, #28]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80068ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068be:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068c6:	4904      	ldr	r1, [pc, #16]	@ (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80068c8:	4313      	orrs	r3, r2
 80068ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80068ce:	e009      	b.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80068d0:	7cfb      	ldrb	r3, [r7, #19]
 80068d2:	74bb      	strb	r3, [r7, #18]
 80068d4:	e006      	b.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80068d6:	bf00      	nop
 80068d8:	40021000 	.word	0x40021000
 80068dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068e0:	7cfb      	ldrb	r3, [r7, #19]
 80068e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80068e4:	7c7b      	ldrb	r3, [r7, #17]
 80068e6:	2b01      	cmp	r3, #1
 80068e8:	d105      	bne.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068ea:	4b8a      	ldr	r3, [pc, #552]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80068ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068ee:	4a89      	ldr	r2, [pc, #548]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80068f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80068f4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f003 0301 	and.w	r3, r3, #1
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d00a      	beq.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006902:	4b84      	ldr	r3, [pc, #528]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006904:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006908:	f023 0203 	bic.w	r2, r3, #3
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6a1b      	ldr	r3, [r3, #32]
 8006910:	4980      	ldr	r1, [pc, #512]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006912:	4313      	orrs	r3, r2
 8006914:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 0302 	and.w	r3, r3, #2
 8006920:	2b00      	cmp	r3, #0
 8006922:	d00a      	beq.n	800693a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006924:	4b7b      	ldr	r3, [pc, #492]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006926:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800692a:	f023 020c 	bic.w	r2, r3, #12
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006932:	4978      	ldr	r1, [pc, #480]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006934:	4313      	orrs	r3, r2
 8006936:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f003 0320 	and.w	r3, r3, #32
 8006942:	2b00      	cmp	r3, #0
 8006944:	d00a      	beq.n	800695c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006946:	4b73      	ldr	r3, [pc, #460]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006948:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800694c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006954:	496f      	ldr	r1, [pc, #444]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006956:	4313      	orrs	r3, r2
 8006958:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006964:	2b00      	cmp	r3, #0
 8006966:	d00a      	beq.n	800697e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006968:	4b6a      	ldr	r3, [pc, #424]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800696a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800696e:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006976:	4967      	ldr	r1, [pc, #412]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006978:	4313      	orrs	r3, r2
 800697a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006986:	2b00      	cmp	r3, #0
 8006988:	d00a      	beq.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800698a:	4b62      	ldr	r3, [pc, #392]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800698c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006990:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006998:	495e      	ldr	r1, [pc, #376]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800699a:	4313      	orrs	r3, r2
 800699c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d00a      	beq.n	80069c2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80069ac:	4b59      	ldr	r3, [pc, #356]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80069ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069b2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ba:	4956      	ldr	r1, [pc, #344]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80069bc:	4313      	orrs	r3, r2
 80069be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d00a      	beq.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80069ce:	4b51      	ldr	r3, [pc, #324]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80069d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069d4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069dc:	494d      	ldr	r1, [pc, #308]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80069de:	4313      	orrs	r3, r2
 80069e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d028      	beq.n	8006a42 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80069f0:	4b48      	ldr	r3, [pc, #288]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80069f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069f6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069fe:	4945      	ldr	r1, [pc, #276]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a00:	4313      	orrs	r3, r2
 8006a02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a0e:	d106      	bne.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a10:	4b40      	ldr	r3, [pc, #256]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a12:	68db      	ldr	r3, [r3, #12]
 8006a14:	4a3f      	ldr	r2, [pc, #252]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a1a:	60d3      	str	r3, [r2, #12]
 8006a1c:	e011      	b.n	8006a42 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a22:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a26:	d10c      	bne.n	8006a42 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	3304      	adds	r3, #4
 8006a2c:	2101      	movs	r1, #1
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f000 f872 	bl	8006b18 <RCCEx_PLLSAI1_Config>
 8006a34:	4603      	mov	r3, r0
 8006a36:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006a38:	7cfb      	ldrb	r3, [r7, #19]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d001      	beq.n	8006a42 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8006a3e:	7cfb      	ldrb	r3, [r7, #19]
 8006a40:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d028      	beq.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006a4e:	4b31      	ldr	r3, [pc, #196]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a54:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a5c:	492d      	ldr	r1, [pc, #180]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a6c:	d106      	bne.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a6e:	4b29      	ldr	r3, [pc, #164]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a70:	68db      	ldr	r3, [r3, #12]
 8006a72:	4a28      	ldr	r2, [pc, #160]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a74:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a78:	60d3      	str	r3, [r2, #12]
 8006a7a:	e011      	b.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a80:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a84:	d10c      	bne.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	3304      	adds	r3, #4
 8006a8a:	2101      	movs	r1, #1
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	f000 f843 	bl	8006b18 <RCCEx_PLLSAI1_Config>
 8006a92:	4603      	mov	r3, r0
 8006a94:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006a96:	7cfb      	ldrb	r3, [r7, #19]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d001      	beq.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8006a9c:	7cfb      	ldrb	r3, [r7, #19]
 8006a9e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d01c      	beq.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006aac:	4b19      	ldr	r3, [pc, #100]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ab2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006aba:	4916      	ldr	r1, [pc, #88]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006abc:	4313      	orrs	r3, r2
 8006abe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ac6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006aca:	d10c      	bne.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	3304      	adds	r3, #4
 8006ad0:	2102      	movs	r1, #2
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f000 f820 	bl	8006b18 <RCCEx_PLLSAI1_Config>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006adc:	7cfb      	ldrb	r3, [r7, #19]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d001      	beq.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8006ae2:	7cfb      	ldrb	r3, [r7, #19]
 8006ae4:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d00a      	beq.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006af2:	4b08      	ldr	r3, [pc, #32]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006af8:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b00:	4904      	ldr	r1, [pc, #16]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006b02:	4313      	orrs	r3, r2
 8006b04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006b08:	7cbb      	ldrb	r3, [r7, #18]
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3718      	adds	r7, #24
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
 8006b12:	bf00      	nop
 8006b14:	40021000 	.word	0x40021000

08006b18 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b084      	sub	sp, #16
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
 8006b20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006b22:	2300      	movs	r3, #0
 8006b24:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006b26:	4b74      	ldr	r3, [pc, #464]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b28:	68db      	ldr	r3, [r3, #12]
 8006b2a:	f003 0303 	and.w	r3, r3, #3
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d018      	beq.n	8006b64 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006b32:	4b71      	ldr	r3, [pc, #452]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	f003 0203 	and.w	r2, r3, #3
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	d10d      	bne.n	8006b5e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
       ||
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d009      	beq.n	8006b5e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006b4a:	4b6b      	ldr	r3, [pc, #428]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b4c:	68db      	ldr	r3, [r3, #12]
 8006b4e:	091b      	lsrs	r3, r3, #4
 8006b50:	f003 0307 	and.w	r3, r3, #7
 8006b54:	1c5a      	adds	r2, r3, #1
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	685b      	ldr	r3, [r3, #4]
       ||
 8006b5a:	429a      	cmp	r2, r3
 8006b5c:	d047      	beq.n	8006bee <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	73fb      	strb	r3, [r7, #15]
 8006b62:	e044      	b.n	8006bee <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	2b03      	cmp	r3, #3
 8006b6a:	d018      	beq.n	8006b9e <RCCEx_PLLSAI1_Config+0x86>
 8006b6c:	2b03      	cmp	r3, #3
 8006b6e:	d825      	bhi.n	8006bbc <RCCEx_PLLSAI1_Config+0xa4>
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d002      	beq.n	8006b7a <RCCEx_PLLSAI1_Config+0x62>
 8006b74:	2b02      	cmp	r3, #2
 8006b76:	d009      	beq.n	8006b8c <RCCEx_PLLSAI1_Config+0x74>
 8006b78:	e020      	b.n	8006bbc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006b7a:	4b5f      	ldr	r3, [pc, #380]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f003 0302 	and.w	r3, r3, #2
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d11d      	bne.n	8006bc2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b8a:	e01a      	b.n	8006bc2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006b8c:	4b5a      	ldr	r3, [pc, #360]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d116      	bne.n	8006bc6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b9c:	e013      	b.n	8006bc6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006b9e:	4b56      	ldr	r3, [pc, #344]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d10f      	bne.n	8006bca <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006baa:	4b53      	ldr	r3, [pc, #332]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d109      	bne.n	8006bca <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006bba:	e006      	b.n	8006bca <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	73fb      	strb	r3, [r7, #15]
      break;
 8006bc0:	e004      	b.n	8006bcc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006bc2:	bf00      	nop
 8006bc4:	e002      	b.n	8006bcc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006bc6:	bf00      	nop
 8006bc8:	e000      	b.n	8006bcc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006bca:	bf00      	nop
    }

    if(status == HAL_OK)
 8006bcc:	7bfb      	ldrb	r3, [r7, #15]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d10d      	bne.n	8006bee <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006bd2:	4b49      	ldr	r3, [pc, #292]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6819      	ldr	r1, [r3, #0]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	3b01      	subs	r3, #1
 8006be4:	011b      	lsls	r3, r3, #4
 8006be6:	430b      	orrs	r3, r1
 8006be8:	4943      	ldr	r1, [pc, #268]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006bea:	4313      	orrs	r3, r2
 8006bec:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006bee:	7bfb      	ldrb	r3, [r7, #15]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d17c      	bne.n	8006cee <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006bf4:	4b40      	ldr	r3, [pc, #256]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4a3f      	ldr	r2, [pc, #252]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006bfa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006bfe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c00:	f7fd fc30 	bl	8004464 <HAL_GetTick>
 8006c04:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006c06:	e009      	b.n	8006c1c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006c08:	f7fd fc2c 	bl	8004464 <HAL_GetTick>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	1ad3      	subs	r3, r2, r3
 8006c12:	2b02      	cmp	r3, #2
 8006c14:	d902      	bls.n	8006c1c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006c16:	2303      	movs	r3, #3
 8006c18:	73fb      	strb	r3, [r7, #15]
        break;
 8006c1a:	e005      	b.n	8006c28 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006c1c:	4b36      	ldr	r3, [pc, #216]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d1ef      	bne.n	8006c08 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006c28:	7bfb      	ldrb	r3, [r7, #15]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d15f      	bne.n	8006cee <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d110      	bne.n	8006c56 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006c34:	4b30      	ldr	r3, [pc, #192]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c36:	691b      	ldr	r3, [r3, #16]
 8006c38:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8006c3c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006c40:	687a      	ldr	r2, [r7, #4]
 8006c42:	6892      	ldr	r2, [r2, #8]
 8006c44:	0211      	lsls	r1, r2, #8
 8006c46:	687a      	ldr	r2, [r7, #4]
 8006c48:	68d2      	ldr	r2, [r2, #12]
 8006c4a:	06d2      	lsls	r2, r2, #27
 8006c4c:	430a      	orrs	r2, r1
 8006c4e:	492a      	ldr	r1, [pc, #168]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c50:	4313      	orrs	r3, r2
 8006c52:	610b      	str	r3, [r1, #16]
 8006c54:	e027      	b.n	8006ca6 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	2b01      	cmp	r3, #1
 8006c5a:	d112      	bne.n	8006c82 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006c5c:	4b26      	ldr	r3, [pc, #152]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c5e:	691b      	ldr	r3, [r3, #16]
 8006c60:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8006c64:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006c68:	687a      	ldr	r2, [r7, #4]
 8006c6a:	6892      	ldr	r2, [r2, #8]
 8006c6c:	0211      	lsls	r1, r2, #8
 8006c6e:	687a      	ldr	r2, [r7, #4]
 8006c70:	6912      	ldr	r2, [r2, #16]
 8006c72:	0852      	lsrs	r2, r2, #1
 8006c74:	3a01      	subs	r2, #1
 8006c76:	0552      	lsls	r2, r2, #21
 8006c78:	430a      	orrs	r2, r1
 8006c7a:	491f      	ldr	r1, [pc, #124]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	610b      	str	r3, [r1, #16]
 8006c80:	e011      	b.n	8006ca6 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006c82:	4b1d      	ldr	r3, [pc, #116]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c84:	691b      	ldr	r3, [r3, #16]
 8006c86:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006c8a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006c8e:	687a      	ldr	r2, [r7, #4]
 8006c90:	6892      	ldr	r2, [r2, #8]
 8006c92:	0211      	lsls	r1, r2, #8
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	6952      	ldr	r2, [r2, #20]
 8006c98:	0852      	lsrs	r2, r2, #1
 8006c9a:	3a01      	subs	r2, #1
 8006c9c:	0652      	lsls	r2, r2, #25
 8006c9e:	430a      	orrs	r2, r1
 8006ca0:	4915      	ldr	r1, [pc, #84]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006ca6:	4b14      	ldr	r3, [pc, #80]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a13      	ldr	r2, [pc, #76]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006cac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006cb0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cb2:	f7fd fbd7 	bl	8004464 <HAL_GetTick>
 8006cb6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006cb8:	e009      	b.n	8006cce <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006cba:	f7fd fbd3 	bl	8004464 <HAL_GetTick>
 8006cbe:	4602      	mov	r2, r0
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	1ad3      	subs	r3, r2, r3
 8006cc4:	2b02      	cmp	r3, #2
 8006cc6:	d902      	bls.n	8006cce <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8006cc8:	2303      	movs	r3, #3
 8006cca:	73fb      	strb	r3, [r7, #15]
          break;
 8006ccc:	e005      	b.n	8006cda <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006cce:	4b0a      	ldr	r3, [pc, #40]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d0ef      	beq.n	8006cba <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8006cda:	7bfb      	ldrb	r3, [r7, #15]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d106      	bne.n	8006cee <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006ce0:	4b05      	ldr	r3, [pc, #20]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ce2:	691a      	ldr	r2, [r3, #16]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	699b      	ldr	r3, [r3, #24]
 8006ce8:	4903      	ldr	r1, [pc, #12]	@ (8006cf8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006cea:	4313      	orrs	r3, r2
 8006cec:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3710      	adds	r7, #16
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}
 8006cf8:	40021000 	.word	0x40021000

08006cfc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b082      	sub	sp, #8
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d101      	bne.n	8006d0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	e049      	b.n	8006da2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d14:	b2db      	uxtb	r3, r3
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d106      	bne.n	8006d28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f000 f841 	bl	8006daa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2202      	movs	r2, #2
 8006d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	3304      	adds	r3, #4
 8006d38:	4619      	mov	r1, r3
 8006d3a:	4610      	mov	r0, r2
 8006d3c:	f000 f9c4 	bl	80070c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2201      	movs	r2, #1
 8006d44:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2201      	movs	r2, #1
 8006d54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2201      	movs	r2, #1
 8006d64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2201      	movs	r2, #1
 8006d74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2201      	movs	r2, #1
 8006d84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006da0:	2300      	movs	r3, #0
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	3708      	adds	r7, #8
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}

08006daa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006daa:	b480      	push	{r7}
 8006dac:	b083      	sub	sp, #12
 8006dae:	af00      	add	r7, sp, #0
 8006db0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006db2:	bf00      	nop
 8006db4:	370c      	adds	r7, #12
 8006db6:	46bd      	mov	sp, r7
 8006db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbc:	4770      	bx	lr
	...

08006dc0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b085      	sub	sp, #20
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006dce:	b2db      	uxtb	r3, r3
 8006dd0:	2b01      	cmp	r3, #1
 8006dd2:	d001      	beq.n	8006dd8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e03b      	b.n	8006e50 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2202      	movs	r2, #2
 8006ddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	68da      	ldr	r2, [r3, #12]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f042 0201 	orr.w	r2, r2, #1
 8006dee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a19      	ldr	r2, [pc, #100]	@ (8006e5c <HAL_TIM_Base_Start_IT+0x9c>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d009      	beq.n	8006e0e <HAL_TIM_Base_Start_IT+0x4e>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e02:	d004      	beq.n	8006e0e <HAL_TIM_Base_Start_IT+0x4e>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a15      	ldr	r2, [pc, #84]	@ (8006e60 <HAL_TIM_Base_Start_IT+0xa0>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d115      	bne.n	8006e3a <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	689a      	ldr	r2, [r3, #8]
 8006e14:	4b13      	ldr	r3, [pc, #76]	@ (8006e64 <HAL_TIM_Base_Start_IT+0xa4>)
 8006e16:	4013      	ands	r3, r2
 8006e18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2b06      	cmp	r3, #6
 8006e1e:	d015      	beq.n	8006e4c <HAL_TIM_Base_Start_IT+0x8c>
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e26:	d011      	beq.n	8006e4c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	681a      	ldr	r2, [r3, #0]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f042 0201 	orr.w	r2, r2, #1
 8006e36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e38:	e008      	b.n	8006e4c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	681a      	ldr	r2, [r3, #0]
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f042 0201 	orr.w	r2, r2, #1
 8006e48:	601a      	str	r2, [r3, #0]
 8006e4a:	e000      	b.n	8006e4e <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e4c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006e4e:	2300      	movs	r3, #0
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	3714      	adds	r7, #20
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr
 8006e5c:	40012c00 	.word	0x40012c00
 8006e60:	40014000 	.word	0x40014000
 8006e64:	00010007 	.word	0x00010007

08006e68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b084      	sub	sp, #16
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	68db      	ldr	r3, [r3, #12]
 8006e76:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	691b      	ldr	r3, [r3, #16]
 8006e7e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	f003 0302 	and.w	r3, r3, #2
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d020      	beq.n	8006ecc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	f003 0302 	and.w	r3, r3, #2
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d01b      	beq.n	8006ecc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f06f 0202 	mvn.w	r2, #2
 8006e9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2201      	movs	r2, #1
 8006ea2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	699b      	ldr	r3, [r3, #24]
 8006eaa:	f003 0303 	and.w	r3, r3, #3
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d003      	beq.n	8006eba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 f8e9 	bl	800708a <HAL_TIM_IC_CaptureCallback>
 8006eb8:	e005      	b.n	8006ec6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f000 f8db 	bl	8007076 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f000 f8ec 	bl	800709e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	f003 0304 	and.w	r3, r3, #4
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d020      	beq.n	8006f18 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	f003 0304 	and.w	r3, r3, #4
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d01b      	beq.n	8006f18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f06f 0204 	mvn.w	r2, #4
 8006ee8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2202      	movs	r2, #2
 8006eee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	699b      	ldr	r3, [r3, #24]
 8006ef6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d003      	beq.n	8006f06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f000 f8c3 	bl	800708a <HAL_TIM_IC_CaptureCallback>
 8006f04:	e005      	b.n	8006f12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f000 f8b5 	bl	8007076 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f000 f8c6 	bl	800709e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2200      	movs	r2, #0
 8006f16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	f003 0308 	and.w	r3, r3, #8
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d020      	beq.n	8006f64 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	f003 0308 	and.w	r3, r3, #8
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d01b      	beq.n	8006f64 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f06f 0208 	mvn.w	r2, #8
 8006f34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2204      	movs	r2, #4
 8006f3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	69db      	ldr	r3, [r3, #28]
 8006f42:	f003 0303 	and.w	r3, r3, #3
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d003      	beq.n	8006f52 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f000 f89d 	bl	800708a <HAL_TIM_IC_CaptureCallback>
 8006f50:	e005      	b.n	8006f5e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f000 f88f 	bl	8007076 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f000 f8a0 	bl	800709e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2200      	movs	r2, #0
 8006f62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	f003 0310 	and.w	r3, r3, #16
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d020      	beq.n	8006fb0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	f003 0310 	and.w	r3, r3, #16
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d01b      	beq.n	8006fb0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f06f 0210 	mvn.w	r2, #16
 8006f80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2208      	movs	r2, #8
 8006f86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	69db      	ldr	r3, [r3, #28]
 8006f8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d003      	beq.n	8006f9e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f000 f877 	bl	800708a <HAL_TIM_IC_CaptureCallback>
 8006f9c:	e005      	b.n	8006faa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f000 f869 	bl	8007076 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	f000 f87a 	bl	800709e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2200      	movs	r2, #0
 8006fae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	f003 0301 	and.w	r3, r3, #1
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d00c      	beq.n	8006fd4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	f003 0301 	and.w	r3, r3, #1
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d007      	beq.n	8006fd4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f06f 0201 	mvn.w	r2, #1
 8006fcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f7fc f83a 	bl	8003048 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d104      	bne.n	8006fe8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d00c      	beq.n	8007002 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d007      	beq.n	8007002 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006ffa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006ffc:	6878      	ldr	r0, [r7, #4]
 8006ffe:	f000 f8dd 	bl	80071bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007008:	2b00      	cmp	r3, #0
 800700a:	d00c      	beq.n	8007026 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007012:	2b00      	cmp	r3, #0
 8007014:	d007      	beq.n	8007026 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800701e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f000 f8d5 	bl	80071d0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800702c:	2b00      	cmp	r3, #0
 800702e:	d00c      	beq.n	800704a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007036:	2b00      	cmp	r3, #0
 8007038:	d007      	beq.n	800704a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007042:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f000 f834 	bl	80070b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	f003 0320 	and.w	r3, r3, #32
 8007050:	2b00      	cmp	r3, #0
 8007052:	d00c      	beq.n	800706e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f003 0320 	and.w	r3, r3, #32
 800705a:	2b00      	cmp	r3, #0
 800705c:	d007      	beq.n	800706e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f06f 0220 	mvn.w	r2, #32
 8007066:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f000 f89d 	bl	80071a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800706e:	bf00      	nop
 8007070:	3710      	adds	r7, #16
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}

08007076 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007076:	b480      	push	{r7}
 8007078:	b083      	sub	sp, #12
 800707a:	af00      	add	r7, sp, #0
 800707c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800707e:	bf00      	nop
 8007080:	370c      	adds	r7, #12
 8007082:	46bd      	mov	sp, r7
 8007084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007088:	4770      	bx	lr

0800708a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800708a:	b480      	push	{r7}
 800708c:	b083      	sub	sp, #12
 800708e:	af00      	add	r7, sp, #0
 8007090:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007092:	bf00      	nop
 8007094:	370c      	adds	r7, #12
 8007096:	46bd      	mov	sp, r7
 8007098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709c:	4770      	bx	lr

0800709e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800709e:	b480      	push	{r7}
 80070a0:	b083      	sub	sp, #12
 80070a2:	af00      	add	r7, sp, #0
 80070a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80070a6:	bf00      	nop
 80070a8:	370c      	adds	r7, #12
 80070aa:	46bd      	mov	sp, r7
 80070ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b0:	4770      	bx	lr

080070b2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80070b2:	b480      	push	{r7}
 80070b4:	b083      	sub	sp, #12
 80070b6:	af00      	add	r7, sp, #0
 80070b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80070ba:	bf00      	nop
 80070bc:	370c      	adds	r7, #12
 80070be:	46bd      	mov	sp, r7
 80070c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c4:	4770      	bx	lr
	...

080070c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b085      	sub	sp, #20
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
 80070d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	4a30      	ldr	r2, [pc, #192]	@ (800719c <TIM_Base_SetConfig+0xd4>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d003      	beq.n	80070e8 <TIM_Base_SetConfig+0x20>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070e6:	d108      	bne.n	80070fa <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	68fa      	ldr	r2, [r7, #12]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	4a27      	ldr	r2, [pc, #156]	@ (800719c <TIM_Base_SetConfig+0xd4>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d00b      	beq.n	800711a <TIM_Base_SetConfig+0x52>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007108:	d007      	beq.n	800711a <TIM_Base_SetConfig+0x52>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	4a24      	ldr	r2, [pc, #144]	@ (80071a0 <TIM_Base_SetConfig+0xd8>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d003      	beq.n	800711a <TIM_Base_SetConfig+0x52>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	4a23      	ldr	r2, [pc, #140]	@ (80071a4 <TIM_Base_SetConfig+0xdc>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d108      	bne.n	800712c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007120:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	68db      	ldr	r3, [r3, #12]
 8007126:	68fa      	ldr	r2, [r7, #12]
 8007128:	4313      	orrs	r3, r2
 800712a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	695b      	ldr	r3, [r3, #20]
 8007136:	4313      	orrs	r3, r2
 8007138:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	68fa      	ldr	r2, [r7, #12]
 800713e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	689a      	ldr	r2, [r3, #8]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	681a      	ldr	r2, [r3, #0]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4a12      	ldr	r2, [pc, #72]	@ (800719c <TIM_Base_SetConfig+0xd4>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d007      	beq.n	8007168 <TIM_Base_SetConfig+0xa0>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	4a11      	ldr	r2, [pc, #68]	@ (80071a0 <TIM_Base_SetConfig+0xd8>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d003      	beq.n	8007168 <TIM_Base_SetConfig+0xa0>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	4a10      	ldr	r2, [pc, #64]	@ (80071a4 <TIM_Base_SetConfig+0xdc>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d103      	bne.n	8007170 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	691a      	ldr	r2, [r3, #16]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2201      	movs	r2, #1
 8007174:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	691b      	ldr	r3, [r3, #16]
 800717a:	f003 0301 	and.w	r3, r3, #1
 800717e:	2b01      	cmp	r3, #1
 8007180:	d105      	bne.n	800718e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	691b      	ldr	r3, [r3, #16]
 8007186:	f023 0201 	bic.w	r2, r3, #1
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	611a      	str	r2, [r3, #16]
  }
}
 800718e:	bf00      	nop
 8007190:	3714      	adds	r7, #20
 8007192:	46bd      	mov	sp, r7
 8007194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007198:	4770      	bx	lr
 800719a:	bf00      	nop
 800719c:	40012c00 	.word	0x40012c00
 80071a0:	40014000 	.word	0x40014000
 80071a4:	40014400 	.word	0x40014400

080071a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b083      	sub	sp, #12
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80071b0:	bf00      	nop
 80071b2:	370c      	adds	r7, #12
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr

080071bc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80071bc:	b480      	push	{r7}
 80071be:	b083      	sub	sp, #12
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80071c4:	bf00      	nop
 80071c6:	370c      	adds	r7, #12
 80071c8:	46bd      	mov	sp, r7
 80071ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ce:	4770      	bx	lr

080071d0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b083      	sub	sp, #12
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80071d8:	bf00      	nop
 80071da:	370c      	adds	r7, #12
 80071dc:	46bd      	mov	sp, r7
 80071de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e2:	4770      	bx	lr

080071e4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b08a      	sub	sp, #40	@ 0x28
 80071e8:	af02      	add	r7, sp, #8
 80071ea:	60f8      	str	r0, [r7, #12]
 80071ec:	60b9      	str	r1, [r7, #8]
 80071ee:	603b      	str	r3, [r7, #0]
 80071f0:	4613      	mov	r3, r2
 80071f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80071f8:	2b20      	cmp	r3, #32
 80071fa:	d177      	bne.n	80072ec <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d002      	beq.n	8007208 <HAL_UART_Transmit+0x24>
 8007202:	88fb      	ldrh	r3, [r7, #6]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d101      	bne.n	800720c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	e070      	b.n	80072ee <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	2200      	movs	r2, #0
 8007210:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	2221      	movs	r2, #33	@ 0x21
 8007218:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800721a:	f7fd f923 	bl	8004464 <HAL_GetTick>
 800721e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	88fa      	ldrh	r2, [r7, #6]
 8007224:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	88fa      	ldrh	r2, [r7, #6]
 800722c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	689b      	ldr	r3, [r3, #8]
 8007234:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007238:	d108      	bne.n	800724c <HAL_UART_Transmit+0x68>
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	691b      	ldr	r3, [r3, #16]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d104      	bne.n	800724c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007242:	2300      	movs	r3, #0
 8007244:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	61bb      	str	r3, [r7, #24]
 800724a:	e003      	b.n	8007254 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007250:	2300      	movs	r3, #0
 8007252:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007254:	e02f      	b.n	80072b6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	9300      	str	r3, [sp, #0]
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	2200      	movs	r2, #0
 800725e:	2180      	movs	r1, #128	@ 0x80
 8007260:	68f8      	ldr	r0, [r7, #12]
 8007262:	f000 fee5 	bl	8008030 <UART_WaitOnFlagUntilTimeout>
 8007266:	4603      	mov	r3, r0
 8007268:	2b00      	cmp	r3, #0
 800726a:	d004      	beq.n	8007276 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	2220      	movs	r2, #32
 8007270:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007272:	2303      	movs	r3, #3
 8007274:	e03b      	b.n	80072ee <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8007276:	69fb      	ldr	r3, [r7, #28]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d10b      	bne.n	8007294 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800727c:	69bb      	ldr	r3, [r7, #24]
 800727e:	881a      	ldrh	r2, [r3, #0]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007288:	b292      	uxth	r2, r2
 800728a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800728c:	69bb      	ldr	r3, [r7, #24]
 800728e:	3302      	adds	r3, #2
 8007290:	61bb      	str	r3, [r7, #24]
 8007292:	e007      	b.n	80072a4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007294:	69fb      	ldr	r3, [r7, #28]
 8007296:	781a      	ldrb	r2, [r3, #0]
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800729e:	69fb      	ldr	r3, [r7, #28]
 80072a0:	3301      	adds	r3, #1
 80072a2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80072aa:	b29b      	uxth	r3, r3
 80072ac:	3b01      	subs	r3, #1
 80072ae:	b29a      	uxth	r2, r3
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80072bc:	b29b      	uxth	r3, r3
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d1c9      	bne.n	8007256 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	9300      	str	r3, [sp, #0]
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	2200      	movs	r2, #0
 80072ca:	2140      	movs	r1, #64	@ 0x40
 80072cc:	68f8      	ldr	r0, [r7, #12]
 80072ce:	f000 feaf 	bl	8008030 <UART_WaitOnFlagUntilTimeout>
 80072d2:	4603      	mov	r3, r0
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d004      	beq.n	80072e2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2220      	movs	r2, #32
 80072dc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80072de:	2303      	movs	r3, #3
 80072e0:	e005      	b.n	80072ee <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2220      	movs	r2, #32
 80072e6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80072e8:	2300      	movs	r3, #0
 80072ea:	e000      	b.n	80072ee <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80072ec:	2302      	movs	r3, #2
  }
}
 80072ee:	4618      	mov	r0, r3
 80072f0:	3720      	adds	r7, #32
 80072f2:	46bd      	mov	sp, r7
 80072f4:	bd80      	pop	{r7, pc}
	...

080072f8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b0ba      	sub	sp, #232	@ 0xe8
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	69db      	ldr	r3, [r3, #28]
 8007306:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	689b      	ldr	r3, [r3, #8]
 800731a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800731e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007322:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007326:	4013      	ands	r3, r2
 8007328:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800732c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007330:	2b00      	cmp	r3, #0
 8007332:	d115      	bne.n	8007360 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007334:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007338:	f003 0320 	and.w	r3, r3, #32
 800733c:	2b00      	cmp	r3, #0
 800733e:	d00f      	beq.n	8007360 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007340:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007344:	f003 0320 	and.w	r3, r3, #32
 8007348:	2b00      	cmp	r3, #0
 800734a:	d009      	beq.n	8007360 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007350:	2b00      	cmp	r3, #0
 8007352:	f000 82ca 	beq.w	80078ea <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	4798      	blx	r3
      }
      return;
 800735e:	e2c4      	b.n	80078ea <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007360:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007364:	2b00      	cmp	r3, #0
 8007366:	f000 8117 	beq.w	8007598 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800736a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800736e:	f003 0301 	and.w	r3, r3, #1
 8007372:	2b00      	cmp	r3, #0
 8007374:	d106      	bne.n	8007384 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007376:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800737a:	4b85      	ldr	r3, [pc, #532]	@ (8007590 <HAL_UART_IRQHandler+0x298>)
 800737c:	4013      	ands	r3, r2
 800737e:	2b00      	cmp	r3, #0
 8007380:	f000 810a 	beq.w	8007598 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007384:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007388:	f003 0301 	and.w	r3, r3, #1
 800738c:	2b00      	cmp	r3, #0
 800738e:	d011      	beq.n	80073b4 <HAL_UART_IRQHandler+0xbc>
 8007390:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007394:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007398:	2b00      	cmp	r3, #0
 800739a:	d00b      	beq.n	80073b4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	2201      	movs	r2, #1
 80073a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073aa:	f043 0201 	orr.w	r2, r3, #1
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80073b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073b8:	f003 0302 	and.w	r3, r3, #2
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d011      	beq.n	80073e4 <HAL_UART_IRQHandler+0xec>
 80073c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073c4:	f003 0301 	and.w	r3, r3, #1
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d00b      	beq.n	80073e4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	2202      	movs	r2, #2
 80073d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073da:	f043 0204 	orr.w	r2, r3, #4
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80073e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073e8:	f003 0304 	and.w	r3, r3, #4
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d011      	beq.n	8007414 <HAL_UART_IRQHandler+0x11c>
 80073f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073f4:	f003 0301 	and.w	r3, r3, #1
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d00b      	beq.n	8007414 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	2204      	movs	r2, #4
 8007402:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800740a:	f043 0202 	orr.w	r2, r3, #2
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007414:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007418:	f003 0308 	and.w	r3, r3, #8
 800741c:	2b00      	cmp	r3, #0
 800741e:	d017      	beq.n	8007450 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007420:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007424:	f003 0320 	and.w	r3, r3, #32
 8007428:	2b00      	cmp	r3, #0
 800742a:	d105      	bne.n	8007438 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800742c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007430:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007434:	2b00      	cmp	r3, #0
 8007436:	d00b      	beq.n	8007450 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	2208      	movs	r2, #8
 800743e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007446:	f043 0208 	orr.w	r2, r3, #8
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007450:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007454:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007458:	2b00      	cmp	r3, #0
 800745a:	d012      	beq.n	8007482 <HAL_UART_IRQHandler+0x18a>
 800745c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007460:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007464:	2b00      	cmp	r3, #0
 8007466:	d00c      	beq.n	8007482 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007470:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007478:	f043 0220 	orr.w	r2, r3, #32
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007488:	2b00      	cmp	r3, #0
 800748a:	f000 8230 	beq.w	80078ee <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800748e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007492:	f003 0320 	and.w	r3, r3, #32
 8007496:	2b00      	cmp	r3, #0
 8007498:	d00d      	beq.n	80074b6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800749a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800749e:	f003 0320 	and.w	r3, r3, #32
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d007      	beq.n	80074b6 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d003      	beq.n	80074b6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074bc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074ca:	2b40      	cmp	r3, #64	@ 0x40
 80074cc:	d005      	beq.n	80074da <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80074ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80074d2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d04f      	beq.n	800757a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f000 fe15 	bl	800810a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	689b      	ldr	r3, [r3, #8]
 80074e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074ea:	2b40      	cmp	r3, #64	@ 0x40
 80074ec:	d141      	bne.n	8007572 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	3308      	adds	r3, #8
 80074f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80074fc:	e853 3f00 	ldrex	r3, [r3]
 8007500:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007504:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007508:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800750c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	3308      	adds	r3, #8
 8007516:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800751a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800751e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007522:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007526:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800752a:	e841 2300 	strex	r3, r2, [r1]
 800752e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007532:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007536:	2b00      	cmp	r3, #0
 8007538:	d1d9      	bne.n	80074ee <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800753e:	2b00      	cmp	r3, #0
 8007540:	d013      	beq.n	800756a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007546:	4a13      	ldr	r2, [pc, #76]	@ (8007594 <HAL_UART_IRQHandler+0x29c>)
 8007548:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800754e:	4618      	mov	r0, r3
 8007550:	f7fd f8d8 	bl	8004704 <HAL_DMA_Abort_IT>
 8007554:	4603      	mov	r3, r0
 8007556:	2b00      	cmp	r3, #0
 8007558:	d017      	beq.n	800758a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800755e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007560:	687a      	ldr	r2, [r7, #4]
 8007562:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007564:	4610      	mov	r0, r2
 8007566:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007568:	e00f      	b.n	800758a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f000 f9d4 	bl	8007918 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007570:	e00b      	b.n	800758a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f000 f9d0 	bl	8007918 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007578:	e007      	b.n	800758a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f000 f9cc 	bl	8007918 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2200      	movs	r2, #0
 8007584:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007588:	e1b1      	b.n	80078ee <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800758a:	bf00      	nop
    return;
 800758c:	e1af      	b.n	80078ee <HAL_UART_IRQHandler+0x5f6>
 800758e:	bf00      	nop
 8007590:	04000120 	.word	0x04000120
 8007594:	080081d3 	.word	0x080081d3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800759c:	2b01      	cmp	r3, #1
 800759e:	f040 816a 	bne.w	8007876 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80075a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075a6:	f003 0310 	and.w	r3, r3, #16
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	f000 8163 	beq.w	8007876 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80075b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075b4:	f003 0310 	and.w	r3, r3, #16
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	f000 815c 	beq.w	8007876 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	2210      	movs	r2, #16
 80075c4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	689b      	ldr	r3, [r3, #8]
 80075cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075d0:	2b40      	cmp	r3, #64	@ 0x40
 80075d2:	f040 80d4 	bne.w	800777e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80075e2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	f000 80ad 	beq.w	8007746 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80075f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80075f6:	429a      	cmp	r2, r3
 80075f8:	f080 80a5 	bcs.w	8007746 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007602:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f003 0320 	and.w	r3, r3, #32
 8007612:	2b00      	cmp	r3, #0
 8007614:	f040 8086 	bne.w	8007724 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007620:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007624:	e853 3f00 	ldrex	r3, [r3]
 8007628:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800762c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007630:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007634:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	461a      	mov	r2, r3
 800763e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007642:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007646:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800764a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800764e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007652:	e841 2300 	strex	r3, r2, [r1]
 8007656:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800765a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800765e:	2b00      	cmp	r3, #0
 8007660:	d1da      	bne.n	8007618 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	3308      	adds	r3, #8
 8007668:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800766a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800766c:	e853 3f00 	ldrex	r3, [r3]
 8007670:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007672:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007674:	f023 0301 	bic.w	r3, r3, #1
 8007678:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	3308      	adds	r3, #8
 8007682:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007686:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800768a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800768c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800768e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007692:	e841 2300 	strex	r3, r2, [r1]
 8007696:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007698:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800769a:	2b00      	cmp	r3, #0
 800769c:	d1e1      	bne.n	8007662 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	3308      	adds	r3, #8
 80076a4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80076a8:	e853 3f00 	ldrex	r3, [r3]
 80076ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80076ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	3308      	adds	r3, #8
 80076be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80076c2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80076c4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80076c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80076ca:	e841 2300 	strex	r3, r2, [r1]
 80076ce:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80076d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d1e3      	bne.n	800769e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2220      	movs	r2, #32
 80076da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2200      	movs	r2, #0
 80076e2:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076ec:	e853 3f00 	ldrex	r3, [r3]
 80076f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80076f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076f4:	f023 0310 	bic.w	r3, r3, #16
 80076f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	461a      	mov	r2, r3
 8007702:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007706:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007708:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800770c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800770e:	e841 2300 	strex	r3, r2, [r1]
 8007712:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007714:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007716:	2b00      	cmp	r3, #0
 8007718:	d1e4      	bne.n	80076e4 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800771e:	4618      	mov	r0, r3
 8007720:	f7fc ffb2 	bl	8004688 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2202      	movs	r2, #2
 8007728:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007736:	b29b      	uxth	r3, r3
 8007738:	1ad3      	subs	r3, r2, r3
 800773a:	b29b      	uxth	r3, r3
 800773c:	4619      	mov	r1, r3
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f000 f8f4 	bl	800792c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007744:	e0d5      	b.n	80078f2 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800774c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007750:	429a      	cmp	r2, r3
 8007752:	f040 80ce 	bne.w	80078f2 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f003 0320 	and.w	r3, r3, #32
 8007762:	2b20      	cmp	r3, #32
 8007764:	f040 80c5 	bne.w	80078f2 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2202      	movs	r2, #2
 800776c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007774:	4619      	mov	r1, r3
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f000 f8d8 	bl	800792c <HAL_UARTEx_RxEventCallback>
      return;
 800777c:	e0b9      	b.n	80078f2 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800778a:	b29b      	uxth	r3, r3
 800778c:	1ad3      	subs	r3, r2, r3
 800778e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007798:	b29b      	uxth	r3, r3
 800779a:	2b00      	cmp	r3, #0
 800779c:	f000 80ab 	beq.w	80078f6 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80077a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	f000 80a6 	beq.w	80078f6 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077b2:	e853 3f00 	ldrex	r3, [r3]
 80077b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80077b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80077be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	461a      	mov	r2, r3
 80077c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80077cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80077ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80077d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077d4:	e841 2300 	strex	r3, r2, [r1]
 80077d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80077da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d1e4      	bne.n	80077aa <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	3308      	adds	r3, #8
 80077e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ea:	e853 3f00 	ldrex	r3, [r3]
 80077ee:	623b      	str	r3, [r7, #32]
   return(result);
 80077f0:	6a3b      	ldr	r3, [r7, #32]
 80077f2:	f023 0301 	bic.w	r3, r3, #1
 80077f6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	3308      	adds	r3, #8
 8007800:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007804:	633a      	str	r2, [r7, #48]	@ 0x30
 8007806:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007808:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800780a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800780c:	e841 2300 	strex	r3, r2, [r1]
 8007810:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007814:	2b00      	cmp	r3, #0
 8007816:	d1e3      	bne.n	80077e0 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2220      	movs	r2, #32
 800781c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2200      	movs	r2, #0
 8007824:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2200      	movs	r2, #0
 800782a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	e853 3f00 	ldrex	r3, [r3]
 8007838:	60fb      	str	r3, [r7, #12]
   return(result);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	f023 0310 	bic.w	r3, r3, #16
 8007840:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	461a      	mov	r2, r3
 800784a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800784e:	61fb      	str	r3, [r7, #28]
 8007850:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007852:	69b9      	ldr	r1, [r7, #24]
 8007854:	69fa      	ldr	r2, [r7, #28]
 8007856:	e841 2300 	strex	r3, r2, [r1]
 800785a:	617b      	str	r3, [r7, #20]
   return(result);
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d1e4      	bne.n	800782c <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2202      	movs	r2, #2
 8007866:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007868:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800786c:	4619      	mov	r1, r3
 800786e:	6878      	ldr	r0, [r7, #4]
 8007870:	f000 f85c 	bl	800792c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007874:	e03f      	b.n	80078f6 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800787a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800787e:	2b00      	cmp	r3, #0
 8007880:	d00e      	beq.n	80078a0 <HAL_UART_IRQHandler+0x5a8>
 8007882:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007886:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800788a:	2b00      	cmp	r3, #0
 800788c:	d008      	beq.n	80078a0 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007896:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f000 fd41 	bl	8008320 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800789e:	e02d      	b.n	80078fc <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80078a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d00e      	beq.n	80078ca <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80078ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d008      	beq.n	80078ca <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d01c      	beq.n	80078fa <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80078c4:	6878      	ldr	r0, [r7, #4]
 80078c6:	4798      	blx	r3
    }
    return;
 80078c8:	e017      	b.n	80078fa <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80078ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d012      	beq.n	80078fc <HAL_UART_IRQHandler+0x604>
 80078d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d00c      	beq.n	80078fc <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f000 fc8b 	bl	80081fe <UART_EndTransmit_IT>
    return;
 80078e8:	e008      	b.n	80078fc <HAL_UART_IRQHandler+0x604>
      return;
 80078ea:	bf00      	nop
 80078ec:	e006      	b.n	80078fc <HAL_UART_IRQHandler+0x604>
    return;
 80078ee:	bf00      	nop
 80078f0:	e004      	b.n	80078fc <HAL_UART_IRQHandler+0x604>
      return;
 80078f2:	bf00      	nop
 80078f4:	e002      	b.n	80078fc <HAL_UART_IRQHandler+0x604>
      return;
 80078f6:	bf00      	nop
 80078f8:	e000      	b.n	80078fc <HAL_UART_IRQHandler+0x604>
    return;
 80078fa:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80078fc:	37e8      	adds	r7, #232	@ 0xe8
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}
 8007902:	bf00      	nop

08007904 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800790c:	bf00      	nop
 800790e:	370c      	adds	r7, #12
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr

08007918 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007918:	b480      	push	{r7}
 800791a:	b083      	sub	sp, #12
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007920:	bf00      	nop
 8007922:	370c      	adds	r7, #12
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr

0800792c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800792c:	b480      	push	{r7}
 800792e:	b083      	sub	sp, #12
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
 8007934:	460b      	mov	r3, r1
 8007936:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007938:	bf00      	nop
 800793a:	370c      	adds	r7, #12
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr

08007944 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007944:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007948:	b08a      	sub	sp, #40	@ 0x28
 800794a:	af00      	add	r7, sp, #0
 800794c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800794e:	2300      	movs	r3, #0
 8007950:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	689a      	ldr	r2, [r3, #8]
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	691b      	ldr	r3, [r3, #16]
 800795c:	431a      	orrs	r2, r3
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	695b      	ldr	r3, [r3, #20]
 8007962:	431a      	orrs	r2, r3
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	69db      	ldr	r3, [r3, #28]
 8007968:	4313      	orrs	r3, r2
 800796a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	681a      	ldr	r2, [r3, #0]
 8007972:	4bb4      	ldr	r3, [pc, #720]	@ (8007c44 <UART_SetConfig+0x300>)
 8007974:	4013      	ands	r3, r2
 8007976:	68fa      	ldr	r2, [r7, #12]
 8007978:	6812      	ldr	r2, [r2, #0]
 800797a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800797c:	430b      	orrs	r3, r1
 800797e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	685b      	ldr	r3, [r3, #4]
 8007986:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	68da      	ldr	r2, [r3, #12]
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	430a      	orrs	r2, r1
 8007994:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	699b      	ldr	r3, [r3, #24]
 800799a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	4aa9      	ldr	r2, [pc, #676]	@ (8007c48 <UART_SetConfig+0x304>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d004      	beq.n	80079b0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	6a1b      	ldr	r3, [r3, #32]
 80079aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079ac:	4313      	orrs	r3, r2
 80079ae:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079c0:	430a      	orrs	r2, r1
 80079c2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4aa0      	ldr	r2, [pc, #640]	@ (8007c4c <UART_SetConfig+0x308>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d126      	bne.n	8007a1c <UART_SetConfig+0xd8>
 80079ce:	4ba0      	ldr	r3, [pc, #640]	@ (8007c50 <UART_SetConfig+0x30c>)
 80079d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079d4:	f003 0303 	and.w	r3, r3, #3
 80079d8:	2b03      	cmp	r3, #3
 80079da:	d81b      	bhi.n	8007a14 <UART_SetConfig+0xd0>
 80079dc:	a201      	add	r2, pc, #4	@ (adr r2, 80079e4 <UART_SetConfig+0xa0>)
 80079de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079e2:	bf00      	nop
 80079e4:	080079f5 	.word	0x080079f5
 80079e8:	08007a05 	.word	0x08007a05
 80079ec:	080079fd 	.word	0x080079fd
 80079f0:	08007a0d 	.word	0x08007a0d
 80079f4:	2301      	movs	r3, #1
 80079f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079fa:	e080      	b.n	8007afe <UART_SetConfig+0x1ba>
 80079fc:	2302      	movs	r3, #2
 80079fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a02:	e07c      	b.n	8007afe <UART_SetConfig+0x1ba>
 8007a04:	2304      	movs	r3, #4
 8007a06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a0a:	e078      	b.n	8007afe <UART_SetConfig+0x1ba>
 8007a0c:	2308      	movs	r3, #8
 8007a0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a12:	e074      	b.n	8007afe <UART_SetConfig+0x1ba>
 8007a14:	2310      	movs	r3, #16
 8007a16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a1a:	e070      	b.n	8007afe <UART_SetConfig+0x1ba>
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4a8c      	ldr	r2, [pc, #560]	@ (8007c54 <UART_SetConfig+0x310>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d138      	bne.n	8007a98 <UART_SetConfig+0x154>
 8007a26:	4b8a      	ldr	r3, [pc, #552]	@ (8007c50 <UART_SetConfig+0x30c>)
 8007a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a2c:	f003 030c 	and.w	r3, r3, #12
 8007a30:	2b0c      	cmp	r3, #12
 8007a32:	d82d      	bhi.n	8007a90 <UART_SetConfig+0x14c>
 8007a34:	a201      	add	r2, pc, #4	@ (adr r2, 8007a3c <UART_SetConfig+0xf8>)
 8007a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a3a:	bf00      	nop
 8007a3c:	08007a71 	.word	0x08007a71
 8007a40:	08007a91 	.word	0x08007a91
 8007a44:	08007a91 	.word	0x08007a91
 8007a48:	08007a91 	.word	0x08007a91
 8007a4c:	08007a81 	.word	0x08007a81
 8007a50:	08007a91 	.word	0x08007a91
 8007a54:	08007a91 	.word	0x08007a91
 8007a58:	08007a91 	.word	0x08007a91
 8007a5c:	08007a79 	.word	0x08007a79
 8007a60:	08007a91 	.word	0x08007a91
 8007a64:	08007a91 	.word	0x08007a91
 8007a68:	08007a91 	.word	0x08007a91
 8007a6c:	08007a89 	.word	0x08007a89
 8007a70:	2300      	movs	r3, #0
 8007a72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a76:	e042      	b.n	8007afe <UART_SetConfig+0x1ba>
 8007a78:	2302      	movs	r3, #2
 8007a7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a7e:	e03e      	b.n	8007afe <UART_SetConfig+0x1ba>
 8007a80:	2304      	movs	r3, #4
 8007a82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a86:	e03a      	b.n	8007afe <UART_SetConfig+0x1ba>
 8007a88:	2308      	movs	r3, #8
 8007a8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a8e:	e036      	b.n	8007afe <UART_SetConfig+0x1ba>
 8007a90:	2310      	movs	r3, #16
 8007a92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a96:	e032      	b.n	8007afe <UART_SetConfig+0x1ba>
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	4a6a      	ldr	r2, [pc, #424]	@ (8007c48 <UART_SetConfig+0x304>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d12a      	bne.n	8007af8 <UART_SetConfig+0x1b4>
 8007aa2:	4b6b      	ldr	r3, [pc, #428]	@ (8007c50 <UART_SetConfig+0x30c>)
 8007aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007aa8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007aac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ab0:	d01a      	beq.n	8007ae8 <UART_SetConfig+0x1a4>
 8007ab2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ab6:	d81b      	bhi.n	8007af0 <UART_SetConfig+0x1ac>
 8007ab8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007abc:	d00c      	beq.n	8007ad8 <UART_SetConfig+0x194>
 8007abe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ac2:	d815      	bhi.n	8007af0 <UART_SetConfig+0x1ac>
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d003      	beq.n	8007ad0 <UART_SetConfig+0x18c>
 8007ac8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007acc:	d008      	beq.n	8007ae0 <UART_SetConfig+0x19c>
 8007ace:	e00f      	b.n	8007af0 <UART_SetConfig+0x1ac>
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ad6:	e012      	b.n	8007afe <UART_SetConfig+0x1ba>
 8007ad8:	2302      	movs	r3, #2
 8007ada:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ade:	e00e      	b.n	8007afe <UART_SetConfig+0x1ba>
 8007ae0:	2304      	movs	r3, #4
 8007ae2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ae6:	e00a      	b.n	8007afe <UART_SetConfig+0x1ba>
 8007ae8:	2308      	movs	r3, #8
 8007aea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007aee:	e006      	b.n	8007afe <UART_SetConfig+0x1ba>
 8007af0:	2310      	movs	r3, #16
 8007af2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007af6:	e002      	b.n	8007afe <UART_SetConfig+0x1ba>
 8007af8:	2310      	movs	r3, #16
 8007afa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a51      	ldr	r2, [pc, #324]	@ (8007c48 <UART_SetConfig+0x304>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d17a      	bne.n	8007bfe <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007b08:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007b0c:	2b08      	cmp	r3, #8
 8007b0e:	d824      	bhi.n	8007b5a <UART_SetConfig+0x216>
 8007b10:	a201      	add	r2, pc, #4	@ (adr r2, 8007b18 <UART_SetConfig+0x1d4>)
 8007b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b16:	bf00      	nop
 8007b18:	08007b3d 	.word	0x08007b3d
 8007b1c:	08007b5b 	.word	0x08007b5b
 8007b20:	08007b45 	.word	0x08007b45
 8007b24:	08007b5b 	.word	0x08007b5b
 8007b28:	08007b4b 	.word	0x08007b4b
 8007b2c:	08007b5b 	.word	0x08007b5b
 8007b30:	08007b5b 	.word	0x08007b5b
 8007b34:	08007b5b 	.word	0x08007b5b
 8007b38:	08007b53 	.word	0x08007b53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b3c:	f7fe fd38 	bl	80065b0 <HAL_RCC_GetPCLK1Freq>
 8007b40:	61f8      	str	r0, [r7, #28]
        break;
 8007b42:	e010      	b.n	8007b66 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b44:	4b44      	ldr	r3, [pc, #272]	@ (8007c58 <UART_SetConfig+0x314>)
 8007b46:	61fb      	str	r3, [r7, #28]
        break;
 8007b48:	e00d      	b.n	8007b66 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b4a:	f7fe fc99 	bl	8006480 <HAL_RCC_GetSysClockFreq>
 8007b4e:	61f8      	str	r0, [r7, #28]
        break;
 8007b50:	e009      	b.n	8007b66 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b56:	61fb      	str	r3, [r7, #28]
        break;
 8007b58:	e005      	b.n	8007b66 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007b64:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007b66:	69fb      	ldr	r3, [r7, #28]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	f000 8107 	beq.w	8007d7c <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	685a      	ldr	r2, [r3, #4]
 8007b72:	4613      	mov	r3, r2
 8007b74:	005b      	lsls	r3, r3, #1
 8007b76:	4413      	add	r3, r2
 8007b78:	69fa      	ldr	r2, [r7, #28]
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	d305      	bcc.n	8007b8a <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007b84:	69fa      	ldr	r2, [r7, #28]
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d903      	bls.n	8007b92 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8007b8a:	2301      	movs	r3, #1
 8007b8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007b90:	e0f4      	b.n	8007d7c <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007b92:	69fb      	ldr	r3, [r7, #28]
 8007b94:	2200      	movs	r2, #0
 8007b96:	461c      	mov	r4, r3
 8007b98:	4615      	mov	r5, r2
 8007b9a:	f04f 0200 	mov.w	r2, #0
 8007b9e:	f04f 0300 	mov.w	r3, #0
 8007ba2:	022b      	lsls	r3, r5, #8
 8007ba4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007ba8:	0222      	lsls	r2, r4, #8
 8007baa:	68f9      	ldr	r1, [r7, #12]
 8007bac:	6849      	ldr	r1, [r1, #4]
 8007bae:	0849      	lsrs	r1, r1, #1
 8007bb0:	2000      	movs	r0, #0
 8007bb2:	4688      	mov	r8, r1
 8007bb4:	4681      	mov	r9, r0
 8007bb6:	eb12 0a08 	adds.w	sl, r2, r8
 8007bba:	eb43 0b09 	adc.w	fp, r3, r9
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	685b      	ldr	r3, [r3, #4]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	603b      	str	r3, [r7, #0]
 8007bc6:	607a      	str	r2, [r7, #4]
 8007bc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007bcc:	4650      	mov	r0, sl
 8007bce:	4659      	mov	r1, fp
 8007bd0:	f7f9 f83a 	bl	8000c48 <__aeabi_uldivmod>
 8007bd4:	4602      	mov	r2, r0
 8007bd6:	460b      	mov	r3, r1
 8007bd8:	4613      	mov	r3, r2
 8007bda:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007bdc:	69bb      	ldr	r3, [r7, #24]
 8007bde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007be2:	d308      	bcc.n	8007bf6 <UART_SetConfig+0x2b2>
 8007be4:	69bb      	ldr	r3, [r7, #24]
 8007be6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007bea:	d204      	bcs.n	8007bf6 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	69ba      	ldr	r2, [r7, #24]
 8007bf2:	60da      	str	r2, [r3, #12]
 8007bf4:	e0c2      	b.n	8007d7c <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007bfc:	e0be      	b.n	8007d7c <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	69db      	ldr	r3, [r3, #28]
 8007c02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c06:	d16a      	bne.n	8007cde <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8007c08:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007c0c:	2b08      	cmp	r3, #8
 8007c0e:	d834      	bhi.n	8007c7a <UART_SetConfig+0x336>
 8007c10:	a201      	add	r2, pc, #4	@ (adr r2, 8007c18 <UART_SetConfig+0x2d4>)
 8007c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c16:	bf00      	nop
 8007c18:	08007c3d 	.word	0x08007c3d
 8007c1c:	08007c5d 	.word	0x08007c5d
 8007c20:	08007c65 	.word	0x08007c65
 8007c24:	08007c7b 	.word	0x08007c7b
 8007c28:	08007c6b 	.word	0x08007c6b
 8007c2c:	08007c7b 	.word	0x08007c7b
 8007c30:	08007c7b 	.word	0x08007c7b
 8007c34:	08007c7b 	.word	0x08007c7b
 8007c38:	08007c73 	.word	0x08007c73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c3c:	f7fe fcb8 	bl	80065b0 <HAL_RCC_GetPCLK1Freq>
 8007c40:	61f8      	str	r0, [r7, #28]
        break;
 8007c42:	e020      	b.n	8007c86 <UART_SetConfig+0x342>
 8007c44:	efff69f3 	.word	0xefff69f3
 8007c48:	40008000 	.word	0x40008000
 8007c4c:	40013800 	.word	0x40013800
 8007c50:	40021000 	.word	0x40021000
 8007c54:	40004400 	.word	0x40004400
 8007c58:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007c5c:	f7fe fcbe 	bl	80065dc <HAL_RCC_GetPCLK2Freq>
 8007c60:	61f8      	str	r0, [r7, #28]
        break;
 8007c62:	e010      	b.n	8007c86 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c64:	4b4c      	ldr	r3, [pc, #304]	@ (8007d98 <UART_SetConfig+0x454>)
 8007c66:	61fb      	str	r3, [r7, #28]
        break;
 8007c68:	e00d      	b.n	8007c86 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c6a:	f7fe fc09 	bl	8006480 <HAL_RCC_GetSysClockFreq>
 8007c6e:	61f8      	str	r0, [r7, #28]
        break;
 8007c70:	e009      	b.n	8007c86 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c76:	61fb      	str	r3, [r7, #28]
        break;
 8007c78:	e005      	b.n	8007c86 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007c7e:	2301      	movs	r3, #1
 8007c80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007c84:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007c86:	69fb      	ldr	r3, [r7, #28]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d077      	beq.n	8007d7c <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007c8c:	69fb      	ldr	r3, [r7, #28]
 8007c8e:	005a      	lsls	r2, r3, #1
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	085b      	lsrs	r3, r3, #1
 8007c96:	441a      	add	r2, r3
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ca0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ca2:	69bb      	ldr	r3, [r7, #24]
 8007ca4:	2b0f      	cmp	r3, #15
 8007ca6:	d916      	bls.n	8007cd6 <UART_SetConfig+0x392>
 8007ca8:	69bb      	ldr	r3, [r7, #24]
 8007caa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007cae:	d212      	bcs.n	8007cd6 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007cb0:	69bb      	ldr	r3, [r7, #24]
 8007cb2:	b29b      	uxth	r3, r3
 8007cb4:	f023 030f 	bic.w	r3, r3, #15
 8007cb8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007cba:	69bb      	ldr	r3, [r7, #24]
 8007cbc:	085b      	lsrs	r3, r3, #1
 8007cbe:	b29b      	uxth	r3, r3
 8007cc0:	f003 0307 	and.w	r3, r3, #7
 8007cc4:	b29a      	uxth	r2, r3
 8007cc6:	8afb      	ldrh	r3, [r7, #22]
 8007cc8:	4313      	orrs	r3, r2
 8007cca:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	8afa      	ldrh	r2, [r7, #22]
 8007cd2:	60da      	str	r2, [r3, #12]
 8007cd4:	e052      	b.n	8007d7c <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007cdc:	e04e      	b.n	8007d7c <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007cde:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007ce2:	2b08      	cmp	r3, #8
 8007ce4:	d827      	bhi.n	8007d36 <UART_SetConfig+0x3f2>
 8007ce6:	a201      	add	r2, pc, #4	@ (adr r2, 8007cec <UART_SetConfig+0x3a8>)
 8007ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cec:	08007d11 	.word	0x08007d11
 8007cf0:	08007d19 	.word	0x08007d19
 8007cf4:	08007d21 	.word	0x08007d21
 8007cf8:	08007d37 	.word	0x08007d37
 8007cfc:	08007d27 	.word	0x08007d27
 8007d00:	08007d37 	.word	0x08007d37
 8007d04:	08007d37 	.word	0x08007d37
 8007d08:	08007d37 	.word	0x08007d37
 8007d0c:	08007d2f 	.word	0x08007d2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d10:	f7fe fc4e 	bl	80065b0 <HAL_RCC_GetPCLK1Freq>
 8007d14:	61f8      	str	r0, [r7, #28]
        break;
 8007d16:	e014      	b.n	8007d42 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d18:	f7fe fc60 	bl	80065dc <HAL_RCC_GetPCLK2Freq>
 8007d1c:	61f8      	str	r0, [r7, #28]
        break;
 8007d1e:	e010      	b.n	8007d42 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d20:	4b1d      	ldr	r3, [pc, #116]	@ (8007d98 <UART_SetConfig+0x454>)
 8007d22:	61fb      	str	r3, [r7, #28]
        break;
 8007d24:	e00d      	b.n	8007d42 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d26:	f7fe fbab 	bl	8006480 <HAL_RCC_GetSysClockFreq>
 8007d2a:	61f8      	str	r0, [r7, #28]
        break;
 8007d2c:	e009      	b.n	8007d42 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d32:	61fb      	str	r3, [r7, #28]
        break;
 8007d34:	e005      	b.n	8007d42 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8007d36:	2300      	movs	r3, #0
 8007d38:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007d40:	bf00      	nop
    }

    if (pclk != 0U)
 8007d42:	69fb      	ldr	r3, [r7, #28]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d019      	beq.n	8007d7c <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	685b      	ldr	r3, [r3, #4]
 8007d4c:	085a      	lsrs	r2, r3, #1
 8007d4e:	69fb      	ldr	r3, [r7, #28]
 8007d50:	441a      	add	r2, r3
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d5a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d5c:	69bb      	ldr	r3, [r7, #24]
 8007d5e:	2b0f      	cmp	r3, #15
 8007d60:	d909      	bls.n	8007d76 <UART_SetConfig+0x432>
 8007d62:	69bb      	ldr	r3, [r7, #24]
 8007d64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d68:	d205      	bcs.n	8007d76 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007d6a:	69bb      	ldr	r3, [r7, #24]
 8007d6c:	b29a      	uxth	r2, r3
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	60da      	str	r2, [r3, #12]
 8007d74:	e002      	b.n	8007d7c <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8007d76:	2301      	movs	r3, #1
 8007d78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2200      	movs	r2, #0
 8007d86:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007d88:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3728      	adds	r7, #40	@ 0x28
 8007d90:	46bd      	mov	sp, r7
 8007d92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d96:	bf00      	nop
 8007d98:	00f42400 	.word	0x00f42400

08007d9c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b083      	sub	sp, #12
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007da8:	f003 0308 	and.w	r3, r3, #8
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d00a      	beq.n	8007dc6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	685b      	ldr	r3, [r3, #4]
 8007db6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	430a      	orrs	r2, r1
 8007dc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dca:	f003 0301 	and.w	r3, r3, #1
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d00a      	beq.n	8007de8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	430a      	orrs	r2, r1
 8007de6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dec:	f003 0302 	and.w	r3, r3, #2
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d00a      	beq.n	8007e0a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	430a      	orrs	r2, r1
 8007e08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e0e:	f003 0304 	and.w	r3, r3, #4
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d00a      	beq.n	8007e2c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	685b      	ldr	r3, [r3, #4]
 8007e1c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	430a      	orrs	r2, r1
 8007e2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e30:	f003 0310 	and.w	r3, r3, #16
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d00a      	beq.n	8007e4e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	430a      	orrs	r2, r1
 8007e4c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e52:	f003 0320 	and.w	r3, r3, #32
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d00a      	beq.n	8007e70 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	689b      	ldr	r3, [r3, #8]
 8007e60:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	430a      	orrs	r2, r1
 8007e6e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d01a      	beq.n	8007eb2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	685b      	ldr	r3, [r3, #4]
 8007e82:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	430a      	orrs	r2, r1
 8007e90:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e9a:	d10a      	bne.n	8007eb2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	685b      	ldr	r3, [r3, #4]
 8007ea2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	430a      	orrs	r2, r1
 8007eb0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d00a      	beq.n	8007ed4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	685b      	ldr	r3, [r3, #4]
 8007ec4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	430a      	orrs	r2, r1
 8007ed2:	605a      	str	r2, [r3, #4]
  }
}
 8007ed4:	bf00      	nop
 8007ed6:	370c      	adds	r7, #12
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ede:	4770      	bx	lr

08007ee0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	b098      	sub	sp, #96	@ 0x60
 8007ee4:	af02      	add	r7, sp, #8
 8007ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2200      	movs	r2, #0
 8007eec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007ef0:	f7fc fab8 	bl	8004464 <HAL_GetTick>
 8007ef4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f003 0308 	and.w	r3, r3, #8
 8007f00:	2b08      	cmp	r3, #8
 8007f02:	d12e      	bne.n	8007f62 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f04:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007f08:	9300      	str	r3, [sp, #0]
 8007f0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f000 f88c 	bl	8008030 <UART_WaitOnFlagUntilTimeout>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d021      	beq.n	8007f62 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f26:	e853 3f00 	ldrex	r3, [r3]
 8007f2a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007f2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007f32:	653b      	str	r3, [r7, #80]	@ 0x50
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	461a      	mov	r2, r3
 8007f3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007f3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f3e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f40:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007f42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f44:	e841 2300 	strex	r3, r2, [r1]
 8007f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d1e6      	bne.n	8007f1e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2220      	movs	r2, #32
 8007f54:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f5e:	2303      	movs	r3, #3
 8007f60:	e062      	b.n	8008028 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f003 0304 	and.w	r3, r3, #4
 8007f6c:	2b04      	cmp	r3, #4
 8007f6e:	d149      	bne.n	8008004 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f70:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007f74:	9300      	str	r3, [sp, #0]
 8007f76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f78:	2200      	movs	r2, #0
 8007f7a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f000 f856 	bl	8008030 <UART_WaitOnFlagUntilTimeout>
 8007f84:	4603      	mov	r3, r0
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d03c      	beq.n	8008004 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f92:	e853 3f00 	ldrex	r3, [r3]
 8007f96:	623b      	str	r3, [r7, #32]
   return(result);
 8007f98:	6a3b      	ldr	r3, [r7, #32]
 8007f9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	461a      	mov	r2, r3
 8007fa6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fa8:	633b      	str	r3, [r7, #48]	@ 0x30
 8007faa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007fae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007fb0:	e841 2300 	strex	r3, r2, [r1]
 8007fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d1e6      	bne.n	8007f8a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	3308      	adds	r3, #8
 8007fc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	e853 3f00 	ldrex	r3, [r3]
 8007fca:	60fb      	str	r3, [r7, #12]
   return(result);
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	f023 0301 	bic.w	r3, r3, #1
 8007fd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	3308      	adds	r3, #8
 8007fda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007fdc:	61fa      	str	r2, [r7, #28]
 8007fde:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe0:	69b9      	ldr	r1, [r7, #24]
 8007fe2:	69fa      	ldr	r2, [r7, #28]
 8007fe4:	e841 2300 	strex	r3, r2, [r1]
 8007fe8:	617b      	str	r3, [r7, #20]
   return(result);
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d1e5      	bne.n	8007fbc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2220      	movs	r2, #32
 8007ff4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008000:	2303      	movs	r3, #3
 8008002:	e011      	b.n	8008028 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2220      	movs	r2, #32
 8008008:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2220      	movs	r2, #32
 800800e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2200      	movs	r2, #0
 8008016:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2200      	movs	r2, #0
 800801c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2200      	movs	r2, #0
 8008022:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008026:	2300      	movs	r3, #0
}
 8008028:	4618      	mov	r0, r3
 800802a:	3758      	adds	r7, #88	@ 0x58
 800802c:	46bd      	mov	sp, r7
 800802e:	bd80      	pop	{r7, pc}

08008030 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b084      	sub	sp, #16
 8008034:	af00      	add	r7, sp, #0
 8008036:	60f8      	str	r0, [r7, #12]
 8008038:	60b9      	str	r1, [r7, #8]
 800803a:	603b      	str	r3, [r7, #0]
 800803c:	4613      	mov	r3, r2
 800803e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008040:	e04f      	b.n	80080e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008042:	69bb      	ldr	r3, [r7, #24]
 8008044:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008048:	d04b      	beq.n	80080e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800804a:	f7fc fa0b 	bl	8004464 <HAL_GetTick>
 800804e:	4602      	mov	r2, r0
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	1ad3      	subs	r3, r2, r3
 8008054:	69ba      	ldr	r2, [r7, #24]
 8008056:	429a      	cmp	r2, r3
 8008058:	d302      	bcc.n	8008060 <UART_WaitOnFlagUntilTimeout+0x30>
 800805a:	69bb      	ldr	r3, [r7, #24]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d101      	bne.n	8008064 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008060:	2303      	movs	r3, #3
 8008062:	e04e      	b.n	8008102 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f003 0304 	and.w	r3, r3, #4
 800806e:	2b00      	cmp	r3, #0
 8008070:	d037      	beq.n	80080e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	2b80      	cmp	r3, #128	@ 0x80
 8008076:	d034      	beq.n	80080e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	2b40      	cmp	r3, #64	@ 0x40
 800807c:	d031      	beq.n	80080e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	69db      	ldr	r3, [r3, #28]
 8008084:	f003 0308 	and.w	r3, r3, #8
 8008088:	2b08      	cmp	r3, #8
 800808a:	d110      	bne.n	80080ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	2208      	movs	r2, #8
 8008092:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008094:	68f8      	ldr	r0, [r7, #12]
 8008096:	f000 f838 	bl	800810a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2208      	movs	r2, #8
 800809e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	2200      	movs	r2, #0
 80080a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80080aa:	2301      	movs	r3, #1
 80080ac:	e029      	b.n	8008102 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	69db      	ldr	r3, [r3, #28]
 80080b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80080b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80080bc:	d111      	bne.n	80080e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80080c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80080c8:	68f8      	ldr	r0, [r7, #12]
 80080ca:	f000 f81e 	bl	800810a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2220      	movs	r2, #32
 80080d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	2200      	movs	r2, #0
 80080da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80080de:	2303      	movs	r3, #3
 80080e0:	e00f      	b.n	8008102 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	69da      	ldr	r2, [r3, #28]
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	4013      	ands	r3, r2
 80080ec:	68ba      	ldr	r2, [r7, #8]
 80080ee:	429a      	cmp	r2, r3
 80080f0:	bf0c      	ite	eq
 80080f2:	2301      	moveq	r3, #1
 80080f4:	2300      	movne	r3, #0
 80080f6:	b2db      	uxtb	r3, r3
 80080f8:	461a      	mov	r2, r3
 80080fa:	79fb      	ldrb	r3, [r7, #7]
 80080fc:	429a      	cmp	r2, r3
 80080fe:	d0a0      	beq.n	8008042 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008100:	2300      	movs	r3, #0
}
 8008102:	4618      	mov	r0, r3
 8008104:	3710      	adds	r7, #16
 8008106:	46bd      	mov	sp, r7
 8008108:	bd80      	pop	{r7, pc}

0800810a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800810a:	b480      	push	{r7}
 800810c:	b095      	sub	sp, #84	@ 0x54
 800810e:	af00      	add	r7, sp, #0
 8008110:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008118:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800811a:	e853 3f00 	ldrex	r3, [r3]
 800811e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008122:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008126:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	461a      	mov	r2, r3
 800812e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008130:	643b      	str	r3, [r7, #64]	@ 0x40
 8008132:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008134:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008136:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008138:	e841 2300 	strex	r3, r2, [r1]
 800813c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800813e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008140:	2b00      	cmp	r3, #0
 8008142:	d1e6      	bne.n	8008112 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	3308      	adds	r3, #8
 800814a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800814c:	6a3b      	ldr	r3, [r7, #32]
 800814e:	e853 3f00 	ldrex	r3, [r3]
 8008152:	61fb      	str	r3, [r7, #28]
   return(result);
 8008154:	69fb      	ldr	r3, [r7, #28]
 8008156:	f023 0301 	bic.w	r3, r3, #1
 800815a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	3308      	adds	r3, #8
 8008162:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008164:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008166:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008168:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800816a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800816c:	e841 2300 	strex	r3, r2, [r1]
 8008170:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008174:	2b00      	cmp	r3, #0
 8008176:	d1e5      	bne.n	8008144 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800817c:	2b01      	cmp	r3, #1
 800817e:	d118      	bne.n	80081b2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	e853 3f00 	ldrex	r3, [r3]
 800818c:	60bb      	str	r3, [r7, #8]
   return(result);
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	f023 0310 	bic.w	r3, r3, #16
 8008194:	647b      	str	r3, [r7, #68]	@ 0x44
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	461a      	mov	r2, r3
 800819c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800819e:	61bb      	str	r3, [r7, #24]
 80081a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a2:	6979      	ldr	r1, [r7, #20]
 80081a4:	69ba      	ldr	r2, [r7, #24]
 80081a6:	e841 2300 	strex	r3, r2, [r1]
 80081aa:	613b      	str	r3, [r7, #16]
   return(result);
 80081ac:	693b      	ldr	r3, [r7, #16]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d1e6      	bne.n	8008180 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2220      	movs	r2, #32
 80081b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2200      	movs	r2, #0
 80081be:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2200      	movs	r2, #0
 80081c4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80081c6:	bf00      	nop
 80081c8:	3754      	adds	r7, #84	@ 0x54
 80081ca:	46bd      	mov	sp, r7
 80081cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d0:	4770      	bx	lr

080081d2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80081d2:	b580      	push	{r7, lr}
 80081d4:	b084      	sub	sp, #16
 80081d6:	af00      	add	r7, sp, #0
 80081d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081de:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	2200      	movs	r2, #0
 80081e4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	2200      	movs	r2, #0
 80081ec:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80081f0:	68f8      	ldr	r0, [r7, #12]
 80081f2:	f7ff fb91 	bl	8007918 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80081f6:	bf00      	nop
 80081f8:	3710      	adds	r7, #16
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}

080081fe <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80081fe:	b580      	push	{r7, lr}
 8008200:	b088      	sub	sp, #32
 8008202:	af00      	add	r7, sp, #0
 8008204:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	e853 3f00 	ldrex	r3, [r3]
 8008212:	60bb      	str	r3, [r7, #8]
   return(result);
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800821a:	61fb      	str	r3, [r7, #28]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	461a      	mov	r2, r3
 8008222:	69fb      	ldr	r3, [r7, #28]
 8008224:	61bb      	str	r3, [r7, #24]
 8008226:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008228:	6979      	ldr	r1, [r7, #20]
 800822a:	69ba      	ldr	r2, [r7, #24]
 800822c:	e841 2300 	strex	r3, r2, [r1]
 8008230:	613b      	str	r3, [r7, #16]
   return(result);
 8008232:	693b      	ldr	r3, [r7, #16]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d1e6      	bne.n	8008206 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2220      	movs	r2, #32
 800823c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2200      	movs	r2, #0
 8008242:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008244:	6878      	ldr	r0, [r7, #4]
 8008246:	f7ff fb5d 	bl	8007904 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800824a:	bf00      	nop
 800824c:	3720      	adds	r7, #32
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}

08008252 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8008252:	b580      	push	{r7, lr}
 8008254:	b086      	sub	sp, #24
 8008256:	af00      	add	r7, sp, #0
 8008258:	60f8      	str	r0, [r7, #12]
 800825a:	60b9      	str	r1, [r7, #8]
 800825c:	607a      	str	r2, [r7, #4]
 800825e:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d101      	bne.n	800826a <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8008266:	2301      	movs	r3, #1
 8008268:	e056      	b.n	8008318 <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800826e:	2b00      	cmp	r3, #0
 8008270:	d106      	bne.n	8008280 <HAL_RS485Ex_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2200      	movs	r2, #0
 8008276:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 800827a:	68f8      	ldr	r0, [r7, #12]
 800827c:	f7fb fc22 	bl	8003ac4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2224      	movs	r2, #36	@ 0x24
 8008284:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f022 0201 	bic.w	r2, r2, #1
 8008294:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800829a:	2b00      	cmp	r3, #0
 800829c:	d002      	beq.n	80082a4 <HAL_RS485Ex_Init+0x52>
  {
    UART_AdvFeatureConfig(huart);
 800829e:	68f8      	ldr	r0, [r7, #12]
 80082a0:	f7ff fd7c 	bl	8007d9c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80082a4:	68f8      	ldr	r0, [r7, #12]
 80082a6:	f7ff fb4d 	bl	8007944 <UART_SetConfig>
 80082aa:	4603      	mov	r3, r0
 80082ac:	2b01      	cmp	r3, #1
 80082ae:	d101      	bne.n	80082b4 <HAL_RS485Ex_Init+0x62>
  {
    return HAL_ERROR;
 80082b0:	2301      	movs	r3, #1
 80082b2:	e031      	b.n	8008318 <HAL_RS485Ex_Init+0xc6>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	689a      	ldr	r2, [r3, #8]
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80082c2:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	689b      	ldr	r3, [r3, #8]
 80082ca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	68ba      	ldr	r2, [r7, #8]
 80082d4:	430a      	orrs	r2, r1
 80082d6:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	055b      	lsls	r3, r3, #21
 80082dc:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	041b      	lsls	r3, r3, #16
 80082e2:	697a      	ldr	r2, [r7, #20]
 80082e4:	4313      	orrs	r3, r2
 80082e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
 80082f2:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80082f6:	68fa      	ldr	r2, [r7, #12]
 80082f8:	6812      	ldr	r2, [r2, #0]
 80082fa:	6979      	ldr	r1, [r7, #20]
 80082fc:	430b      	orrs	r3, r1
 80082fe:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	681a      	ldr	r2, [r3, #0]
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f042 0201 	orr.w	r2, r2, #1
 800830e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008310:	68f8      	ldr	r0, [r7, #12]
 8008312:	f7ff fde5 	bl	8007ee0 <UART_CheckIdleState>
 8008316:	4603      	mov	r3, r0
}
 8008318:	4618      	mov	r0, r3
 800831a:	3718      	adds	r7, #24
 800831c:	46bd      	mov	sp, r7
 800831e:	bd80      	pop	{r7, pc}

08008320 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008320:	b480      	push	{r7}
 8008322:	b083      	sub	sp, #12
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008328:	bf00      	nop
 800832a:	370c      	adds	r7, #12
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr

08008334 <__NVIC_SetPriority>:
{
 8008334:	b480      	push	{r7}
 8008336:	b083      	sub	sp, #12
 8008338:	af00      	add	r7, sp, #0
 800833a:	4603      	mov	r3, r0
 800833c:	6039      	str	r1, [r7, #0]
 800833e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008344:	2b00      	cmp	r3, #0
 8008346:	db0a      	blt.n	800835e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	b2da      	uxtb	r2, r3
 800834c:	490c      	ldr	r1, [pc, #48]	@ (8008380 <__NVIC_SetPriority+0x4c>)
 800834e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008352:	0112      	lsls	r2, r2, #4
 8008354:	b2d2      	uxtb	r2, r2
 8008356:	440b      	add	r3, r1
 8008358:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800835c:	e00a      	b.n	8008374 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	b2da      	uxtb	r2, r3
 8008362:	4908      	ldr	r1, [pc, #32]	@ (8008384 <__NVIC_SetPriority+0x50>)
 8008364:	79fb      	ldrb	r3, [r7, #7]
 8008366:	f003 030f 	and.w	r3, r3, #15
 800836a:	3b04      	subs	r3, #4
 800836c:	0112      	lsls	r2, r2, #4
 800836e:	b2d2      	uxtb	r2, r2
 8008370:	440b      	add	r3, r1
 8008372:	761a      	strb	r2, [r3, #24]
}
 8008374:	bf00      	nop
 8008376:	370c      	adds	r7, #12
 8008378:	46bd      	mov	sp, r7
 800837a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837e:	4770      	bx	lr
 8008380:	e000e100 	.word	0xe000e100
 8008384:	e000ed00 	.word	0xe000ed00

08008388 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008388:	b580      	push	{r7, lr}
 800838a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800838c:	4b05      	ldr	r3, [pc, #20]	@ (80083a4 <SysTick_Handler+0x1c>)
 800838e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008390:	f002 fc54 	bl	800ac3c <xTaskGetSchedulerState>
 8008394:	4603      	mov	r3, r0
 8008396:	2b01      	cmp	r3, #1
 8008398:	d001      	beq.n	800839e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800839a:	f003 fc0d 	bl	800bbb8 <xPortSysTickHandler>
  }
}
 800839e:	bf00      	nop
 80083a0:	bd80      	pop	{r7, pc}
 80083a2:	bf00      	nop
 80083a4:	e000e010 	.word	0xe000e010

080083a8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80083a8:	b580      	push	{r7, lr}
 80083aa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80083ac:	2100      	movs	r1, #0
 80083ae:	f06f 0004 	mvn.w	r0, #4
 80083b2:	f7ff ffbf 	bl	8008334 <__NVIC_SetPriority>
#endif
}
 80083b6:	bf00      	nop
 80083b8:	bd80      	pop	{r7, pc}
	...

080083bc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80083bc:	b480      	push	{r7}
 80083be:	b083      	sub	sp, #12
 80083c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80083c2:	f3ef 8305 	mrs	r3, IPSR
 80083c6:	603b      	str	r3, [r7, #0]
  return(result);
 80083c8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d003      	beq.n	80083d6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80083ce:	f06f 0305 	mvn.w	r3, #5
 80083d2:	607b      	str	r3, [r7, #4]
 80083d4:	e00c      	b.n	80083f0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80083d6:	4b0a      	ldr	r3, [pc, #40]	@ (8008400 <osKernelInitialize+0x44>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d105      	bne.n	80083ea <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80083de:	4b08      	ldr	r3, [pc, #32]	@ (8008400 <osKernelInitialize+0x44>)
 80083e0:	2201      	movs	r2, #1
 80083e2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80083e4:	2300      	movs	r3, #0
 80083e6:	607b      	str	r3, [r7, #4]
 80083e8:	e002      	b.n	80083f0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80083ea:	f04f 33ff 	mov.w	r3, #4294967295
 80083ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80083f0:	687b      	ldr	r3, [r7, #4]
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	370c      	adds	r7, #12
 80083f6:	46bd      	mov	sp, r7
 80083f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fc:	4770      	bx	lr
 80083fe:	bf00      	nop
 8008400:	20000a64 	.word	0x20000a64

08008404 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008404:	b580      	push	{r7, lr}
 8008406:	b082      	sub	sp, #8
 8008408:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800840a:	f3ef 8305 	mrs	r3, IPSR
 800840e:	603b      	str	r3, [r7, #0]
  return(result);
 8008410:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008412:	2b00      	cmp	r3, #0
 8008414:	d003      	beq.n	800841e <osKernelStart+0x1a>
    stat = osErrorISR;
 8008416:	f06f 0305 	mvn.w	r3, #5
 800841a:	607b      	str	r3, [r7, #4]
 800841c:	e010      	b.n	8008440 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800841e:	4b0b      	ldr	r3, [pc, #44]	@ (800844c <osKernelStart+0x48>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	2b01      	cmp	r3, #1
 8008424:	d109      	bne.n	800843a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008426:	f7ff ffbf 	bl	80083a8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800842a:	4b08      	ldr	r3, [pc, #32]	@ (800844c <osKernelStart+0x48>)
 800842c:	2202      	movs	r2, #2
 800842e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008430:	f001 ff7e 	bl	800a330 <vTaskStartScheduler>
      stat = osOK;
 8008434:	2300      	movs	r3, #0
 8008436:	607b      	str	r3, [r7, #4]
 8008438:	e002      	b.n	8008440 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800843a:	f04f 33ff 	mov.w	r3, #4294967295
 800843e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008440:	687b      	ldr	r3, [r7, #4]
}
 8008442:	4618      	mov	r0, r3
 8008444:	3708      	adds	r7, #8
 8008446:	46bd      	mov	sp, r7
 8008448:	bd80      	pop	{r7, pc}
 800844a:	bf00      	nop
 800844c:	20000a64 	.word	0x20000a64

08008450 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8008450:	b580      	push	{r7, lr}
 8008452:	b082      	sub	sp, #8
 8008454:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008456:	f3ef 8305 	mrs	r3, IPSR
 800845a:	603b      	str	r3, [r7, #0]
  return(result);
 800845c:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800845e:	2b00      	cmp	r3, #0
 8008460:	d003      	beq.n	800846a <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8008462:	f002 f891 	bl	800a588 <xTaskGetTickCountFromISR>
 8008466:	6078      	str	r0, [r7, #4]
 8008468:	e002      	b.n	8008470 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800846a:	f002 f87d 	bl	800a568 <xTaskGetTickCount>
 800846e:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8008470:	687b      	ldr	r3, [r7, #4]
}
 8008472:	4618      	mov	r0, r3
 8008474:	3708      	adds	r7, #8
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}

0800847a <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800847a:	b580      	push	{r7, lr}
 800847c:	b08e      	sub	sp, #56	@ 0x38
 800847e:	af04      	add	r7, sp, #16
 8008480:	60f8      	str	r0, [r7, #12]
 8008482:	60b9      	str	r1, [r7, #8]
 8008484:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008486:	2300      	movs	r3, #0
 8008488:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800848a:	f3ef 8305 	mrs	r3, IPSR
 800848e:	617b      	str	r3, [r7, #20]
  return(result);
 8008490:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008492:	2b00      	cmp	r3, #0
 8008494:	d17e      	bne.n	8008594 <osThreadNew+0x11a>
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d07b      	beq.n	8008594 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800849c:	2380      	movs	r3, #128	@ 0x80
 800849e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80084a0:	2318      	movs	r3, #24
 80084a2:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80084a4:	2300      	movs	r3, #0
 80084a6:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80084a8:	f04f 33ff 	mov.w	r3, #4294967295
 80084ac:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d045      	beq.n	8008540 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d002      	beq.n	80084c2 <osThreadNew+0x48>
        name = attr->name;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	699b      	ldr	r3, [r3, #24]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d002      	beq.n	80084d0 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	699b      	ldr	r3, [r3, #24]
 80084ce:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80084d0:	69fb      	ldr	r3, [r7, #28]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d008      	beq.n	80084e8 <osThreadNew+0x6e>
 80084d6:	69fb      	ldr	r3, [r7, #28]
 80084d8:	2b38      	cmp	r3, #56	@ 0x38
 80084da:	d805      	bhi.n	80084e8 <osThreadNew+0x6e>
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	f003 0301 	and.w	r3, r3, #1
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d001      	beq.n	80084ec <osThreadNew+0x72>
        return (NULL);
 80084e8:	2300      	movs	r3, #0
 80084ea:	e054      	b.n	8008596 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	695b      	ldr	r3, [r3, #20]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d003      	beq.n	80084fc <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	695b      	ldr	r3, [r3, #20]
 80084f8:	089b      	lsrs	r3, r3, #2
 80084fa:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	689b      	ldr	r3, [r3, #8]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d00e      	beq.n	8008522 <osThreadNew+0xa8>
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	68db      	ldr	r3, [r3, #12]
 8008508:	2ba7      	cmp	r3, #167	@ 0xa7
 800850a:	d90a      	bls.n	8008522 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008510:	2b00      	cmp	r3, #0
 8008512:	d006      	beq.n	8008522 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	695b      	ldr	r3, [r3, #20]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d002      	beq.n	8008522 <osThreadNew+0xa8>
        mem = 1;
 800851c:	2301      	movs	r3, #1
 800851e:	61bb      	str	r3, [r7, #24]
 8008520:	e010      	b.n	8008544 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	689b      	ldr	r3, [r3, #8]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d10c      	bne.n	8008544 <osThreadNew+0xca>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	68db      	ldr	r3, [r3, #12]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d108      	bne.n	8008544 <osThreadNew+0xca>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	691b      	ldr	r3, [r3, #16]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d104      	bne.n	8008544 <osThreadNew+0xca>
          mem = 0;
 800853a:	2300      	movs	r3, #0
 800853c:	61bb      	str	r3, [r7, #24]
 800853e:	e001      	b.n	8008544 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008540:	2300      	movs	r3, #0
 8008542:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008544:	69bb      	ldr	r3, [r7, #24]
 8008546:	2b01      	cmp	r3, #1
 8008548:	d110      	bne.n	800856c <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800854e:	687a      	ldr	r2, [r7, #4]
 8008550:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008552:	9202      	str	r2, [sp, #8]
 8008554:	9301      	str	r3, [sp, #4]
 8008556:	69fb      	ldr	r3, [r7, #28]
 8008558:	9300      	str	r3, [sp, #0]
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	6a3a      	ldr	r2, [r7, #32]
 800855e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008560:	68f8      	ldr	r0, [r7, #12]
 8008562:	f001 fcf1 	bl	8009f48 <xTaskCreateStatic>
 8008566:	4603      	mov	r3, r0
 8008568:	613b      	str	r3, [r7, #16]
 800856a:	e013      	b.n	8008594 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800856c:	69bb      	ldr	r3, [r7, #24]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d110      	bne.n	8008594 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008572:	6a3b      	ldr	r3, [r7, #32]
 8008574:	b29a      	uxth	r2, r3
 8008576:	f107 0310 	add.w	r3, r7, #16
 800857a:	9301      	str	r3, [sp, #4]
 800857c:	69fb      	ldr	r3, [r7, #28]
 800857e:	9300      	str	r3, [sp, #0]
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008584:	68f8      	ldr	r0, [r7, #12]
 8008586:	f001 fd3f 	bl	800a008 <xTaskCreate>
 800858a:	4603      	mov	r3, r0
 800858c:	2b01      	cmp	r3, #1
 800858e:	d001      	beq.n	8008594 <osThreadNew+0x11a>
            hTask = NULL;
 8008590:	2300      	movs	r3, #0
 8008592:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008594:	693b      	ldr	r3, [r7, #16]
}
 8008596:	4618      	mov	r0, r3
 8008598:	3728      	adds	r7, #40	@ 0x28
 800859a:	46bd      	mov	sp, r7
 800859c:	bd80      	pop	{r7, pc}

0800859e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800859e:	b580      	push	{r7, lr}
 80085a0:	b084      	sub	sp, #16
 80085a2:	af00      	add	r7, sp, #0
 80085a4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80085a6:	f3ef 8305 	mrs	r3, IPSR
 80085aa:	60bb      	str	r3, [r7, #8]
  return(result);
 80085ac:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d003      	beq.n	80085ba <osDelay+0x1c>
    stat = osErrorISR;
 80085b2:	f06f 0305 	mvn.w	r3, #5
 80085b6:	60fb      	str	r3, [r7, #12]
 80085b8:	e007      	b.n	80085ca <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80085ba:	2300      	movs	r3, #0
 80085bc:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d002      	beq.n	80085ca <osDelay+0x2c>
      vTaskDelay(ticks);
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f001 fe7d 	bl	800a2c4 <vTaskDelay>
    }
  }

  return (stat);
 80085ca:	68fb      	ldr	r3, [r7, #12]
}
 80085cc:	4618      	mov	r0, r3
 80085ce:	3710      	adds	r7, #16
 80085d0:	46bd      	mov	sp, r7
 80085d2:	bd80      	pop	{r7, pc}

080085d4 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b084      	sub	sp, #16
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	f003 f907 	bl	800b7f0 <pvTimerGetTimerID>
 80085e2:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d005      	beq.n	80085f6 <TimerCallback+0x22>
    callb->func (callb->arg);
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	68fa      	ldr	r2, [r7, #12]
 80085f0:	6852      	ldr	r2, [r2, #4]
 80085f2:	4610      	mov	r0, r2
 80085f4:	4798      	blx	r3
  }
}
 80085f6:	bf00      	nop
 80085f8:	3710      	adds	r7, #16
 80085fa:	46bd      	mov	sp, r7
 80085fc:	bd80      	pop	{r7, pc}
	...

08008600 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8008600:	b580      	push	{r7, lr}
 8008602:	b08c      	sub	sp, #48	@ 0x30
 8008604:	af02      	add	r7, sp, #8
 8008606:	60f8      	str	r0, [r7, #12]
 8008608:	607a      	str	r2, [r7, #4]
 800860a:	603b      	str	r3, [r7, #0]
 800860c:	460b      	mov	r3, r1
 800860e:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8008610:	2300      	movs	r3, #0
 8008612:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008614:	f3ef 8305 	mrs	r3, IPSR
 8008618:	613b      	str	r3, [r7, #16]
  return(result);
 800861a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 800861c:	2b00      	cmp	r3, #0
 800861e:	d163      	bne.n	80086e8 <osTimerNew+0xe8>
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d060      	beq.n	80086e8 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 8008626:	2008      	movs	r0, #8
 8008628:	f003 fb58 	bl	800bcdc <pvPortMalloc>
 800862c:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 800862e:	697b      	ldr	r3, [r7, #20]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d059      	beq.n	80086e8 <osTimerNew+0xe8>
      callb->func = func;
 8008634:	697b      	ldr	r3, [r7, #20]
 8008636:	68fa      	ldr	r2, [r7, #12]
 8008638:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800863a:	697b      	ldr	r3, [r7, #20]
 800863c:	687a      	ldr	r2, [r7, #4]
 800863e:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8008640:	7afb      	ldrb	r3, [r7, #11]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d102      	bne.n	800864c <osTimerNew+0x4c>
        reload = pdFALSE;
 8008646:	2300      	movs	r3, #0
 8008648:	61fb      	str	r3, [r7, #28]
 800864a:	e001      	b.n	8008650 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 800864c:	2301      	movs	r3, #1
 800864e:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8008650:	f04f 33ff 	mov.w	r3, #4294967295
 8008654:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8008656:	2300      	movs	r3, #0
 8008658:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d01c      	beq.n	800869a <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d002      	beq.n	800866e <osTimerNew+0x6e>
          name = attr->name;
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	689b      	ldr	r3, [r3, #8]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d006      	beq.n	8008684 <osTimerNew+0x84>
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	68db      	ldr	r3, [r3, #12]
 800867a:	2b2b      	cmp	r3, #43	@ 0x2b
 800867c:	d902      	bls.n	8008684 <osTimerNew+0x84>
          mem = 1;
 800867e:	2301      	movs	r3, #1
 8008680:	61bb      	str	r3, [r7, #24]
 8008682:	e00c      	b.n	800869e <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	689b      	ldr	r3, [r3, #8]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d108      	bne.n	800869e <osTimerNew+0x9e>
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	68db      	ldr	r3, [r3, #12]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d104      	bne.n	800869e <osTimerNew+0x9e>
            mem = 0;
 8008694:	2300      	movs	r3, #0
 8008696:	61bb      	str	r3, [r7, #24]
 8008698:	e001      	b.n	800869e <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800869a:	2300      	movs	r3, #0
 800869c:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800869e:	69bb      	ldr	r3, [r7, #24]
 80086a0:	2b01      	cmp	r3, #1
 80086a2:	d10c      	bne.n	80086be <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	689b      	ldr	r3, [r3, #8]
 80086a8:	9301      	str	r3, [sp, #4]
 80086aa:	4b12      	ldr	r3, [pc, #72]	@ (80086f4 <osTimerNew+0xf4>)
 80086ac:	9300      	str	r3, [sp, #0]
 80086ae:	697b      	ldr	r3, [r7, #20]
 80086b0:	69fa      	ldr	r2, [r7, #28]
 80086b2:	2101      	movs	r1, #1
 80086b4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80086b6:	f002 fd0e 	bl	800b0d6 <xTimerCreateStatic>
 80086ba:	6238      	str	r0, [r7, #32]
 80086bc:	e00b      	b.n	80086d6 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 80086be:	69bb      	ldr	r3, [r7, #24]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d108      	bne.n	80086d6 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 80086c4:	4b0b      	ldr	r3, [pc, #44]	@ (80086f4 <osTimerNew+0xf4>)
 80086c6:	9300      	str	r3, [sp, #0]
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	69fa      	ldr	r2, [r7, #28]
 80086cc:	2101      	movs	r1, #1
 80086ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80086d0:	f002 fce0 	bl	800b094 <xTimerCreate>
 80086d4:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 80086d6:	6a3b      	ldr	r3, [r7, #32]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d105      	bne.n	80086e8 <osTimerNew+0xe8>
 80086dc:	697b      	ldr	r3, [r7, #20]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d002      	beq.n	80086e8 <osTimerNew+0xe8>
        vPortFree (callb);
 80086e2:	6978      	ldr	r0, [r7, #20]
 80086e4:	f003 fbc8 	bl	800be78 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 80086e8:	6a3b      	ldr	r3, [r7, #32]
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3728      	adds	r7, #40	@ 0x28
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}
 80086f2:	bf00      	nop
 80086f4:	080085d5 	.word	0x080085d5

080086f8 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b088      	sub	sp, #32
 80086fc:	af02      	add	r7, sp, #8
 80086fe:	6078      	str	r0, [r7, #4]
 8008700:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008706:	f3ef 8305 	mrs	r3, IPSR
 800870a:	60fb      	str	r3, [r7, #12]
  return(result);
 800870c:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800870e:	2b00      	cmp	r3, #0
 8008710:	d003      	beq.n	800871a <osTimerStart+0x22>
    stat = osErrorISR;
 8008712:	f06f 0305 	mvn.w	r3, #5
 8008716:	617b      	str	r3, [r7, #20]
 8008718:	e017      	b.n	800874a <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 800871a:	693b      	ldr	r3, [r7, #16]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d103      	bne.n	8008728 <osTimerStart+0x30>
    stat = osErrorParameter;
 8008720:	f06f 0303 	mvn.w	r3, #3
 8008724:	617b      	str	r3, [r7, #20]
 8008726:	e010      	b.n	800874a <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8008728:	2300      	movs	r3, #0
 800872a:	9300      	str	r3, [sp, #0]
 800872c:	2300      	movs	r3, #0
 800872e:	683a      	ldr	r2, [r7, #0]
 8008730:	2104      	movs	r1, #4
 8008732:	6938      	ldr	r0, [r7, #16]
 8008734:	f002 fd4c 	bl	800b1d0 <xTimerGenericCommand>
 8008738:	4603      	mov	r3, r0
 800873a:	2b01      	cmp	r3, #1
 800873c:	d102      	bne.n	8008744 <osTimerStart+0x4c>
      stat = osOK;
 800873e:	2300      	movs	r3, #0
 8008740:	617b      	str	r3, [r7, #20]
 8008742:	e002      	b.n	800874a <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8008744:	f06f 0302 	mvn.w	r3, #2
 8008748:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800874a:	697b      	ldr	r3, [r7, #20]
}
 800874c:	4618      	mov	r0, r3
 800874e:	3718      	adds	r7, #24
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}

08008754 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8008754:	b580      	push	{r7, lr}
 8008756:	b088      	sub	sp, #32
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800875c:	2300      	movs	r3, #0
 800875e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008760:	f3ef 8305 	mrs	r3, IPSR
 8008764:	60bb      	str	r3, [r7, #8]
  return(result);
 8008766:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8008768:	2b00      	cmp	r3, #0
 800876a:	d174      	bne.n	8008856 <osMutexNew+0x102>
    if (attr != NULL) {
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d003      	beq.n	800877a <osMutexNew+0x26>
      type = attr->attr_bits;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	61bb      	str	r3, [r7, #24]
 8008778:	e001      	b.n	800877e <osMutexNew+0x2a>
    } else {
      type = 0U;
 800877a:	2300      	movs	r3, #0
 800877c:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800877e:	69bb      	ldr	r3, [r7, #24]
 8008780:	f003 0301 	and.w	r3, r3, #1
 8008784:	2b00      	cmp	r3, #0
 8008786:	d002      	beq.n	800878e <osMutexNew+0x3a>
      rmtx = 1U;
 8008788:	2301      	movs	r3, #1
 800878a:	617b      	str	r3, [r7, #20]
 800878c:	e001      	b.n	8008792 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800878e:	2300      	movs	r3, #0
 8008790:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8008792:	69bb      	ldr	r3, [r7, #24]
 8008794:	f003 0308 	and.w	r3, r3, #8
 8008798:	2b00      	cmp	r3, #0
 800879a:	d15c      	bne.n	8008856 <osMutexNew+0x102>
      mem = -1;
 800879c:	f04f 33ff 	mov.w	r3, #4294967295
 80087a0:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d015      	beq.n	80087d4 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	689b      	ldr	r3, [r3, #8]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d006      	beq.n	80087be <osMutexNew+0x6a>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	68db      	ldr	r3, [r3, #12]
 80087b4:	2b4f      	cmp	r3, #79	@ 0x4f
 80087b6:	d902      	bls.n	80087be <osMutexNew+0x6a>
          mem = 1;
 80087b8:	2301      	movs	r3, #1
 80087ba:	613b      	str	r3, [r7, #16]
 80087bc:	e00c      	b.n	80087d8 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	689b      	ldr	r3, [r3, #8]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d108      	bne.n	80087d8 <osMutexNew+0x84>
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	68db      	ldr	r3, [r3, #12]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d104      	bne.n	80087d8 <osMutexNew+0x84>
            mem = 0;
 80087ce:	2300      	movs	r3, #0
 80087d0:	613b      	str	r3, [r7, #16]
 80087d2:	e001      	b.n	80087d8 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80087d4:	2300      	movs	r3, #0
 80087d6:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	2b01      	cmp	r3, #1
 80087dc:	d112      	bne.n	8008804 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d007      	beq.n	80087f4 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	689b      	ldr	r3, [r3, #8]
 80087e8:	4619      	mov	r1, r3
 80087ea:	2004      	movs	r0, #4
 80087ec:	f000 fc3f 	bl	800906e <xQueueCreateMutexStatic>
 80087f0:	61f8      	str	r0, [r7, #28]
 80087f2:	e016      	b.n	8008822 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	689b      	ldr	r3, [r3, #8]
 80087f8:	4619      	mov	r1, r3
 80087fa:	2001      	movs	r0, #1
 80087fc:	f000 fc37 	bl	800906e <xQueueCreateMutexStatic>
 8008800:	61f8      	str	r0, [r7, #28]
 8008802:	e00e      	b.n	8008822 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8008804:	693b      	ldr	r3, [r7, #16]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d10b      	bne.n	8008822 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d004      	beq.n	800881a <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8008810:	2004      	movs	r0, #4
 8008812:	f000 fc14 	bl	800903e <xQueueCreateMutex>
 8008816:	61f8      	str	r0, [r7, #28]
 8008818:	e003      	b.n	8008822 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800881a:	2001      	movs	r0, #1
 800881c:	f000 fc0f 	bl	800903e <xQueueCreateMutex>
 8008820:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8008822:	69fb      	ldr	r3, [r7, #28]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d00c      	beq.n	8008842 <osMutexNew+0xee>
        if (attr != NULL) {
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d003      	beq.n	8008836 <osMutexNew+0xe2>
          name = attr->name;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	60fb      	str	r3, [r7, #12]
 8008834:	e001      	b.n	800883a <osMutexNew+0xe6>
        } else {
          name = NULL;
 8008836:	2300      	movs	r3, #0
 8008838:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800883a:	68f9      	ldr	r1, [r7, #12]
 800883c:	69f8      	ldr	r0, [r7, #28]
 800883e:	f001 fafb 	bl	8009e38 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8008842:	69fb      	ldr	r3, [r7, #28]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d006      	beq.n	8008856 <osMutexNew+0x102>
 8008848:	697b      	ldr	r3, [r7, #20]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d003      	beq.n	8008856 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800884e:	69fb      	ldr	r3, [r7, #28]
 8008850:	f043 0301 	orr.w	r3, r3, #1
 8008854:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8008856:	69fb      	ldr	r3, [r7, #28]
}
 8008858:	4618      	mov	r0, r3
 800885a:	3720      	adds	r7, #32
 800885c:	46bd      	mov	sp, r7
 800885e:	bd80      	pop	{r7, pc}

08008860 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8008860:	b580      	push	{r7, lr}
 8008862:	b086      	sub	sp, #24
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
 8008868:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f023 0301 	bic.w	r3, r3, #1
 8008870:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f003 0301 	and.w	r3, r3, #1
 8008878:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800887a:	2300      	movs	r3, #0
 800887c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800887e:	f3ef 8305 	mrs	r3, IPSR
 8008882:	60bb      	str	r3, [r7, #8]
  return(result);
 8008884:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8008886:	2b00      	cmp	r3, #0
 8008888:	d003      	beq.n	8008892 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800888a:	f06f 0305 	mvn.w	r3, #5
 800888e:	617b      	str	r3, [r7, #20]
 8008890:	e02c      	b.n	80088ec <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d103      	bne.n	80088a0 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8008898:	f06f 0303 	mvn.w	r3, #3
 800889c:	617b      	str	r3, [r7, #20]
 800889e:	e025      	b.n	80088ec <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d011      	beq.n	80088ca <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80088a6:	6839      	ldr	r1, [r7, #0]
 80088a8:	6938      	ldr	r0, [r7, #16]
 80088aa:	f000 fc30 	bl	800910e <xQueueTakeMutexRecursive>
 80088ae:	4603      	mov	r3, r0
 80088b0:	2b01      	cmp	r3, #1
 80088b2:	d01b      	beq.n	80088ec <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d003      	beq.n	80088c2 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 80088ba:	f06f 0301 	mvn.w	r3, #1
 80088be:	617b      	str	r3, [r7, #20]
 80088c0:	e014      	b.n	80088ec <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80088c2:	f06f 0302 	mvn.w	r3, #2
 80088c6:	617b      	str	r3, [r7, #20]
 80088c8:	e010      	b.n	80088ec <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80088ca:	6839      	ldr	r1, [r7, #0]
 80088cc:	6938      	ldr	r0, [r7, #16]
 80088ce:	f000 ffd5 	bl	800987c <xQueueSemaphoreTake>
 80088d2:	4603      	mov	r3, r0
 80088d4:	2b01      	cmp	r3, #1
 80088d6:	d009      	beq.n	80088ec <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d003      	beq.n	80088e6 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 80088de:	f06f 0301 	mvn.w	r3, #1
 80088e2:	617b      	str	r3, [r7, #20]
 80088e4:	e002      	b.n	80088ec <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80088e6:	f06f 0302 	mvn.w	r3, #2
 80088ea:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 80088ec:	697b      	ldr	r3, [r7, #20]
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	3718      	adds	r7, #24
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}

080088f6 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80088f6:	b580      	push	{r7, lr}
 80088f8:	b086      	sub	sp, #24
 80088fa:	af00      	add	r7, sp, #0
 80088fc:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	f023 0301 	bic.w	r3, r3, #1
 8008904:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f003 0301 	and.w	r3, r3, #1
 800890c:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800890e:	2300      	movs	r3, #0
 8008910:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008912:	f3ef 8305 	mrs	r3, IPSR
 8008916:	60bb      	str	r3, [r7, #8]
  return(result);
 8008918:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800891a:	2b00      	cmp	r3, #0
 800891c:	d003      	beq.n	8008926 <osMutexRelease+0x30>
    stat = osErrorISR;
 800891e:	f06f 0305 	mvn.w	r3, #5
 8008922:	617b      	str	r3, [r7, #20]
 8008924:	e01f      	b.n	8008966 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8008926:	693b      	ldr	r3, [r7, #16]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d103      	bne.n	8008934 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800892c:	f06f 0303 	mvn.w	r3, #3
 8008930:	617b      	str	r3, [r7, #20]
 8008932:	e018      	b.n	8008966 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d009      	beq.n	800894e <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800893a:	6938      	ldr	r0, [r7, #16]
 800893c:	f000 fbb2 	bl	80090a4 <xQueueGiveMutexRecursive>
 8008940:	4603      	mov	r3, r0
 8008942:	2b01      	cmp	r3, #1
 8008944:	d00f      	beq.n	8008966 <osMutexRelease+0x70>
        stat = osErrorResource;
 8008946:	f06f 0302 	mvn.w	r3, #2
 800894a:	617b      	str	r3, [r7, #20]
 800894c:	e00b      	b.n	8008966 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800894e:	2300      	movs	r3, #0
 8008950:	2200      	movs	r2, #0
 8008952:	2100      	movs	r1, #0
 8008954:	6938      	ldr	r0, [r7, #16]
 8008956:	f000 fc7f 	bl	8009258 <xQueueGenericSend>
 800895a:	4603      	mov	r3, r0
 800895c:	2b01      	cmp	r3, #1
 800895e:	d002      	beq.n	8008966 <osMutexRelease+0x70>
        stat = osErrorResource;
 8008960:	f06f 0302 	mvn.w	r3, #2
 8008964:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8008966:	697b      	ldr	r3, [r7, #20]
}
 8008968:	4618      	mov	r0, r3
 800896a:	3718      	adds	r7, #24
 800896c:	46bd      	mov	sp, r7
 800896e:	bd80      	pop	{r7, pc}

08008970 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008970:	b580      	push	{r7, lr}
 8008972:	b08a      	sub	sp, #40	@ 0x28
 8008974:	af02      	add	r7, sp, #8
 8008976:	60f8      	str	r0, [r7, #12]
 8008978:	60b9      	str	r1, [r7, #8]
 800897a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800897c:	2300      	movs	r3, #0
 800897e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008980:	f3ef 8305 	mrs	r3, IPSR
 8008984:	613b      	str	r3, [r7, #16]
  return(result);
 8008986:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008988:	2b00      	cmp	r3, #0
 800898a:	d175      	bne.n	8008a78 <osSemaphoreNew+0x108>
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d072      	beq.n	8008a78 <osSemaphoreNew+0x108>
 8008992:	68ba      	ldr	r2, [r7, #8]
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	429a      	cmp	r2, r3
 8008998:	d86e      	bhi.n	8008a78 <osSemaphoreNew+0x108>
    mem = -1;
 800899a:	f04f 33ff 	mov.w	r3, #4294967295
 800899e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d015      	beq.n	80089d2 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	689b      	ldr	r3, [r3, #8]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d006      	beq.n	80089bc <osSemaphoreNew+0x4c>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	68db      	ldr	r3, [r3, #12]
 80089b2:	2b4f      	cmp	r3, #79	@ 0x4f
 80089b4:	d902      	bls.n	80089bc <osSemaphoreNew+0x4c>
        mem = 1;
 80089b6:	2301      	movs	r3, #1
 80089b8:	61bb      	str	r3, [r7, #24]
 80089ba:	e00c      	b.n	80089d6 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	689b      	ldr	r3, [r3, #8]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d108      	bne.n	80089d6 <osSemaphoreNew+0x66>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	68db      	ldr	r3, [r3, #12]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d104      	bne.n	80089d6 <osSemaphoreNew+0x66>
          mem = 0;
 80089cc:	2300      	movs	r3, #0
 80089ce:	61bb      	str	r3, [r7, #24]
 80089d0:	e001      	b.n	80089d6 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80089d2:	2300      	movs	r3, #0
 80089d4:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80089d6:	69bb      	ldr	r3, [r7, #24]
 80089d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089dc:	d04c      	beq.n	8008a78 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	2b01      	cmp	r3, #1
 80089e2:	d128      	bne.n	8008a36 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80089e4:	69bb      	ldr	r3, [r7, #24]
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d10a      	bne.n	8008a00 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	689b      	ldr	r3, [r3, #8]
 80089ee:	2203      	movs	r2, #3
 80089f0:	9200      	str	r2, [sp, #0]
 80089f2:	2200      	movs	r2, #0
 80089f4:	2100      	movs	r1, #0
 80089f6:	2001      	movs	r0, #1
 80089f8:	f000 fa2c 	bl	8008e54 <xQueueGenericCreateStatic>
 80089fc:	61f8      	str	r0, [r7, #28]
 80089fe:	e005      	b.n	8008a0c <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8008a00:	2203      	movs	r2, #3
 8008a02:	2100      	movs	r1, #0
 8008a04:	2001      	movs	r0, #1
 8008a06:	f000 faa2 	bl	8008f4e <xQueueGenericCreate>
 8008a0a:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008a0c:	69fb      	ldr	r3, [r7, #28]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d022      	beq.n	8008a58 <osSemaphoreNew+0xe8>
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d01f      	beq.n	8008a58 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008a18:	2300      	movs	r3, #0
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	2100      	movs	r1, #0
 8008a1e:	69f8      	ldr	r0, [r7, #28]
 8008a20:	f000 fc1a 	bl	8009258 <xQueueGenericSend>
 8008a24:	4603      	mov	r3, r0
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	d016      	beq.n	8008a58 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8008a2a:	69f8      	ldr	r0, [r7, #28]
 8008a2c:	f001 f8b8 	bl	8009ba0 <vQueueDelete>
            hSemaphore = NULL;
 8008a30:	2300      	movs	r3, #0
 8008a32:	61fb      	str	r3, [r7, #28]
 8008a34:	e010      	b.n	8008a58 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8008a36:	69bb      	ldr	r3, [r7, #24]
 8008a38:	2b01      	cmp	r3, #1
 8008a3a:	d108      	bne.n	8008a4e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	689b      	ldr	r3, [r3, #8]
 8008a40:	461a      	mov	r2, r3
 8008a42:	68b9      	ldr	r1, [r7, #8]
 8008a44:	68f8      	ldr	r0, [r7, #12]
 8008a46:	f000 fb99 	bl	800917c <xQueueCreateCountingSemaphoreStatic>
 8008a4a:	61f8      	str	r0, [r7, #28]
 8008a4c:	e004      	b.n	8008a58 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008a4e:	68b9      	ldr	r1, [r7, #8]
 8008a50:	68f8      	ldr	r0, [r7, #12]
 8008a52:	f000 fbcc 	bl	80091ee <xQueueCreateCountingSemaphore>
 8008a56:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8008a58:	69fb      	ldr	r3, [r7, #28]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d00c      	beq.n	8008a78 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d003      	beq.n	8008a6c <osSemaphoreNew+0xfc>
          name = attr->name;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	617b      	str	r3, [r7, #20]
 8008a6a:	e001      	b.n	8008a70 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008a70:	6979      	ldr	r1, [r7, #20]
 8008a72:	69f8      	ldr	r0, [r7, #28]
 8008a74:	f001 f9e0 	bl	8009e38 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8008a78:	69fb      	ldr	r3, [r7, #28]
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3720      	adds	r7, #32
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bd80      	pop	{r7, pc}
	...

08008a84 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b086      	sub	sp, #24
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
 8008a8c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008a92:	2300      	movs	r3, #0
 8008a94:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d103      	bne.n	8008aa4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8008a9c:	f06f 0303 	mvn.w	r3, #3
 8008aa0:	617b      	str	r3, [r7, #20]
 8008aa2:	e039      	b.n	8008b18 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008aa4:	f3ef 8305 	mrs	r3, IPSR
 8008aa8:	60fb      	str	r3, [r7, #12]
  return(result);
 8008aaa:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d022      	beq.n	8008af6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d003      	beq.n	8008abe <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8008ab6:	f06f 0303 	mvn.w	r3, #3
 8008aba:	617b      	str	r3, [r7, #20]
 8008abc:	e02c      	b.n	8008b18 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8008ac2:	f107 0308 	add.w	r3, r7, #8
 8008ac6:	461a      	mov	r2, r3
 8008ac8:	2100      	movs	r1, #0
 8008aca:	6938      	ldr	r0, [r7, #16]
 8008acc:	f000 ffe6 	bl	8009a9c <xQueueReceiveFromISR>
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	2b01      	cmp	r3, #1
 8008ad4:	d003      	beq.n	8008ade <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8008ad6:	f06f 0302 	mvn.w	r3, #2
 8008ada:	617b      	str	r3, [r7, #20]
 8008adc:	e01c      	b.n	8008b18 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d019      	beq.n	8008b18 <osSemaphoreAcquire+0x94>
 8008ae4:	4b0f      	ldr	r3, [pc, #60]	@ (8008b24 <osSemaphoreAcquire+0xa0>)
 8008ae6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008aea:	601a      	str	r2, [r3, #0]
 8008aec:	f3bf 8f4f 	dsb	sy
 8008af0:	f3bf 8f6f 	isb	sy
 8008af4:	e010      	b.n	8008b18 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8008af6:	6839      	ldr	r1, [r7, #0]
 8008af8:	6938      	ldr	r0, [r7, #16]
 8008afa:	f000 febf 	bl	800987c <xQueueSemaphoreTake>
 8008afe:	4603      	mov	r3, r0
 8008b00:	2b01      	cmp	r3, #1
 8008b02:	d009      	beq.n	8008b18 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d003      	beq.n	8008b12 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8008b0a:	f06f 0301 	mvn.w	r3, #1
 8008b0e:	617b      	str	r3, [r7, #20]
 8008b10:	e002      	b.n	8008b18 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8008b12:	f06f 0302 	mvn.w	r3, #2
 8008b16:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8008b18:	697b      	ldr	r3, [r7, #20]
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3718      	adds	r7, #24
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}
 8008b22:	bf00      	nop
 8008b24:	e000ed04 	.word	0xe000ed04

08008b28 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b086      	sub	sp, #24
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008b34:	2300      	movs	r3, #0
 8008b36:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008b38:	693b      	ldr	r3, [r7, #16]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d103      	bne.n	8008b46 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8008b3e:	f06f 0303 	mvn.w	r3, #3
 8008b42:	617b      	str	r3, [r7, #20]
 8008b44:	e02c      	b.n	8008ba0 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b46:	f3ef 8305 	mrs	r3, IPSR
 8008b4a:	60fb      	str	r3, [r7, #12]
  return(result);
 8008b4c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d01a      	beq.n	8008b88 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8008b52:	2300      	movs	r3, #0
 8008b54:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8008b56:	f107 0308 	add.w	r3, r7, #8
 8008b5a:	4619      	mov	r1, r3
 8008b5c:	6938      	ldr	r0, [r7, #16]
 8008b5e:	f000 fd1b 	bl	8009598 <xQueueGiveFromISR>
 8008b62:	4603      	mov	r3, r0
 8008b64:	2b01      	cmp	r3, #1
 8008b66:	d003      	beq.n	8008b70 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8008b68:	f06f 0302 	mvn.w	r3, #2
 8008b6c:	617b      	str	r3, [r7, #20]
 8008b6e:	e017      	b.n	8008ba0 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d014      	beq.n	8008ba0 <osSemaphoreRelease+0x78>
 8008b76:	4b0d      	ldr	r3, [pc, #52]	@ (8008bac <osSemaphoreRelease+0x84>)
 8008b78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b7c:	601a      	str	r2, [r3, #0]
 8008b7e:	f3bf 8f4f 	dsb	sy
 8008b82:	f3bf 8f6f 	isb	sy
 8008b86:	e00b      	b.n	8008ba0 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008b88:	2300      	movs	r3, #0
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	2100      	movs	r1, #0
 8008b8e:	6938      	ldr	r0, [r7, #16]
 8008b90:	f000 fb62 	bl	8009258 <xQueueGenericSend>
 8008b94:	4603      	mov	r3, r0
 8008b96:	2b01      	cmp	r3, #1
 8008b98:	d002      	beq.n	8008ba0 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8008b9a:	f06f 0302 	mvn.w	r3, #2
 8008b9e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8008ba0:	697b      	ldr	r3, [r7, #20]
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3718      	adds	r7, #24
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}
 8008baa:	bf00      	nop
 8008bac:	e000ed04 	.word	0xe000ed04

08008bb0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008bb0:	b480      	push	{r7}
 8008bb2:	b085      	sub	sp, #20
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	60f8      	str	r0, [r7, #12]
 8008bb8:	60b9      	str	r1, [r7, #8]
 8008bba:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	4a07      	ldr	r2, [pc, #28]	@ (8008bdc <vApplicationGetIdleTaskMemory+0x2c>)
 8008bc0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	4a06      	ldr	r2, [pc, #24]	@ (8008be0 <vApplicationGetIdleTaskMemory+0x30>)
 8008bc6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2280      	movs	r2, #128	@ 0x80
 8008bcc:	601a      	str	r2, [r3, #0]
}
 8008bce:	bf00      	nop
 8008bd0:	3714      	adds	r7, #20
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd8:	4770      	bx	lr
 8008bda:	bf00      	nop
 8008bdc:	20000a68 	.word	0x20000a68
 8008be0:	20000b10 	.word	0x20000b10

08008be4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008be4:	b480      	push	{r7}
 8008be6:	b085      	sub	sp, #20
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	60f8      	str	r0, [r7, #12]
 8008bec:	60b9      	str	r1, [r7, #8]
 8008bee:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	4a07      	ldr	r2, [pc, #28]	@ (8008c10 <vApplicationGetTimerTaskMemory+0x2c>)
 8008bf4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	4a06      	ldr	r2, [pc, #24]	@ (8008c14 <vApplicationGetTimerTaskMemory+0x30>)
 8008bfa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008c02:	601a      	str	r2, [r3, #0]
}
 8008c04:	bf00      	nop
 8008c06:	3714      	adds	r7, #20
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0e:	4770      	bx	lr
 8008c10:	20000d10 	.word	0x20000d10
 8008c14:	20000db8 	.word	0x20000db8

08008c18 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008c18:	b480      	push	{r7}
 8008c1a:	b083      	sub	sp, #12
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f103 0208 	add.w	r2, r3, #8
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8008c30:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f103 0208 	add.w	r2, r3, #8
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	f103 0208 	add.w	r2, r3, #8
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2200      	movs	r2, #0
 8008c4a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008c4c:	bf00      	nop
 8008c4e:	370c      	adds	r7, #12
 8008c50:	46bd      	mov	sp, r7
 8008c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c56:	4770      	bx	lr

08008c58 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008c58:	b480      	push	{r7}
 8008c5a:	b083      	sub	sp, #12
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2200      	movs	r2, #0
 8008c64:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008c66:	bf00      	nop
 8008c68:	370c      	adds	r7, #12
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c70:	4770      	bx	lr

08008c72 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008c72:	b480      	push	{r7}
 8008c74:	b085      	sub	sp, #20
 8008c76:	af00      	add	r7, sp, #0
 8008c78:	6078      	str	r0, [r7, #4]
 8008c7a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	685b      	ldr	r3, [r3, #4]
 8008c80:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	68fa      	ldr	r2, [r7, #12]
 8008c86:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	689a      	ldr	r2, [r3, #8]
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	689b      	ldr	r3, [r3, #8]
 8008c94:	683a      	ldr	r2, [r7, #0]
 8008c96:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	683a      	ldr	r2, [r7, #0]
 8008c9c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	687a      	ldr	r2, [r7, #4]
 8008ca2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	1c5a      	adds	r2, r3, #1
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	601a      	str	r2, [r3, #0]
}
 8008cae:	bf00      	nop
 8008cb0:	3714      	adds	r7, #20
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb8:	4770      	bx	lr

08008cba <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008cba:	b480      	push	{r7}
 8008cbc:	b085      	sub	sp, #20
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	6078      	str	r0, [r7, #4]
 8008cc2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008cca:	68bb      	ldr	r3, [r7, #8]
 8008ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cd0:	d103      	bne.n	8008cda <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	691b      	ldr	r3, [r3, #16]
 8008cd6:	60fb      	str	r3, [r7, #12]
 8008cd8:	e00c      	b.n	8008cf4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	3308      	adds	r3, #8
 8008cde:	60fb      	str	r3, [r7, #12]
 8008ce0:	e002      	b.n	8008ce8 <vListInsert+0x2e>
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	685b      	ldr	r3, [r3, #4]
 8008ce6:	60fb      	str	r3, [r7, #12]
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	685b      	ldr	r3, [r3, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	68ba      	ldr	r2, [r7, #8]
 8008cf0:	429a      	cmp	r2, r3
 8008cf2:	d2f6      	bcs.n	8008ce2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	685a      	ldr	r2, [r3, #4]
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	683a      	ldr	r2, [r7, #0]
 8008d02:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	68fa      	ldr	r2, [r7, #12]
 8008d08:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	683a      	ldr	r2, [r7, #0]
 8008d0e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	687a      	ldr	r2, [r7, #4]
 8008d14:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	1c5a      	adds	r2, r3, #1
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	601a      	str	r2, [r3, #0]
}
 8008d20:	bf00      	nop
 8008d22:	3714      	adds	r7, #20
 8008d24:	46bd      	mov	sp, r7
 8008d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2a:	4770      	bx	lr

08008d2c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008d2c:	b480      	push	{r7}
 8008d2e:	b085      	sub	sp, #20
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	691b      	ldr	r3, [r3, #16]
 8008d38:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	685b      	ldr	r3, [r3, #4]
 8008d3e:	687a      	ldr	r2, [r7, #4]
 8008d40:	6892      	ldr	r2, [r2, #8]
 8008d42:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	689b      	ldr	r3, [r3, #8]
 8008d48:	687a      	ldr	r2, [r7, #4]
 8008d4a:	6852      	ldr	r2, [r2, #4]
 8008d4c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	685b      	ldr	r3, [r3, #4]
 8008d52:	687a      	ldr	r2, [r7, #4]
 8008d54:	429a      	cmp	r2, r3
 8008d56:	d103      	bne.n	8008d60 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	689a      	ldr	r2, [r3, #8]
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2200      	movs	r2, #0
 8008d64:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	1e5a      	subs	r2, r3, #1
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	681b      	ldr	r3, [r3, #0]
}
 8008d74:	4618      	mov	r0, r3
 8008d76:	3714      	adds	r7, #20
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7e:	4770      	bx	lr

08008d80 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b084      	sub	sp, #16
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
 8008d88:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d10b      	bne.n	8008dac <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d98:	f383 8811 	msr	BASEPRI, r3
 8008d9c:	f3bf 8f6f 	isb	sy
 8008da0:	f3bf 8f4f 	dsb	sy
 8008da4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008da6:	bf00      	nop
 8008da8:	bf00      	nop
 8008daa:	e7fd      	b.n	8008da8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008dac:	f002 fe74 	bl	800ba98 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681a      	ldr	r2, [r3, #0]
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008db8:	68f9      	ldr	r1, [r7, #12]
 8008dba:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008dbc:	fb01 f303 	mul.w	r3, r1, r3
 8008dc0:	441a      	add	r2, r3
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681a      	ldr	r2, [r3, #0]
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ddc:	3b01      	subs	r3, #1
 8008dde:	68f9      	ldr	r1, [r7, #12]
 8008de0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008de2:	fb01 f303 	mul.w	r3, r1, r3
 8008de6:	441a      	add	r2, r3
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	22ff      	movs	r2, #255	@ 0xff
 8008df0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	22ff      	movs	r2, #255	@ 0xff
 8008df8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d114      	bne.n	8008e2c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	691b      	ldr	r3, [r3, #16]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d01a      	beq.n	8008e40 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	3310      	adds	r3, #16
 8008e0e:	4618      	mov	r0, r3
 8008e10:	f001 fd3e 	bl	800a890 <xTaskRemoveFromEventList>
 8008e14:	4603      	mov	r3, r0
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d012      	beq.n	8008e40 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008e1a:	4b0d      	ldr	r3, [pc, #52]	@ (8008e50 <xQueueGenericReset+0xd0>)
 8008e1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e20:	601a      	str	r2, [r3, #0]
 8008e22:	f3bf 8f4f 	dsb	sy
 8008e26:	f3bf 8f6f 	isb	sy
 8008e2a:	e009      	b.n	8008e40 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	3310      	adds	r3, #16
 8008e30:	4618      	mov	r0, r3
 8008e32:	f7ff fef1 	bl	8008c18 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	3324      	adds	r3, #36	@ 0x24
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f7ff feec 	bl	8008c18 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008e40:	f002 fe5c 	bl	800bafc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008e44:	2301      	movs	r3, #1
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3710      	adds	r7, #16
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}
 8008e4e:	bf00      	nop
 8008e50:	e000ed04 	.word	0xe000ed04

08008e54 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b08e      	sub	sp, #56	@ 0x38
 8008e58:	af02      	add	r7, sp, #8
 8008e5a:	60f8      	str	r0, [r7, #12]
 8008e5c:	60b9      	str	r1, [r7, #8]
 8008e5e:	607a      	str	r2, [r7, #4]
 8008e60:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d10b      	bne.n	8008e80 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e6c:	f383 8811 	msr	BASEPRI, r3
 8008e70:	f3bf 8f6f 	isb	sy
 8008e74:	f3bf 8f4f 	dsb	sy
 8008e78:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008e7a:	bf00      	nop
 8008e7c:	bf00      	nop
 8008e7e:	e7fd      	b.n	8008e7c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d10b      	bne.n	8008e9e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e8a:	f383 8811 	msr	BASEPRI, r3
 8008e8e:	f3bf 8f6f 	isb	sy
 8008e92:	f3bf 8f4f 	dsb	sy
 8008e96:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008e98:	bf00      	nop
 8008e9a:	bf00      	nop
 8008e9c:	e7fd      	b.n	8008e9a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d002      	beq.n	8008eaa <xQueueGenericCreateStatic+0x56>
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d001      	beq.n	8008eae <xQueueGenericCreateStatic+0x5a>
 8008eaa:	2301      	movs	r3, #1
 8008eac:	e000      	b.n	8008eb0 <xQueueGenericCreateStatic+0x5c>
 8008eae:	2300      	movs	r3, #0
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d10b      	bne.n	8008ecc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eb8:	f383 8811 	msr	BASEPRI, r3
 8008ebc:	f3bf 8f6f 	isb	sy
 8008ec0:	f3bf 8f4f 	dsb	sy
 8008ec4:	623b      	str	r3, [r7, #32]
}
 8008ec6:	bf00      	nop
 8008ec8:	bf00      	nop
 8008eca:	e7fd      	b.n	8008ec8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d102      	bne.n	8008ed8 <xQueueGenericCreateStatic+0x84>
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d101      	bne.n	8008edc <xQueueGenericCreateStatic+0x88>
 8008ed8:	2301      	movs	r3, #1
 8008eda:	e000      	b.n	8008ede <xQueueGenericCreateStatic+0x8a>
 8008edc:	2300      	movs	r3, #0
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d10b      	bne.n	8008efa <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee6:	f383 8811 	msr	BASEPRI, r3
 8008eea:	f3bf 8f6f 	isb	sy
 8008eee:	f3bf 8f4f 	dsb	sy
 8008ef2:	61fb      	str	r3, [r7, #28]
}
 8008ef4:	bf00      	nop
 8008ef6:	bf00      	nop
 8008ef8:	e7fd      	b.n	8008ef6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008efa:	2350      	movs	r3, #80	@ 0x50
 8008efc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008efe:	697b      	ldr	r3, [r7, #20]
 8008f00:	2b50      	cmp	r3, #80	@ 0x50
 8008f02:	d00b      	beq.n	8008f1c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f08:	f383 8811 	msr	BASEPRI, r3
 8008f0c:	f3bf 8f6f 	isb	sy
 8008f10:	f3bf 8f4f 	dsb	sy
 8008f14:	61bb      	str	r3, [r7, #24]
}
 8008f16:	bf00      	nop
 8008f18:	bf00      	nop
 8008f1a:	e7fd      	b.n	8008f18 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008f1c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008f22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d00d      	beq.n	8008f44 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008f28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f2a:	2201      	movs	r2, #1
 8008f2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008f30:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f36:	9300      	str	r3, [sp, #0]
 8008f38:	4613      	mov	r3, r2
 8008f3a:	687a      	ldr	r2, [r7, #4]
 8008f3c:	68b9      	ldr	r1, [r7, #8]
 8008f3e:	68f8      	ldr	r0, [r7, #12]
 8008f40:	f000 f840 	bl	8008fc4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008f46:	4618      	mov	r0, r3
 8008f48:	3730      	adds	r7, #48	@ 0x30
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	bd80      	pop	{r7, pc}

08008f4e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008f4e:	b580      	push	{r7, lr}
 8008f50:	b08a      	sub	sp, #40	@ 0x28
 8008f52:	af02      	add	r7, sp, #8
 8008f54:	60f8      	str	r0, [r7, #12]
 8008f56:	60b9      	str	r1, [r7, #8]
 8008f58:	4613      	mov	r3, r2
 8008f5a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d10b      	bne.n	8008f7a <xQueueGenericCreate+0x2c>
	__asm volatile
 8008f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f66:	f383 8811 	msr	BASEPRI, r3
 8008f6a:	f3bf 8f6f 	isb	sy
 8008f6e:	f3bf 8f4f 	dsb	sy
 8008f72:	613b      	str	r3, [r7, #16]
}
 8008f74:	bf00      	nop
 8008f76:	bf00      	nop
 8008f78:	e7fd      	b.n	8008f76 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	68ba      	ldr	r2, [r7, #8]
 8008f7e:	fb02 f303 	mul.w	r3, r2, r3
 8008f82:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008f84:	69fb      	ldr	r3, [r7, #28]
 8008f86:	3350      	adds	r3, #80	@ 0x50
 8008f88:	4618      	mov	r0, r3
 8008f8a:	f002 fea7 	bl	800bcdc <pvPortMalloc>
 8008f8e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008f90:	69bb      	ldr	r3, [r7, #24]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d011      	beq.n	8008fba <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008f96:	69bb      	ldr	r3, [r7, #24]
 8008f98:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008f9a:	697b      	ldr	r3, [r7, #20]
 8008f9c:	3350      	adds	r3, #80	@ 0x50
 8008f9e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008fa0:	69bb      	ldr	r3, [r7, #24]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008fa8:	79fa      	ldrb	r2, [r7, #7]
 8008faa:	69bb      	ldr	r3, [r7, #24]
 8008fac:	9300      	str	r3, [sp, #0]
 8008fae:	4613      	mov	r3, r2
 8008fb0:	697a      	ldr	r2, [r7, #20]
 8008fb2:	68b9      	ldr	r1, [r7, #8]
 8008fb4:	68f8      	ldr	r0, [r7, #12]
 8008fb6:	f000 f805 	bl	8008fc4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008fba:	69bb      	ldr	r3, [r7, #24]
	}
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	3720      	adds	r7, #32
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	bd80      	pop	{r7, pc}

08008fc4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b084      	sub	sp, #16
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	60f8      	str	r0, [r7, #12]
 8008fcc:	60b9      	str	r1, [r7, #8]
 8008fce:	607a      	str	r2, [r7, #4]
 8008fd0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008fd2:	68bb      	ldr	r3, [r7, #8]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d103      	bne.n	8008fe0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008fd8:	69bb      	ldr	r3, [r7, #24]
 8008fda:	69ba      	ldr	r2, [r7, #24]
 8008fdc:	601a      	str	r2, [r3, #0]
 8008fde:	e002      	b.n	8008fe6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008fe0:	69bb      	ldr	r3, [r7, #24]
 8008fe2:	687a      	ldr	r2, [r7, #4]
 8008fe4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008fe6:	69bb      	ldr	r3, [r7, #24]
 8008fe8:	68fa      	ldr	r2, [r7, #12]
 8008fea:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008fec:	69bb      	ldr	r3, [r7, #24]
 8008fee:	68ba      	ldr	r2, [r7, #8]
 8008ff0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008ff2:	2101      	movs	r1, #1
 8008ff4:	69b8      	ldr	r0, [r7, #24]
 8008ff6:	f7ff fec3 	bl	8008d80 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008ffa:	69bb      	ldr	r3, [r7, #24]
 8008ffc:	78fa      	ldrb	r2, [r7, #3]
 8008ffe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009002:	bf00      	nop
 8009004:	3710      	adds	r7, #16
 8009006:	46bd      	mov	sp, r7
 8009008:	bd80      	pop	{r7, pc}

0800900a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800900a:	b580      	push	{r7, lr}
 800900c:	b082      	sub	sp, #8
 800900e:	af00      	add	r7, sp, #0
 8009010:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d00e      	beq.n	8009036 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2200      	movs	r2, #0
 800901c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2200      	movs	r2, #0
 8009022:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2200      	movs	r2, #0
 8009028:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800902a:	2300      	movs	r3, #0
 800902c:	2200      	movs	r2, #0
 800902e:	2100      	movs	r1, #0
 8009030:	6878      	ldr	r0, [r7, #4]
 8009032:	f000 f911 	bl	8009258 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8009036:	bf00      	nop
 8009038:	3708      	adds	r7, #8
 800903a:	46bd      	mov	sp, r7
 800903c:	bd80      	pop	{r7, pc}

0800903e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800903e:	b580      	push	{r7, lr}
 8009040:	b086      	sub	sp, #24
 8009042:	af00      	add	r7, sp, #0
 8009044:	4603      	mov	r3, r0
 8009046:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009048:	2301      	movs	r3, #1
 800904a:	617b      	str	r3, [r7, #20]
 800904c:	2300      	movs	r3, #0
 800904e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009050:	79fb      	ldrb	r3, [r7, #7]
 8009052:	461a      	mov	r2, r3
 8009054:	6939      	ldr	r1, [r7, #16]
 8009056:	6978      	ldr	r0, [r7, #20]
 8009058:	f7ff ff79 	bl	8008f4e <xQueueGenericCreate>
 800905c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800905e:	68f8      	ldr	r0, [r7, #12]
 8009060:	f7ff ffd3 	bl	800900a <prvInitialiseMutex>

		return xNewQueue;
 8009064:	68fb      	ldr	r3, [r7, #12]
	}
 8009066:	4618      	mov	r0, r3
 8009068:	3718      	adds	r7, #24
 800906a:	46bd      	mov	sp, r7
 800906c:	bd80      	pop	{r7, pc}

0800906e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800906e:	b580      	push	{r7, lr}
 8009070:	b088      	sub	sp, #32
 8009072:	af02      	add	r7, sp, #8
 8009074:	4603      	mov	r3, r0
 8009076:	6039      	str	r1, [r7, #0]
 8009078:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800907a:	2301      	movs	r3, #1
 800907c:	617b      	str	r3, [r7, #20]
 800907e:	2300      	movs	r3, #0
 8009080:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8009082:	79fb      	ldrb	r3, [r7, #7]
 8009084:	9300      	str	r3, [sp, #0]
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	2200      	movs	r2, #0
 800908a:	6939      	ldr	r1, [r7, #16]
 800908c:	6978      	ldr	r0, [r7, #20]
 800908e:	f7ff fee1 	bl	8008e54 <xQueueGenericCreateStatic>
 8009092:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009094:	68f8      	ldr	r0, [r7, #12]
 8009096:	f7ff ffb8 	bl	800900a <prvInitialiseMutex>

		return xNewQueue;
 800909a:	68fb      	ldr	r3, [r7, #12]
	}
 800909c:	4618      	mov	r0, r3
 800909e:	3718      	adds	r7, #24
 80090a0:	46bd      	mov	sp, r7
 80090a2:	bd80      	pop	{r7, pc}

080090a4 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80090a4:	b590      	push	{r4, r7, lr}
 80090a6:	b087      	sub	sp, #28
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80090b0:	693b      	ldr	r3, [r7, #16]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d10b      	bne.n	80090ce <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80090b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ba:	f383 8811 	msr	BASEPRI, r3
 80090be:	f3bf 8f6f 	isb	sy
 80090c2:	f3bf 8f4f 	dsb	sy
 80090c6:	60fb      	str	r3, [r7, #12]
}
 80090c8:	bf00      	nop
 80090ca:	bf00      	nop
 80090cc:	e7fd      	b.n	80090ca <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80090ce:	693b      	ldr	r3, [r7, #16]
 80090d0:	689c      	ldr	r4, [r3, #8]
 80090d2:	f001 fda3 	bl	800ac1c <xTaskGetCurrentTaskHandle>
 80090d6:	4603      	mov	r3, r0
 80090d8:	429c      	cmp	r4, r3
 80090da:	d111      	bne.n	8009100 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80090dc:	693b      	ldr	r3, [r7, #16]
 80090de:	68db      	ldr	r3, [r3, #12]
 80090e0:	1e5a      	subs	r2, r3, #1
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80090e6:	693b      	ldr	r3, [r7, #16]
 80090e8:	68db      	ldr	r3, [r3, #12]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d105      	bne.n	80090fa <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80090ee:	2300      	movs	r3, #0
 80090f0:	2200      	movs	r2, #0
 80090f2:	2100      	movs	r1, #0
 80090f4:	6938      	ldr	r0, [r7, #16]
 80090f6:	f000 f8af 	bl	8009258 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80090fa:	2301      	movs	r3, #1
 80090fc:	617b      	str	r3, [r7, #20]
 80090fe:	e001      	b.n	8009104 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8009100:	2300      	movs	r3, #0
 8009102:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8009104:	697b      	ldr	r3, [r7, #20]
	}
 8009106:	4618      	mov	r0, r3
 8009108:	371c      	adds	r7, #28
 800910a:	46bd      	mov	sp, r7
 800910c:	bd90      	pop	{r4, r7, pc}

0800910e <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800910e:	b590      	push	{r4, r7, lr}
 8009110:	b087      	sub	sp, #28
 8009112:	af00      	add	r7, sp, #0
 8009114:	6078      	str	r0, [r7, #4]
 8009116:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800911c:	693b      	ldr	r3, [r7, #16]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d10b      	bne.n	800913a <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8009122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009126:	f383 8811 	msr	BASEPRI, r3
 800912a:	f3bf 8f6f 	isb	sy
 800912e:	f3bf 8f4f 	dsb	sy
 8009132:	60fb      	str	r3, [r7, #12]
}
 8009134:	bf00      	nop
 8009136:	bf00      	nop
 8009138:	e7fd      	b.n	8009136 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800913a:	693b      	ldr	r3, [r7, #16]
 800913c:	689c      	ldr	r4, [r3, #8]
 800913e:	f001 fd6d 	bl	800ac1c <xTaskGetCurrentTaskHandle>
 8009142:	4603      	mov	r3, r0
 8009144:	429c      	cmp	r4, r3
 8009146:	d107      	bne.n	8009158 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8009148:	693b      	ldr	r3, [r7, #16]
 800914a:	68db      	ldr	r3, [r3, #12]
 800914c:	1c5a      	adds	r2, r3, #1
 800914e:	693b      	ldr	r3, [r7, #16]
 8009150:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8009152:	2301      	movs	r3, #1
 8009154:	617b      	str	r3, [r7, #20]
 8009156:	e00c      	b.n	8009172 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8009158:	6839      	ldr	r1, [r7, #0]
 800915a:	6938      	ldr	r0, [r7, #16]
 800915c:	f000 fb8e 	bl	800987c <xQueueSemaphoreTake>
 8009160:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d004      	beq.n	8009172 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8009168:	693b      	ldr	r3, [r7, #16]
 800916a:	68db      	ldr	r3, [r3, #12]
 800916c:	1c5a      	adds	r2, r3, #1
 800916e:	693b      	ldr	r3, [r7, #16]
 8009170:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8009172:	697b      	ldr	r3, [r7, #20]
	}
 8009174:	4618      	mov	r0, r3
 8009176:	371c      	adds	r7, #28
 8009178:	46bd      	mov	sp, r7
 800917a:	bd90      	pop	{r4, r7, pc}

0800917c <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800917c:	b580      	push	{r7, lr}
 800917e:	b08a      	sub	sp, #40	@ 0x28
 8009180:	af02      	add	r7, sp, #8
 8009182:	60f8      	str	r0, [r7, #12]
 8009184:	60b9      	str	r1, [r7, #8]
 8009186:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d10b      	bne.n	80091a6 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800918e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009192:	f383 8811 	msr	BASEPRI, r3
 8009196:	f3bf 8f6f 	isb	sy
 800919a:	f3bf 8f4f 	dsb	sy
 800919e:	61bb      	str	r3, [r7, #24]
}
 80091a0:	bf00      	nop
 80091a2:	bf00      	nop
 80091a4:	e7fd      	b.n	80091a2 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80091a6:	68ba      	ldr	r2, [r7, #8]
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	429a      	cmp	r2, r3
 80091ac:	d90b      	bls.n	80091c6 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80091ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b2:	f383 8811 	msr	BASEPRI, r3
 80091b6:	f3bf 8f6f 	isb	sy
 80091ba:	f3bf 8f4f 	dsb	sy
 80091be:	617b      	str	r3, [r7, #20]
}
 80091c0:	bf00      	nop
 80091c2:	bf00      	nop
 80091c4:	e7fd      	b.n	80091c2 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80091c6:	2302      	movs	r3, #2
 80091c8:	9300      	str	r3, [sp, #0]
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2200      	movs	r2, #0
 80091ce:	2100      	movs	r1, #0
 80091d0:	68f8      	ldr	r0, [r7, #12]
 80091d2:	f7ff fe3f 	bl	8008e54 <xQueueGenericCreateStatic>
 80091d6:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80091d8:	69fb      	ldr	r3, [r7, #28]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d002      	beq.n	80091e4 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80091de:	69fb      	ldr	r3, [r7, #28]
 80091e0:	68ba      	ldr	r2, [r7, #8]
 80091e2:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80091e4:	69fb      	ldr	r3, [r7, #28]
	}
 80091e6:	4618      	mov	r0, r3
 80091e8:	3720      	adds	r7, #32
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}

080091ee <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80091ee:	b580      	push	{r7, lr}
 80091f0:	b086      	sub	sp, #24
 80091f2:	af00      	add	r7, sp, #0
 80091f4:	6078      	str	r0, [r7, #4]
 80091f6:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d10b      	bne.n	8009216 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80091fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009202:	f383 8811 	msr	BASEPRI, r3
 8009206:	f3bf 8f6f 	isb	sy
 800920a:	f3bf 8f4f 	dsb	sy
 800920e:	613b      	str	r3, [r7, #16]
}
 8009210:	bf00      	nop
 8009212:	bf00      	nop
 8009214:	e7fd      	b.n	8009212 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009216:	683a      	ldr	r2, [r7, #0]
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	429a      	cmp	r2, r3
 800921c:	d90b      	bls.n	8009236 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800921e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009222:	f383 8811 	msr	BASEPRI, r3
 8009226:	f3bf 8f6f 	isb	sy
 800922a:	f3bf 8f4f 	dsb	sy
 800922e:	60fb      	str	r3, [r7, #12]
}
 8009230:	bf00      	nop
 8009232:	bf00      	nop
 8009234:	e7fd      	b.n	8009232 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009236:	2202      	movs	r2, #2
 8009238:	2100      	movs	r1, #0
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f7ff fe87 	bl	8008f4e <xQueueGenericCreate>
 8009240:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8009242:	697b      	ldr	r3, [r7, #20]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d002      	beq.n	800924e <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009248:	697b      	ldr	r3, [r7, #20]
 800924a:	683a      	ldr	r2, [r7, #0]
 800924c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800924e:	697b      	ldr	r3, [r7, #20]
	}
 8009250:	4618      	mov	r0, r3
 8009252:	3718      	adds	r7, #24
 8009254:	46bd      	mov	sp, r7
 8009256:	bd80      	pop	{r7, pc}

08009258 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b08e      	sub	sp, #56	@ 0x38
 800925c:	af00      	add	r7, sp, #0
 800925e:	60f8      	str	r0, [r7, #12]
 8009260:	60b9      	str	r1, [r7, #8]
 8009262:	607a      	str	r2, [r7, #4]
 8009264:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009266:	2300      	movs	r3, #0
 8009268:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800926e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009270:	2b00      	cmp	r3, #0
 8009272:	d10b      	bne.n	800928c <xQueueGenericSend+0x34>
	__asm volatile
 8009274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009278:	f383 8811 	msr	BASEPRI, r3
 800927c:	f3bf 8f6f 	isb	sy
 8009280:	f3bf 8f4f 	dsb	sy
 8009284:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009286:	bf00      	nop
 8009288:	bf00      	nop
 800928a:	e7fd      	b.n	8009288 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d103      	bne.n	800929a <xQueueGenericSend+0x42>
 8009292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009296:	2b00      	cmp	r3, #0
 8009298:	d101      	bne.n	800929e <xQueueGenericSend+0x46>
 800929a:	2301      	movs	r3, #1
 800929c:	e000      	b.n	80092a0 <xQueueGenericSend+0x48>
 800929e:	2300      	movs	r3, #0
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d10b      	bne.n	80092bc <xQueueGenericSend+0x64>
	__asm volatile
 80092a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092a8:	f383 8811 	msr	BASEPRI, r3
 80092ac:	f3bf 8f6f 	isb	sy
 80092b0:	f3bf 8f4f 	dsb	sy
 80092b4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80092b6:	bf00      	nop
 80092b8:	bf00      	nop
 80092ba:	e7fd      	b.n	80092b8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	2b02      	cmp	r3, #2
 80092c0:	d103      	bne.n	80092ca <xQueueGenericSend+0x72>
 80092c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092c6:	2b01      	cmp	r3, #1
 80092c8:	d101      	bne.n	80092ce <xQueueGenericSend+0x76>
 80092ca:	2301      	movs	r3, #1
 80092cc:	e000      	b.n	80092d0 <xQueueGenericSend+0x78>
 80092ce:	2300      	movs	r3, #0
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d10b      	bne.n	80092ec <xQueueGenericSend+0x94>
	__asm volatile
 80092d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092d8:	f383 8811 	msr	BASEPRI, r3
 80092dc:	f3bf 8f6f 	isb	sy
 80092e0:	f3bf 8f4f 	dsb	sy
 80092e4:	623b      	str	r3, [r7, #32]
}
 80092e6:	bf00      	nop
 80092e8:	bf00      	nop
 80092ea:	e7fd      	b.n	80092e8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80092ec:	f001 fca6 	bl	800ac3c <xTaskGetSchedulerState>
 80092f0:	4603      	mov	r3, r0
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d102      	bne.n	80092fc <xQueueGenericSend+0xa4>
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d101      	bne.n	8009300 <xQueueGenericSend+0xa8>
 80092fc:	2301      	movs	r3, #1
 80092fe:	e000      	b.n	8009302 <xQueueGenericSend+0xaa>
 8009300:	2300      	movs	r3, #0
 8009302:	2b00      	cmp	r3, #0
 8009304:	d10b      	bne.n	800931e <xQueueGenericSend+0xc6>
	__asm volatile
 8009306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800930a:	f383 8811 	msr	BASEPRI, r3
 800930e:	f3bf 8f6f 	isb	sy
 8009312:	f3bf 8f4f 	dsb	sy
 8009316:	61fb      	str	r3, [r7, #28]
}
 8009318:	bf00      	nop
 800931a:	bf00      	nop
 800931c:	e7fd      	b.n	800931a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800931e:	f002 fbbb 	bl	800ba98 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009324:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009328:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800932a:	429a      	cmp	r2, r3
 800932c:	d302      	bcc.n	8009334 <xQueueGenericSend+0xdc>
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	2b02      	cmp	r3, #2
 8009332:	d129      	bne.n	8009388 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009334:	683a      	ldr	r2, [r7, #0]
 8009336:	68b9      	ldr	r1, [r7, #8]
 8009338:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800933a:	f000 fc6d 	bl	8009c18 <prvCopyDataToQueue>
 800933e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009344:	2b00      	cmp	r3, #0
 8009346:	d010      	beq.n	800936a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800934a:	3324      	adds	r3, #36	@ 0x24
 800934c:	4618      	mov	r0, r3
 800934e:	f001 fa9f 	bl	800a890 <xTaskRemoveFromEventList>
 8009352:	4603      	mov	r3, r0
 8009354:	2b00      	cmp	r3, #0
 8009356:	d013      	beq.n	8009380 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009358:	4b3f      	ldr	r3, [pc, #252]	@ (8009458 <xQueueGenericSend+0x200>)
 800935a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800935e:	601a      	str	r2, [r3, #0]
 8009360:	f3bf 8f4f 	dsb	sy
 8009364:	f3bf 8f6f 	isb	sy
 8009368:	e00a      	b.n	8009380 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800936a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800936c:	2b00      	cmp	r3, #0
 800936e:	d007      	beq.n	8009380 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009370:	4b39      	ldr	r3, [pc, #228]	@ (8009458 <xQueueGenericSend+0x200>)
 8009372:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009376:	601a      	str	r2, [r3, #0]
 8009378:	f3bf 8f4f 	dsb	sy
 800937c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009380:	f002 fbbc 	bl	800bafc <vPortExitCritical>
				return pdPASS;
 8009384:	2301      	movs	r3, #1
 8009386:	e063      	b.n	8009450 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d103      	bne.n	8009396 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800938e:	f002 fbb5 	bl	800bafc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009392:	2300      	movs	r3, #0
 8009394:	e05c      	b.n	8009450 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009396:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009398:	2b00      	cmp	r3, #0
 800939a:	d106      	bne.n	80093aa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800939c:	f107 0314 	add.w	r3, r7, #20
 80093a0:	4618      	mov	r0, r3
 80093a2:	f001 fad9 	bl	800a958 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80093a6:	2301      	movs	r3, #1
 80093a8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80093aa:	f002 fba7 	bl	800bafc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80093ae:	f001 f82f 	bl	800a410 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80093b2:	f002 fb71 	bl	800ba98 <vPortEnterCritical>
 80093b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80093bc:	b25b      	sxtb	r3, r3
 80093be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093c2:	d103      	bne.n	80093cc <xQueueGenericSend+0x174>
 80093c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093c6:	2200      	movs	r2, #0
 80093c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80093cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80093d2:	b25b      	sxtb	r3, r3
 80093d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093d8:	d103      	bne.n	80093e2 <xQueueGenericSend+0x18a>
 80093da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093dc:	2200      	movs	r2, #0
 80093de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80093e2:	f002 fb8b 	bl	800bafc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80093e6:	1d3a      	adds	r2, r7, #4
 80093e8:	f107 0314 	add.w	r3, r7, #20
 80093ec:	4611      	mov	r1, r2
 80093ee:	4618      	mov	r0, r3
 80093f0:	f001 fac8 	bl	800a984 <xTaskCheckForTimeOut>
 80093f4:	4603      	mov	r3, r0
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d124      	bne.n	8009444 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80093fa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80093fc:	f000 fd04 	bl	8009e08 <prvIsQueueFull>
 8009400:	4603      	mov	r3, r0
 8009402:	2b00      	cmp	r3, #0
 8009404:	d018      	beq.n	8009438 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009408:	3310      	adds	r3, #16
 800940a:	687a      	ldr	r2, [r7, #4]
 800940c:	4611      	mov	r1, r2
 800940e:	4618      	mov	r0, r3
 8009410:	f001 f9ec 	bl	800a7ec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009414:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009416:	f000 fc8f 	bl	8009d38 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800941a:	f001 f807 	bl	800a42c <xTaskResumeAll>
 800941e:	4603      	mov	r3, r0
 8009420:	2b00      	cmp	r3, #0
 8009422:	f47f af7c 	bne.w	800931e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009426:	4b0c      	ldr	r3, [pc, #48]	@ (8009458 <xQueueGenericSend+0x200>)
 8009428:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800942c:	601a      	str	r2, [r3, #0]
 800942e:	f3bf 8f4f 	dsb	sy
 8009432:	f3bf 8f6f 	isb	sy
 8009436:	e772      	b.n	800931e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009438:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800943a:	f000 fc7d 	bl	8009d38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800943e:	f000 fff5 	bl	800a42c <xTaskResumeAll>
 8009442:	e76c      	b.n	800931e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009444:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009446:	f000 fc77 	bl	8009d38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800944a:	f000 ffef 	bl	800a42c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800944e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009450:	4618      	mov	r0, r3
 8009452:	3738      	adds	r7, #56	@ 0x38
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}
 8009458:	e000ed04 	.word	0xe000ed04

0800945c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800945c:	b580      	push	{r7, lr}
 800945e:	b090      	sub	sp, #64	@ 0x40
 8009460:	af00      	add	r7, sp, #0
 8009462:	60f8      	str	r0, [r7, #12]
 8009464:	60b9      	str	r1, [r7, #8]
 8009466:	607a      	str	r2, [r7, #4]
 8009468:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800946e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009470:	2b00      	cmp	r3, #0
 8009472:	d10b      	bne.n	800948c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009478:	f383 8811 	msr	BASEPRI, r3
 800947c:	f3bf 8f6f 	isb	sy
 8009480:	f3bf 8f4f 	dsb	sy
 8009484:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009486:	bf00      	nop
 8009488:	bf00      	nop
 800948a:	e7fd      	b.n	8009488 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d103      	bne.n	800949a <xQueueGenericSendFromISR+0x3e>
 8009492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009496:	2b00      	cmp	r3, #0
 8009498:	d101      	bne.n	800949e <xQueueGenericSendFromISR+0x42>
 800949a:	2301      	movs	r3, #1
 800949c:	e000      	b.n	80094a0 <xQueueGenericSendFromISR+0x44>
 800949e:	2300      	movs	r3, #0
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d10b      	bne.n	80094bc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80094a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094a8:	f383 8811 	msr	BASEPRI, r3
 80094ac:	f3bf 8f6f 	isb	sy
 80094b0:	f3bf 8f4f 	dsb	sy
 80094b4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80094b6:	bf00      	nop
 80094b8:	bf00      	nop
 80094ba:	e7fd      	b.n	80094b8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	2b02      	cmp	r3, #2
 80094c0:	d103      	bne.n	80094ca <xQueueGenericSendFromISR+0x6e>
 80094c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094c6:	2b01      	cmp	r3, #1
 80094c8:	d101      	bne.n	80094ce <xQueueGenericSendFromISR+0x72>
 80094ca:	2301      	movs	r3, #1
 80094cc:	e000      	b.n	80094d0 <xQueueGenericSendFromISR+0x74>
 80094ce:	2300      	movs	r3, #0
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d10b      	bne.n	80094ec <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80094d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094d8:	f383 8811 	msr	BASEPRI, r3
 80094dc:	f3bf 8f6f 	isb	sy
 80094e0:	f3bf 8f4f 	dsb	sy
 80094e4:	623b      	str	r3, [r7, #32]
}
 80094e6:	bf00      	nop
 80094e8:	bf00      	nop
 80094ea:	e7fd      	b.n	80094e8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80094ec:	f002 fbb4 	bl	800bc58 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80094f0:	f3ef 8211 	mrs	r2, BASEPRI
 80094f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094f8:	f383 8811 	msr	BASEPRI, r3
 80094fc:	f3bf 8f6f 	isb	sy
 8009500:	f3bf 8f4f 	dsb	sy
 8009504:	61fa      	str	r2, [r7, #28]
 8009506:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009508:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800950a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800950c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800950e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009514:	429a      	cmp	r2, r3
 8009516:	d302      	bcc.n	800951e <xQueueGenericSendFromISR+0xc2>
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	2b02      	cmp	r3, #2
 800951c:	d12f      	bne.n	800957e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800951e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009520:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009524:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800952a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800952c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800952e:	683a      	ldr	r2, [r7, #0]
 8009530:	68b9      	ldr	r1, [r7, #8]
 8009532:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009534:	f000 fb70 	bl	8009c18 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009538:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800953c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009540:	d112      	bne.n	8009568 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009546:	2b00      	cmp	r3, #0
 8009548:	d016      	beq.n	8009578 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800954a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800954c:	3324      	adds	r3, #36	@ 0x24
 800954e:	4618      	mov	r0, r3
 8009550:	f001 f99e 	bl	800a890 <xTaskRemoveFromEventList>
 8009554:	4603      	mov	r3, r0
 8009556:	2b00      	cmp	r3, #0
 8009558:	d00e      	beq.n	8009578 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d00b      	beq.n	8009578 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2201      	movs	r2, #1
 8009564:	601a      	str	r2, [r3, #0]
 8009566:	e007      	b.n	8009578 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009568:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800956c:	3301      	adds	r3, #1
 800956e:	b2db      	uxtb	r3, r3
 8009570:	b25a      	sxtb	r2, r3
 8009572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009574:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009578:	2301      	movs	r3, #1
 800957a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800957c:	e001      	b.n	8009582 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800957e:	2300      	movs	r3, #0
 8009580:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009584:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800958c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800958e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009590:	4618      	mov	r0, r3
 8009592:	3740      	adds	r7, #64	@ 0x40
 8009594:	46bd      	mov	sp, r7
 8009596:	bd80      	pop	{r7, pc}

08009598 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b08e      	sub	sp, #56	@ 0x38
 800959c:	af00      	add	r7, sp, #0
 800959e:	6078      	str	r0, [r7, #4]
 80095a0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80095a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d10b      	bne.n	80095c4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80095ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095b0:	f383 8811 	msr	BASEPRI, r3
 80095b4:	f3bf 8f6f 	isb	sy
 80095b8:	f3bf 8f4f 	dsb	sy
 80095bc:	623b      	str	r3, [r7, #32]
}
 80095be:	bf00      	nop
 80095c0:	bf00      	nop
 80095c2:	e7fd      	b.n	80095c0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80095c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d00b      	beq.n	80095e4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80095cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095d0:	f383 8811 	msr	BASEPRI, r3
 80095d4:	f3bf 8f6f 	isb	sy
 80095d8:	f3bf 8f4f 	dsb	sy
 80095dc:	61fb      	str	r3, [r7, #28]
}
 80095de:	bf00      	nop
 80095e0:	bf00      	nop
 80095e2:	e7fd      	b.n	80095e0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80095e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d103      	bne.n	80095f4 <xQueueGiveFromISR+0x5c>
 80095ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ee:	689b      	ldr	r3, [r3, #8]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d101      	bne.n	80095f8 <xQueueGiveFromISR+0x60>
 80095f4:	2301      	movs	r3, #1
 80095f6:	e000      	b.n	80095fa <xQueueGiveFromISR+0x62>
 80095f8:	2300      	movs	r3, #0
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d10b      	bne.n	8009616 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80095fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009602:	f383 8811 	msr	BASEPRI, r3
 8009606:	f3bf 8f6f 	isb	sy
 800960a:	f3bf 8f4f 	dsb	sy
 800960e:	61bb      	str	r3, [r7, #24]
}
 8009610:	bf00      	nop
 8009612:	bf00      	nop
 8009614:	e7fd      	b.n	8009612 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009616:	f002 fb1f 	bl	800bc58 <vPortValidateInterruptPriority>
	__asm volatile
 800961a:	f3ef 8211 	mrs	r2, BASEPRI
 800961e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009622:	f383 8811 	msr	BASEPRI, r3
 8009626:	f3bf 8f6f 	isb	sy
 800962a:	f3bf 8f4f 	dsb	sy
 800962e:	617a      	str	r2, [r7, #20]
 8009630:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009632:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009634:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800963a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800963c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800963e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009640:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009642:	429a      	cmp	r2, r3
 8009644:	d22b      	bcs.n	800969e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009648:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800964c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009652:	1c5a      	adds	r2, r3, #1
 8009654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009656:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009658:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800965c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009660:	d112      	bne.n	8009688 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009666:	2b00      	cmp	r3, #0
 8009668:	d016      	beq.n	8009698 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800966a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800966c:	3324      	adds	r3, #36	@ 0x24
 800966e:	4618      	mov	r0, r3
 8009670:	f001 f90e 	bl	800a890 <xTaskRemoveFromEventList>
 8009674:	4603      	mov	r3, r0
 8009676:	2b00      	cmp	r3, #0
 8009678:	d00e      	beq.n	8009698 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d00b      	beq.n	8009698 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	2201      	movs	r2, #1
 8009684:	601a      	str	r2, [r3, #0]
 8009686:	e007      	b.n	8009698 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009688:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800968c:	3301      	adds	r3, #1
 800968e:	b2db      	uxtb	r3, r3
 8009690:	b25a      	sxtb	r2, r3
 8009692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009694:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009698:	2301      	movs	r3, #1
 800969a:	637b      	str	r3, [r7, #52]	@ 0x34
 800969c:	e001      	b.n	80096a2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800969e:	2300      	movs	r3, #0
 80096a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80096a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096a4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	f383 8811 	msr	BASEPRI, r3
}
 80096ac:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80096ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80096b0:	4618      	mov	r0, r3
 80096b2:	3738      	adds	r7, #56	@ 0x38
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bd80      	pop	{r7, pc}

080096b8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b08c      	sub	sp, #48	@ 0x30
 80096bc:	af00      	add	r7, sp, #0
 80096be:	60f8      	str	r0, [r7, #12]
 80096c0:	60b9      	str	r1, [r7, #8]
 80096c2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80096c4:	2300      	movs	r3, #0
 80096c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80096cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d10b      	bne.n	80096ea <xQueueReceive+0x32>
	__asm volatile
 80096d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096d6:	f383 8811 	msr	BASEPRI, r3
 80096da:	f3bf 8f6f 	isb	sy
 80096de:	f3bf 8f4f 	dsb	sy
 80096e2:	623b      	str	r3, [r7, #32]
}
 80096e4:	bf00      	nop
 80096e6:	bf00      	nop
 80096e8:	e7fd      	b.n	80096e6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80096ea:	68bb      	ldr	r3, [r7, #8]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d103      	bne.n	80096f8 <xQueueReceive+0x40>
 80096f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d101      	bne.n	80096fc <xQueueReceive+0x44>
 80096f8:	2301      	movs	r3, #1
 80096fa:	e000      	b.n	80096fe <xQueueReceive+0x46>
 80096fc:	2300      	movs	r3, #0
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d10b      	bne.n	800971a <xQueueReceive+0x62>
	__asm volatile
 8009702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009706:	f383 8811 	msr	BASEPRI, r3
 800970a:	f3bf 8f6f 	isb	sy
 800970e:	f3bf 8f4f 	dsb	sy
 8009712:	61fb      	str	r3, [r7, #28]
}
 8009714:	bf00      	nop
 8009716:	bf00      	nop
 8009718:	e7fd      	b.n	8009716 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800971a:	f001 fa8f 	bl	800ac3c <xTaskGetSchedulerState>
 800971e:	4603      	mov	r3, r0
 8009720:	2b00      	cmp	r3, #0
 8009722:	d102      	bne.n	800972a <xQueueReceive+0x72>
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d101      	bne.n	800972e <xQueueReceive+0x76>
 800972a:	2301      	movs	r3, #1
 800972c:	e000      	b.n	8009730 <xQueueReceive+0x78>
 800972e:	2300      	movs	r3, #0
 8009730:	2b00      	cmp	r3, #0
 8009732:	d10b      	bne.n	800974c <xQueueReceive+0x94>
	__asm volatile
 8009734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009738:	f383 8811 	msr	BASEPRI, r3
 800973c:	f3bf 8f6f 	isb	sy
 8009740:	f3bf 8f4f 	dsb	sy
 8009744:	61bb      	str	r3, [r7, #24]
}
 8009746:	bf00      	nop
 8009748:	bf00      	nop
 800974a:	e7fd      	b.n	8009748 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800974c:	f002 f9a4 	bl	800ba98 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009754:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009758:	2b00      	cmp	r3, #0
 800975a:	d01f      	beq.n	800979c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800975c:	68b9      	ldr	r1, [r7, #8]
 800975e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009760:	f000 fac4 	bl	8009cec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009766:	1e5a      	subs	r2, r3, #1
 8009768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800976a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800976c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800976e:	691b      	ldr	r3, [r3, #16]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d00f      	beq.n	8009794 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009776:	3310      	adds	r3, #16
 8009778:	4618      	mov	r0, r3
 800977a:	f001 f889 	bl	800a890 <xTaskRemoveFromEventList>
 800977e:	4603      	mov	r3, r0
 8009780:	2b00      	cmp	r3, #0
 8009782:	d007      	beq.n	8009794 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009784:	4b3c      	ldr	r3, [pc, #240]	@ (8009878 <xQueueReceive+0x1c0>)
 8009786:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800978a:	601a      	str	r2, [r3, #0]
 800978c:	f3bf 8f4f 	dsb	sy
 8009790:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009794:	f002 f9b2 	bl	800bafc <vPortExitCritical>
				return pdPASS;
 8009798:	2301      	movs	r3, #1
 800979a:	e069      	b.n	8009870 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d103      	bne.n	80097aa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80097a2:	f002 f9ab 	bl	800bafc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80097a6:	2300      	movs	r3, #0
 80097a8:	e062      	b.n	8009870 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80097aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d106      	bne.n	80097be <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80097b0:	f107 0310 	add.w	r3, r7, #16
 80097b4:	4618      	mov	r0, r3
 80097b6:	f001 f8cf 	bl	800a958 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80097ba:	2301      	movs	r3, #1
 80097bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80097be:	f002 f99d 	bl	800bafc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80097c2:	f000 fe25 	bl	800a410 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80097c6:	f002 f967 	bl	800ba98 <vPortEnterCritical>
 80097ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80097d0:	b25b      	sxtb	r3, r3
 80097d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097d6:	d103      	bne.n	80097e0 <xQueueReceive+0x128>
 80097d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097da:	2200      	movs	r2, #0
 80097dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80097e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80097e6:	b25b      	sxtb	r3, r3
 80097e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097ec:	d103      	bne.n	80097f6 <xQueueReceive+0x13e>
 80097ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097f0:	2200      	movs	r2, #0
 80097f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80097f6:	f002 f981 	bl	800bafc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80097fa:	1d3a      	adds	r2, r7, #4
 80097fc:	f107 0310 	add.w	r3, r7, #16
 8009800:	4611      	mov	r1, r2
 8009802:	4618      	mov	r0, r3
 8009804:	f001 f8be 	bl	800a984 <xTaskCheckForTimeOut>
 8009808:	4603      	mov	r3, r0
 800980a:	2b00      	cmp	r3, #0
 800980c:	d123      	bne.n	8009856 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800980e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009810:	f000 fae4 	bl	8009ddc <prvIsQueueEmpty>
 8009814:	4603      	mov	r3, r0
 8009816:	2b00      	cmp	r3, #0
 8009818:	d017      	beq.n	800984a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800981a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800981c:	3324      	adds	r3, #36	@ 0x24
 800981e:	687a      	ldr	r2, [r7, #4]
 8009820:	4611      	mov	r1, r2
 8009822:	4618      	mov	r0, r3
 8009824:	f000 ffe2 	bl	800a7ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009828:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800982a:	f000 fa85 	bl	8009d38 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800982e:	f000 fdfd 	bl	800a42c <xTaskResumeAll>
 8009832:	4603      	mov	r3, r0
 8009834:	2b00      	cmp	r3, #0
 8009836:	d189      	bne.n	800974c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009838:	4b0f      	ldr	r3, [pc, #60]	@ (8009878 <xQueueReceive+0x1c0>)
 800983a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800983e:	601a      	str	r2, [r3, #0]
 8009840:	f3bf 8f4f 	dsb	sy
 8009844:	f3bf 8f6f 	isb	sy
 8009848:	e780      	b.n	800974c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800984a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800984c:	f000 fa74 	bl	8009d38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009850:	f000 fdec 	bl	800a42c <xTaskResumeAll>
 8009854:	e77a      	b.n	800974c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009856:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009858:	f000 fa6e 	bl	8009d38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800985c:	f000 fde6 	bl	800a42c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009860:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009862:	f000 fabb 	bl	8009ddc <prvIsQueueEmpty>
 8009866:	4603      	mov	r3, r0
 8009868:	2b00      	cmp	r3, #0
 800986a:	f43f af6f 	beq.w	800974c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800986e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009870:	4618      	mov	r0, r3
 8009872:	3730      	adds	r7, #48	@ 0x30
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}
 8009878:	e000ed04 	.word	0xe000ed04

0800987c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b08e      	sub	sp, #56	@ 0x38
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
 8009884:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009886:	2300      	movs	r3, #0
 8009888:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800988e:	2300      	movs	r3, #0
 8009890:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009894:	2b00      	cmp	r3, #0
 8009896:	d10b      	bne.n	80098b0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800989c:	f383 8811 	msr	BASEPRI, r3
 80098a0:	f3bf 8f6f 	isb	sy
 80098a4:	f3bf 8f4f 	dsb	sy
 80098a8:	623b      	str	r3, [r7, #32]
}
 80098aa:	bf00      	nop
 80098ac:	bf00      	nop
 80098ae:	e7fd      	b.n	80098ac <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80098b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d00b      	beq.n	80098d0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80098b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098bc:	f383 8811 	msr	BASEPRI, r3
 80098c0:	f3bf 8f6f 	isb	sy
 80098c4:	f3bf 8f4f 	dsb	sy
 80098c8:	61fb      	str	r3, [r7, #28]
}
 80098ca:	bf00      	nop
 80098cc:	bf00      	nop
 80098ce:	e7fd      	b.n	80098cc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80098d0:	f001 f9b4 	bl	800ac3c <xTaskGetSchedulerState>
 80098d4:	4603      	mov	r3, r0
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d102      	bne.n	80098e0 <xQueueSemaphoreTake+0x64>
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d101      	bne.n	80098e4 <xQueueSemaphoreTake+0x68>
 80098e0:	2301      	movs	r3, #1
 80098e2:	e000      	b.n	80098e6 <xQueueSemaphoreTake+0x6a>
 80098e4:	2300      	movs	r3, #0
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d10b      	bne.n	8009902 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80098ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098ee:	f383 8811 	msr	BASEPRI, r3
 80098f2:	f3bf 8f6f 	isb	sy
 80098f6:	f3bf 8f4f 	dsb	sy
 80098fa:	61bb      	str	r3, [r7, #24]
}
 80098fc:	bf00      	nop
 80098fe:	bf00      	nop
 8009900:	e7fd      	b.n	80098fe <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009902:	f002 f8c9 	bl	800ba98 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009908:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800990a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800990c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800990e:	2b00      	cmp	r3, #0
 8009910:	d024      	beq.n	800995c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009914:	1e5a      	subs	r2, r3, #1
 8009916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009918:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800991a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d104      	bne.n	800992c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009922:	f001 fb05 	bl	800af30 <pvTaskIncrementMutexHeldCount>
 8009926:	4602      	mov	r2, r0
 8009928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800992a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800992c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800992e:	691b      	ldr	r3, [r3, #16]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d00f      	beq.n	8009954 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009936:	3310      	adds	r3, #16
 8009938:	4618      	mov	r0, r3
 800993a:	f000 ffa9 	bl	800a890 <xTaskRemoveFromEventList>
 800993e:	4603      	mov	r3, r0
 8009940:	2b00      	cmp	r3, #0
 8009942:	d007      	beq.n	8009954 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009944:	4b54      	ldr	r3, [pc, #336]	@ (8009a98 <xQueueSemaphoreTake+0x21c>)
 8009946:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800994a:	601a      	str	r2, [r3, #0]
 800994c:	f3bf 8f4f 	dsb	sy
 8009950:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009954:	f002 f8d2 	bl	800bafc <vPortExitCritical>
				return pdPASS;
 8009958:	2301      	movs	r3, #1
 800995a:	e098      	b.n	8009a8e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d112      	bne.n	8009988 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009964:	2b00      	cmp	r3, #0
 8009966:	d00b      	beq.n	8009980 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800996c:	f383 8811 	msr	BASEPRI, r3
 8009970:	f3bf 8f6f 	isb	sy
 8009974:	f3bf 8f4f 	dsb	sy
 8009978:	617b      	str	r3, [r7, #20]
}
 800997a:	bf00      	nop
 800997c:	bf00      	nop
 800997e:	e7fd      	b.n	800997c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009980:	f002 f8bc 	bl	800bafc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009984:	2300      	movs	r3, #0
 8009986:	e082      	b.n	8009a8e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009988:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800998a:	2b00      	cmp	r3, #0
 800998c:	d106      	bne.n	800999c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800998e:	f107 030c 	add.w	r3, r7, #12
 8009992:	4618      	mov	r0, r3
 8009994:	f000 ffe0 	bl	800a958 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009998:	2301      	movs	r3, #1
 800999a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800999c:	f002 f8ae 	bl	800bafc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80099a0:	f000 fd36 	bl	800a410 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80099a4:	f002 f878 	bl	800ba98 <vPortEnterCritical>
 80099a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099aa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80099ae:	b25b      	sxtb	r3, r3
 80099b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099b4:	d103      	bne.n	80099be <xQueueSemaphoreTake+0x142>
 80099b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099b8:	2200      	movs	r2, #0
 80099ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80099be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80099c4:	b25b      	sxtb	r3, r3
 80099c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099ca:	d103      	bne.n	80099d4 <xQueueSemaphoreTake+0x158>
 80099cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099ce:	2200      	movs	r2, #0
 80099d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80099d4:	f002 f892 	bl	800bafc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80099d8:	463a      	mov	r2, r7
 80099da:	f107 030c 	add.w	r3, r7, #12
 80099de:	4611      	mov	r1, r2
 80099e0:	4618      	mov	r0, r3
 80099e2:	f000 ffcf 	bl	800a984 <xTaskCheckForTimeOut>
 80099e6:	4603      	mov	r3, r0
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d132      	bne.n	8009a52 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80099ec:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80099ee:	f000 f9f5 	bl	8009ddc <prvIsQueueEmpty>
 80099f2:	4603      	mov	r3, r0
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d026      	beq.n	8009a46 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80099f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d109      	bne.n	8009a14 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8009a00:	f002 f84a 	bl	800ba98 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a06:	689b      	ldr	r3, [r3, #8]
 8009a08:	4618      	mov	r0, r3
 8009a0a:	f001 f935 	bl	800ac78 <xTaskPriorityInherit>
 8009a0e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8009a10:	f002 f874 	bl	800bafc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009a14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a16:	3324      	adds	r3, #36	@ 0x24
 8009a18:	683a      	ldr	r2, [r7, #0]
 8009a1a:	4611      	mov	r1, r2
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	f000 fee5 	bl	800a7ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009a22:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009a24:	f000 f988 	bl	8009d38 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009a28:	f000 fd00 	bl	800a42c <xTaskResumeAll>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	f47f af67 	bne.w	8009902 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8009a34:	4b18      	ldr	r3, [pc, #96]	@ (8009a98 <xQueueSemaphoreTake+0x21c>)
 8009a36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a3a:	601a      	str	r2, [r3, #0]
 8009a3c:	f3bf 8f4f 	dsb	sy
 8009a40:	f3bf 8f6f 	isb	sy
 8009a44:	e75d      	b.n	8009902 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009a46:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009a48:	f000 f976 	bl	8009d38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009a4c:	f000 fcee 	bl	800a42c <xTaskResumeAll>
 8009a50:	e757      	b.n	8009902 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009a52:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009a54:	f000 f970 	bl	8009d38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009a58:	f000 fce8 	bl	800a42c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009a5c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009a5e:	f000 f9bd 	bl	8009ddc <prvIsQueueEmpty>
 8009a62:	4603      	mov	r3, r0
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	f43f af4c 	beq.w	8009902 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d00d      	beq.n	8009a8c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8009a70:	f002 f812 	bl	800ba98 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009a74:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009a76:	f000 f8b7 	bl	8009be8 <prvGetDisinheritPriorityAfterTimeout>
 8009a7a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a7e:	689b      	ldr	r3, [r3, #8]
 8009a80:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009a82:	4618      	mov	r0, r3
 8009a84:	f001 f9d0 	bl	800ae28 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009a88:	f002 f838 	bl	800bafc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009a8c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009a8e:	4618      	mov	r0, r3
 8009a90:	3738      	adds	r7, #56	@ 0x38
 8009a92:	46bd      	mov	sp, r7
 8009a94:	bd80      	pop	{r7, pc}
 8009a96:	bf00      	nop
 8009a98:	e000ed04 	.word	0xe000ed04

08009a9c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b08e      	sub	sp, #56	@ 0x38
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	60f8      	str	r0, [r7, #12]
 8009aa4:	60b9      	str	r1, [r7, #8]
 8009aa6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d10b      	bne.n	8009aca <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8009ab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ab6:	f383 8811 	msr	BASEPRI, r3
 8009aba:	f3bf 8f6f 	isb	sy
 8009abe:	f3bf 8f4f 	dsb	sy
 8009ac2:	623b      	str	r3, [r7, #32]
}
 8009ac4:	bf00      	nop
 8009ac6:	bf00      	nop
 8009ac8:	e7fd      	b.n	8009ac6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d103      	bne.n	8009ad8 <xQueueReceiveFromISR+0x3c>
 8009ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d101      	bne.n	8009adc <xQueueReceiveFromISR+0x40>
 8009ad8:	2301      	movs	r3, #1
 8009ada:	e000      	b.n	8009ade <xQueueReceiveFromISR+0x42>
 8009adc:	2300      	movs	r3, #0
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d10b      	bne.n	8009afa <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8009ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ae6:	f383 8811 	msr	BASEPRI, r3
 8009aea:	f3bf 8f6f 	isb	sy
 8009aee:	f3bf 8f4f 	dsb	sy
 8009af2:	61fb      	str	r3, [r7, #28]
}
 8009af4:	bf00      	nop
 8009af6:	bf00      	nop
 8009af8:	e7fd      	b.n	8009af6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009afa:	f002 f8ad 	bl	800bc58 <vPortValidateInterruptPriority>
	__asm volatile
 8009afe:	f3ef 8211 	mrs	r2, BASEPRI
 8009b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b06:	f383 8811 	msr	BASEPRI, r3
 8009b0a:	f3bf 8f6f 	isb	sy
 8009b0e:	f3bf 8f4f 	dsb	sy
 8009b12:	61ba      	str	r2, [r7, #24]
 8009b14:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009b16:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b1e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d02f      	beq.n	8009b86 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b28:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009b2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009b30:	68b9      	ldr	r1, [r7, #8]
 8009b32:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009b34:	f000 f8da 	bl	8009cec <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009b38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b3a:	1e5a      	subs	r2, r3, #1
 8009b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b3e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009b40:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b48:	d112      	bne.n	8009b70 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b4c:	691b      	ldr	r3, [r3, #16]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d016      	beq.n	8009b80 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b54:	3310      	adds	r3, #16
 8009b56:	4618      	mov	r0, r3
 8009b58:	f000 fe9a 	bl	800a890 <xTaskRemoveFromEventList>
 8009b5c:	4603      	mov	r3, r0
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d00e      	beq.n	8009b80 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d00b      	beq.n	8009b80 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2201      	movs	r2, #1
 8009b6c:	601a      	str	r2, [r3, #0]
 8009b6e:	e007      	b.n	8009b80 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009b70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009b74:	3301      	adds	r3, #1
 8009b76:	b2db      	uxtb	r3, r3
 8009b78:	b25a      	sxtb	r2, r3
 8009b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8009b80:	2301      	movs	r3, #1
 8009b82:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b84:	e001      	b.n	8009b8a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8009b86:	2300      	movs	r3, #0
 8009b88:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b8c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009b8e:	693b      	ldr	r3, [r7, #16]
 8009b90:	f383 8811 	msr	BASEPRI, r3
}
 8009b94:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009b96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009b98:	4618      	mov	r0, r3
 8009b9a:	3738      	adds	r7, #56	@ 0x38
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bd80      	pop	{r7, pc}

08009ba0 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b084      	sub	sp, #16
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d10b      	bne.n	8009bca <vQueueDelete+0x2a>
	__asm volatile
 8009bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bb6:	f383 8811 	msr	BASEPRI, r3
 8009bba:	f3bf 8f6f 	isb	sy
 8009bbe:	f3bf 8f4f 	dsb	sy
 8009bc2:	60bb      	str	r3, [r7, #8]
}
 8009bc4:	bf00      	nop
 8009bc6:	bf00      	nop
 8009bc8:	e7fd      	b.n	8009bc6 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8009bca:	68f8      	ldr	r0, [r7, #12]
 8009bcc:	f000 f95e 	bl	8009e8c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d102      	bne.n	8009be0 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8009bda:	68f8      	ldr	r0, [r7, #12]
 8009bdc:	f002 f94c 	bl	800be78 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8009be0:	bf00      	nop
 8009be2:	3710      	adds	r7, #16
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}

08009be8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009be8:	b480      	push	{r7}
 8009bea:	b085      	sub	sp, #20
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d006      	beq.n	8009c06 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8009c02:	60fb      	str	r3, [r7, #12]
 8009c04:	e001      	b.n	8009c0a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009c06:	2300      	movs	r3, #0
 8009c08:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
	}
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	3714      	adds	r7, #20
 8009c10:	46bd      	mov	sp, r7
 8009c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c16:	4770      	bx	lr

08009c18 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b086      	sub	sp, #24
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	60f8      	str	r0, [r7, #12]
 8009c20:	60b9      	str	r1, [r7, #8]
 8009c22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009c24:	2300      	movs	r3, #0
 8009c26:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c2c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d10d      	bne.n	8009c52 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d14d      	bne.n	8009cda <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	689b      	ldr	r3, [r3, #8]
 8009c42:	4618      	mov	r0, r3
 8009c44:	f001 f880 	bl	800ad48 <xTaskPriorityDisinherit>
 8009c48:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	609a      	str	r2, [r3, #8]
 8009c50:	e043      	b.n	8009cda <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d119      	bne.n	8009c8c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	6858      	ldr	r0, [r3, #4]
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c60:	461a      	mov	r2, r3
 8009c62:	68b9      	ldr	r1, [r7, #8]
 8009c64:	f003 f89d 	bl	800cda2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	685a      	ldr	r2, [r3, #4]
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c70:	441a      	add	r2, r3
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	685a      	ldr	r2, [r3, #4]
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	689b      	ldr	r3, [r3, #8]
 8009c7e:	429a      	cmp	r2, r3
 8009c80:	d32b      	bcc.n	8009cda <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681a      	ldr	r2, [r3, #0]
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	605a      	str	r2, [r3, #4]
 8009c8a:	e026      	b.n	8009cda <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	68d8      	ldr	r0, [r3, #12]
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c94:	461a      	mov	r2, r3
 8009c96:	68b9      	ldr	r1, [r7, #8]
 8009c98:	f003 f883 	bl	800cda2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	68da      	ldr	r2, [r3, #12]
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ca4:	425b      	negs	r3, r3
 8009ca6:	441a      	add	r2, r3
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	68da      	ldr	r2, [r3, #12]
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	429a      	cmp	r2, r3
 8009cb6:	d207      	bcs.n	8009cc8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	689a      	ldr	r2, [r3, #8]
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cc0:	425b      	negs	r3, r3
 8009cc2:	441a      	add	r2, r3
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2b02      	cmp	r3, #2
 8009ccc:	d105      	bne.n	8009cda <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009cce:	693b      	ldr	r3, [r7, #16]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d002      	beq.n	8009cda <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009cd4:	693b      	ldr	r3, [r7, #16]
 8009cd6:	3b01      	subs	r3, #1
 8009cd8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009cda:	693b      	ldr	r3, [r7, #16]
 8009cdc:	1c5a      	adds	r2, r3, #1
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009ce2:	697b      	ldr	r3, [r7, #20]
}
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	3718      	adds	r7, #24
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	bd80      	pop	{r7, pc}

08009cec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009cec:	b580      	push	{r7, lr}
 8009cee:	b082      	sub	sp, #8
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
 8009cf4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d018      	beq.n	8009d30 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	68da      	ldr	r2, [r3, #12]
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d06:	441a      	add	r2, r3
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	68da      	ldr	r2, [r3, #12]
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	689b      	ldr	r3, [r3, #8]
 8009d14:	429a      	cmp	r2, r3
 8009d16:	d303      	bcc.n	8009d20 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681a      	ldr	r2, [r3, #0]
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	68d9      	ldr	r1, [r3, #12]
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d28:	461a      	mov	r2, r3
 8009d2a:	6838      	ldr	r0, [r7, #0]
 8009d2c:	f003 f839 	bl	800cda2 <memcpy>
	}
}
 8009d30:	bf00      	nop
 8009d32:	3708      	adds	r7, #8
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bd80      	pop	{r7, pc}

08009d38 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b084      	sub	sp, #16
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009d40:	f001 feaa 	bl	800ba98 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009d4a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009d4c:	e011      	b.n	8009d72 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d012      	beq.n	8009d7c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	3324      	adds	r3, #36	@ 0x24
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	f000 fd98 	bl	800a890 <xTaskRemoveFromEventList>
 8009d60:	4603      	mov	r3, r0
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d001      	beq.n	8009d6a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009d66:	f000 fe71 	bl	800aa4c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009d6a:	7bfb      	ldrb	r3, [r7, #15]
 8009d6c:	3b01      	subs	r3, #1
 8009d6e:	b2db      	uxtb	r3, r3
 8009d70:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009d72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	dce9      	bgt.n	8009d4e <prvUnlockQueue+0x16>
 8009d7a:	e000      	b.n	8009d7e <prvUnlockQueue+0x46>
					break;
 8009d7c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	22ff      	movs	r2, #255	@ 0xff
 8009d82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009d86:	f001 feb9 	bl	800bafc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009d8a:	f001 fe85 	bl	800ba98 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009d94:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009d96:	e011      	b.n	8009dbc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	691b      	ldr	r3, [r3, #16]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d012      	beq.n	8009dc6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	3310      	adds	r3, #16
 8009da4:	4618      	mov	r0, r3
 8009da6:	f000 fd73 	bl	800a890 <xTaskRemoveFromEventList>
 8009daa:	4603      	mov	r3, r0
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d001      	beq.n	8009db4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009db0:	f000 fe4c 	bl	800aa4c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009db4:	7bbb      	ldrb	r3, [r7, #14]
 8009db6:	3b01      	subs	r3, #1
 8009db8:	b2db      	uxtb	r3, r3
 8009dba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009dbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	dce9      	bgt.n	8009d98 <prvUnlockQueue+0x60>
 8009dc4:	e000      	b.n	8009dc8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009dc6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	22ff      	movs	r2, #255	@ 0xff
 8009dcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009dd0:	f001 fe94 	bl	800bafc <vPortExitCritical>
}
 8009dd4:	bf00      	nop
 8009dd6:	3710      	adds	r7, #16
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	bd80      	pop	{r7, pc}

08009ddc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b084      	sub	sp, #16
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009de4:	f001 fe58 	bl	800ba98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d102      	bne.n	8009df6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009df0:	2301      	movs	r3, #1
 8009df2:	60fb      	str	r3, [r7, #12]
 8009df4:	e001      	b.n	8009dfa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009df6:	2300      	movs	r3, #0
 8009df8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009dfa:	f001 fe7f 	bl	800bafc <vPortExitCritical>

	return xReturn;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
}
 8009e00:	4618      	mov	r0, r3
 8009e02:	3710      	adds	r7, #16
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bd80      	pop	{r7, pc}

08009e08 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b084      	sub	sp, #16
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009e10:	f001 fe42 	bl	800ba98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e1c:	429a      	cmp	r2, r3
 8009e1e:	d102      	bne.n	8009e26 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009e20:	2301      	movs	r3, #1
 8009e22:	60fb      	str	r3, [r7, #12]
 8009e24:	e001      	b.n	8009e2a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009e26:	2300      	movs	r3, #0
 8009e28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009e2a:	f001 fe67 	bl	800bafc <vPortExitCritical>

	return xReturn;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
}
 8009e30:	4618      	mov	r0, r3
 8009e32:	3710      	adds	r7, #16
 8009e34:	46bd      	mov	sp, r7
 8009e36:	bd80      	pop	{r7, pc}

08009e38 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009e38:	b480      	push	{r7}
 8009e3a:	b085      	sub	sp, #20
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
 8009e40:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009e42:	2300      	movs	r3, #0
 8009e44:	60fb      	str	r3, [r7, #12]
 8009e46:	e014      	b.n	8009e72 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009e48:	4a0f      	ldr	r2, [pc, #60]	@ (8009e88 <vQueueAddToRegistry+0x50>)
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d10b      	bne.n	8009e6c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009e54:	490c      	ldr	r1, [pc, #48]	@ (8009e88 <vQueueAddToRegistry+0x50>)
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	683a      	ldr	r2, [r7, #0]
 8009e5a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009e5e:	4a0a      	ldr	r2, [pc, #40]	@ (8009e88 <vQueueAddToRegistry+0x50>)
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	00db      	lsls	r3, r3, #3
 8009e64:	4413      	add	r3, r2
 8009e66:	687a      	ldr	r2, [r7, #4]
 8009e68:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009e6a:	e006      	b.n	8009e7a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	3301      	adds	r3, #1
 8009e70:	60fb      	str	r3, [r7, #12]
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	2b07      	cmp	r3, #7
 8009e76:	d9e7      	bls.n	8009e48 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009e78:	bf00      	nop
 8009e7a:	bf00      	nop
 8009e7c:	3714      	adds	r7, #20
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e84:	4770      	bx	lr
 8009e86:	bf00      	nop
 8009e88:	200011b8 	.word	0x200011b8

08009e8c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b085      	sub	sp, #20
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009e94:	2300      	movs	r3, #0
 8009e96:	60fb      	str	r3, [r7, #12]
 8009e98:	e016      	b.n	8009ec8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8009e9a:	4a10      	ldr	r2, [pc, #64]	@ (8009edc <vQueueUnregisterQueue+0x50>)
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	00db      	lsls	r3, r3, #3
 8009ea0:	4413      	add	r3, r2
 8009ea2:	685b      	ldr	r3, [r3, #4]
 8009ea4:	687a      	ldr	r2, [r7, #4]
 8009ea6:	429a      	cmp	r2, r3
 8009ea8:	d10b      	bne.n	8009ec2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8009eaa:	4a0c      	ldr	r2, [pc, #48]	@ (8009edc <vQueueUnregisterQueue+0x50>)
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	2100      	movs	r1, #0
 8009eb0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009eb4:	4a09      	ldr	r2, [pc, #36]	@ (8009edc <vQueueUnregisterQueue+0x50>)
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	00db      	lsls	r3, r3, #3
 8009eba:	4413      	add	r3, r2
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	605a      	str	r2, [r3, #4]
				break;
 8009ec0:	e006      	b.n	8009ed0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	3301      	adds	r3, #1
 8009ec6:	60fb      	str	r3, [r7, #12]
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	2b07      	cmp	r3, #7
 8009ecc:	d9e5      	bls.n	8009e9a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8009ece:	bf00      	nop
 8009ed0:	bf00      	nop
 8009ed2:	3714      	adds	r7, #20
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eda:	4770      	bx	lr
 8009edc:	200011b8 	.word	0x200011b8

08009ee0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b086      	sub	sp, #24
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	60f8      	str	r0, [r7, #12]
 8009ee8:	60b9      	str	r1, [r7, #8]
 8009eea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009ef0:	f001 fdd2 	bl	800ba98 <vPortEnterCritical>
 8009ef4:	697b      	ldr	r3, [r7, #20]
 8009ef6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009efa:	b25b      	sxtb	r3, r3
 8009efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f00:	d103      	bne.n	8009f0a <vQueueWaitForMessageRestricted+0x2a>
 8009f02:	697b      	ldr	r3, [r7, #20]
 8009f04:	2200      	movs	r2, #0
 8009f06:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f0a:	697b      	ldr	r3, [r7, #20]
 8009f0c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009f10:	b25b      	sxtb	r3, r3
 8009f12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f16:	d103      	bne.n	8009f20 <vQueueWaitForMessageRestricted+0x40>
 8009f18:	697b      	ldr	r3, [r7, #20]
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f20:	f001 fdec 	bl	800bafc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009f24:	697b      	ldr	r3, [r7, #20]
 8009f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d106      	bne.n	8009f3a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009f2c:	697b      	ldr	r3, [r7, #20]
 8009f2e:	3324      	adds	r3, #36	@ 0x24
 8009f30:	687a      	ldr	r2, [r7, #4]
 8009f32:	68b9      	ldr	r1, [r7, #8]
 8009f34:	4618      	mov	r0, r3
 8009f36:	f000 fc7f 	bl	800a838 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009f3a:	6978      	ldr	r0, [r7, #20]
 8009f3c:	f7ff fefc 	bl	8009d38 <prvUnlockQueue>
	}
 8009f40:	bf00      	nop
 8009f42:	3718      	adds	r7, #24
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bd80      	pop	{r7, pc}

08009f48 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b08e      	sub	sp, #56	@ 0x38
 8009f4c:	af04      	add	r7, sp, #16
 8009f4e:	60f8      	str	r0, [r7, #12]
 8009f50:	60b9      	str	r1, [r7, #8]
 8009f52:	607a      	str	r2, [r7, #4]
 8009f54:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009f56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d10b      	bne.n	8009f74 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f60:	f383 8811 	msr	BASEPRI, r3
 8009f64:	f3bf 8f6f 	isb	sy
 8009f68:	f3bf 8f4f 	dsb	sy
 8009f6c:	623b      	str	r3, [r7, #32]
}
 8009f6e:	bf00      	nop
 8009f70:	bf00      	nop
 8009f72:	e7fd      	b.n	8009f70 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d10b      	bne.n	8009f92 <xTaskCreateStatic+0x4a>
	__asm volatile
 8009f7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f7e:	f383 8811 	msr	BASEPRI, r3
 8009f82:	f3bf 8f6f 	isb	sy
 8009f86:	f3bf 8f4f 	dsb	sy
 8009f8a:	61fb      	str	r3, [r7, #28]
}
 8009f8c:	bf00      	nop
 8009f8e:	bf00      	nop
 8009f90:	e7fd      	b.n	8009f8e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009f92:	23a8      	movs	r3, #168	@ 0xa8
 8009f94:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009f96:	693b      	ldr	r3, [r7, #16]
 8009f98:	2ba8      	cmp	r3, #168	@ 0xa8
 8009f9a:	d00b      	beq.n	8009fb4 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009f9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fa0:	f383 8811 	msr	BASEPRI, r3
 8009fa4:	f3bf 8f6f 	isb	sy
 8009fa8:	f3bf 8f4f 	dsb	sy
 8009fac:	61bb      	str	r3, [r7, #24]
}
 8009fae:	bf00      	nop
 8009fb0:	bf00      	nop
 8009fb2:	e7fd      	b.n	8009fb0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009fb4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d01e      	beq.n	8009ffa <xTaskCreateStatic+0xb2>
 8009fbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d01b      	beq.n	8009ffa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fc4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fc8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009fca:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fce:	2202      	movs	r2, #2
 8009fd0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	9303      	str	r3, [sp, #12]
 8009fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fda:	9302      	str	r3, [sp, #8]
 8009fdc:	f107 0314 	add.w	r3, r7, #20
 8009fe0:	9301      	str	r3, [sp, #4]
 8009fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fe4:	9300      	str	r3, [sp, #0]
 8009fe6:	683b      	ldr	r3, [r7, #0]
 8009fe8:	687a      	ldr	r2, [r7, #4]
 8009fea:	68b9      	ldr	r1, [r7, #8]
 8009fec:	68f8      	ldr	r0, [r7, #12]
 8009fee:	f000 f851 	bl	800a094 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009ff2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009ff4:	f000 f8f6 	bl	800a1e4 <prvAddNewTaskToReadyList>
 8009ff8:	e001      	b.n	8009ffe <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009ffe:	697b      	ldr	r3, [r7, #20]
	}
 800a000:	4618      	mov	r0, r3
 800a002:	3728      	adds	r7, #40	@ 0x28
 800a004:	46bd      	mov	sp, r7
 800a006:	bd80      	pop	{r7, pc}

0800a008 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b08c      	sub	sp, #48	@ 0x30
 800a00c:	af04      	add	r7, sp, #16
 800a00e:	60f8      	str	r0, [r7, #12]
 800a010:	60b9      	str	r1, [r7, #8]
 800a012:	603b      	str	r3, [r7, #0]
 800a014:	4613      	mov	r3, r2
 800a016:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a018:	88fb      	ldrh	r3, [r7, #6]
 800a01a:	009b      	lsls	r3, r3, #2
 800a01c:	4618      	mov	r0, r3
 800a01e:	f001 fe5d 	bl	800bcdc <pvPortMalloc>
 800a022:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a024:	697b      	ldr	r3, [r7, #20]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d00e      	beq.n	800a048 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a02a:	20a8      	movs	r0, #168	@ 0xa8
 800a02c:	f001 fe56 	bl	800bcdc <pvPortMalloc>
 800a030:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a032:	69fb      	ldr	r3, [r7, #28]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d003      	beq.n	800a040 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a038:	69fb      	ldr	r3, [r7, #28]
 800a03a:	697a      	ldr	r2, [r7, #20]
 800a03c:	631a      	str	r2, [r3, #48]	@ 0x30
 800a03e:	e005      	b.n	800a04c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a040:	6978      	ldr	r0, [r7, #20]
 800a042:	f001 ff19 	bl	800be78 <vPortFree>
 800a046:	e001      	b.n	800a04c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a048:	2300      	movs	r3, #0
 800a04a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a04c:	69fb      	ldr	r3, [r7, #28]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d017      	beq.n	800a082 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a052:	69fb      	ldr	r3, [r7, #28]
 800a054:	2200      	movs	r2, #0
 800a056:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a05a:	88fa      	ldrh	r2, [r7, #6]
 800a05c:	2300      	movs	r3, #0
 800a05e:	9303      	str	r3, [sp, #12]
 800a060:	69fb      	ldr	r3, [r7, #28]
 800a062:	9302      	str	r3, [sp, #8]
 800a064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a066:	9301      	str	r3, [sp, #4]
 800a068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a06a:	9300      	str	r3, [sp, #0]
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	68b9      	ldr	r1, [r7, #8]
 800a070:	68f8      	ldr	r0, [r7, #12]
 800a072:	f000 f80f 	bl	800a094 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a076:	69f8      	ldr	r0, [r7, #28]
 800a078:	f000 f8b4 	bl	800a1e4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a07c:	2301      	movs	r3, #1
 800a07e:	61bb      	str	r3, [r7, #24]
 800a080:	e002      	b.n	800a088 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a082:	f04f 33ff 	mov.w	r3, #4294967295
 800a086:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a088:	69bb      	ldr	r3, [r7, #24]
	}
 800a08a:	4618      	mov	r0, r3
 800a08c:	3720      	adds	r7, #32
 800a08e:	46bd      	mov	sp, r7
 800a090:	bd80      	pop	{r7, pc}
	...

0800a094 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b088      	sub	sp, #32
 800a098:	af00      	add	r7, sp, #0
 800a09a:	60f8      	str	r0, [r7, #12]
 800a09c:	60b9      	str	r1, [r7, #8]
 800a09e:	607a      	str	r2, [r7, #4]
 800a0a0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a0a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0a4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	009b      	lsls	r3, r3, #2
 800a0aa:	461a      	mov	r2, r3
 800a0ac:	21a5      	movs	r1, #165	@ 0xa5
 800a0ae:	f002 fd92 	bl	800cbd6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a0b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a0bc:	3b01      	subs	r3, #1
 800a0be:	009b      	lsls	r3, r3, #2
 800a0c0:	4413      	add	r3, r2
 800a0c2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a0c4:	69bb      	ldr	r3, [r7, #24]
 800a0c6:	f023 0307 	bic.w	r3, r3, #7
 800a0ca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a0cc:	69bb      	ldr	r3, [r7, #24]
 800a0ce:	f003 0307 	and.w	r3, r3, #7
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d00b      	beq.n	800a0ee <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a0d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0da:	f383 8811 	msr	BASEPRI, r3
 800a0de:	f3bf 8f6f 	isb	sy
 800a0e2:	f3bf 8f4f 	dsb	sy
 800a0e6:	617b      	str	r3, [r7, #20]
}
 800a0e8:	bf00      	nop
 800a0ea:	bf00      	nop
 800a0ec:	e7fd      	b.n	800a0ea <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d01f      	beq.n	800a134 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	61fb      	str	r3, [r7, #28]
 800a0f8:	e012      	b.n	800a120 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a0fa:	68ba      	ldr	r2, [r7, #8]
 800a0fc:	69fb      	ldr	r3, [r7, #28]
 800a0fe:	4413      	add	r3, r2
 800a100:	7819      	ldrb	r1, [r3, #0]
 800a102:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a104:	69fb      	ldr	r3, [r7, #28]
 800a106:	4413      	add	r3, r2
 800a108:	3334      	adds	r3, #52	@ 0x34
 800a10a:	460a      	mov	r2, r1
 800a10c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a10e:	68ba      	ldr	r2, [r7, #8]
 800a110:	69fb      	ldr	r3, [r7, #28]
 800a112:	4413      	add	r3, r2
 800a114:	781b      	ldrb	r3, [r3, #0]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d006      	beq.n	800a128 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a11a:	69fb      	ldr	r3, [r7, #28]
 800a11c:	3301      	adds	r3, #1
 800a11e:	61fb      	str	r3, [r7, #28]
 800a120:	69fb      	ldr	r3, [r7, #28]
 800a122:	2b0f      	cmp	r3, #15
 800a124:	d9e9      	bls.n	800a0fa <prvInitialiseNewTask+0x66>
 800a126:	e000      	b.n	800a12a <prvInitialiseNewTask+0x96>
			{
				break;
 800a128:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a12a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a12c:	2200      	movs	r2, #0
 800a12e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a132:	e003      	b.n	800a13c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a136:	2200      	movs	r2, #0
 800a138:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a13c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a13e:	2b37      	cmp	r3, #55	@ 0x37
 800a140:	d901      	bls.n	800a146 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a142:	2337      	movs	r3, #55	@ 0x37
 800a144:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a148:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a14a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a14c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a14e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a150:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a154:	2200      	movs	r2, #0
 800a156:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a15a:	3304      	adds	r3, #4
 800a15c:	4618      	mov	r0, r3
 800a15e:	f7fe fd7b 	bl	8008c58 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a164:	3318      	adds	r3, #24
 800a166:	4618      	mov	r0, r3
 800a168:	f7fe fd76 	bl	8008c58 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a16c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a16e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a170:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a174:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a17a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a17c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a17e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a180:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a184:	2200      	movs	r2, #0
 800a186:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a18a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a18c:	2200      	movs	r2, #0
 800a18e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a194:	3354      	adds	r3, #84	@ 0x54
 800a196:	224c      	movs	r2, #76	@ 0x4c
 800a198:	2100      	movs	r1, #0
 800a19a:	4618      	mov	r0, r3
 800a19c:	f002 fd1b 	bl	800cbd6 <memset>
 800a1a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a2:	4a0d      	ldr	r2, [pc, #52]	@ (800a1d8 <prvInitialiseNewTask+0x144>)
 800a1a4:	659a      	str	r2, [r3, #88]	@ 0x58
 800a1a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a8:	4a0c      	ldr	r2, [pc, #48]	@ (800a1dc <prvInitialiseNewTask+0x148>)
 800a1aa:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a1ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1ae:	4a0c      	ldr	r2, [pc, #48]	@ (800a1e0 <prvInitialiseNewTask+0x14c>)
 800a1b0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a1b2:	683a      	ldr	r2, [r7, #0]
 800a1b4:	68f9      	ldr	r1, [r7, #12]
 800a1b6:	69b8      	ldr	r0, [r7, #24]
 800a1b8:	f001 fb3c 	bl	800b834 <pxPortInitialiseStack>
 800a1bc:	4602      	mov	r2, r0
 800a1be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1c0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a1c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d002      	beq.n	800a1ce <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a1c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a1cc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a1ce:	bf00      	nop
 800a1d0:	3720      	adds	r7, #32
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	bd80      	pop	{r7, pc}
 800a1d6:	bf00      	nop
 800a1d8:	20003f5c 	.word	0x20003f5c
 800a1dc:	20003fc4 	.word	0x20003fc4
 800a1e0:	2000402c 	.word	0x2000402c

0800a1e4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b082      	sub	sp, #8
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a1ec:	f001 fc54 	bl	800ba98 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a1f0:	4b2d      	ldr	r3, [pc, #180]	@ (800a2a8 <prvAddNewTaskToReadyList+0xc4>)
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	3301      	adds	r3, #1
 800a1f6:	4a2c      	ldr	r2, [pc, #176]	@ (800a2a8 <prvAddNewTaskToReadyList+0xc4>)
 800a1f8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a1fa:	4b2c      	ldr	r3, [pc, #176]	@ (800a2ac <prvAddNewTaskToReadyList+0xc8>)
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d109      	bne.n	800a216 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a202:	4a2a      	ldr	r2, [pc, #168]	@ (800a2ac <prvAddNewTaskToReadyList+0xc8>)
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a208:	4b27      	ldr	r3, [pc, #156]	@ (800a2a8 <prvAddNewTaskToReadyList+0xc4>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	2b01      	cmp	r3, #1
 800a20e:	d110      	bne.n	800a232 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a210:	f000 fc40 	bl	800aa94 <prvInitialiseTaskLists>
 800a214:	e00d      	b.n	800a232 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a216:	4b26      	ldr	r3, [pc, #152]	@ (800a2b0 <prvAddNewTaskToReadyList+0xcc>)
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d109      	bne.n	800a232 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a21e:	4b23      	ldr	r3, [pc, #140]	@ (800a2ac <prvAddNewTaskToReadyList+0xc8>)
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a228:	429a      	cmp	r2, r3
 800a22a:	d802      	bhi.n	800a232 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a22c:	4a1f      	ldr	r2, [pc, #124]	@ (800a2ac <prvAddNewTaskToReadyList+0xc8>)
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a232:	4b20      	ldr	r3, [pc, #128]	@ (800a2b4 <prvAddNewTaskToReadyList+0xd0>)
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	3301      	adds	r3, #1
 800a238:	4a1e      	ldr	r2, [pc, #120]	@ (800a2b4 <prvAddNewTaskToReadyList+0xd0>)
 800a23a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a23c:	4b1d      	ldr	r3, [pc, #116]	@ (800a2b4 <prvAddNewTaskToReadyList+0xd0>)
 800a23e:	681a      	ldr	r2, [r3, #0]
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a248:	4b1b      	ldr	r3, [pc, #108]	@ (800a2b8 <prvAddNewTaskToReadyList+0xd4>)
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	429a      	cmp	r2, r3
 800a24e:	d903      	bls.n	800a258 <prvAddNewTaskToReadyList+0x74>
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a254:	4a18      	ldr	r2, [pc, #96]	@ (800a2b8 <prvAddNewTaskToReadyList+0xd4>)
 800a256:	6013      	str	r3, [r2, #0]
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a25c:	4613      	mov	r3, r2
 800a25e:	009b      	lsls	r3, r3, #2
 800a260:	4413      	add	r3, r2
 800a262:	009b      	lsls	r3, r3, #2
 800a264:	4a15      	ldr	r2, [pc, #84]	@ (800a2bc <prvAddNewTaskToReadyList+0xd8>)
 800a266:	441a      	add	r2, r3
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	3304      	adds	r3, #4
 800a26c:	4619      	mov	r1, r3
 800a26e:	4610      	mov	r0, r2
 800a270:	f7fe fcff 	bl	8008c72 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a274:	f001 fc42 	bl	800bafc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a278:	4b0d      	ldr	r3, [pc, #52]	@ (800a2b0 <prvAddNewTaskToReadyList+0xcc>)
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d00e      	beq.n	800a29e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a280:	4b0a      	ldr	r3, [pc, #40]	@ (800a2ac <prvAddNewTaskToReadyList+0xc8>)
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a28a:	429a      	cmp	r2, r3
 800a28c:	d207      	bcs.n	800a29e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a28e:	4b0c      	ldr	r3, [pc, #48]	@ (800a2c0 <prvAddNewTaskToReadyList+0xdc>)
 800a290:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a294:	601a      	str	r2, [r3, #0]
 800a296:	f3bf 8f4f 	dsb	sy
 800a29a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a29e:	bf00      	nop
 800a2a0:	3708      	adds	r7, #8
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bd80      	pop	{r7, pc}
 800a2a6:	bf00      	nop
 800a2a8:	200016cc 	.word	0x200016cc
 800a2ac:	200011f8 	.word	0x200011f8
 800a2b0:	200016d8 	.word	0x200016d8
 800a2b4:	200016e8 	.word	0x200016e8
 800a2b8:	200016d4 	.word	0x200016d4
 800a2bc:	200011fc 	.word	0x200011fc
 800a2c0:	e000ed04 	.word	0xe000ed04

0800a2c4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b084      	sub	sp, #16
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d018      	beq.n	800a308 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a2d6:	4b14      	ldr	r3, [pc, #80]	@ (800a328 <vTaskDelay+0x64>)
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d00b      	beq.n	800a2f6 <vTaskDelay+0x32>
	__asm volatile
 800a2de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2e2:	f383 8811 	msr	BASEPRI, r3
 800a2e6:	f3bf 8f6f 	isb	sy
 800a2ea:	f3bf 8f4f 	dsb	sy
 800a2ee:	60bb      	str	r3, [r7, #8]
}
 800a2f0:	bf00      	nop
 800a2f2:	bf00      	nop
 800a2f4:	e7fd      	b.n	800a2f2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a2f6:	f000 f88b 	bl	800a410 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a2fa:	2100      	movs	r1, #0
 800a2fc:	6878      	ldr	r0, [r7, #4]
 800a2fe:	f000 fe2b 	bl	800af58 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a302:	f000 f893 	bl	800a42c <xTaskResumeAll>
 800a306:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d107      	bne.n	800a31e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a30e:	4b07      	ldr	r3, [pc, #28]	@ (800a32c <vTaskDelay+0x68>)
 800a310:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a314:	601a      	str	r2, [r3, #0]
 800a316:	f3bf 8f4f 	dsb	sy
 800a31a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a31e:	bf00      	nop
 800a320:	3710      	adds	r7, #16
 800a322:	46bd      	mov	sp, r7
 800a324:	bd80      	pop	{r7, pc}
 800a326:	bf00      	nop
 800a328:	200016f4 	.word	0x200016f4
 800a32c:	e000ed04 	.word	0xe000ed04

0800a330 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b08a      	sub	sp, #40	@ 0x28
 800a334:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a336:	2300      	movs	r3, #0
 800a338:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a33a:	2300      	movs	r3, #0
 800a33c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a33e:	463a      	mov	r2, r7
 800a340:	1d39      	adds	r1, r7, #4
 800a342:	f107 0308 	add.w	r3, r7, #8
 800a346:	4618      	mov	r0, r3
 800a348:	f7fe fc32 	bl	8008bb0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a34c:	6839      	ldr	r1, [r7, #0]
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	68ba      	ldr	r2, [r7, #8]
 800a352:	9202      	str	r2, [sp, #8]
 800a354:	9301      	str	r3, [sp, #4]
 800a356:	2300      	movs	r3, #0
 800a358:	9300      	str	r3, [sp, #0]
 800a35a:	2300      	movs	r3, #0
 800a35c:	460a      	mov	r2, r1
 800a35e:	4924      	ldr	r1, [pc, #144]	@ (800a3f0 <vTaskStartScheduler+0xc0>)
 800a360:	4824      	ldr	r0, [pc, #144]	@ (800a3f4 <vTaskStartScheduler+0xc4>)
 800a362:	f7ff fdf1 	bl	8009f48 <xTaskCreateStatic>
 800a366:	4603      	mov	r3, r0
 800a368:	4a23      	ldr	r2, [pc, #140]	@ (800a3f8 <vTaskStartScheduler+0xc8>)
 800a36a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a36c:	4b22      	ldr	r3, [pc, #136]	@ (800a3f8 <vTaskStartScheduler+0xc8>)
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d002      	beq.n	800a37a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a374:	2301      	movs	r3, #1
 800a376:	617b      	str	r3, [r7, #20]
 800a378:	e001      	b.n	800a37e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a37a:	2300      	movs	r3, #0
 800a37c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a37e:	697b      	ldr	r3, [r7, #20]
 800a380:	2b01      	cmp	r3, #1
 800a382:	d102      	bne.n	800a38a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a384:	f000 fe3c 	bl	800b000 <xTimerCreateTimerTask>
 800a388:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a38a:	697b      	ldr	r3, [r7, #20]
 800a38c:	2b01      	cmp	r3, #1
 800a38e:	d11b      	bne.n	800a3c8 <vTaskStartScheduler+0x98>
	__asm volatile
 800a390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a394:	f383 8811 	msr	BASEPRI, r3
 800a398:	f3bf 8f6f 	isb	sy
 800a39c:	f3bf 8f4f 	dsb	sy
 800a3a0:	613b      	str	r3, [r7, #16]
}
 800a3a2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a3a4:	4b15      	ldr	r3, [pc, #84]	@ (800a3fc <vTaskStartScheduler+0xcc>)
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	3354      	adds	r3, #84	@ 0x54
 800a3aa:	4a15      	ldr	r2, [pc, #84]	@ (800a400 <vTaskStartScheduler+0xd0>)
 800a3ac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a3ae:	4b15      	ldr	r3, [pc, #84]	@ (800a404 <vTaskStartScheduler+0xd4>)
 800a3b0:	f04f 32ff 	mov.w	r2, #4294967295
 800a3b4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a3b6:	4b14      	ldr	r3, [pc, #80]	@ (800a408 <vTaskStartScheduler+0xd8>)
 800a3b8:	2201      	movs	r2, #1
 800a3ba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a3bc:	4b13      	ldr	r3, [pc, #76]	@ (800a40c <vTaskStartScheduler+0xdc>)
 800a3be:	2200      	movs	r2, #0
 800a3c0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a3c2:	f001 fac5 	bl	800b950 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a3c6:	e00f      	b.n	800a3e8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a3c8:	697b      	ldr	r3, [r7, #20]
 800a3ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3ce:	d10b      	bne.n	800a3e8 <vTaskStartScheduler+0xb8>
	__asm volatile
 800a3d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3d4:	f383 8811 	msr	BASEPRI, r3
 800a3d8:	f3bf 8f6f 	isb	sy
 800a3dc:	f3bf 8f4f 	dsb	sy
 800a3e0:	60fb      	str	r3, [r7, #12]
}
 800a3e2:	bf00      	nop
 800a3e4:	bf00      	nop
 800a3e6:	e7fd      	b.n	800a3e4 <vTaskStartScheduler+0xb4>
}
 800a3e8:	bf00      	nop
 800a3ea:	3718      	adds	r7, #24
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	bd80      	pop	{r7, pc}
 800a3f0:	0800f138 	.word	0x0800f138
 800a3f4:	0800aa65 	.word	0x0800aa65
 800a3f8:	200016f0 	.word	0x200016f0
 800a3fc:	200011f8 	.word	0x200011f8
 800a400:	20000024 	.word	0x20000024
 800a404:	200016ec 	.word	0x200016ec
 800a408:	200016d8 	.word	0x200016d8
 800a40c:	200016d0 	.word	0x200016d0

0800a410 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a410:	b480      	push	{r7}
 800a412:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a414:	4b04      	ldr	r3, [pc, #16]	@ (800a428 <vTaskSuspendAll+0x18>)
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	3301      	adds	r3, #1
 800a41a:	4a03      	ldr	r2, [pc, #12]	@ (800a428 <vTaskSuspendAll+0x18>)
 800a41c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a41e:	bf00      	nop
 800a420:	46bd      	mov	sp, r7
 800a422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a426:	4770      	bx	lr
 800a428:	200016f4 	.word	0x200016f4

0800a42c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b084      	sub	sp, #16
 800a430:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a432:	2300      	movs	r3, #0
 800a434:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a436:	2300      	movs	r3, #0
 800a438:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a43a:	4b42      	ldr	r3, [pc, #264]	@ (800a544 <xTaskResumeAll+0x118>)
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d10b      	bne.n	800a45a <xTaskResumeAll+0x2e>
	__asm volatile
 800a442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a446:	f383 8811 	msr	BASEPRI, r3
 800a44a:	f3bf 8f6f 	isb	sy
 800a44e:	f3bf 8f4f 	dsb	sy
 800a452:	603b      	str	r3, [r7, #0]
}
 800a454:	bf00      	nop
 800a456:	bf00      	nop
 800a458:	e7fd      	b.n	800a456 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a45a:	f001 fb1d 	bl	800ba98 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a45e:	4b39      	ldr	r3, [pc, #228]	@ (800a544 <xTaskResumeAll+0x118>)
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	3b01      	subs	r3, #1
 800a464:	4a37      	ldr	r2, [pc, #220]	@ (800a544 <xTaskResumeAll+0x118>)
 800a466:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a468:	4b36      	ldr	r3, [pc, #216]	@ (800a544 <xTaskResumeAll+0x118>)
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d162      	bne.n	800a536 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a470:	4b35      	ldr	r3, [pc, #212]	@ (800a548 <xTaskResumeAll+0x11c>)
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d05e      	beq.n	800a536 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a478:	e02f      	b.n	800a4da <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a47a:	4b34      	ldr	r3, [pc, #208]	@ (800a54c <xTaskResumeAll+0x120>)
 800a47c:	68db      	ldr	r3, [r3, #12]
 800a47e:	68db      	ldr	r3, [r3, #12]
 800a480:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	3318      	adds	r3, #24
 800a486:	4618      	mov	r0, r3
 800a488:	f7fe fc50 	bl	8008d2c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	3304      	adds	r3, #4
 800a490:	4618      	mov	r0, r3
 800a492:	f7fe fc4b 	bl	8008d2c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a49a:	4b2d      	ldr	r3, [pc, #180]	@ (800a550 <xTaskResumeAll+0x124>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	429a      	cmp	r2, r3
 800a4a0:	d903      	bls.n	800a4aa <xTaskResumeAll+0x7e>
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4a6:	4a2a      	ldr	r2, [pc, #168]	@ (800a550 <xTaskResumeAll+0x124>)
 800a4a8:	6013      	str	r3, [r2, #0]
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4ae:	4613      	mov	r3, r2
 800a4b0:	009b      	lsls	r3, r3, #2
 800a4b2:	4413      	add	r3, r2
 800a4b4:	009b      	lsls	r3, r3, #2
 800a4b6:	4a27      	ldr	r2, [pc, #156]	@ (800a554 <xTaskResumeAll+0x128>)
 800a4b8:	441a      	add	r2, r3
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	3304      	adds	r3, #4
 800a4be:	4619      	mov	r1, r3
 800a4c0:	4610      	mov	r0, r2
 800a4c2:	f7fe fbd6 	bl	8008c72 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4ca:	4b23      	ldr	r3, [pc, #140]	@ (800a558 <xTaskResumeAll+0x12c>)
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4d0:	429a      	cmp	r2, r3
 800a4d2:	d302      	bcc.n	800a4da <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a4d4:	4b21      	ldr	r3, [pc, #132]	@ (800a55c <xTaskResumeAll+0x130>)
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a4da:	4b1c      	ldr	r3, [pc, #112]	@ (800a54c <xTaskResumeAll+0x120>)
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d1cb      	bne.n	800a47a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d001      	beq.n	800a4ec <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a4e8:	f000 fb78 	bl	800abdc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a4ec:	4b1c      	ldr	r3, [pc, #112]	@ (800a560 <xTaskResumeAll+0x134>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d010      	beq.n	800a51a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a4f8:	f000 f858 	bl	800a5ac <xTaskIncrementTick>
 800a4fc:	4603      	mov	r3, r0
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d002      	beq.n	800a508 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a502:	4b16      	ldr	r3, [pc, #88]	@ (800a55c <xTaskResumeAll+0x130>)
 800a504:	2201      	movs	r2, #1
 800a506:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	3b01      	subs	r3, #1
 800a50c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d1f1      	bne.n	800a4f8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800a514:	4b12      	ldr	r3, [pc, #72]	@ (800a560 <xTaskResumeAll+0x134>)
 800a516:	2200      	movs	r2, #0
 800a518:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a51a:	4b10      	ldr	r3, [pc, #64]	@ (800a55c <xTaskResumeAll+0x130>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d009      	beq.n	800a536 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a522:	2301      	movs	r3, #1
 800a524:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a526:	4b0f      	ldr	r3, [pc, #60]	@ (800a564 <xTaskResumeAll+0x138>)
 800a528:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a52c:	601a      	str	r2, [r3, #0]
 800a52e:	f3bf 8f4f 	dsb	sy
 800a532:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a536:	f001 fae1 	bl	800bafc <vPortExitCritical>

	return xAlreadyYielded;
 800a53a:	68bb      	ldr	r3, [r7, #8]
}
 800a53c:	4618      	mov	r0, r3
 800a53e:	3710      	adds	r7, #16
 800a540:	46bd      	mov	sp, r7
 800a542:	bd80      	pop	{r7, pc}
 800a544:	200016f4 	.word	0x200016f4
 800a548:	200016cc 	.word	0x200016cc
 800a54c:	2000168c 	.word	0x2000168c
 800a550:	200016d4 	.word	0x200016d4
 800a554:	200011fc 	.word	0x200011fc
 800a558:	200011f8 	.word	0x200011f8
 800a55c:	200016e0 	.word	0x200016e0
 800a560:	200016dc 	.word	0x200016dc
 800a564:	e000ed04 	.word	0xe000ed04

0800a568 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a568:	b480      	push	{r7}
 800a56a:	b083      	sub	sp, #12
 800a56c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a56e:	4b05      	ldr	r3, [pc, #20]	@ (800a584 <xTaskGetTickCount+0x1c>)
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a574:	687b      	ldr	r3, [r7, #4]
}
 800a576:	4618      	mov	r0, r3
 800a578:	370c      	adds	r7, #12
 800a57a:	46bd      	mov	sp, r7
 800a57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a580:	4770      	bx	lr
 800a582:	bf00      	nop
 800a584:	200016d0 	.word	0x200016d0

0800a588 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b082      	sub	sp, #8
 800a58c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a58e:	f001 fb63 	bl	800bc58 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800a592:	2300      	movs	r3, #0
 800a594:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800a596:	4b04      	ldr	r3, [pc, #16]	@ (800a5a8 <xTaskGetTickCountFromISR+0x20>)
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a59c:	683b      	ldr	r3, [r7, #0]
}
 800a59e:	4618      	mov	r0, r3
 800a5a0:	3708      	adds	r7, #8
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	bd80      	pop	{r7, pc}
 800a5a6:	bf00      	nop
 800a5a8:	200016d0 	.word	0x200016d0

0800a5ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b086      	sub	sp, #24
 800a5b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a5b6:	4b4f      	ldr	r3, [pc, #316]	@ (800a6f4 <xTaskIncrementTick+0x148>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	f040 8090 	bne.w	800a6e0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a5c0:	4b4d      	ldr	r3, [pc, #308]	@ (800a6f8 <xTaskIncrementTick+0x14c>)
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	3301      	adds	r3, #1
 800a5c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a5c8:	4a4b      	ldr	r2, [pc, #300]	@ (800a6f8 <xTaskIncrementTick+0x14c>)
 800a5ca:	693b      	ldr	r3, [r7, #16]
 800a5cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a5ce:	693b      	ldr	r3, [r7, #16]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d121      	bne.n	800a618 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a5d4:	4b49      	ldr	r3, [pc, #292]	@ (800a6fc <xTaskIncrementTick+0x150>)
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d00b      	beq.n	800a5f6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800a5de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5e2:	f383 8811 	msr	BASEPRI, r3
 800a5e6:	f3bf 8f6f 	isb	sy
 800a5ea:	f3bf 8f4f 	dsb	sy
 800a5ee:	603b      	str	r3, [r7, #0]
}
 800a5f0:	bf00      	nop
 800a5f2:	bf00      	nop
 800a5f4:	e7fd      	b.n	800a5f2 <xTaskIncrementTick+0x46>
 800a5f6:	4b41      	ldr	r3, [pc, #260]	@ (800a6fc <xTaskIncrementTick+0x150>)
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	60fb      	str	r3, [r7, #12]
 800a5fc:	4b40      	ldr	r3, [pc, #256]	@ (800a700 <xTaskIncrementTick+0x154>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	4a3e      	ldr	r2, [pc, #248]	@ (800a6fc <xTaskIncrementTick+0x150>)
 800a602:	6013      	str	r3, [r2, #0]
 800a604:	4a3e      	ldr	r2, [pc, #248]	@ (800a700 <xTaskIncrementTick+0x154>)
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	6013      	str	r3, [r2, #0]
 800a60a:	4b3e      	ldr	r3, [pc, #248]	@ (800a704 <xTaskIncrementTick+0x158>)
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	3301      	adds	r3, #1
 800a610:	4a3c      	ldr	r2, [pc, #240]	@ (800a704 <xTaskIncrementTick+0x158>)
 800a612:	6013      	str	r3, [r2, #0]
 800a614:	f000 fae2 	bl	800abdc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a618:	4b3b      	ldr	r3, [pc, #236]	@ (800a708 <xTaskIncrementTick+0x15c>)
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	693a      	ldr	r2, [r7, #16]
 800a61e:	429a      	cmp	r2, r3
 800a620:	d349      	bcc.n	800a6b6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a622:	4b36      	ldr	r3, [pc, #216]	@ (800a6fc <xTaskIncrementTick+0x150>)
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d104      	bne.n	800a636 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a62c:	4b36      	ldr	r3, [pc, #216]	@ (800a708 <xTaskIncrementTick+0x15c>)
 800a62e:	f04f 32ff 	mov.w	r2, #4294967295
 800a632:	601a      	str	r2, [r3, #0]
					break;
 800a634:	e03f      	b.n	800a6b6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a636:	4b31      	ldr	r3, [pc, #196]	@ (800a6fc <xTaskIncrementTick+0x150>)
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	68db      	ldr	r3, [r3, #12]
 800a63c:	68db      	ldr	r3, [r3, #12]
 800a63e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	685b      	ldr	r3, [r3, #4]
 800a644:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a646:	693a      	ldr	r2, [r7, #16]
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	429a      	cmp	r2, r3
 800a64c:	d203      	bcs.n	800a656 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a64e:	4a2e      	ldr	r2, [pc, #184]	@ (800a708 <xTaskIncrementTick+0x15c>)
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a654:	e02f      	b.n	800a6b6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a656:	68bb      	ldr	r3, [r7, #8]
 800a658:	3304      	adds	r3, #4
 800a65a:	4618      	mov	r0, r3
 800a65c:	f7fe fb66 	bl	8008d2c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a660:	68bb      	ldr	r3, [r7, #8]
 800a662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a664:	2b00      	cmp	r3, #0
 800a666:	d004      	beq.n	800a672 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	3318      	adds	r3, #24
 800a66c:	4618      	mov	r0, r3
 800a66e:	f7fe fb5d 	bl	8008d2c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a672:	68bb      	ldr	r3, [r7, #8]
 800a674:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a676:	4b25      	ldr	r3, [pc, #148]	@ (800a70c <xTaskIncrementTick+0x160>)
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	429a      	cmp	r2, r3
 800a67c:	d903      	bls.n	800a686 <xTaskIncrementTick+0xda>
 800a67e:	68bb      	ldr	r3, [r7, #8]
 800a680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a682:	4a22      	ldr	r2, [pc, #136]	@ (800a70c <xTaskIncrementTick+0x160>)
 800a684:	6013      	str	r3, [r2, #0]
 800a686:	68bb      	ldr	r3, [r7, #8]
 800a688:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a68a:	4613      	mov	r3, r2
 800a68c:	009b      	lsls	r3, r3, #2
 800a68e:	4413      	add	r3, r2
 800a690:	009b      	lsls	r3, r3, #2
 800a692:	4a1f      	ldr	r2, [pc, #124]	@ (800a710 <xTaskIncrementTick+0x164>)
 800a694:	441a      	add	r2, r3
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	3304      	adds	r3, #4
 800a69a:	4619      	mov	r1, r3
 800a69c:	4610      	mov	r0, r2
 800a69e:	f7fe fae8 	bl	8008c72 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a6a2:	68bb      	ldr	r3, [r7, #8]
 800a6a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6a6:	4b1b      	ldr	r3, [pc, #108]	@ (800a714 <xTaskIncrementTick+0x168>)
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6ac:	429a      	cmp	r2, r3
 800a6ae:	d3b8      	bcc.n	800a622 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a6b4:	e7b5      	b.n	800a622 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a6b6:	4b17      	ldr	r3, [pc, #92]	@ (800a714 <xTaskIncrementTick+0x168>)
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6bc:	4914      	ldr	r1, [pc, #80]	@ (800a710 <xTaskIncrementTick+0x164>)
 800a6be:	4613      	mov	r3, r2
 800a6c0:	009b      	lsls	r3, r3, #2
 800a6c2:	4413      	add	r3, r2
 800a6c4:	009b      	lsls	r3, r3, #2
 800a6c6:	440b      	add	r3, r1
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	2b01      	cmp	r3, #1
 800a6cc:	d901      	bls.n	800a6d2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800a6ce:	2301      	movs	r3, #1
 800a6d0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a6d2:	4b11      	ldr	r3, [pc, #68]	@ (800a718 <xTaskIncrementTick+0x16c>)
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d007      	beq.n	800a6ea <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800a6da:	2301      	movs	r3, #1
 800a6dc:	617b      	str	r3, [r7, #20]
 800a6de:	e004      	b.n	800a6ea <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a6e0:	4b0e      	ldr	r3, [pc, #56]	@ (800a71c <xTaskIncrementTick+0x170>)
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	3301      	adds	r3, #1
 800a6e6:	4a0d      	ldr	r2, [pc, #52]	@ (800a71c <xTaskIncrementTick+0x170>)
 800a6e8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a6ea:	697b      	ldr	r3, [r7, #20]
}
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	3718      	adds	r7, #24
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	bd80      	pop	{r7, pc}
 800a6f4:	200016f4 	.word	0x200016f4
 800a6f8:	200016d0 	.word	0x200016d0
 800a6fc:	20001684 	.word	0x20001684
 800a700:	20001688 	.word	0x20001688
 800a704:	200016e4 	.word	0x200016e4
 800a708:	200016ec 	.word	0x200016ec
 800a70c:	200016d4 	.word	0x200016d4
 800a710:	200011fc 	.word	0x200011fc
 800a714:	200011f8 	.word	0x200011f8
 800a718:	200016e0 	.word	0x200016e0
 800a71c:	200016dc 	.word	0x200016dc

0800a720 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a720:	b480      	push	{r7}
 800a722:	b085      	sub	sp, #20
 800a724:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a726:	4b2b      	ldr	r3, [pc, #172]	@ (800a7d4 <vTaskSwitchContext+0xb4>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d003      	beq.n	800a736 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a72e:	4b2a      	ldr	r3, [pc, #168]	@ (800a7d8 <vTaskSwitchContext+0xb8>)
 800a730:	2201      	movs	r2, #1
 800a732:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a734:	e047      	b.n	800a7c6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800a736:	4b28      	ldr	r3, [pc, #160]	@ (800a7d8 <vTaskSwitchContext+0xb8>)
 800a738:	2200      	movs	r2, #0
 800a73a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a73c:	4b27      	ldr	r3, [pc, #156]	@ (800a7dc <vTaskSwitchContext+0xbc>)
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	60fb      	str	r3, [r7, #12]
 800a742:	e011      	b.n	800a768 <vTaskSwitchContext+0x48>
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d10b      	bne.n	800a762 <vTaskSwitchContext+0x42>
	__asm volatile
 800a74a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a74e:	f383 8811 	msr	BASEPRI, r3
 800a752:	f3bf 8f6f 	isb	sy
 800a756:	f3bf 8f4f 	dsb	sy
 800a75a:	607b      	str	r3, [r7, #4]
}
 800a75c:	bf00      	nop
 800a75e:	bf00      	nop
 800a760:	e7fd      	b.n	800a75e <vTaskSwitchContext+0x3e>
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	3b01      	subs	r3, #1
 800a766:	60fb      	str	r3, [r7, #12]
 800a768:	491d      	ldr	r1, [pc, #116]	@ (800a7e0 <vTaskSwitchContext+0xc0>)
 800a76a:	68fa      	ldr	r2, [r7, #12]
 800a76c:	4613      	mov	r3, r2
 800a76e:	009b      	lsls	r3, r3, #2
 800a770:	4413      	add	r3, r2
 800a772:	009b      	lsls	r3, r3, #2
 800a774:	440b      	add	r3, r1
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d0e3      	beq.n	800a744 <vTaskSwitchContext+0x24>
 800a77c:	68fa      	ldr	r2, [r7, #12]
 800a77e:	4613      	mov	r3, r2
 800a780:	009b      	lsls	r3, r3, #2
 800a782:	4413      	add	r3, r2
 800a784:	009b      	lsls	r3, r3, #2
 800a786:	4a16      	ldr	r2, [pc, #88]	@ (800a7e0 <vTaskSwitchContext+0xc0>)
 800a788:	4413      	add	r3, r2
 800a78a:	60bb      	str	r3, [r7, #8]
 800a78c:	68bb      	ldr	r3, [r7, #8]
 800a78e:	685b      	ldr	r3, [r3, #4]
 800a790:	685a      	ldr	r2, [r3, #4]
 800a792:	68bb      	ldr	r3, [r7, #8]
 800a794:	605a      	str	r2, [r3, #4]
 800a796:	68bb      	ldr	r3, [r7, #8]
 800a798:	685a      	ldr	r2, [r3, #4]
 800a79a:	68bb      	ldr	r3, [r7, #8]
 800a79c:	3308      	adds	r3, #8
 800a79e:	429a      	cmp	r2, r3
 800a7a0:	d104      	bne.n	800a7ac <vTaskSwitchContext+0x8c>
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	685b      	ldr	r3, [r3, #4]
 800a7a6:	685a      	ldr	r2, [r3, #4]
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	605a      	str	r2, [r3, #4]
 800a7ac:	68bb      	ldr	r3, [r7, #8]
 800a7ae:	685b      	ldr	r3, [r3, #4]
 800a7b0:	68db      	ldr	r3, [r3, #12]
 800a7b2:	4a0c      	ldr	r2, [pc, #48]	@ (800a7e4 <vTaskSwitchContext+0xc4>)
 800a7b4:	6013      	str	r3, [r2, #0]
 800a7b6:	4a09      	ldr	r2, [pc, #36]	@ (800a7dc <vTaskSwitchContext+0xbc>)
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a7bc:	4b09      	ldr	r3, [pc, #36]	@ (800a7e4 <vTaskSwitchContext+0xc4>)
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	3354      	adds	r3, #84	@ 0x54
 800a7c2:	4a09      	ldr	r2, [pc, #36]	@ (800a7e8 <vTaskSwitchContext+0xc8>)
 800a7c4:	6013      	str	r3, [r2, #0]
}
 800a7c6:	bf00      	nop
 800a7c8:	3714      	adds	r7, #20
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d0:	4770      	bx	lr
 800a7d2:	bf00      	nop
 800a7d4:	200016f4 	.word	0x200016f4
 800a7d8:	200016e0 	.word	0x200016e0
 800a7dc:	200016d4 	.word	0x200016d4
 800a7e0:	200011fc 	.word	0x200011fc
 800a7e4:	200011f8 	.word	0x200011f8
 800a7e8:	20000024 	.word	0x20000024

0800a7ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b084      	sub	sp, #16
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
 800a7f4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d10b      	bne.n	800a814 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a7fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a800:	f383 8811 	msr	BASEPRI, r3
 800a804:	f3bf 8f6f 	isb	sy
 800a808:	f3bf 8f4f 	dsb	sy
 800a80c:	60fb      	str	r3, [r7, #12]
}
 800a80e:	bf00      	nop
 800a810:	bf00      	nop
 800a812:	e7fd      	b.n	800a810 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a814:	4b07      	ldr	r3, [pc, #28]	@ (800a834 <vTaskPlaceOnEventList+0x48>)
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	3318      	adds	r3, #24
 800a81a:	4619      	mov	r1, r3
 800a81c:	6878      	ldr	r0, [r7, #4]
 800a81e:	f7fe fa4c 	bl	8008cba <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a822:	2101      	movs	r1, #1
 800a824:	6838      	ldr	r0, [r7, #0]
 800a826:	f000 fb97 	bl	800af58 <prvAddCurrentTaskToDelayedList>
}
 800a82a:	bf00      	nop
 800a82c:	3710      	adds	r7, #16
 800a82e:	46bd      	mov	sp, r7
 800a830:	bd80      	pop	{r7, pc}
 800a832:	bf00      	nop
 800a834:	200011f8 	.word	0x200011f8

0800a838 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b086      	sub	sp, #24
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	60f8      	str	r0, [r7, #12]
 800a840:	60b9      	str	r1, [r7, #8]
 800a842:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d10b      	bne.n	800a862 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a84a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a84e:	f383 8811 	msr	BASEPRI, r3
 800a852:	f3bf 8f6f 	isb	sy
 800a856:	f3bf 8f4f 	dsb	sy
 800a85a:	617b      	str	r3, [r7, #20]
}
 800a85c:	bf00      	nop
 800a85e:	bf00      	nop
 800a860:	e7fd      	b.n	800a85e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a862:	4b0a      	ldr	r3, [pc, #40]	@ (800a88c <vTaskPlaceOnEventListRestricted+0x54>)
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	3318      	adds	r3, #24
 800a868:	4619      	mov	r1, r3
 800a86a:	68f8      	ldr	r0, [r7, #12]
 800a86c:	f7fe fa01 	bl	8008c72 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d002      	beq.n	800a87c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a876:	f04f 33ff 	mov.w	r3, #4294967295
 800a87a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a87c:	6879      	ldr	r1, [r7, #4]
 800a87e:	68b8      	ldr	r0, [r7, #8]
 800a880:	f000 fb6a 	bl	800af58 <prvAddCurrentTaskToDelayedList>
	}
 800a884:	bf00      	nop
 800a886:	3718      	adds	r7, #24
 800a888:	46bd      	mov	sp, r7
 800a88a:	bd80      	pop	{r7, pc}
 800a88c:	200011f8 	.word	0x200011f8

0800a890 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a890:	b580      	push	{r7, lr}
 800a892:	b086      	sub	sp, #24
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	68db      	ldr	r3, [r3, #12]
 800a89c:	68db      	ldr	r3, [r3, #12]
 800a89e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a8a0:	693b      	ldr	r3, [r7, #16]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d10b      	bne.n	800a8be <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a8a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8aa:	f383 8811 	msr	BASEPRI, r3
 800a8ae:	f3bf 8f6f 	isb	sy
 800a8b2:	f3bf 8f4f 	dsb	sy
 800a8b6:	60fb      	str	r3, [r7, #12]
}
 800a8b8:	bf00      	nop
 800a8ba:	bf00      	nop
 800a8bc:	e7fd      	b.n	800a8ba <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a8be:	693b      	ldr	r3, [r7, #16]
 800a8c0:	3318      	adds	r3, #24
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	f7fe fa32 	bl	8008d2c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a8c8:	4b1d      	ldr	r3, [pc, #116]	@ (800a940 <xTaskRemoveFromEventList+0xb0>)
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d11d      	bne.n	800a90c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a8d0:	693b      	ldr	r3, [r7, #16]
 800a8d2:	3304      	adds	r3, #4
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	f7fe fa29 	bl	8008d2c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a8da:	693b      	ldr	r3, [r7, #16]
 800a8dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8de:	4b19      	ldr	r3, [pc, #100]	@ (800a944 <xTaskRemoveFromEventList+0xb4>)
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	429a      	cmp	r2, r3
 800a8e4:	d903      	bls.n	800a8ee <xTaskRemoveFromEventList+0x5e>
 800a8e6:	693b      	ldr	r3, [r7, #16]
 800a8e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8ea:	4a16      	ldr	r2, [pc, #88]	@ (800a944 <xTaskRemoveFromEventList+0xb4>)
 800a8ec:	6013      	str	r3, [r2, #0]
 800a8ee:	693b      	ldr	r3, [r7, #16]
 800a8f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8f2:	4613      	mov	r3, r2
 800a8f4:	009b      	lsls	r3, r3, #2
 800a8f6:	4413      	add	r3, r2
 800a8f8:	009b      	lsls	r3, r3, #2
 800a8fa:	4a13      	ldr	r2, [pc, #76]	@ (800a948 <xTaskRemoveFromEventList+0xb8>)
 800a8fc:	441a      	add	r2, r3
 800a8fe:	693b      	ldr	r3, [r7, #16]
 800a900:	3304      	adds	r3, #4
 800a902:	4619      	mov	r1, r3
 800a904:	4610      	mov	r0, r2
 800a906:	f7fe f9b4 	bl	8008c72 <vListInsertEnd>
 800a90a:	e005      	b.n	800a918 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a90c:	693b      	ldr	r3, [r7, #16]
 800a90e:	3318      	adds	r3, #24
 800a910:	4619      	mov	r1, r3
 800a912:	480e      	ldr	r0, [pc, #56]	@ (800a94c <xTaskRemoveFromEventList+0xbc>)
 800a914:	f7fe f9ad 	bl	8008c72 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a918:	693b      	ldr	r3, [r7, #16]
 800a91a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a91c:	4b0c      	ldr	r3, [pc, #48]	@ (800a950 <xTaskRemoveFromEventList+0xc0>)
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a922:	429a      	cmp	r2, r3
 800a924:	d905      	bls.n	800a932 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a926:	2301      	movs	r3, #1
 800a928:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a92a:	4b0a      	ldr	r3, [pc, #40]	@ (800a954 <xTaskRemoveFromEventList+0xc4>)
 800a92c:	2201      	movs	r2, #1
 800a92e:	601a      	str	r2, [r3, #0]
 800a930:	e001      	b.n	800a936 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a932:	2300      	movs	r3, #0
 800a934:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a936:	697b      	ldr	r3, [r7, #20]
}
 800a938:	4618      	mov	r0, r3
 800a93a:	3718      	adds	r7, #24
 800a93c:	46bd      	mov	sp, r7
 800a93e:	bd80      	pop	{r7, pc}
 800a940:	200016f4 	.word	0x200016f4
 800a944:	200016d4 	.word	0x200016d4
 800a948:	200011fc 	.word	0x200011fc
 800a94c:	2000168c 	.word	0x2000168c
 800a950:	200011f8 	.word	0x200011f8
 800a954:	200016e0 	.word	0x200016e0

0800a958 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a958:	b480      	push	{r7}
 800a95a:	b083      	sub	sp, #12
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a960:	4b06      	ldr	r3, [pc, #24]	@ (800a97c <vTaskInternalSetTimeOutState+0x24>)
 800a962:	681a      	ldr	r2, [r3, #0]
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a968:	4b05      	ldr	r3, [pc, #20]	@ (800a980 <vTaskInternalSetTimeOutState+0x28>)
 800a96a:	681a      	ldr	r2, [r3, #0]
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	605a      	str	r2, [r3, #4]
}
 800a970:	bf00      	nop
 800a972:	370c      	adds	r7, #12
 800a974:	46bd      	mov	sp, r7
 800a976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97a:	4770      	bx	lr
 800a97c:	200016e4 	.word	0x200016e4
 800a980:	200016d0 	.word	0x200016d0

0800a984 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a984:	b580      	push	{r7, lr}
 800a986:	b088      	sub	sp, #32
 800a988:	af00      	add	r7, sp, #0
 800a98a:	6078      	str	r0, [r7, #4]
 800a98c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	2b00      	cmp	r3, #0
 800a992:	d10b      	bne.n	800a9ac <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a998:	f383 8811 	msr	BASEPRI, r3
 800a99c:	f3bf 8f6f 	isb	sy
 800a9a0:	f3bf 8f4f 	dsb	sy
 800a9a4:	613b      	str	r3, [r7, #16]
}
 800a9a6:	bf00      	nop
 800a9a8:	bf00      	nop
 800a9aa:	e7fd      	b.n	800a9a8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d10b      	bne.n	800a9ca <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a9b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9b6:	f383 8811 	msr	BASEPRI, r3
 800a9ba:	f3bf 8f6f 	isb	sy
 800a9be:	f3bf 8f4f 	dsb	sy
 800a9c2:	60fb      	str	r3, [r7, #12]
}
 800a9c4:	bf00      	nop
 800a9c6:	bf00      	nop
 800a9c8:	e7fd      	b.n	800a9c6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a9ca:	f001 f865 	bl	800ba98 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a9ce:	4b1d      	ldr	r3, [pc, #116]	@ (800aa44 <xTaskCheckForTimeOut+0xc0>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	685b      	ldr	r3, [r3, #4]
 800a9d8:	69ba      	ldr	r2, [r7, #24]
 800a9da:	1ad3      	subs	r3, r2, r3
 800a9dc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a9de:	683b      	ldr	r3, [r7, #0]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9e6:	d102      	bne.n	800a9ee <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	61fb      	str	r3, [r7, #28]
 800a9ec:	e023      	b.n	800aa36 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681a      	ldr	r2, [r3, #0]
 800a9f2:	4b15      	ldr	r3, [pc, #84]	@ (800aa48 <xTaskCheckForTimeOut+0xc4>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	429a      	cmp	r2, r3
 800a9f8:	d007      	beq.n	800aa0a <xTaskCheckForTimeOut+0x86>
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	685b      	ldr	r3, [r3, #4]
 800a9fe:	69ba      	ldr	r2, [r7, #24]
 800aa00:	429a      	cmp	r2, r3
 800aa02:	d302      	bcc.n	800aa0a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800aa04:	2301      	movs	r3, #1
 800aa06:	61fb      	str	r3, [r7, #28]
 800aa08:	e015      	b.n	800aa36 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	697a      	ldr	r2, [r7, #20]
 800aa10:	429a      	cmp	r2, r3
 800aa12:	d20b      	bcs.n	800aa2c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	681a      	ldr	r2, [r3, #0]
 800aa18:	697b      	ldr	r3, [r7, #20]
 800aa1a:	1ad2      	subs	r2, r2, r3
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800aa20:	6878      	ldr	r0, [r7, #4]
 800aa22:	f7ff ff99 	bl	800a958 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800aa26:	2300      	movs	r3, #0
 800aa28:	61fb      	str	r3, [r7, #28]
 800aa2a:	e004      	b.n	800aa36 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800aa2c:	683b      	ldr	r3, [r7, #0]
 800aa2e:	2200      	movs	r2, #0
 800aa30:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800aa32:	2301      	movs	r3, #1
 800aa34:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800aa36:	f001 f861 	bl	800bafc <vPortExitCritical>

	return xReturn;
 800aa3a:	69fb      	ldr	r3, [r7, #28]
}
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	3720      	adds	r7, #32
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}
 800aa44:	200016d0 	.word	0x200016d0
 800aa48:	200016e4 	.word	0x200016e4

0800aa4c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800aa4c:	b480      	push	{r7}
 800aa4e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800aa50:	4b03      	ldr	r3, [pc, #12]	@ (800aa60 <vTaskMissedYield+0x14>)
 800aa52:	2201      	movs	r2, #1
 800aa54:	601a      	str	r2, [r3, #0]
}
 800aa56:	bf00      	nop
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5e:	4770      	bx	lr
 800aa60:	200016e0 	.word	0x200016e0

0800aa64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b082      	sub	sp, #8
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800aa6c:	f000 f852 	bl	800ab14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800aa70:	4b06      	ldr	r3, [pc, #24]	@ (800aa8c <prvIdleTask+0x28>)
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	2b01      	cmp	r3, #1
 800aa76:	d9f9      	bls.n	800aa6c <prvIdleTask+0x8>
			{
				taskYIELD();
 800aa78:	4b05      	ldr	r3, [pc, #20]	@ (800aa90 <prvIdleTask+0x2c>)
 800aa7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa7e:	601a      	str	r2, [r3, #0]
 800aa80:	f3bf 8f4f 	dsb	sy
 800aa84:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800aa88:	e7f0      	b.n	800aa6c <prvIdleTask+0x8>
 800aa8a:	bf00      	nop
 800aa8c:	200011fc 	.word	0x200011fc
 800aa90:	e000ed04 	.word	0xe000ed04

0800aa94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b082      	sub	sp, #8
 800aa98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	607b      	str	r3, [r7, #4]
 800aa9e:	e00c      	b.n	800aaba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800aaa0:	687a      	ldr	r2, [r7, #4]
 800aaa2:	4613      	mov	r3, r2
 800aaa4:	009b      	lsls	r3, r3, #2
 800aaa6:	4413      	add	r3, r2
 800aaa8:	009b      	lsls	r3, r3, #2
 800aaaa:	4a12      	ldr	r2, [pc, #72]	@ (800aaf4 <prvInitialiseTaskLists+0x60>)
 800aaac:	4413      	add	r3, r2
 800aaae:	4618      	mov	r0, r3
 800aab0:	f7fe f8b2 	bl	8008c18 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	3301      	adds	r3, #1
 800aab8:	607b      	str	r3, [r7, #4]
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	2b37      	cmp	r3, #55	@ 0x37
 800aabe:	d9ef      	bls.n	800aaa0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800aac0:	480d      	ldr	r0, [pc, #52]	@ (800aaf8 <prvInitialiseTaskLists+0x64>)
 800aac2:	f7fe f8a9 	bl	8008c18 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800aac6:	480d      	ldr	r0, [pc, #52]	@ (800aafc <prvInitialiseTaskLists+0x68>)
 800aac8:	f7fe f8a6 	bl	8008c18 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800aacc:	480c      	ldr	r0, [pc, #48]	@ (800ab00 <prvInitialiseTaskLists+0x6c>)
 800aace:	f7fe f8a3 	bl	8008c18 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800aad2:	480c      	ldr	r0, [pc, #48]	@ (800ab04 <prvInitialiseTaskLists+0x70>)
 800aad4:	f7fe f8a0 	bl	8008c18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800aad8:	480b      	ldr	r0, [pc, #44]	@ (800ab08 <prvInitialiseTaskLists+0x74>)
 800aada:	f7fe f89d 	bl	8008c18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800aade:	4b0b      	ldr	r3, [pc, #44]	@ (800ab0c <prvInitialiseTaskLists+0x78>)
 800aae0:	4a05      	ldr	r2, [pc, #20]	@ (800aaf8 <prvInitialiseTaskLists+0x64>)
 800aae2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800aae4:	4b0a      	ldr	r3, [pc, #40]	@ (800ab10 <prvInitialiseTaskLists+0x7c>)
 800aae6:	4a05      	ldr	r2, [pc, #20]	@ (800aafc <prvInitialiseTaskLists+0x68>)
 800aae8:	601a      	str	r2, [r3, #0]
}
 800aaea:	bf00      	nop
 800aaec:	3708      	adds	r7, #8
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}
 800aaf2:	bf00      	nop
 800aaf4:	200011fc 	.word	0x200011fc
 800aaf8:	2000165c 	.word	0x2000165c
 800aafc:	20001670 	.word	0x20001670
 800ab00:	2000168c 	.word	0x2000168c
 800ab04:	200016a0 	.word	0x200016a0
 800ab08:	200016b8 	.word	0x200016b8
 800ab0c:	20001684 	.word	0x20001684
 800ab10:	20001688 	.word	0x20001688

0800ab14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b082      	sub	sp, #8
 800ab18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ab1a:	e019      	b.n	800ab50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ab1c:	f000 ffbc 	bl	800ba98 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab20:	4b10      	ldr	r3, [pc, #64]	@ (800ab64 <prvCheckTasksWaitingTermination+0x50>)
 800ab22:	68db      	ldr	r3, [r3, #12]
 800ab24:	68db      	ldr	r3, [r3, #12]
 800ab26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	3304      	adds	r3, #4
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	f7fe f8fd 	bl	8008d2c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ab32:	4b0d      	ldr	r3, [pc, #52]	@ (800ab68 <prvCheckTasksWaitingTermination+0x54>)
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	3b01      	subs	r3, #1
 800ab38:	4a0b      	ldr	r2, [pc, #44]	@ (800ab68 <prvCheckTasksWaitingTermination+0x54>)
 800ab3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ab3c:	4b0b      	ldr	r3, [pc, #44]	@ (800ab6c <prvCheckTasksWaitingTermination+0x58>)
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	3b01      	subs	r3, #1
 800ab42:	4a0a      	ldr	r2, [pc, #40]	@ (800ab6c <prvCheckTasksWaitingTermination+0x58>)
 800ab44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ab46:	f000 ffd9 	bl	800bafc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ab4a:	6878      	ldr	r0, [r7, #4]
 800ab4c:	f000 f810 	bl	800ab70 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ab50:	4b06      	ldr	r3, [pc, #24]	@ (800ab6c <prvCheckTasksWaitingTermination+0x58>)
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d1e1      	bne.n	800ab1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ab58:	bf00      	nop
 800ab5a:	bf00      	nop
 800ab5c:	3708      	adds	r7, #8
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	bd80      	pop	{r7, pc}
 800ab62:	bf00      	nop
 800ab64:	200016a0 	.word	0x200016a0
 800ab68:	200016cc 	.word	0x200016cc
 800ab6c:	200016b4 	.word	0x200016b4

0800ab70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b084      	sub	sp, #16
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	3354      	adds	r3, #84	@ 0x54
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	f002 f847 	bl	800cc10 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d108      	bne.n	800ab9e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab90:	4618      	mov	r0, r3
 800ab92:	f001 f971 	bl	800be78 <vPortFree>
				vPortFree( pxTCB );
 800ab96:	6878      	ldr	r0, [r7, #4]
 800ab98:	f001 f96e 	bl	800be78 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ab9c:	e019      	b.n	800abd2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800aba4:	2b01      	cmp	r3, #1
 800aba6:	d103      	bne.n	800abb0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f001 f965 	bl	800be78 <vPortFree>
	}
 800abae:	e010      	b.n	800abd2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800abb6:	2b02      	cmp	r3, #2
 800abb8:	d00b      	beq.n	800abd2 <prvDeleteTCB+0x62>
	__asm volatile
 800abba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abbe:	f383 8811 	msr	BASEPRI, r3
 800abc2:	f3bf 8f6f 	isb	sy
 800abc6:	f3bf 8f4f 	dsb	sy
 800abca:	60fb      	str	r3, [r7, #12]
}
 800abcc:	bf00      	nop
 800abce:	bf00      	nop
 800abd0:	e7fd      	b.n	800abce <prvDeleteTCB+0x5e>
	}
 800abd2:	bf00      	nop
 800abd4:	3710      	adds	r7, #16
 800abd6:	46bd      	mov	sp, r7
 800abd8:	bd80      	pop	{r7, pc}
	...

0800abdc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800abdc:	b480      	push	{r7}
 800abde:	b083      	sub	sp, #12
 800abe0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800abe2:	4b0c      	ldr	r3, [pc, #48]	@ (800ac14 <prvResetNextTaskUnblockTime+0x38>)
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d104      	bne.n	800abf6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800abec:	4b0a      	ldr	r3, [pc, #40]	@ (800ac18 <prvResetNextTaskUnblockTime+0x3c>)
 800abee:	f04f 32ff 	mov.w	r2, #4294967295
 800abf2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800abf4:	e008      	b.n	800ac08 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800abf6:	4b07      	ldr	r3, [pc, #28]	@ (800ac14 <prvResetNextTaskUnblockTime+0x38>)
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	68db      	ldr	r3, [r3, #12]
 800abfc:	68db      	ldr	r3, [r3, #12]
 800abfe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	685b      	ldr	r3, [r3, #4]
 800ac04:	4a04      	ldr	r2, [pc, #16]	@ (800ac18 <prvResetNextTaskUnblockTime+0x3c>)
 800ac06:	6013      	str	r3, [r2, #0]
}
 800ac08:	bf00      	nop
 800ac0a:	370c      	adds	r7, #12
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac12:	4770      	bx	lr
 800ac14:	20001684 	.word	0x20001684
 800ac18:	200016ec 	.word	0x200016ec

0800ac1c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800ac1c:	b480      	push	{r7}
 800ac1e:	b083      	sub	sp, #12
 800ac20:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800ac22:	4b05      	ldr	r3, [pc, #20]	@ (800ac38 <xTaskGetCurrentTaskHandle+0x1c>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	607b      	str	r3, [r7, #4]

		return xReturn;
 800ac28:	687b      	ldr	r3, [r7, #4]
	}
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	370c      	adds	r7, #12
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac34:	4770      	bx	lr
 800ac36:	bf00      	nop
 800ac38:	200011f8 	.word	0x200011f8

0800ac3c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ac3c:	b480      	push	{r7}
 800ac3e:	b083      	sub	sp, #12
 800ac40:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ac42:	4b0b      	ldr	r3, [pc, #44]	@ (800ac70 <xTaskGetSchedulerState+0x34>)
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d102      	bne.n	800ac50 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ac4a:	2301      	movs	r3, #1
 800ac4c:	607b      	str	r3, [r7, #4]
 800ac4e:	e008      	b.n	800ac62 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac50:	4b08      	ldr	r3, [pc, #32]	@ (800ac74 <xTaskGetSchedulerState+0x38>)
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d102      	bne.n	800ac5e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ac58:	2302      	movs	r3, #2
 800ac5a:	607b      	str	r3, [r7, #4]
 800ac5c:	e001      	b.n	800ac62 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ac5e:	2300      	movs	r3, #0
 800ac60:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ac62:	687b      	ldr	r3, [r7, #4]
	}
 800ac64:	4618      	mov	r0, r3
 800ac66:	370c      	adds	r7, #12
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6e:	4770      	bx	lr
 800ac70:	200016d8 	.word	0x200016d8
 800ac74:	200016f4 	.word	0x200016f4

0800ac78 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ac78:	b580      	push	{r7, lr}
 800ac7a:	b084      	sub	sp, #16
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ac84:	2300      	movs	r3, #0
 800ac86:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d051      	beq.n	800ad32 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ac8e:	68bb      	ldr	r3, [r7, #8]
 800ac90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac92:	4b2a      	ldr	r3, [pc, #168]	@ (800ad3c <xTaskPriorityInherit+0xc4>)
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac98:	429a      	cmp	r2, r3
 800ac9a:	d241      	bcs.n	800ad20 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ac9c:	68bb      	ldr	r3, [r7, #8]
 800ac9e:	699b      	ldr	r3, [r3, #24]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	db06      	blt.n	800acb2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aca4:	4b25      	ldr	r3, [pc, #148]	@ (800ad3c <xTaskPriorityInherit+0xc4>)
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acaa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800acae:	68bb      	ldr	r3, [r7, #8]
 800acb0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800acb2:	68bb      	ldr	r3, [r7, #8]
 800acb4:	6959      	ldr	r1, [r3, #20]
 800acb6:	68bb      	ldr	r3, [r7, #8]
 800acb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acba:	4613      	mov	r3, r2
 800acbc:	009b      	lsls	r3, r3, #2
 800acbe:	4413      	add	r3, r2
 800acc0:	009b      	lsls	r3, r3, #2
 800acc2:	4a1f      	ldr	r2, [pc, #124]	@ (800ad40 <xTaskPriorityInherit+0xc8>)
 800acc4:	4413      	add	r3, r2
 800acc6:	4299      	cmp	r1, r3
 800acc8:	d122      	bne.n	800ad10 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800acca:	68bb      	ldr	r3, [r7, #8]
 800accc:	3304      	adds	r3, #4
 800acce:	4618      	mov	r0, r3
 800acd0:	f7fe f82c 	bl	8008d2c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800acd4:	4b19      	ldr	r3, [pc, #100]	@ (800ad3c <xTaskPriorityInherit+0xc4>)
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acda:	68bb      	ldr	r3, [r7, #8]
 800acdc:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800acde:	68bb      	ldr	r3, [r7, #8]
 800ace0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ace2:	4b18      	ldr	r3, [pc, #96]	@ (800ad44 <xTaskPriorityInherit+0xcc>)
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	429a      	cmp	r2, r3
 800ace8:	d903      	bls.n	800acf2 <xTaskPriorityInherit+0x7a>
 800acea:	68bb      	ldr	r3, [r7, #8]
 800acec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acee:	4a15      	ldr	r2, [pc, #84]	@ (800ad44 <xTaskPriorityInherit+0xcc>)
 800acf0:	6013      	str	r3, [r2, #0]
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acf6:	4613      	mov	r3, r2
 800acf8:	009b      	lsls	r3, r3, #2
 800acfa:	4413      	add	r3, r2
 800acfc:	009b      	lsls	r3, r3, #2
 800acfe:	4a10      	ldr	r2, [pc, #64]	@ (800ad40 <xTaskPriorityInherit+0xc8>)
 800ad00:	441a      	add	r2, r3
 800ad02:	68bb      	ldr	r3, [r7, #8]
 800ad04:	3304      	adds	r3, #4
 800ad06:	4619      	mov	r1, r3
 800ad08:	4610      	mov	r0, r2
 800ad0a:	f7fd ffb2 	bl	8008c72 <vListInsertEnd>
 800ad0e:	e004      	b.n	800ad1a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ad10:	4b0a      	ldr	r3, [pc, #40]	@ (800ad3c <xTaskPriorityInherit+0xc4>)
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad16:	68bb      	ldr	r3, [r7, #8]
 800ad18:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800ad1a:	2301      	movs	r3, #1
 800ad1c:	60fb      	str	r3, [r7, #12]
 800ad1e:	e008      	b.n	800ad32 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ad20:	68bb      	ldr	r3, [r7, #8]
 800ad22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ad24:	4b05      	ldr	r3, [pc, #20]	@ (800ad3c <xTaskPriorityInherit+0xc4>)
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad2a:	429a      	cmp	r2, r3
 800ad2c:	d201      	bcs.n	800ad32 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800ad2e:	2301      	movs	r3, #1
 800ad30:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ad32:	68fb      	ldr	r3, [r7, #12]
	}
 800ad34:	4618      	mov	r0, r3
 800ad36:	3710      	adds	r7, #16
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	bd80      	pop	{r7, pc}
 800ad3c:	200011f8 	.word	0x200011f8
 800ad40:	200011fc 	.word	0x200011fc
 800ad44:	200016d4 	.word	0x200016d4

0800ad48 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b086      	sub	sp, #24
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ad54:	2300      	movs	r3, #0
 800ad56:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d058      	beq.n	800ae10 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ad5e:	4b2f      	ldr	r3, [pc, #188]	@ (800ae1c <xTaskPriorityDisinherit+0xd4>)
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	693a      	ldr	r2, [r7, #16]
 800ad64:	429a      	cmp	r2, r3
 800ad66:	d00b      	beq.n	800ad80 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800ad68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad6c:	f383 8811 	msr	BASEPRI, r3
 800ad70:	f3bf 8f6f 	isb	sy
 800ad74:	f3bf 8f4f 	dsb	sy
 800ad78:	60fb      	str	r3, [r7, #12]
}
 800ad7a:	bf00      	nop
 800ad7c:	bf00      	nop
 800ad7e:	e7fd      	b.n	800ad7c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ad80:	693b      	ldr	r3, [r7, #16]
 800ad82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d10b      	bne.n	800ada0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800ad88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad8c:	f383 8811 	msr	BASEPRI, r3
 800ad90:	f3bf 8f6f 	isb	sy
 800ad94:	f3bf 8f4f 	dsb	sy
 800ad98:	60bb      	str	r3, [r7, #8]
}
 800ad9a:	bf00      	nop
 800ad9c:	bf00      	nop
 800ad9e:	e7fd      	b.n	800ad9c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800ada0:	693b      	ldr	r3, [r7, #16]
 800ada2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ada4:	1e5a      	subs	r2, r3, #1
 800ada6:	693b      	ldr	r3, [r7, #16]
 800ada8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800adaa:	693b      	ldr	r3, [r7, #16]
 800adac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adae:	693b      	ldr	r3, [r7, #16]
 800adb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800adb2:	429a      	cmp	r2, r3
 800adb4:	d02c      	beq.n	800ae10 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800adb6:	693b      	ldr	r3, [r7, #16]
 800adb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d128      	bne.n	800ae10 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800adbe:	693b      	ldr	r3, [r7, #16]
 800adc0:	3304      	adds	r3, #4
 800adc2:	4618      	mov	r0, r3
 800adc4:	f7fd ffb2 	bl	8008d2c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800adcc:	693b      	ldr	r3, [r7, #16]
 800adce:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800add0:	693b      	ldr	r3, [r7, #16]
 800add2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800add4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800add8:	693b      	ldr	r3, [r7, #16]
 800adda:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800addc:	693b      	ldr	r3, [r7, #16]
 800adde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ade0:	4b0f      	ldr	r3, [pc, #60]	@ (800ae20 <xTaskPriorityDisinherit+0xd8>)
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	429a      	cmp	r2, r3
 800ade6:	d903      	bls.n	800adf0 <xTaskPriorityDisinherit+0xa8>
 800ade8:	693b      	ldr	r3, [r7, #16]
 800adea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adec:	4a0c      	ldr	r2, [pc, #48]	@ (800ae20 <xTaskPriorityDisinherit+0xd8>)
 800adee:	6013      	str	r3, [r2, #0]
 800adf0:	693b      	ldr	r3, [r7, #16]
 800adf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adf4:	4613      	mov	r3, r2
 800adf6:	009b      	lsls	r3, r3, #2
 800adf8:	4413      	add	r3, r2
 800adfa:	009b      	lsls	r3, r3, #2
 800adfc:	4a09      	ldr	r2, [pc, #36]	@ (800ae24 <xTaskPriorityDisinherit+0xdc>)
 800adfe:	441a      	add	r2, r3
 800ae00:	693b      	ldr	r3, [r7, #16]
 800ae02:	3304      	adds	r3, #4
 800ae04:	4619      	mov	r1, r3
 800ae06:	4610      	mov	r0, r2
 800ae08:	f7fd ff33 	bl	8008c72 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ae0c:	2301      	movs	r3, #1
 800ae0e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ae10:	697b      	ldr	r3, [r7, #20]
	}
 800ae12:	4618      	mov	r0, r3
 800ae14:	3718      	adds	r7, #24
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bd80      	pop	{r7, pc}
 800ae1a:	bf00      	nop
 800ae1c:	200011f8 	.word	0x200011f8
 800ae20:	200016d4 	.word	0x200016d4
 800ae24:	200011fc 	.word	0x200011fc

0800ae28 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b088      	sub	sp, #32
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
 800ae30:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800ae36:	2301      	movs	r3, #1
 800ae38:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d06c      	beq.n	800af1a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800ae40:	69bb      	ldr	r3, [r7, #24]
 800ae42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d10b      	bne.n	800ae60 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800ae48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae4c:	f383 8811 	msr	BASEPRI, r3
 800ae50:	f3bf 8f6f 	isb	sy
 800ae54:	f3bf 8f4f 	dsb	sy
 800ae58:	60fb      	str	r3, [r7, #12]
}
 800ae5a:	bf00      	nop
 800ae5c:	bf00      	nop
 800ae5e:	e7fd      	b.n	800ae5c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800ae60:	69bb      	ldr	r3, [r7, #24]
 800ae62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae64:	683a      	ldr	r2, [r7, #0]
 800ae66:	429a      	cmp	r2, r3
 800ae68:	d902      	bls.n	800ae70 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800ae6a:	683b      	ldr	r3, [r7, #0]
 800ae6c:	61fb      	str	r3, [r7, #28]
 800ae6e:	e002      	b.n	800ae76 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800ae70:	69bb      	ldr	r3, [r7, #24]
 800ae72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae74:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800ae76:	69bb      	ldr	r3, [r7, #24]
 800ae78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae7a:	69fa      	ldr	r2, [r7, #28]
 800ae7c:	429a      	cmp	r2, r3
 800ae7e:	d04c      	beq.n	800af1a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800ae80:	69bb      	ldr	r3, [r7, #24]
 800ae82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae84:	697a      	ldr	r2, [r7, #20]
 800ae86:	429a      	cmp	r2, r3
 800ae88:	d147      	bne.n	800af1a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800ae8a:	4b26      	ldr	r3, [pc, #152]	@ (800af24 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	69ba      	ldr	r2, [r7, #24]
 800ae90:	429a      	cmp	r2, r3
 800ae92:	d10b      	bne.n	800aeac <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800ae94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae98:	f383 8811 	msr	BASEPRI, r3
 800ae9c:	f3bf 8f6f 	isb	sy
 800aea0:	f3bf 8f4f 	dsb	sy
 800aea4:	60bb      	str	r3, [r7, #8]
}
 800aea6:	bf00      	nop
 800aea8:	bf00      	nop
 800aeaa:	e7fd      	b.n	800aea8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800aeac:	69bb      	ldr	r3, [r7, #24]
 800aeae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aeb0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800aeb2:	69bb      	ldr	r3, [r7, #24]
 800aeb4:	69fa      	ldr	r2, [r7, #28]
 800aeb6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800aeb8:	69bb      	ldr	r3, [r7, #24]
 800aeba:	699b      	ldr	r3, [r3, #24]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	db04      	blt.n	800aeca <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aec0:	69fb      	ldr	r3, [r7, #28]
 800aec2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800aec6:	69bb      	ldr	r3, [r7, #24]
 800aec8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800aeca:	69bb      	ldr	r3, [r7, #24]
 800aecc:	6959      	ldr	r1, [r3, #20]
 800aece:	693a      	ldr	r2, [r7, #16]
 800aed0:	4613      	mov	r3, r2
 800aed2:	009b      	lsls	r3, r3, #2
 800aed4:	4413      	add	r3, r2
 800aed6:	009b      	lsls	r3, r3, #2
 800aed8:	4a13      	ldr	r2, [pc, #76]	@ (800af28 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800aeda:	4413      	add	r3, r2
 800aedc:	4299      	cmp	r1, r3
 800aede:	d11c      	bne.n	800af1a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aee0:	69bb      	ldr	r3, [r7, #24]
 800aee2:	3304      	adds	r3, #4
 800aee4:	4618      	mov	r0, r3
 800aee6:	f7fd ff21 	bl	8008d2c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800aeea:	69bb      	ldr	r3, [r7, #24]
 800aeec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aeee:	4b0f      	ldr	r3, [pc, #60]	@ (800af2c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	429a      	cmp	r2, r3
 800aef4:	d903      	bls.n	800aefe <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800aef6:	69bb      	ldr	r3, [r7, #24]
 800aef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aefa:	4a0c      	ldr	r2, [pc, #48]	@ (800af2c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800aefc:	6013      	str	r3, [r2, #0]
 800aefe:	69bb      	ldr	r3, [r7, #24]
 800af00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af02:	4613      	mov	r3, r2
 800af04:	009b      	lsls	r3, r3, #2
 800af06:	4413      	add	r3, r2
 800af08:	009b      	lsls	r3, r3, #2
 800af0a:	4a07      	ldr	r2, [pc, #28]	@ (800af28 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800af0c:	441a      	add	r2, r3
 800af0e:	69bb      	ldr	r3, [r7, #24]
 800af10:	3304      	adds	r3, #4
 800af12:	4619      	mov	r1, r3
 800af14:	4610      	mov	r0, r2
 800af16:	f7fd feac 	bl	8008c72 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800af1a:	bf00      	nop
 800af1c:	3720      	adds	r7, #32
 800af1e:	46bd      	mov	sp, r7
 800af20:	bd80      	pop	{r7, pc}
 800af22:	bf00      	nop
 800af24:	200011f8 	.word	0x200011f8
 800af28:	200011fc 	.word	0x200011fc
 800af2c:	200016d4 	.word	0x200016d4

0800af30 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800af30:	b480      	push	{r7}
 800af32:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800af34:	4b07      	ldr	r3, [pc, #28]	@ (800af54 <pvTaskIncrementMutexHeldCount+0x24>)
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d004      	beq.n	800af46 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800af3c:	4b05      	ldr	r3, [pc, #20]	@ (800af54 <pvTaskIncrementMutexHeldCount+0x24>)
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800af42:	3201      	adds	r2, #1
 800af44:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800af46:	4b03      	ldr	r3, [pc, #12]	@ (800af54 <pvTaskIncrementMutexHeldCount+0x24>)
 800af48:	681b      	ldr	r3, [r3, #0]
	}
 800af4a:	4618      	mov	r0, r3
 800af4c:	46bd      	mov	sp, r7
 800af4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af52:	4770      	bx	lr
 800af54:	200011f8 	.word	0x200011f8

0800af58 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800af58:	b580      	push	{r7, lr}
 800af5a:	b084      	sub	sp, #16
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	6078      	str	r0, [r7, #4]
 800af60:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800af62:	4b21      	ldr	r3, [pc, #132]	@ (800afe8 <prvAddCurrentTaskToDelayedList+0x90>)
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800af68:	4b20      	ldr	r3, [pc, #128]	@ (800afec <prvAddCurrentTaskToDelayedList+0x94>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	3304      	adds	r3, #4
 800af6e:	4618      	mov	r0, r3
 800af70:	f7fd fedc 	bl	8008d2c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af7a:	d10a      	bne.n	800af92 <prvAddCurrentTaskToDelayedList+0x3a>
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d007      	beq.n	800af92 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af82:	4b1a      	ldr	r3, [pc, #104]	@ (800afec <prvAddCurrentTaskToDelayedList+0x94>)
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	3304      	adds	r3, #4
 800af88:	4619      	mov	r1, r3
 800af8a:	4819      	ldr	r0, [pc, #100]	@ (800aff0 <prvAddCurrentTaskToDelayedList+0x98>)
 800af8c:	f7fd fe71 	bl	8008c72 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800af90:	e026      	b.n	800afe0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800af92:	68fa      	ldr	r2, [r7, #12]
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	4413      	add	r3, r2
 800af98:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800af9a:	4b14      	ldr	r3, [pc, #80]	@ (800afec <prvAddCurrentTaskToDelayedList+0x94>)
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	68ba      	ldr	r2, [r7, #8]
 800afa0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800afa2:	68ba      	ldr	r2, [r7, #8]
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	429a      	cmp	r2, r3
 800afa8:	d209      	bcs.n	800afbe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800afaa:	4b12      	ldr	r3, [pc, #72]	@ (800aff4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800afac:	681a      	ldr	r2, [r3, #0]
 800afae:	4b0f      	ldr	r3, [pc, #60]	@ (800afec <prvAddCurrentTaskToDelayedList+0x94>)
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	3304      	adds	r3, #4
 800afb4:	4619      	mov	r1, r3
 800afb6:	4610      	mov	r0, r2
 800afb8:	f7fd fe7f 	bl	8008cba <vListInsert>
}
 800afbc:	e010      	b.n	800afe0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800afbe:	4b0e      	ldr	r3, [pc, #56]	@ (800aff8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800afc0:	681a      	ldr	r2, [r3, #0]
 800afc2:	4b0a      	ldr	r3, [pc, #40]	@ (800afec <prvAddCurrentTaskToDelayedList+0x94>)
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	3304      	adds	r3, #4
 800afc8:	4619      	mov	r1, r3
 800afca:	4610      	mov	r0, r2
 800afcc:	f7fd fe75 	bl	8008cba <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800afd0:	4b0a      	ldr	r3, [pc, #40]	@ (800affc <prvAddCurrentTaskToDelayedList+0xa4>)
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	68ba      	ldr	r2, [r7, #8]
 800afd6:	429a      	cmp	r2, r3
 800afd8:	d202      	bcs.n	800afe0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800afda:	4a08      	ldr	r2, [pc, #32]	@ (800affc <prvAddCurrentTaskToDelayedList+0xa4>)
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	6013      	str	r3, [r2, #0]
}
 800afe0:	bf00      	nop
 800afe2:	3710      	adds	r7, #16
 800afe4:	46bd      	mov	sp, r7
 800afe6:	bd80      	pop	{r7, pc}
 800afe8:	200016d0 	.word	0x200016d0
 800afec:	200011f8 	.word	0x200011f8
 800aff0:	200016b8 	.word	0x200016b8
 800aff4:	20001688 	.word	0x20001688
 800aff8:	20001684 	.word	0x20001684
 800affc:	200016ec 	.word	0x200016ec

0800b000 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b000:	b580      	push	{r7, lr}
 800b002:	b08a      	sub	sp, #40	@ 0x28
 800b004:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b006:	2300      	movs	r3, #0
 800b008:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b00a:	f000 fbb1 	bl	800b770 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b00e:	4b1d      	ldr	r3, [pc, #116]	@ (800b084 <xTimerCreateTimerTask+0x84>)
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d021      	beq.n	800b05a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b016:	2300      	movs	r3, #0
 800b018:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b01a:	2300      	movs	r3, #0
 800b01c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b01e:	1d3a      	adds	r2, r7, #4
 800b020:	f107 0108 	add.w	r1, r7, #8
 800b024:	f107 030c 	add.w	r3, r7, #12
 800b028:	4618      	mov	r0, r3
 800b02a:	f7fd fddb 	bl	8008be4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b02e:	6879      	ldr	r1, [r7, #4]
 800b030:	68bb      	ldr	r3, [r7, #8]
 800b032:	68fa      	ldr	r2, [r7, #12]
 800b034:	9202      	str	r2, [sp, #8]
 800b036:	9301      	str	r3, [sp, #4]
 800b038:	2302      	movs	r3, #2
 800b03a:	9300      	str	r3, [sp, #0]
 800b03c:	2300      	movs	r3, #0
 800b03e:	460a      	mov	r2, r1
 800b040:	4911      	ldr	r1, [pc, #68]	@ (800b088 <xTimerCreateTimerTask+0x88>)
 800b042:	4812      	ldr	r0, [pc, #72]	@ (800b08c <xTimerCreateTimerTask+0x8c>)
 800b044:	f7fe ff80 	bl	8009f48 <xTaskCreateStatic>
 800b048:	4603      	mov	r3, r0
 800b04a:	4a11      	ldr	r2, [pc, #68]	@ (800b090 <xTimerCreateTimerTask+0x90>)
 800b04c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b04e:	4b10      	ldr	r3, [pc, #64]	@ (800b090 <xTimerCreateTimerTask+0x90>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	2b00      	cmp	r3, #0
 800b054:	d001      	beq.n	800b05a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b056:	2301      	movs	r3, #1
 800b058:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b05a:	697b      	ldr	r3, [r7, #20]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d10b      	bne.n	800b078 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b064:	f383 8811 	msr	BASEPRI, r3
 800b068:	f3bf 8f6f 	isb	sy
 800b06c:	f3bf 8f4f 	dsb	sy
 800b070:	613b      	str	r3, [r7, #16]
}
 800b072:	bf00      	nop
 800b074:	bf00      	nop
 800b076:	e7fd      	b.n	800b074 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b078:	697b      	ldr	r3, [r7, #20]
}
 800b07a:	4618      	mov	r0, r3
 800b07c:	3718      	adds	r7, #24
 800b07e:	46bd      	mov	sp, r7
 800b080:	bd80      	pop	{r7, pc}
 800b082:	bf00      	nop
 800b084:	20001728 	.word	0x20001728
 800b088:	0800f140 	.word	0x0800f140
 800b08c:	0800b309 	.word	0x0800b309
 800b090:	2000172c 	.word	0x2000172c

0800b094 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800b094:	b580      	push	{r7, lr}
 800b096:	b088      	sub	sp, #32
 800b098:	af02      	add	r7, sp, #8
 800b09a:	60f8      	str	r0, [r7, #12]
 800b09c:	60b9      	str	r1, [r7, #8]
 800b09e:	607a      	str	r2, [r7, #4]
 800b0a0:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800b0a2:	202c      	movs	r0, #44	@ 0x2c
 800b0a4:	f000 fe1a 	bl	800bcdc <pvPortMalloc>
 800b0a8:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800b0aa:	697b      	ldr	r3, [r7, #20]
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d00d      	beq.n	800b0cc <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800b0b0:	697b      	ldr	r3, [r7, #20]
 800b0b2:	2200      	movs	r2, #0
 800b0b4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800b0b8:	697b      	ldr	r3, [r7, #20]
 800b0ba:	9301      	str	r3, [sp, #4]
 800b0bc:	6a3b      	ldr	r3, [r7, #32]
 800b0be:	9300      	str	r3, [sp, #0]
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	687a      	ldr	r2, [r7, #4]
 800b0c4:	68b9      	ldr	r1, [r7, #8]
 800b0c6:	68f8      	ldr	r0, [r7, #12]
 800b0c8:	f000 f845 	bl	800b156 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800b0cc:	697b      	ldr	r3, [r7, #20]
	}
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	3718      	adds	r7, #24
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	bd80      	pop	{r7, pc}

0800b0d6 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800b0d6:	b580      	push	{r7, lr}
 800b0d8:	b08a      	sub	sp, #40	@ 0x28
 800b0da:	af02      	add	r7, sp, #8
 800b0dc:	60f8      	str	r0, [r7, #12]
 800b0de:	60b9      	str	r1, [r7, #8]
 800b0e0:	607a      	str	r2, [r7, #4]
 800b0e2:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800b0e4:	232c      	movs	r3, #44	@ 0x2c
 800b0e6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800b0e8:	693b      	ldr	r3, [r7, #16]
 800b0ea:	2b2c      	cmp	r3, #44	@ 0x2c
 800b0ec:	d00b      	beq.n	800b106 <xTimerCreateStatic+0x30>
	__asm volatile
 800b0ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0f2:	f383 8811 	msr	BASEPRI, r3
 800b0f6:	f3bf 8f6f 	isb	sy
 800b0fa:	f3bf 8f4f 	dsb	sy
 800b0fe:	61bb      	str	r3, [r7, #24]
}
 800b100:	bf00      	nop
 800b102:	bf00      	nop
 800b104:	e7fd      	b.n	800b102 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b106:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800b108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d10b      	bne.n	800b126 <xTimerCreateStatic+0x50>
	__asm volatile
 800b10e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b112:	f383 8811 	msr	BASEPRI, r3
 800b116:	f3bf 8f6f 	isb	sy
 800b11a:	f3bf 8f4f 	dsb	sy
 800b11e:	617b      	str	r3, [r7, #20]
}
 800b120:	bf00      	nop
 800b122:	bf00      	nop
 800b124:	e7fd      	b.n	800b122 <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800b126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b128:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800b12a:	69fb      	ldr	r3, [r7, #28]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d00d      	beq.n	800b14c <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800b130:	69fb      	ldr	r3, [r7, #28]
 800b132:	2202      	movs	r2, #2
 800b134:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800b138:	69fb      	ldr	r3, [r7, #28]
 800b13a:	9301      	str	r3, [sp, #4]
 800b13c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b13e:	9300      	str	r3, [sp, #0]
 800b140:	683b      	ldr	r3, [r7, #0]
 800b142:	687a      	ldr	r2, [r7, #4]
 800b144:	68b9      	ldr	r1, [r7, #8]
 800b146:	68f8      	ldr	r0, [r7, #12]
 800b148:	f000 f805 	bl	800b156 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800b14c:	69fb      	ldr	r3, [r7, #28]
	}
 800b14e:	4618      	mov	r0, r3
 800b150:	3720      	adds	r7, #32
 800b152:	46bd      	mov	sp, r7
 800b154:	bd80      	pop	{r7, pc}

0800b156 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800b156:	b580      	push	{r7, lr}
 800b158:	b086      	sub	sp, #24
 800b15a:	af00      	add	r7, sp, #0
 800b15c:	60f8      	str	r0, [r7, #12]
 800b15e:	60b9      	str	r1, [r7, #8]
 800b160:	607a      	str	r2, [r7, #4]
 800b162:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d10b      	bne.n	800b182 <prvInitialiseNewTimer+0x2c>
	__asm volatile
 800b16a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b16e:	f383 8811 	msr	BASEPRI, r3
 800b172:	f3bf 8f6f 	isb	sy
 800b176:	f3bf 8f4f 	dsb	sy
 800b17a:	617b      	str	r3, [r7, #20]
}
 800b17c:	bf00      	nop
 800b17e:	bf00      	nop
 800b180:	e7fd      	b.n	800b17e <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800b182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b184:	2b00      	cmp	r3, #0
 800b186:	d01e      	beq.n	800b1c6 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800b188:	f000 faf2 	bl	800b770 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800b18c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b18e:	68fa      	ldr	r2, [r7, #12]
 800b190:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800b192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b194:	68ba      	ldr	r2, [r7, #8]
 800b196:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800b198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b19a:	683a      	ldr	r2, [r7, #0]
 800b19c:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800b19e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1a0:	6a3a      	ldr	r2, [r7, #32]
 800b1a2:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800b1a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1a6:	3304      	adds	r3, #4
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	f7fd fd55 	bl	8008c58 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d008      	beq.n	800b1c6 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800b1b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b1ba:	f043 0304 	orr.w	r3, r3, #4
 800b1be:	b2da      	uxtb	r2, r3
 800b1c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800b1c6:	bf00      	nop
 800b1c8:	3718      	adds	r7, #24
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}
	...

0800b1d0 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b08a      	sub	sp, #40	@ 0x28
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	60f8      	str	r0, [r7, #12]
 800b1d8:	60b9      	str	r1, [r7, #8]
 800b1da:	607a      	str	r2, [r7, #4]
 800b1dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b1de:	2300      	movs	r3, #0
 800b1e0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d10b      	bne.n	800b200 <xTimerGenericCommand+0x30>
	__asm volatile
 800b1e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1ec:	f383 8811 	msr	BASEPRI, r3
 800b1f0:	f3bf 8f6f 	isb	sy
 800b1f4:	f3bf 8f4f 	dsb	sy
 800b1f8:	623b      	str	r3, [r7, #32]
}
 800b1fa:	bf00      	nop
 800b1fc:	bf00      	nop
 800b1fe:	e7fd      	b.n	800b1fc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b200:	4b19      	ldr	r3, [pc, #100]	@ (800b268 <xTimerGenericCommand+0x98>)
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d02a      	beq.n	800b25e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b208:	68bb      	ldr	r3, [r7, #8]
 800b20a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b214:	68bb      	ldr	r3, [r7, #8]
 800b216:	2b05      	cmp	r3, #5
 800b218:	dc18      	bgt.n	800b24c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b21a:	f7ff fd0f 	bl	800ac3c <xTaskGetSchedulerState>
 800b21e:	4603      	mov	r3, r0
 800b220:	2b02      	cmp	r3, #2
 800b222:	d109      	bne.n	800b238 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b224:	4b10      	ldr	r3, [pc, #64]	@ (800b268 <xTimerGenericCommand+0x98>)
 800b226:	6818      	ldr	r0, [r3, #0]
 800b228:	f107 0110 	add.w	r1, r7, #16
 800b22c:	2300      	movs	r3, #0
 800b22e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b230:	f7fe f812 	bl	8009258 <xQueueGenericSend>
 800b234:	6278      	str	r0, [r7, #36]	@ 0x24
 800b236:	e012      	b.n	800b25e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b238:	4b0b      	ldr	r3, [pc, #44]	@ (800b268 <xTimerGenericCommand+0x98>)
 800b23a:	6818      	ldr	r0, [r3, #0]
 800b23c:	f107 0110 	add.w	r1, r7, #16
 800b240:	2300      	movs	r3, #0
 800b242:	2200      	movs	r2, #0
 800b244:	f7fe f808 	bl	8009258 <xQueueGenericSend>
 800b248:	6278      	str	r0, [r7, #36]	@ 0x24
 800b24a:	e008      	b.n	800b25e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b24c:	4b06      	ldr	r3, [pc, #24]	@ (800b268 <xTimerGenericCommand+0x98>)
 800b24e:	6818      	ldr	r0, [r3, #0]
 800b250:	f107 0110 	add.w	r1, r7, #16
 800b254:	2300      	movs	r3, #0
 800b256:	683a      	ldr	r2, [r7, #0]
 800b258:	f7fe f900 	bl	800945c <xQueueGenericSendFromISR>
 800b25c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b25e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b260:	4618      	mov	r0, r3
 800b262:	3728      	adds	r7, #40	@ 0x28
 800b264:	46bd      	mov	sp, r7
 800b266:	bd80      	pop	{r7, pc}
 800b268:	20001728 	.word	0x20001728

0800b26c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b088      	sub	sp, #32
 800b270:	af02      	add	r7, sp, #8
 800b272:	6078      	str	r0, [r7, #4]
 800b274:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b276:	4b23      	ldr	r3, [pc, #140]	@ (800b304 <prvProcessExpiredTimer+0x98>)
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	68db      	ldr	r3, [r3, #12]
 800b27c:	68db      	ldr	r3, [r3, #12]
 800b27e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b280:	697b      	ldr	r3, [r7, #20]
 800b282:	3304      	adds	r3, #4
 800b284:	4618      	mov	r0, r3
 800b286:	f7fd fd51 	bl	8008d2c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b28a:	697b      	ldr	r3, [r7, #20]
 800b28c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b290:	f003 0304 	and.w	r3, r3, #4
 800b294:	2b00      	cmp	r3, #0
 800b296:	d023      	beq.n	800b2e0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b298:	697b      	ldr	r3, [r7, #20]
 800b29a:	699a      	ldr	r2, [r3, #24]
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	18d1      	adds	r1, r2, r3
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	683a      	ldr	r2, [r7, #0]
 800b2a4:	6978      	ldr	r0, [r7, #20]
 800b2a6:	f000 f8d5 	bl	800b454 <prvInsertTimerInActiveList>
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d020      	beq.n	800b2f2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	9300      	str	r3, [sp, #0]
 800b2b4:	2300      	movs	r3, #0
 800b2b6:	687a      	ldr	r2, [r7, #4]
 800b2b8:	2100      	movs	r1, #0
 800b2ba:	6978      	ldr	r0, [r7, #20]
 800b2bc:	f7ff ff88 	bl	800b1d0 <xTimerGenericCommand>
 800b2c0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b2c2:	693b      	ldr	r3, [r7, #16]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d114      	bne.n	800b2f2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b2c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2cc:	f383 8811 	msr	BASEPRI, r3
 800b2d0:	f3bf 8f6f 	isb	sy
 800b2d4:	f3bf 8f4f 	dsb	sy
 800b2d8:	60fb      	str	r3, [r7, #12]
}
 800b2da:	bf00      	nop
 800b2dc:	bf00      	nop
 800b2de:	e7fd      	b.n	800b2dc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b2e0:	697b      	ldr	r3, [r7, #20]
 800b2e2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b2e6:	f023 0301 	bic.w	r3, r3, #1
 800b2ea:	b2da      	uxtb	r2, r3
 800b2ec:	697b      	ldr	r3, [r7, #20]
 800b2ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b2f2:	697b      	ldr	r3, [r7, #20]
 800b2f4:	6a1b      	ldr	r3, [r3, #32]
 800b2f6:	6978      	ldr	r0, [r7, #20]
 800b2f8:	4798      	blx	r3
}
 800b2fa:	bf00      	nop
 800b2fc:	3718      	adds	r7, #24
 800b2fe:	46bd      	mov	sp, r7
 800b300:	bd80      	pop	{r7, pc}
 800b302:	bf00      	nop
 800b304:	20001720 	.word	0x20001720

0800b308 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b084      	sub	sp, #16
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b310:	f107 0308 	add.w	r3, r7, #8
 800b314:	4618      	mov	r0, r3
 800b316:	f000 f859 	bl	800b3cc <prvGetNextExpireTime>
 800b31a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b31c:	68bb      	ldr	r3, [r7, #8]
 800b31e:	4619      	mov	r1, r3
 800b320:	68f8      	ldr	r0, [r7, #12]
 800b322:	f000 f805 	bl	800b330 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b326:	f000 f8d7 	bl	800b4d8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b32a:	bf00      	nop
 800b32c:	e7f0      	b.n	800b310 <prvTimerTask+0x8>
	...

0800b330 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b330:	b580      	push	{r7, lr}
 800b332:	b084      	sub	sp, #16
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
 800b338:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b33a:	f7ff f869 	bl	800a410 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b33e:	f107 0308 	add.w	r3, r7, #8
 800b342:	4618      	mov	r0, r3
 800b344:	f000 f866 	bl	800b414 <prvSampleTimeNow>
 800b348:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b34a:	68bb      	ldr	r3, [r7, #8]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d130      	bne.n	800b3b2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d10a      	bne.n	800b36c <prvProcessTimerOrBlockTask+0x3c>
 800b356:	687a      	ldr	r2, [r7, #4]
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	429a      	cmp	r2, r3
 800b35c:	d806      	bhi.n	800b36c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b35e:	f7ff f865 	bl	800a42c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b362:	68f9      	ldr	r1, [r7, #12]
 800b364:	6878      	ldr	r0, [r7, #4]
 800b366:	f7ff ff81 	bl	800b26c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b36a:	e024      	b.n	800b3b6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b36c:	683b      	ldr	r3, [r7, #0]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d008      	beq.n	800b384 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b372:	4b13      	ldr	r3, [pc, #76]	@ (800b3c0 <prvProcessTimerOrBlockTask+0x90>)
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d101      	bne.n	800b380 <prvProcessTimerOrBlockTask+0x50>
 800b37c:	2301      	movs	r3, #1
 800b37e:	e000      	b.n	800b382 <prvProcessTimerOrBlockTask+0x52>
 800b380:	2300      	movs	r3, #0
 800b382:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b384:	4b0f      	ldr	r3, [pc, #60]	@ (800b3c4 <prvProcessTimerOrBlockTask+0x94>)
 800b386:	6818      	ldr	r0, [r3, #0]
 800b388:	687a      	ldr	r2, [r7, #4]
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	1ad3      	subs	r3, r2, r3
 800b38e:	683a      	ldr	r2, [r7, #0]
 800b390:	4619      	mov	r1, r3
 800b392:	f7fe fda5 	bl	8009ee0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b396:	f7ff f849 	bl	800a42c <xTaskResumeAll>
 800b39a:	4603      	mov	r3, r0
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d10a      	bne.n	800b3b6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b3a0:	4b09      	ldr	r3, [pc, #36]	@ (800b3c8 <prvProcessTimerOrBlockTask+0x98>)
 800b3a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b3a6:	601a      	str	r2, [r3, #0]
 800b3a8:	f3bf 8f4f 	dsb	sy
 800b3ac:	f3bf 8f6f 	isb	sy
}
 800b3b0:	e001      	b.n	800b3b6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b3b2:	f7ff f83b 	bl	800a42c <xTaskResumeAll>
}
 800b3b6:	bf00      	nop
 800b3b8:	3710      	adds	r7, #16
 800b3ba:	46bd      	mov	sp, r7
 800b3bc:	bd80      	pop	{r7, pc}
 800b3be:	bf00      	nop
 800b3c0:	20001724 	.word	0x20001724
 800b3c4:	20001728 	.word	0x20001728
 800b3c8:	e000ed04 	.word	0xe000ed04

0800b3cc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b3cc:	b480      	push	{r7}
 800b3ce:	b085      	sub	sp, #20
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b3d4:	4b0e      	ldr	r3, [pc, #56]	@ (800b410 <prvGetNextExpireTime+0x44>)
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d101      	bne.n	800b3e2 <prvGetNextExpireTime+0x16>
 800b3de:	2201      	movs	r2, #1
 800b3e0:	e000      	b.n	800b3e4 <prvGetNextExpireTime+0x18>
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d105      	bne.n	800b3fc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b3f0:	4b07      	ldr	r3, [pc, #28]	@ (800b410 <prvGetNextExpireTime+0x44>)
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	68db      	ldr	r3, [r3, #12]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	60fb      	str	r3, [r7, #12]
 800b3fa:	e001      	b.n	800b400 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b400:	68fb      	ldr	r3, [r7, #12]
}
 800b402:	4618      	mov	r0, r3
 800b404:	3714      	adds	r7, #20
 800b406:	46bd      	mov	sp, r7
 800b408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40c:	4770      	bx	lr
 800b40e:	bf00      	nop
 800b410:	20001720 	.word	0x20001720

0800b414 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b084      	sub	sp, #16
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b41c:	f7ff f8a4 	bl	800a568 <xTaskGetTickCount>
 800b420:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b422:	4b0b      	ldr	r3, [pc, #44]	@ (800b450 <prvSampleTimeNow+0x3c>)
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	68fa      	ldr	r2, [r7, #12]
 800b428:	429a      	cmp	r2, r3
 800b42a:	d205      	bcs.n	800b438 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b42c:	f000 f93a 	bl	800b6a4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	2201      	movs	r2, #1
 800b434:	601a      	str	r2, [r3, #0]
 800b436:	e002      	b.n	800b43e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2200      	movs	r2, #0
 800b43c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b43e:	4a04      	ldr	r2, [pc, #16]	@ (800b450 <prvSampleTimeNow+0x3c>)
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b444:	68fb      	ldr	r3, [r7, #12]
}
 800b446:	4618      	mov	r0, r3
 800b448:	3710      	adds	r7, #16
 800b44a:	46bd      	mov	sp, r7
 800b44c:	bd80      	pop	{r7, pc}
 800b44e:	bf00      	nop
 800b450:	20001730 	.word	0x20001730

0800b454 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b454:	b580      	push	{r7, lr}
 800b456:	b086      	sub	sp, #24
 800b458:	af00      	add	r7, sp, #0
 800b45a:	60f8      	str	r0, [r7, #12]
 800b45c:	60b9      	str	r1, [r7, #8]
 800b45e:	607a      	str	r2, [r7, #4]
 800b460:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b462:	2300      	movs	r3, #0
 800b464:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	68ba      	ldr	r2, [r7, #8]
 800b46a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	68fa      	ldr	r2, [r7, #12]
 800b470:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b472:	68ba      	ldr	r2, [r7, #8]
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	429a      	cmp	r2, r3
 800b478:	d812      	bhi.n	800b4a0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b47a:	687a      	ldr	r2, [r7, #4]
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	1ad2      	subs	r2, r2, r3
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	699b      	ldr	r3, [r3, #24]
 800b484:	429a      	cmp	r2, r3
 800b486:	d302      	bcc.n	800b48e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b488:	2301      	movs	r3, #1
 800b48a:	617b      	str	r3, [r7, #20]
 800b48c:	e01b      	b.n	800b4c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b48e:	4b10      	ldr	r3, [pc, #64]	@ (800b4d0 <prvInsertTimerInActiveList+0x7c>)
 800b490:	681a      	ldr	r2, [r3, #0]
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	3304      	adds	r3, #4
 800b496:	4619      	mov	r1, r3
 800b498:	4610      	mov	r0, r2
 800b49a:	f7fd fc0e 	bl	8008cba <vListInsert>
 800b49e:	e012      	b.n	800b4c6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b4a0:	687a      	ldr	r2, [r7, #4]
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	429a      	cmp	r2, r3
 800b4a6:	d206      	bcs.n	800b4b6 <prvInsertTimerInActiveList+0x62>
 800b4a8:	68ba      	ldr	r2, [r7, #8]
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	429a      	cmp	r2, r3
 800b4ae:	d302      	bcc.n	800b4b6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b4b0:	2301      	movs	r3, #1
 800b4b2:	617b      	str	r3, [r7, #20]
 800b4b4:	e007      	b.n	800b4c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b4b6:	4b07      	ldr	r3, [pc, #28]	@ (800b4d4 <prvInsertTimerInActiveList+0x80>)
 800b4b8:	681a      	ldr	r2, [r3, #0]
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	3304      	adds	r3, #4
 800b4be:	4619      	mov	r1, r3
 800b4c0:	4610      	mov	r0, r2
 800b4c2:	f7fd fbfa 	bl	8008cba <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b4c6:	697b      	ldr	r3, [r7, #20]
}
 800b4c8:	4618      	mov	r0, r3
 800b4ca:	3718      	adds	r7, #24
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	bd80      	pop	{r7, pc}
 800b4d0:	20001724 	.word	0x20001724
 800b4d4:	20001720 	.word	0x20001720

0800b4d8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b4d8:	b580      	push	{r7, lr}
 800b4da:	b08e      	sub	sp, #56	@ 0x38
 800b4dc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b4de:	e0ce      	b.n	800b67e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	da19      	bge.n	800b51a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b4e6:	1d3b      	adds	r3, r7, #4
 800b4e8:	3304      	adds	r3, #4
 800b4ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b4ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d10b      	bne.n	800b50a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800b4f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4f6:	f383 8811 	msr	BASEPRI, r3
 800b4fa:	f3bf 8f6f 	isb	sy
 800b4fe:	f3bf 8f4f 	dsb	sy
 800b502:	61fb      	str	r3, [r7, #28]
}
 800b504:	bf00      	nop
 800b506:	bf00      	nop
 800b508:	e7fd      	b.n	800b506 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b50a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b510:	6850      	ldr	r0, [r2, #4]
 800b512:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b514:	6892      	ldr	r2, [r2, #8]
 800b516:	4611      	mov	r1, r2
 800b518:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	f2c0 80ae 	blt.w	800b67e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b528:	695b      	ldr	r3, [r3, #20]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d004      	beq.n	800b538 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b52e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b530:	3304      	adds	r3, #4
 800b532:	4618      	mov	r0, r3
 800b534:	f7fd fbfa 	bl	8008d2c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b538:	463b      	mov	r3, r7
 800b53a:	4618      	mov	r0, r3
 800b53c:	f7ff ff6a 	bl	800b414 <prvSampleTimeNow>
 800b540:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	2b09      	cmp	r3, #9
 800b546:	f200 8097 	bhi.w	800b678 <prvProcessReceivedCommands+0x1a0>
 800b54a:	a201      	add	r2, pc, #4	@ (adr r2, 800b550 <prvProcessReceivedCommands+0x78>)
 800b54c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b550:	0800b579 	.word	0x0800b579
 800b554:	0800b579 	.word	0x0800b579
 800b558:	0800b579 	.word	0x0800b579
 800b55c:	0800b5ef 	.word	0x0800b5ef
 800b560:	0800b603 	.word	0x0800b603
 800b564:	0800b64f 	.word	0x0800b64f
 800b568:	0800b579 	.word	0x0800b579
 800b56c:	0800b579 	.word	0x0800b579
 800b570:	0800b5ef 	.word	0x0800b5ef
 800b574:	0800b603 	.word	0x0800b603
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b57a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b57e:	f043 0301 	orr.w	r3, r3, #1
 800b582:	b2da      	uxtb	r2, r3
 800b584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b586:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b58a:	68ba      	ldr	r2, [r7, #8]
 800b58c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b58e:	699b      	ldr	r3, [r3, #24]
 800b590:	18d1      	adds	r1, r2, r3
 800b592:	68bb      	ldr	r3, [r7, #8]
 800b594:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b596:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b598:	f7ff ff5c 	bl	800b454 <prvInsertTimerInActiveList>
 800b59c:	4603      	mov	r3, r0
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d06c      	beq.n	800b67c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b5a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5a4:	6a1b      	ldr	r3, [r3, #32]
 800b5a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b5a8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b5aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b5b0:	f003 0304 	and.w	r3, r3, #4
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d061      	beq.n	800b67c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b5b8:	68ba      	ldr	r2, [r7, #8]
 800b5ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5bc:	699b      	ldr	r3, [r3, #24]
 800b5be:	441a      	add	r2, r3
 800b5c0:	2300      	movs	r3, #0
 800b5c2:	9300      	str	r3, [sp, #0]
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	2100      	movs	r1, #0
 800b5c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b5ca:	f7ff fe01 	bl	800b1d0 <xTimerGenericCommand>
 800b5ce:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b5d0:	6a3b      	ldr	r3, [r7, #32]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d152      	bne.n	800b67c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800b5d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5da:	f383 8811 	msr	BASEPRI, r3
 800b5de:	f3bf 8f6f 	isb	sy
 800b5e2:	f3bf 8f4f 	dsb	sy
 800b5e6:	61bb      	str	r3, [r7, #24]
}
 800b5e8:	bf00      	nop
 800b5ea:	bf00      	nop
 800b5ec:	e7fd      	b.n	800b5ea <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b5ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b5f4:	f023 0301 	bic.w	r3, r3, #1
 800b5f8:	b2da      	uxtb	r2, r3
 800b5fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5fc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b600:	e03d      	b.n	800b67e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b604:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b608:	f043 0301 	orr.w	r3, r3, #1
 800b60c:	b2da      	uxtb	r2, r3
 800b60e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b610:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b614:	68ba      	ldr	r2, [r7, #8]
 800b616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b618:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b61a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b61c:	699b      	ldr	r3, [r3, #24]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d10b      	bne.n	800b63a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800b622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b626:	f383 8811 	msr	BASEPRI, r3
 800b62a:	f3bf 8f6f 	isb	sy
 800b62e:	f3bf 8f4f 	dsb	sy
 800b632:	617b      	str	r3, [r7, #20]
}
 800b634:	bf00      	nop
 800b636:	bf00      	nop
 800b638:	e7fd      	b.n	800b636 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b63a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b63c:	699a      	ldr	r2, [r3, #24]
 800b63e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b640:	18d1      	adds	r1, r2, r3
 800b642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b644:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b646:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b648:	f7ff ff04 	bl	800b454 <prvInsertTimerInActiveList>
					break;
 800b64c:	e017      	b.n	800b67e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b64e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b650:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b654:	f003 0302 	and.w	r3, r3, #2
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d103      	bne.n	800b664 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800b65c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b65e:	f000 fc0b 	bl	800be78 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b662:	e00c      	b.n	800b67e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b666:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b66a:	f023 0301 	bic.w	r3, r3, #1
 800b66e:	b2da      	uxtb	r2, r3
 800b670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b672:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b676:	e002      	b.n	800b67e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800b678:	bf00      	nop
 800b67a:	e000      	b.n	800b67e <prvProcessReceivedCommands+0x1a6>
					break;
 800b67c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b67e:	4b08      	ldr	r3, [pc, #32]	@ (800b6a0 <prvProcessReceivedCommands+0x1c8>)
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	1d39      	adds	r1, r7, #4
 800b684:	2200      	movs	r2, #0
 800b686:	4618      	mov	r0, r3
 800b688:	f7fe f816 	bl	80096b8 <xQueueReceive>
 800b68c:	4603      	mov	r3, r0
 800b68e:	2b00      	cmp	r3, #0
 800b690:	f47f af26 	bne.w	800b4e0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b694:	bf00      	nop
 800b696:	bf00      	nop
 800b698:	3730      	adds	r7, #48	@ 0x30
 800b69a:	46bd      	mov	sp, r7
 800b69c:	bd80      	pop	{r7, pc}
 800b69e:	bf00      	nop
 800b6a0:	20001728 	.word	0x20001728

0800b6a4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b6a4:	b580      	push	{r7, lr}
 800b6a6:	b088      	sub	sp, #32
 800b6a8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b6aa:	e049      	b.n	800b740 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b6ac:	4b2e      	ldr	r3, [pc, #184]	@ (800b768 <prvSwitchTimerLists+0xc4>)
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	68db      	ldr	r3, [r3, #12]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6b6:	4b2c      	ldr	r3, [pc, #176]	@ (800b768 <prvSwitchTimerLists+0xc4>)
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	68db      	ldr	r3, [r3, #12]
 800b6bc:	68db      	ldr	r3, [r3, #12]
 800b6be:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	3304      	adds	r3, #4
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	f7fd fb31 	bl	8008d2c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	6a1b      	ldr	r3, [r3, #32]
 800b6ce:	68f8      	ldr	r0, [r7, #12]
 800b6d0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b6d8:	f003 0304 	and.w	r3, r3, #4
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d02f      	beq.n	800b740 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	699b      	ldr	r3, [r3, #24]
 800b6e4:	693a      	ldr	r2, [r7, #16]
 800b6e6:	4413      	add	r3, r2
 800b6e8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b6ea:	68ba      	ldr	r2, [r7, #8]
 800b6ec:	693b      	ldr	r3, [r7, #16]
 800b6ee:	429a      	cmp	r2, r3
 800b6f0:	d90e      	bls.n	800b710 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	68ba      	ldr	r2, [r7, #8]
 800b6f6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	68fa      	ldr	r2, [r7, #12]
 800b6fc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b6fe:	4b1a      	ldr	r3, [pc, #104]	@ (800b768 <prvSwitchTimerLists+0xc4>)
 800b700:	681a      	ldr	r2, [r3, #0]
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	3304      	adds	r3, #4
 800b706:	4619      	mov	r1, r3
 800b708:	4610      	mov	r0, r2
 800b70a:	f7fd fad6 	bl	8008cba <vListInsert>
 800b70e:	e017      	b.n	800b740 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b710:	2300      	movs	r3, #0
 800b712:	9300      	str	r3, [sp, #0]
 800b714:	2300      	movs	r3, #0
 800b716:	693a      	ldr	r2, [r7, #16]
 800b718:	2100      	movs	r1, #0
 800b71a:	68f8      	ldr	r0, [r7, #12]
 800b71c:	f7ff fd58 	bl	800b1d0 <xTimerGenericCommand>
 800b720:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d10b      	bne.n	800b740 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800b728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b72c:	f383 8811 	msr	BASEPRI, r3
 800b730:	f3bf 8f6f 	isb	sy
 800b734:	f3bf 8f4f 	dsb	sy
 800b738:	603b      	str	r3, [r7, #0]
}
 800b73a:	bf00      	nop
 800b73c:	bf00      	nop
 800b73e:	e7fd      	b.n	800b73c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b740:	4b09      	ldr	r3, [pc, #36]	@ (800b768 <prvSwitchTimerLists+0xc4>)
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d1b0      	bne.n	800b6ac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b74a:	4b07      	ldr	r3, [pc, #28]	@ (800b768 <prvSwitchTimerLists+0xc4>)
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b750:	4b06      	ldr	r3, [pc, #24]	@ (800b76c <prvSwitchTimerLists+0xc8>)
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	4a04      	ldr	r2, [pc, #16]	@ (800b768 <prvSwitchTimerLists+0xc4>)
 800b756:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b758:	4a04      	ldr	r2, [pc, #16]	@ (800b76c <prvSwitchTimerLists+0xc8>)
 800b75a:	697b      	ldr	r3, [r7, #20]
 800b75c:	6013      	str	r3, [r2, #0]
}
 800b75e:	bf00      	nop
 800b760:	3718      	adds	r7, #24
 800b762:	46bd      	mov	sp, r7
 800b764:	bd80      	pop	{r7, pc}
 800b766:	bf00      	nop
 800b768:	20001720 	.word	0x20001720
 800b76c:	20001724 	.word	0x20001724

0800b770 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b082      	sub	sp, #8
 800b774:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b776:	f000 f98f 	bl	800ba98 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b77a:	4b15      	ldr	r3, [pc, #84]	@ (800b7d0 <prvCheckForValidListAndQueue+0x60>)
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d120      	bne.n	800b7c4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b782:	4814      	ldr	r0, [pc, #80]	@ (800b7d4 <prvCheckForValidListAndQueue+0x64>)
 800b784:	f7fd fa48 	bl	8008c18 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b788:	4813      	ldr	r0, [pc, #76]	@ (800b7d8 <prvCheckForValidListAndQueue+0x68>)
 800b78a:	f7fd fa45 	bl	8008c18 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b78e:	4b13      	ldr	r3, [pc, #76]	@ (800b7dc <prvCheckForValidListAndQueue+0x6c>)
 800b790:	4a10      	ldr	r2, [pc, #64]	@ (800b7d4 <prvCheckForValidListAndQueue+0x64>)
 800b792:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b794:	4b12      	ldr	r3, [pc, #72]	@ (800b7e0 <prvCheckForValidListAndQueue+0x70>)
 800b796:	4a10      	ldr	r2, [pc, #64]	@ (800b7d8 <prvCheckForValidListAndQueue+0x68>)
 800b798:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b79a:	2300      	movs	r3, #0
 800b79c:	9300      	str	r3, [sp, #0]
 800b79e:	4b11      	ldr	r3, [pc, #68]	@ (800b7e4 <prvCheckForValidListAndQueue+0x74>)
 800b7a0:	4a11      	ldr	r2, [pc, #68]	@ (800b7e8 <prvCheckForValidListAndQueue+0x78>)
 800b7a2:	2110      	movs	r1, #16
 800b7a4:	200a      	movs	r0, #10
 800b7a6:	f7fd fb55 	bl	8008e54 <xQueueGenericCreateStatic>
 800b7aa:	4603      	mov	r3, r0
 800b7ac:	4a08      	ldr	r2, [pc, #32]	@ (800b7d0 <prvCheckForValidListAndQueue+0x60>)
 800b7ae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b7b0:	4b07      	ldr	r3, [pc, #28]	@ (800b7d0 <prvCheckForValidListAndQueue+0x60>)
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d005      	beq.n	800b7c4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b7b8:	4b05      	ldr	r3, [pc, #20]	@ (800b7d0 <prvCheckForValidListAndQueue+0x60>)
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	490b      	ldr	r1, [pc, #44]	@ (800b7ec <prvCheckForValidListAndQueue+0x7c>)
 800b7be:	4618      	mov	r0, r3
 800b7c0:	f7fe fb3a 	bl	8009e38 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b7c4:	f000 f99a 	bl	800bafc <vPortExitCritical>
}
 800b7c8:	bf00      	nop
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	bd80      	pop	{r7, pc}
 800b7ce:	bf00      	nop
 800b7d0:	20001728 	.word	0x20001728
 800b7d4:	200016f8 	.word	0x200016f8
 800b7d8:	2000170c 	.word	0x2000170c
 800b7dc:	20001720 	.word	0x20001720
 800b7e0:	20001724 	.word	0x20001724
 800b7e4:	200017d4 	.word	0x200017d4
 800b7e8:	20001734 	.word	0x20001734
 800b7ec:	0800f148 	.word	0x0800f148

0800b7f0 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800b7f0:	b580      	push	{r7, lr}
 800b7f2:	b086      	sub	sp, #24
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d10b      	bne.n	800b81a <pvTimerGetTimerID+0x2a>
	__asm volatile
 800b802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b806:	f383 8811 	msr	BASEPRI, r3
 800b80a:	f3bf 8f6f 	isb	sy
 800b80e:	f3bf 8f4f 	dsb	sy
 800b812:	60fb      	str	r3, [r7, #12]
}
 800b814:	bf00      	nop
 800b816:	bf00      	nop
 800b818:	e7fd      	b.n	800b816 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800b81a:	f000 f93d 	bl	800ba98 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800b81e:	697b      	ldr	r3, [r7, #20]
 800b820:	69db      	ldr	r3, [r3, #28]
 800b822:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800b824:	f000 f96a 	bl	800bafc <vPortExitCritical>

	return pvReturn;
 800b828:	693b      	ldr	r3, [r7, #16]
}
 800b82a:	4618      	mov	r0, r3
 800b82c:	3718      	adds	r7, #24
 800b82e:	46bd      	mov	sp, r7
 800b830:	bd80      	pop	{r7, pc}
	...

0800b834 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b834:	b480      	push	{r7}
 800b836:	b085      	sub	sp, #20
 800b838:	af00      	add	r7, sp, #0
 800b83a:	60f8      	str	r0, [r7, #12]
 800b83c:	60b9      	str	r1, [r7, #8]
 800b83e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	3b04      	subs	r3, #4
 800b844:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b84c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	3b04      	subs	r3, #4
 800b852:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b854:	68bb      	ldr	r3, [r7, #8]
 800b856:	f023 0201 	bic.w	r2, r3, #1
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	3b04      	subs	r3, #4
 800b862:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b864:	4a0c      	ldr	r2, [pc, #48]	@ (800b898 <pxPortInitialiseStack+0x64>)
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	3b14      	subs	r3, #20
 800b86e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b870:	687a      	ldr	r2, [r7, #4]
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	3b04      	subs	r3, #4
 800b87a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	f06f 0202 	mvn.w	r2, #2
 800b882:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	3b20      	subs	r3, #32
 800b888:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b88a:	68fb      	ldr	r3, [r7, #12]
}
 800b88c:	4618      	mov	r0, r3
 800b88e:	3714      	adds	r7, #20
 800b890:	46bd      	mov	sp, r7
 800b892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b896:	4770      	bx	lr
 800b898:	0800b89d 	.word	0x0800b89d

0800b89c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b89c:	b480      	push	{r7}
 800b89e:	b085      	sub	sp, #20
 800b8a0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b8a2:	2300      	movs	r3, #0
 800b8a4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b8a6:	4b13      	ldr	r3, [pc, #76]	@ (800b8f4 <prvTaskExitError+0x58>)
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8ae:	d00b      	beq.n	800b8c8 <prvTaskExitError+0x2c>
	__asm volatile
 800b8b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8b4:	f383 8811 	msr	BASEPRI, r3
 800b8b8:	f3bf 8f6f 	isb	sy
 800b8bc:	f3bf 8f4f 	dsb	sy
 800b8c0:	60fb      	str	r3, [r7, #12]
}
 800b8c2:	bf00      	nop
 800b8c4:	bf00      	nop
 800b8c6:	e7fd      	b.n	800b8c4 <prvTaskExitError+0x28>
	__asm volatile
 800b8c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8cc:	f383 8811 	msr	BASEPRI, r3
 800b8d0:	f3bf 8f6f 	isb	sy
 800b8d4:	f3bf 8f4f 	dsb	sy
 800b8d8:	60bb      	str	r3, [r7, #8]
}
 800b8da:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b8dc:	bf00      	nop
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d0fc      	beq.n	800b8de <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b8e4:	bf00      	nop
 800b8e6:	bf00      	nop
 800b8e8:	3714      	adds	r7, #20
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f0:	4770      	bx	lr
 800b8f2:	bf00      	nop
 800b8f4:	20000014 	.word	0x20000014
	...

0800b900 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b900:	4b07      	ldr	r3, [pc, #28]	@ (800b920 <pxCurrentTCBConst2>)
 800b902:	6819      	ldr	r1, [r3, #0]
 800b904:	6808      	ldr	r0, [r1, #0]
 800b906:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b90a:	f380 8809 	msr	PSP, r0
 800b90e:	f3bf 8f6f 	isb	sy
 800b912:	f04f 0000 	mov.w	r0, #0
 800b916:	f380 8811 	msr	BASEPRI, r0
 800b91a:	4770      	bx	lr
 800b91c:	f3af 8000 	nop.w

0800b920 <pxCurrentTCBConst2>:
 800b920:	200011f8 	.word	0x200011f8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b924:	bf00      	nop
 800b926:	bf00      	nop

0800b928 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b928:	4808      	ldr	r0, [pc, #32]	@ (800b94c <prvPortStartFirstTask+0x24>)
 800b92a:	6800      	ldr	r0, [r0, #0]
 800b92c:	6800      	ldr	r0, [r0, #0]
 800b92e:	f380 8808 	msr	MSP, r0
 800b932:	f04f 0000 	mov.w	r0, #0
 800b936:	f380 8814 	msr	CONTROL, r0
 800b93a:	b662      	cpsie	i
 800b93c:	b661      	cpsie	f
 800b93e:	f3bf 8f4f 	dsb	sy
 800b942:	f3bf 8f6f 	isb	sy
 800b946:	df00      	svc	0
 800b948:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b94a:	bf00      	nop
 800b94c:	e000ed08 	.word	0xe000ed08

0800b950 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b086      	sub	sp, #24
 800b954:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b956:	4b47      	ldr	r3, [pc, #284]	@ (800ba74 <xPortStartScheduler+0x124>)
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	4a47      	ldr	r2, [pc, #284]	@ (800ba78 <xPortStartScheduler+0x128>)
 800b95c:	4293      	cmp	r3, r2
 800b95e:	d10b      	bne.n	800b978 <xPortStartScheduler+0x28>
	__asm volatile
 800b960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b964:	f383 8811 	msr	BASEPRI, r3
 800b968:	f3bf 8f6f 	isb	sy
 800b96c:	f3bf 8f4f 	dsb	sy
 800b970:	60fb      	str	r3, [r7, #12]
}
 800b972:	bf00      	nop
 800b974:	bf00      	nop
 800b976:	e7fd      	b.n	800b974 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b978:	4b3e      	ldr	r3, [pc, #248]	@ (800ba74 <xPortStartScheduler+0x124>)
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	4a3f      	ldr	r2, [pc, #252]	@ (800ba7c <xPortStartScheduler+0x12c>)
 800b97e:	4293      	cmp	r3, r2
 800b980:	d10b      	bne.n	800b99a <xPortStartScheduler+0x4a>
	__asm volatile
 800b982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b986:	f383 8811 	msr	BASEPRI, r3
 800b98a:	f3bf 8f6f 	isb	sy
 800b98e:	f3bf 8f4f 	dsb	sy
 800b992:	613b      	str	r3, [r7, #16]
}
 800b994:	bf00      	nop
 800b996:	bf00      	nop
 800b998:	e7fd      	b.n	800b996 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b99a:	4b39      	ldr	r3, [pc, #228]	@ (800ba80 <xPortStartScheduler+0x130>)
 800b99c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b99e:	697b      	ldr	r3, [r7, #20]
 800b9a0:	781b      	ldrb	r3, [r3, #0]
 800b9a2:	b2db      	uxtb	r3, r3
 800b9a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b9a6:	697b      	ldr	r3, [r7, #20]
 800b9a8:	22ff      	movs	r2, #255	@ 0xff
 800b9aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b9ac:	697b      	ldr	r3, [r7, #20]
 800b9ae:	781b      	ldrb	r3, [r3, #0]
 800b9b0:	b2db      	uxtb	r3, r3
 800b9b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b9b4:	78fb      	ldrb	r3, [r7, #3]
 800b9b6:	b2db      	uxtb	r3, r3
 800b9b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b9bc:	b2da      	uxtb	r2, r3
 800b9be:	4b31      	ldr	r3, [pc, #196]	@ (800ba84 <xPortStartScheduler+0x134>)
 800b9c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b9c2:	4b31      	ldr	r3, [pc, #196]	@ (800ba88 <xPortStartScheduler+0x138>)
 800b9c4:	2207      	movs	r2, #7
 800b9c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b9c8:	e009      	b.n	800b9de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b9ca:	4b2f      	ldr	r3, [pc, #188]	@ (800ba88 <xPortStartScheduler+0x138>)
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	3b01      	subs	r3, #1
 800b9d0:	4a2d      	ldr	r2, [pc, #180]	@ (800ba88 <xPortStartScheduler+0x138>)
 800b9d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b9d4:	78fb      	ldrb	r3, [r7, #3]
 800b9d6:	b2db      	uxtb	r3, r3
 800b9d8:	005b      	lsls	r3, r3, #1
 800b9da:	b2db      	uxtb	r3, r3
 800b9dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b9de:	78fb      	ldrb	r3, [r7, #3]
 800b9e0:	b2db      	uxtb	r3, r3
 800b9e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b9e6:	2b80      	cmp	r3, #128	@ 0x80
 800b9e8:	d0ef      	beq.n	800b9ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b9ea:	4b27      	ldr	r3, [pc, #156]	@ (800ba88 <xPortStartScheduler+0x138>)
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	f1c3 0307 	rsb	r3, r3, #7
 800b9f2:	2b04      	cmp	r3, #4
 800b9f4:	d00b      	beq.n	800ba0e <xPortStartScheduler+0xbe>
	__asm volatile
 800b9f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9fa:	f383 8811 	msr	BASEPRI, r3
 800b9fe:	f3bf 8f6f 	isb	sy
 800ba02:	f3bf 8f4f 	dsb	sy
 800ba06:	60bb      	str	r3, [r7, #8]
}
 800ba08:	bf00      	nop
 800ba0a:	bf00      	nop
 800ba0c:	e7fd      	b.n	800ba0a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ba0e:	4b1e      	ldr	r3, [pc, #120]	@ (800ba88 <xPortStartScheduler+0x138>)
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	021b      	lsls	r3, r3, #8
 800ba14:	4a1c      	ldr	r2, [pc, #112]	@ (800ba88 <xPortStartScheduler+0x138>)
 800ba16:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ba18:	4b1b      	ldr	r3, [pc, #108]	@ (800ba88 <xPortStartScheduler+0x138>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ba20:	4a19      	ldr	r2, [pc, #100]	@ (800ba88 <xPortStartScheduler+0x138>)
 800ba22:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	b2da      	uxtb	r2, r3
 800ba28:	697b      	ldr	r3, [r7, #20]
 800ba2a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ba2c:	4b17      	ldr	r3, [pc, #92]	@ (800ba8c <xPortStartScheduler+0x13c>)
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	4a16      	ldr	r2, [pc, #88]	@ (800ba8c <xPortStartScheduler+0x13c>)
 800ba32:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ba36:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ba38:	4b14      	ldr	r3, [pc, #80]	@ (800ba8c <xPortStartScheduler+0x13c>)
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	4a13      	ldr	r2, [pc, #76]	@ (800ba8c <xPortStartScheduler+0x13c>)
 800ba3e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ba42:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ba44:	f000 f8da 	bl	800bbfc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ba48:	4b11      	ldr	r3, [pc, #68]	@ (800ba90 <xPortStartScheduler+0x140>)
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ba4e:	f000 f8f9 	bl	800bc44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ba52:	4b10      	ldr	r3, [pc, #64]	@ (800ba94 <xPortStartScheduler+0x144>)
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	4a0f      	ldr	r2, [pc, #60]	@ (800ba94 <xPortStartScheduler+0x144>)
 800ba58:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ba5c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ba5e:	f7ff ff63 	bl	800b928 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ba62:	f7fe fe5d 	bl	800a720 <vTaskSwitchContext>
	prvTaskExitError();
 800ba66:	f7ff ff19 	bl	800b89c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ba6a:	2300      	movs	r3, #0
}
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	3718      	adds	r7, #24
 800ba70:	46bd      	mov	sp, r7
 800ba72:	bd80      	pop	{r7, pc}
 800ba74:	e000ed00 	.word	0xe000ed00
 800ba78:	410fc271 	.word	0x410fc271
 800ba7c:	410fc270 	.word	0x410fc270
 800ba80:	e000e400 	.word	0xe000e400
 800ba84:	20001824 	.word	0x20001824
 800ba88:	20001828 	.word	0x20001828
 800ba8c:	e000ed20 	.word	0xe000ed20
 800ba90:	20000014 	.word	0x20000014
 800ba94:	e000ef34 	.word	0xe000ef34

0800ba98 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ba98:	b480      	push	{r7}
 800ba9a:	b083      	sub	sp, #12
 800ba9c:	af00      	add	r7, sp, #0
	__asm volatile
 800ba9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baa2:	f383 8811 	msr	BASEPRI, r3
 800baa6:	f3bf 8f6f 	isb	sy
 800baaa:	f3bf 8f4f 	dsb	sy
 800baae:	607b      	str	r3, [r7, #4]
}
 800bab0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bab2:	4b10      	ldr	r3, [pc, #64]	@ (800baf4 <vPortEnterCritical+0x5c>)
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	3301      	adds	r3, #1
 800bab8:	4a0e      	ldr	r2, [pc, #56]	@ (800baf4 <vPortEnterCritical+0x5c>)
 800baba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800babc:	4b0d      	ldr	r3, [pc, #52]	@ (800baf4 <vPortEnterCritical+0x5c>)
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	2b01      	cmp	r3, #1
 800bac2:	d110      	bne.n	800bae6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bac4:	4b0c      	ldr	r3, [pc, #48]	@ (800baf8 <vPortEnterCritical+0x60>)
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	b2db      	uxtb	r3, r3
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d00b      	beq.n	800bae6 <vPortEnterCritical+0x4e>
	__asm volatile
 800bace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bad2:	f383 8811 	msr	BASEPRI, r3
 800bad6:	f3bf 8f6f 	isb	sy
 800bada:	f3bf 8f4f 	dsb	sy
 800bade:	603b      	str	r3, [r7, #0]
}
 800bae0:	bf00      	nop
 800bae2:	bf00      	nop
 800bae4:	e7fd      	b.n	800bae2 <vPortEnterCritical+0x4a>
	}
}
 800bae6:	bf00      	nop
 800bae8:	370c      	adds	r7, #12
 800baea:	46bd      	mov	sp, r7
 800baec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf0:	4770      	bx	lr
 800baf2:	bf00      	nop
 800baf4:	20000014 	.word	0x20000014
 800baf8:	e000ed04 	.word	0xe000ed04

0800bafc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bafc:	b480      	push	{r7}
 800bafe:	b083      	sub	sp, #12
 800bb00:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bb02:	4b12      	ldr	r3, [pc, #72]	@ (800bb4c <vPortExitCritical+0x50>)
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d10b      	bne.n	800bb22 <vPortExitCritical+0x26>
	__asm volatile
 800bb0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb0e:	f383 8811 	msr	BASEPRI, r3
 800bb12:	f3bf 8f6f 	isb	sy
 800bb16:	f3bf 8f4f 	dsb	sy
 800bb1a:	607b      	str	r3, [r7, #4]
}
 800bb1c:	bf00      	nop
 800bb1e:	bf00      	nop
 800bb20:	e7fd      	b.n	800bb1e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bb22:	4b0a      	ldr	r3, [pc, #40]	@ (800bb4c <vPortExitCritical+0x50>)
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	3b01      	subs	r3, #1
 800bb28:	4a08      	ldr	r2, [pc, #32]	@ (800bb4c <vPortExitCritical+0x50>)
 800bb2a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bb2c:	4b07      	ldr	r3, [pc, #28]	@ (800bb4c <vPortExitCritical+0x50>)
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d105      	bne.n	800bb40 <vPortExitCritical+0x44>
 800bb34:	2300      	movs	r3, #0
 800bb36:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bb38:	683b      	ldr	r3, [r7, #0]
 800bb3a:	f383 8811 	msr	BASEPRI, r3
}
 800bb3e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bb40:	bf00      	nop
 800bb42:	370c      	adds	r7, #12
 800bb44:	46bd      	mov	sp, r7
 800bb46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb4a:	4770      	bx	lr
 800bb4c:	20000014 	.word	0x20000014

0800bb50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bb50:	f3ef 8009 	mrs	r0, PSP
 800bb54:	f3bf 8f6f 	isb	sy
 800bb58:	4b15      	ldr	r3, [pc, #84]	@ (800bbb0 <pxCurrentTCBConst>)
 800bb5a:	681a      	ldr	r2, [r3, #0]
 800bb5c:	f01e 0f10 	tst.w	lr, #16
 800bb60:	bf08      	it	eq
 800bb62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bb66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb6a:	6010      	str	r0, [r2, #0]
 800bb6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bb70:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bb74:	f380 8811 	msr	BASEPRI, r0
 800bb78:	f3bf 8f4f 	dsb	sy
 800bb7c:	f3bf 8f6f 	isb	sy
 800bb80:	f7fe fdce 	bl	800a720 <vTaskSwitchContext>
 800bb84:	f04f 0000 	mov.w	r0, #0
 800bb88:	f380 8811 	msr	BASEPRI, r0
 800bb8c:	bc09      	pop	{r0, r3}
 800bb8e:	6819      	ldr	r1, [r3, #0]
 800bb90:	6808      	ldr	r0, [r1, #0]
 800bb92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb96:	f01e 0f10 	tst.w	lr, #16
 800bb9a:	bf08      	it	eq
 800bb9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bba0:	f380 8809 	msr	PSP, r0
 800bba4:	f3bf 8f6f 	isb	sy
 800bba8:	4770      	bx	lr
 800bbaa:	bf00      	nop
 800bbac:	f3af 8000 	nop.w

0800bbb0 <pxCurrentTCBConst>:
 800bbb0:	200011f8 	.word	0x200011f8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bbb4:	bf00      	nop
 800bbb6:	bf00      	nop

0800bbb8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b082      	sub	sp, #8
 800bbbc:	af00      	add	r7, sp, #0
	__asm volatile
 800bbbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbc2:	f383 8811 	msr	BASEPRI, r3
 800bbc6:	f3bf 8f6f 	isb	sy
 800bbca:	f3bf 8f4f 	dsb	sy
 800bbce:	607b      	str	r3, [r7, #4]
}
 800bbd0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bbd2:	f7fe fceb 	bl	800a5ac <xTaskIncrementTick>
 800bbd6:	4603      	mov	r3, r0
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d003      	beq.n	800bbe4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bbdc:	4b06      	ldr	r3, [pc, #24]	@ (800bbf8 <xPortSysTickHandler+0x40>)
 800bbde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bbe2:	601a      	str	r2, [r3, #0]
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bbe8:	683b      	ldr	r3, [r7, #0]
 800bbea:	f383 8811 	msr	BASEPRI, r3
}
 800bbee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bbf0:	bf00      	nop
 800bbf2:	3708      	adds	r7, #8
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	bd80      	pop	{r7, pc}
 800bbf8:	e000ed04 	.word	0xe000ed04

0800bbfc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bbfc:	b480      	push	{r7}
 800bbfe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bc00:	4b0b      	ldr	r3, [pc, #44]	@ (800bc30 <vPortSetupTimerInterrupt+0x34>)
 800bc02:	2200      	movs	r2, #0
 800bc04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bc06:	4b0b      	ldr	r3, [pc, #44]	@ (800bc34 <vPortSetupTimerInterrupt+0x38>)
 800bc08:	2200      	movs	r2, #0
 800bc0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bc0c:	4b0a      	ldr	r3, [pc, #40]	@ (800bc38 <vPortSetupTimerInterrupt+0x3c>)
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	4a0a      	ldr	r2, [pc, #40]	@ (800bc3c <vPortSetupTimerInterrupt+0x40>)
 800bc12:	fba2 2303 	umull	r2, r3, r2, r3
 800bc16:	099b      	lsrs	r3, r3, #6
 800bc18:	4a09      	ldr	r2, [pc, #36]	@ (800bc40 <vPortSetupTimerInterrupt+0x44>)
 800bc1a:	3b01      	subs	r3, #1
 800bc1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bc1e:	4b04      	ldr	r3, [pc, #16]	@ (800bc30 <vPortSetupTimerInterrupt+0x34>)
 800bc20:	2207      	movs	r2, #7
 800bc22:	601a      	str	r2, [r3, #0]
}
 800bc24:	bf00      	nop
 800bc26:	46bd      	mov	sp, r7
 800bc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2c:	4770      	bx	lr
 800bc2e:	bf00      	nop
 800bc30:	e000e010 	.word	0xe000e010
 800bc34:	e000e018 	.word	0xe000e018
 800bc38:	20000008 	.word	0x20000008
 800bc3c:	10624dd3 	.word	0x10624dd3
 800bc40:	e000e014 	.word	0xe000e014

0800bc44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bc44:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800bc54 <vPortEnableVFP+0x10>
 800bc48:	6801      	ldr	r1, [r0, #0]
 800bc4a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800bc4e:	6001      	str	r1, [r0, #0]
 800bc50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bc52:	bf00      	nop
 800bc54:	e000ed88 	.word	0xe000ed88

0800bc58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bc58:	b480      	push	{r7}
 800bc5a:	b085      	sub	sp, #20
 800bc5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bc5e:	f3ef 8305 	mrs	r3, IPSR
 800bc62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	2b0f      	cmp	r3, #15
 800bc68:	d915      	bls.n	800bc96 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bc6a:	4a18      	ldr	r2, [pc, #96]	@ (800bccc <vPortValidateInterruptPriority+0x74>)
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	4413      	add	r3, r2
 800bc70:	781b      	ldrb	r3, [r3, #0]
 800bc72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bc74:	4b16      	ldr	r3, [pc, #88]	@ (800bcd0 <vPortValidateInterruptPriority+0x78>)
 800bc76:	781b      	ldrb	r3, [r3, #0]
 800bc78:	7afa      	ldrb	r2, [r7, #11]
 800bc7a:	429a      	cmp	r2, r3
 800bc7c:	d20b      	bcs.n	800bc96 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800bc7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc82:	f383 8811 	msr	BASEPRI, r3
 800bc86:	f3bf 8f6f 	isb	sy
 800bc8a:	f3bf 8f4f 	dsb	sy
 800bc8e:	607b      	str	r3, [r7, #4]
}
 800bc90:	bf00      	nop
 800bc92:	bf00      	nop
 800bc94:	e7fd      	b.n	800bc92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bc96:	4b0f      	ldr	r3, [pc, #60]	@ (800bcd4 <vPortValidateInterruptPriority+0x7c>)
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800bc9e:	4b0e      	ldr	r3, [pc, #56]	@ (800bcd8 <vPortValidateInterruptPriority+0x80>)
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	429a      	cmp	r2, r3
 800bca4:	d90b      	bls.n	800bcbe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800bca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcaa:	f383 8811 	msr	BASEPRI, r3
 800bcae:	f3bf 8f6f 	isb	sy
 800bcb2:	f3bf 8f4f 	dsb	sy
 800bcb6:	603b      	str	r3, [r7, #0]
}
 800bcb8:	bf00      	nop
 800bcba:	bf00      	nop
 800bcbc:	e7fd      	b.n	800bcba <vPortValidateInterruptPriority+0x62>
	}
 800bcbe:	bf00      	nop
 800bcc0:	3714      	adds	r7, #20
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc8:	4770      	bx	lr
 800bcca:	bf00      	nop
 800bccc:	e000e3f0 	.word	0xe000e3f0
 800bcd0:	20001824 	.word	0x20001824
 800bcd4:	e000ed0c 	.word	0xe000ed0c
 800bcd8:	20001828 	.word	0x20001828

0800bcdc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b08a      	sub	sp, #40	@ 0x28
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bce4:	2300      	movs	r3, #0
 800bce6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bce8:	f7fe fb92 	bl	800a410 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bcec:	4b5c      	ldr	r3, [pc, #368]	@ (800be60 <pvPortMalloc+0x184>)
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d101      	bne.n	800bcf8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bcf4:	f000 f924 	bl	800bf40 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bcf8:	4b5a      	ldr	r3, [pc, #360]	@ (800be64 <pvPortMalloc+0x188>)
 800bcfa:	681a      	ldr	r2, [r3, #0]
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	4013      	ands	r3, r2
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	f040 8095 	bne.w	800be30 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d01e      	beq.n	800bd4a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800bd0c:	2208      	movs	r2, #8
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	4413      	add	r3, r2
 800bd12:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	f003 0307 	and.w	r3, r3, #7
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d015      	beq.n	800bd4a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	f023 0307 	bic.w	r3, r3, #7
 800bd24:	3308      	adds	r3, #8
 800bd26:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	f003 0307 	and.w	r3, r3, #7
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d00b      	beq.n	800bd4a <pvPortMalloc+0x6e>
	__asm volatile
 800bd32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd36:	f383 8811 	msr	BASEPRI, r3
 800bd3a:	f3bf 8f6f 	isb	sy
 800bd3e:	f3bf 8f4f 	dsb	sy
 800bd42:	617b      	str	r3, [r7, #20]
}
 800bd44:	bf00      	nop
 800bd46:	bf00      	nop
 800bd48:	e7fd      	b.n	800bd46 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d06f      	beq.n	800be30 <pvPortMalloc+0x154>
 800bd50:	4b45      	ldr	r3, [pc, #276]	@ (800be68 <pvPortMalloc+0x18c>)
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	687a      	ldr	r2, [r7, #4]
 800bd56:	429a      	cmp	r2, r3
 800bd58:	d86a      	bhi.n	800be30 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bd5a:	4b44      	ldr	r3, [pc, #272]	@ (800be6c <pvPortMalloc+0x190>)
 800bd5c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bd5e:	4b43      	ldr	r3, [pc, #268]	@ (800be6c <pvPortMalloc+0x190>)
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bd64:	e004      	b.n	800bd70 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800bd66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd68:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bd6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bd70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd72:	685b      	ldr	r3, [r3, #4]
 800bd74:	687a      	ldr	r2, [r7, #4]
 800bd76:	429a      	cmp	r2, r3
 800bd78:	d903      	bls.n	800bd82 <pvPortMalloc+0xa6>
 800bd7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d1f1      	bne.n	800bd66 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bd82:	4b37      	ldr	r3, [pc, #220]	@ (800be60 <pvPortMalloc+0x184>)
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd88:	429a      	cmp	r2, r3
 800bd8a:	d051      	beq.n	800be30 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bd8c:	6a3b      	ldr	r3, [r7, #32]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	2208      	movs	r2, #8
 800bd92:	4413      	add	r3, r2
 800bd94:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bd96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd98:	681a      	ldr	r2, [r3, #0]
 800bd9a:	6a3b      	ldr	r3, [r7, #32]
 800bd9c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bd9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bda0:	685a      	ldr	r2, [r3, #4]
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	1ad2      	subs	r2, r2, r3
 800bda6:	2308      	movs	r3, #8
 800bda8:	005b      	lsls	r3, r3, #1
 800bdaa:	429a      	cmp	r2, r3
 800bdac:	d920      	bls.n	800bdf0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bdae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	4413      	add	r3, r2
 800bdb4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bdb6:	69bb      	ldr	r3, [r7, #24]
 800bdb8:	f003 0307 	and.w	r3, r3, #7
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d00b      	beq.n	800bdd8 <pvPortMalloc+0xfc>
	__asm volatile
 800bdc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdc4:	f383 8811 	msr	BASEPRI, r3
 800bdc8:	f3bf 8f6f 	isb	sy
 800bdcc:	f3bf 8f4f 	dsb	sy
 800bdd0:	613b      	str	r3, [r7, #16]
}
 800bdd2:	bf00      	nop
 800bdd4:	bf00      	nop
 800bdd6:	e7fd      	b.n	800bdd4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bdd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdda:	685a      	ldr	r2, [r3, #4]
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	1ad2      	subs	r2, r2, r3
 800bde0:	69bb      	ldr	r3, [r7, #24]
 800bde2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bde4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bde6:	687a      	ldr	r2, [r7, #4]
 800bde8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800bdea:	69b8      	ldr	r0, [r7, #24]
 800bdec:	f000 f90a 	bl	800c004 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bdf0:	4b1d      	ldr	r3, [pc, #116]	@ (800be68 <pvPortMalloc+0x18c>)
 800bdf2:	681a      	ldr	r2, [r3, #0]
 800bdf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdf6:	685b      	ldr	r3, [r3, #4]
 800bdf8:	1ad3      	subs	r3, r2, r3
 800bdfa:	4a1b      	ldr	r2, [pc, #108]	@ (800be68 <pvPortMalloc+0x18c>)
 800bdfc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bdfe:	4b1a      	ldr	r3, [pc, #104]	@ (800be68 <pvPortMalloc+0x18c>)
 800be00:	681a      	ldr	r2, [r3, #0]
 800be02:	4b1b      	ldr	r3, [pc, #108]	@ (800be70 <pvPortMalloc+0x194>)
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	429a      	cmp	r2, r3
 800be08:	d203      	bcs.n	800be12 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800be0a:	4b17      	ldr	r3, [pc, #92]	@ (800be68 <pvPortMalloc+0x18c>)
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	4a18      	ldr	r2, [pc, #96]	@ (800be70 <pvPortMalloc+0x194>)
 800be10:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800be12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be14:	685a      	ldr	r2, [r3, #4]
 800be16:	4b13      	ldr	r3, [pc, #76]	@ (800be64 <pvPortMalloc+0x188>)
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	431a      	orrs	r2, r3
 800be1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be1e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800be20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be22:	2200      	movs	r2, #0
 800be24:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800be26:	4b13      	ldr	r3, [pc, #76]	@ (800be74 <pvPortMalloc+0x198>)
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	3301      	adds	r3, #1
 800be2c:	4a11      	ldr	r2, [pc, #68]	@ (800be74 <pvPortMalloc+0x198>)
 800be2e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800be30:	f7fe fafc 	bl	800a42c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800be34:	69fb      	ldr	r3, [r7, #28]
 800be36:	f003 0307 	and.w	r3, r3, #7
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d00b      	beq.n	800be56 <pvPortMalloc+0x17a>
	__asm volatile
 800be3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be42:	f383 8811 	msr	BASEPRI, r3
 800be46:	f3bf 8f6f 	isb	sy
 800be4a:	f3bf 8f4f 	dsb	sy
 800be4e:	60fb      	str	r3, [r7, #12]
}
 800be50:	bf00      	nop
 800be52:	bf00      	nop
 800be54:	e7fd      	b.n	800be52 <pvPortMalloc+0x176>
	return pvReturn;
 800be56:	69fb      	ldr	r3, [r7, #28]
}
 800be58:	4618      	mov	r0, r3
 800be5a:	3728      	adds	r7, #40	@ 0x28
 800be5c:	46bd      	mov	sp, r7
 800be5e:	bd80      	pop	{r7, pc}
 800be60:	20003f44 	.word	0x20003f44
 800be64:	20003f58 	.word	0x20003f58
 800be68:	20003f48 	.word	0x20003f48
 800be6c:	20003f3c 	.word	0x20003f3c
 800be70:	20003f4c 	.word	0x20003f4c
 800be74:	20003f50 	.word	0x20003f50

0800be78 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	b086      	sub	sp, #24
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d04f      	beq.n	800bf2a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800be8a:	2308      	movs	r3, #8
 800be8c:	425b      	negs	r3, r3
 800be8e:	697a      	ldr	r2, [r7, #20]
 800be90:	4413      	add	r3, r2
 800be92:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800be94:	697b      	ldr	r3, [r7, #20]
 800be96:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800be98:	693b      	ldr	r3, [r7, #16]
 800be9a:	685a      	ldr	r2, [r3, #4]
 800be9c:	4b25      	ldr	r3, [pc, #148]	@ (800bf34 <vPortFree+0xbc>)
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	4013      	ands	r3, r2
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d10b      	bne.n	800bebe <vPortFree+0x46>
	__asm volatile
 800bea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beaa:	f383 8811 	msr	BASEPRI, r3
 800beae:	f3bf 8f6f 	isb	sy
 800beb2:	f3bf 8f4f 	dsb	sy
 800beb6:	60fb      	str	r3, [r7, #12]
}
 800beb8:	bf00      	nop
 800beba:	bf00      	nop
 800bebc:	e7fd      	b.n	800beba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bebe:	693b      	ldr	r3, [r7, #16]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d00b      	beq.n	800bede <vPortFree+0x66>
	__asm volatile
 800bec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beca:	f383 8811 	msr	BASEPRI, r3
 800bece:	f3bf 8f6f 	isb	sy
 800bed2:	f3bf 8f4f 	dsb	sy
 800bed6:	60bb      	str	r3, [r7, #8]
}
 800bed8:	bf00      	nop
 800beda:	bf00      	nop
 800bedc:	e7fd      	b.n	800beda <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bede:	693b      	ldr	r3, [r7, #16]
 800bee0:	685a      	ldr	r2, [r3, #4]
 800bee2:	4b14      	ldr	r3, [pc, #80]	@ (800bf34 <vPortFree+0xbc>)
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	4013      	ands	r3, r2
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d01e      	beq.n	800bf2a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800beec:	693b      	ldr	r3, [r7, #16]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d11a      	bne.n	800bf2a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bef4:	693b      	ldr	r3, [r7, #16]
 800bef6:	685a      	ldr	r2, [r3, #4]
 800bef8:	4b0e      	ldr	r3, [pc, #56]	@ (800bf34 <vPortFree+0xbc>)
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	43db      	mvns	r3, r3
 800befe:	401a      	ands	r2, r3
 800bf00:	693b      	ldr	r3, [r7, #16]
 800bf02:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bf04:	f7fe fa84 	bl	800a410 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bf08:	693b      	ldr	r3, [r7, #16]
 800bf0a:	685a      	ldr	r2, [r3, #4]
 800bf0c:	4b0a      	ldr	r3, [pc, #40]	@ (800bf38 <vPortFree+0xc0>)
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	4413      	add	r3, r2
 800bf12:	4a09      	ldr	r2, [pc, #36]	@ (800bf38 <vPortFree+0xc0>)
 800bf14:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bf16:	6938      	ldr	r0, [r7, #16]
 800bf18:	f000 f874 	bl	800c004 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800bf1c:	4b07      	ldr	r3, [pc, #28]	@ (800bf3c <vPortFree+0xc4>)
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	3301      	adds	r3, #1
 800bf22:	4a06      	ldr	r2, [pc, #24]	@ (800bf3c <vPortFree+0xc4>)
 800bf24:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800bf26:	f7fe fa81 	bl	800a42c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bf2a:	bf00      	nop
 800bf2c:	3718      	adds	r7, #24
 800bf2e:	46bd      	mov	sp, r7
 800bf30:	bd80      	pop	{r7, pc}
 800bf32:	bf00      	nop
 800bf34:	20003f58 	.word	0x20003f58
 800bf38:	20003f48 	.word	0x20003f48
 800bf3c:	20003f54 	.word	0x20003f54

0800bf40 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bf40:	b480      	push	{r7}
 800bf42:	b085      	sub	sp, #20
 800bf44:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bf46:	f242 7310 	movw	r3, #10000	@ 0x2710
 800bf4a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bf4c:	4b27      	ldr	r3, [pc, #156]	@ (800bfec <prvHeapInit+0xac>)
 800bf4e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	f003 0307 	and.w	r3, r3, #7
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d00c      	beq.n	800bf74 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	3307      	adds	r3, #7
 800bf5e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	f023 0307 	bic.w	r3, r3, #7
 800bf66:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bf68:	68ba      	ldr	r2, [r7, #8]
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	1ad3      	subs	r3, r2, r3
 800bf6e:	4a1f      	ldr	r2, [pc, #124]	@ (800bfec <prvHeapInit+0xac>)
 800bf70:	4413      	add	r3, r2
 800bf72:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bf78:	4a1d      	ldr	r2, [pc, #116]	@ (800bff0 <prvHeapInit+0xb0>)
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bf7e:	4b1c      	ldr	r3, [pc, #112]	@ (800bff0 <prvHeapInit+0xb0>)
 800bf80:	2200      	movs	r2, #0
 800bf82:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	68ba      	ldr	r2, [r7, #8]
 800bf88:	4413      	add	r3, r2
 800bf8a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bf8c:	2208      	movs	r2, #8
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	1a9b      	subs	r3, r3, r2
 800bf92:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	f023 0307 	bic.w	r3, r3, #7
 800bf9a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	4a15      	ldr	r2, [pc, #84]	@ (800bff4 <prvHeapInit+0xb4>)
 800bfa0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bfa2:	4b14      	ldr	r3, [pc, #80]	@ (800bff4 <prvHeapInit+0xb4>)
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	2200      	movs	r2, #0
 800bfa8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bfaa:	4b12      	ldr	r3, [pc, #72]	@ (800bff4 <prvHeapInit+0xb4>)
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	2200      	movs	r2, #0
 800bfb0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bfb6:	683b      	ldr	r3, [r7, #0]
 800bfb8:	68fa      	ldr	r2, [r7, #12]
 800bfba:	1ad2      	subs	r2, r2, r3
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bfc0:	4b0c      	ldr	r3, [pc, #48]	@ (800bff4 <prvHeapInit+0xb4>)
 800bfc2:	681a      	ldr	r2, [r3, #0]
 800bfc4:	683b      	ldr	r3, [r7, #0]
 800bfc6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bfc8:	683b      	ldr	r3, [r7, #0]
 800bfca:	685b      	ldr	r3, [r3, #4]
 800bfcc:	4a0a      	ldr	r2, [pc, #40]	@ (800bff8 <prvHeapInit+0xb8>)
 800bfce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bfd0:	683b      	ldr	r3, [r7, #0]
 800bfd2:	685b      	ldr	r3, [r3, #4]
 800bfd4:	4a09      	ldr	r2, [pc, #36]	@ (800bffc <prvHeapInit+0xbc>)
 800bfd6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bfd8:	4b09      	ldr	r3, [pc, #36]	@ (800c000 <prvHeapInit+0xc0>)
 800bfda:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800bfde:	601a      	str	r2, [r3, #0]
}
 800bfe0:	bf00      	nop
 800bfe2:	3714      	adds	r7, #20
 800bfe4:	46bd      	mov	sp, r7
 800bfe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfea:	4770      	bx	lr
 800bfec:	2000182c 	.word	0x2000182c
 800bff0:	20003f3c 	.word	0x20003f3c
 800bff4:	20003f44 	.word	0x20003f44
 800bff8:	20003f4c 	.word	0x20003f4c
 800bffc:	20003f48 	.word	0x20003f48
 800c000:	20003f58 	.word	0x20003f58

0800c004 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c004:	b480      	push	{r7}
 800c006:	b085      	sub	sp, #20
 800c008:	af00      	add	r7, sp, #0
 800c00a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c00c:	4b28      	ldr	r3, [pc, #160]	@ (800c0b0 <prvInsertBlockIntoFreeList+0xac>)
 800c00e:	60fb      	str	r3, [r7, #12]
 800c010:	e002      	b.n	800c018 <prvInsertBlockIntoFreeList+0x14>
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	60fb      	str	r3, [r7, #12]
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	687a      	ldr	r2, [r7, #4]
 800c01e:	429a      	cmp	r2, r3
 800c020:	d8f7      	bhi.n	800c012 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	685b      	ldr	r3, [r3, #4]
 800c02a:	68ba      	ldr	r2, [r7, #8]
 800c02c:	4413      	add	r3, r2
 800c02e:	687a      	ldr	r2, [r7, #4]
 800c030:	429a      	cmp	r2, r3
 800c032:	d108      	bne.n	800c046 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	685a      	ldr	r2, [r3, #4]
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	685b      	ldr	r3, [r3, #4]
 800c03c:	441a      	add	r2, r3
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	685b      	ldr	r3, [r3, #4]
 800c04e:	68ba      	ldr	r2, [r7, #8]
 800c050:	441a      	add	r2, r3
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	429a      	cmp	r2, r3
 800c058:	d118      	bne.n	800c08c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	681a      	ldr	r2, [r3, #0]
 800c05e:	4b15      	ldr	r3, [pc, #84]	@ (800c0b4 <prvInsertBlockIntoFreeList+0xb0>)
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	429a      	cmp	r2, r3
 800c064:	d00d      	beq.n	800c082 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	685a      	ldr	r2, [r3, #4]
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	685b      	ldr	r3, [r3, #4]
 800c070:	441a      	add	r2, r3
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	681a      	ldr	r2, [r3, #0]
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	601a      	str	r2, [r3, #0]
 800c080:	e008      	b.n	800c094 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c082:	4b0c      	ldr	r3, [pc, #48]	@ (800c0b4 <prvInsertBlockIntoFreeList+0xb0>)
 800c084:	681a      	ldr	r2, [r3, #0]
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	601a      	str	r2, [r3, #0]
 800c08a:	e003      	b.n	800c094 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	681a      	ldr	r2, [r3, #0]
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c094:	68fa      	ldr	r2, [r7, #12]
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	429a      	cmp	r2, r3
 800c09a:	d002      	beq.n	800c0a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	687a      	ldr	r2, [r7, #4]
 800c0a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c0a2:	bf00      	nop
 800c0a4:	3714      	adds	r7, #20
 800c0a6:	46bd      	mov	sp, r7
 800c0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ac:	4770      	bx	lr
 800c0ae:	bf00      	nop
 800c0b0:	20003f3c 	.word	0x20003f3c
 800c0b4:	20003f44 	.word	0x20003f44

0800c0b8 <__cvt>:
 800c0b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c0bc:	ec57 6b10 	vmov	r6, r7, d0
 800c0c0:	2f00      	cmp	r7, #0
 800c0c2:	460c      	mov	r4, r1
 800c0c4:	4619      	mov	r1, r3
 800c0c6:	463b      	mov	r3, r7
 800c0c8:	bfbb      	ittet	lt
 800c0ca:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c0ce:	461f      	movlt	r7, r3
 800c0d0:	2300      	movge	r3, #0
 800c0d2:	232d      	movlt	r3, #45	@ 0x2d
 800c0d4:	700b      	strb	r3, [r1, #0]
 800c0d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c0d8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c0dc:	4691      	mov	r9, r2
 800c0de:	f023 0820 	bic.w	r8, r3, #32
 800c0e2:	bfbc      	itt	lt
 800c0e4:	4632      	movlt	r2, r6
 800c0e6:	4616      	movlt	r6, r2
 800c0e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c0ec:	d005      	beq.n	800c0fa <__cvt+0x42>
 800c0ee:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c0f2:	d100      	bne.n	800c0f6 <__cvt+0x3e>
 800c0f4:	3401      	adds	r4, #1
 800c0f6:	2102      	movs	r1, #2
 800c0f8:	e000      	b.n	800c0fc <__cvt+0x44>
 800c0fa:	2103      	movs	r1, #3
 800c0fc:	ab03      	add	r3, sp, #12
 800c0fe:	9301      	str	r3, [sp, #4]
 800c100:	ab02      	add	r3, sp, #8
 800c102:	9300      	str	r3, [sp, #0]
 800c104:	ec47 6b10 	vmov	d0, r6, r7
 800c108:	4653      	mov	r3, sl
 800c10a:	4622      	mov	r2, r4
 800c10c:	f000 fee0 	bl	800ced0 <_dtoa_r>
 800c110:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c114:	4605      	mov	r5, r0
 800c116:	d119      	bne.n	800c14c <__cvt+0x94>
 800c118:	f019 0f01 	tst.w	r9, #1
 800c11c:	d00e      	beq.n	800c13c <__cvt+0x84>
 800c11e:	eb00 0904 	add.w	r9, r0, r4
 800c122:	2200      	movs	r2, #0
 800c124:	2300      	movs	r3, #0
 800c126:	4630      	mov	r0, r6
 800c128:	4639      	mov	r1, r7
 800c12a:	f7f4 fccd 	bl	8000ac8 <__aeabi_dcmpeq>
 800c12e:	b108      	cbz	r0, 800c134 <__cvt+0x7c>
 800c130:	f8cd 900c 	str.w	r9, [sp, #12]
 800c134:	2230      	movs	r2, #48	@ 0x30
 800c136:	9b03      	ldr	r3, [sp, #12]
 800c138:	454b      	cmp	r3, r9
 800c13a:	d31e      	bcc.n	800c17a <__cvt+0xc2>
 800c13c:	9b03      	ldr	r3, [sp, #12]
 800c13e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c140:	1b5b      	subs	r3, r3, r5
 800c142:	4628      	mov	r0, r5
 800c144:	6013      	str	r3, [r2, #0]
 800c146:	b004      	add	sp, #16
 800c148:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c14c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c150:	eb00 0904 	add.w	r9, r0, r4
 800c154:	d1e5      	bne.n	800c122 <__cvt+0x6a>
 800c156:	7803      	ldrb	r3, [r0, #0]
 800c158:	2b30      	cmp	r3, #48	@ 0x30
 800c15a:	d10a      	bne.n	800c172 <__cvt+0xba>
 800c15c:	2200      	movs	r2, #0
 800c15e:	2300      	movs	r3, #0
 800c160:	4630      	mov	r0, r6
 800c162:	4639      	mov	r1, r7
 800c164:	f7f4 fcb0 	bl	8000ac8 <__aeabi_dcmpeq>
 800c168:	b918      	cbnz	r0, 800c172 <__cvt+0xba>
 800c16a:	f1c4 0401 	rsb	r4, r4, #1
 800c16e:	f8ca 4000 	str.w	r4, [sl]
 800c172:	f8da 3000 	ldr.w	r3, [sl]
 800c176:	4499      	add	r9, r3
 800c178:	e7d3      	b.n	800c122 <__cvt+0x6a>
 800c17a:	1c59      	adds	r1, r3, #1
 800c17c:	9103      	str	r1, [sp, #12]
 800c17e:	701a      	strb	r2, [r3, #0]
 800c180:	e7d9      	b.n	800c136 <__cvt+0x7e>

0800c182 <__exponent>:
 800c182:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c184:	2900      	cmp	r1, #0
 800c186:	bfba      	itte	lt
 800c188:	4249      	neglt	r1, r1
 800c18a:	232d      	movlt	r3, #45	@ 0x2d
 800c18c:	232b      	movge	r3, #43	@ 0x2b
 800c18e:	2909      	cmp	r1, #9
 800c190:	7002      	strb	r2, [r0, #0]
 800c192:	7043      	strb	r3, [r0, #1]
 800c194:	dd29      	ble.n	800c1ea <__exponent+0x68>
 800c196:	f10d 0307 	add.w	r3, sp, #7
 800c19a:	461d      	mov	r5, r3
 800c19c:	270a      	movs	r7, #10
 800c19e:	461a      	mov	r2, r3
 800c1a0:	fbb1 f6f7 	udiv	r6, r1, r7
 800c1a4:	fb07 1416 	mls	r4, r7, r6, r1
 800c1a8:	3430      	adds	r4, #48	@ 0x30
 800c1aa:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c1ae:	460c      	mov	r4, r1
 800c1b0:	2c63      	cmp	r4, #99	@ 0x63
 800c1b2:	f103 33ff 	add.w	r3, r3, #4294967295
 800c1b6:	4631      	mov	r1, r6
 800c1b8:	dcf1      	bgt.n	800c19e <__exponent+0x1c>
 800c1ba:	3130      	adds	r1, #48	@ 0x30
 800c1bc:	1e94      	subs	r4, r2, #2
 800c1be:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c1c2:	1c41      	adds	r1, r0, #1
 800c1c4:	4623      	mov	r3, r4
 800c1c6:	42ab      	cmp	r3, r5
 800c1c8:	d30a      	bcc.n	800c1e0 <__exponent+0x5e>
 800c1ca:	f10d 0309 	add.w	r3, sp, #9
 800c1ce:	1a9b      	subs	r3, r3, r2
 800c1d0:	42ac      	cmp	r4, r5
 800c1d2:	bf88      	it	hi
 800c1d4:	2300      	movhi	r3, #0
 800c1d6:	3302      	adds	r3, #2
 800c1d8:	4403      	add	r3, r0
 800c1da:	1a18      	subs	r0, r3, r0
 800c1dc:	b003      	add	sp, #12
 800c1de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1e0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c1e4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c1e8:	e7ed      	b.n	800c1c6 <__exponent+0x44>
 800c1ea:	2330      	movs	r3, #48	@ 0x30
 800c1ec:	3130      	adds	r1, #48	@ 0x30
 800c1ee:	7083      	strb	r3, [r0, #2]
 800c1f0:	70c1      	strb	r1, [r0, #3]
 800c1f2:	1d03      	adds	r3, r0, #4
 800c1f4:	e7f1      	b.n	800c1da <__exponent+0x58>
	...

0800c1f8 <_printf_float>:
 800c1f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1fc:	b08d      	sub	sp, #52	@ 0x34
 800c1fe:	460c      	mov	r4, r1
 800c200:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c204:	4616      	mov	r6, r2
 800c206:	461f      	mov	r7, r3
 800c208:	4605      	mov	r5, r0
 800c20a:	f000 fced 	bl	800cbe8 <_localeconv_r>
 800c20e:	6803      	ldr	r3, [r0, #0]
 800c210:	9304      	str	r3, [sp, #16]
 800c212:	4618      	mov	r0, r3
 800c214:	f7f4 f82c 	bl	8000270 <strlen>
 800c218:	2300      	movs	r3, #0
 800c21a:	930a      	str	r3, [sp, #40]	@ 0x28
 800c21c:	f8d8 3000 	ldr.w	r3, [r8]
 800c220:	9005      	str	r0, [sp, #20]
 800c222:	3307      	adds	r3, #7
 800c224:	f023 0307 	bic.w	r3, r3, #7
 800c228:	f103 0208 	add.w	r2, r3, #8
 800c22c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c230:	f8d4 b000 	ldr.w	fp, [r4]
 800c234:	f8c8 2000 	str.w	r2, [r8]
 800c238:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c23c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c240:	9307      	str	r3, [sp, #28]
 800c242:	f8cd 8018 	str.w	r8, [sp, #24]
 800c246:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c24a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c24e:	4b9c      	ldr	r3, [pc, #624]	@ (800c4c0 <_printf_float+0x2c8>)
 800c250:	f04f 32ff 	mov.w	r2, #4294967295
 800c254:	f7f4 fc6a 	bl	8000b2c <__aeabi_dcmpun>
 800c258:	bb70      	cbnz	r0, 800c2b8 <_printf_float+0xc0>
 800c25a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c25e:	4b98      	ldr	r3, [pc, #608]	@ (800c4c0 <_printf_float+0x2c8>)
 800c260:	f04f 32ff 	mov.w	r2, #4294967295
 800c264:	f7f4 fc44 	bl	8000af0 <__aeabi_dcmple>
 800c268:	bb30      	cbnz	r0, 800c2b8 <_printf_float+0xc0>
 800c26a:	2200      	movs	r2, #0
 800c26c:	2300      	movs	r3, #0
 800c26e:	4640      	mov	r0, r8
 800c270:	4649      	mov	r1, r9
 800c272:	f7f4 fc33 	bl	8000adc <__aeabi_dcmplt>
 800c276:	b110      	cbz	r0, 800c27e <_printf_float+0x86>
 800c278:	232d      	movs	r3, #45	@ 0x2d
 800c27a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c27e:	4a91      	ldr	r2, [pc, #580]	@ (800c4c4 <_printf_float+0x2cc>)
 800c280:	4b91      	ldr	r3, [pc, #580]	@ (800c4c8 <_printf_float+0x2d0>)
 800c282:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c286:	bf8c      	ite	hi
 800c288:	4690      	movhi	r8, r2
 800c28a:	4698      	movls	r8, r3
 800c28c:	2303      	movs	r3, #3
 800c28e:	6123      	str	r3, [r4, #16]
 800c290:	f02b 0304 	bic.w	r3, fp, #4
 800c294:	6023      	str	r3, [r4, #0]
 800c296:	f04f 0900 	mov.w	r9, #0
 800c29a:	9700      	str	r7, [sp, #0]
 800c29c:	4633      	mov	r3, r6
 800c29e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c2a0:	4621      	mov	r1, r4
 800c2a2:	4628      	mov	r0, r5
 800c2a4:	f000 f9d2 	bl	800c64c <_printf_common>
 800c2a8:	3001      	adds	r0, #1
 800c2aa:	f040 808d 	bne.w	800c3c8 <_printf_float+0x1d0>
 800c2ae:	f04f 30ff 	mov.w	r0, #4294967295
 800c2b2:	b00d      	add	sp, #52	@ 0x34
 800c2b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2b8:	4642      	mov	r2, r8
 800c2ba:	464b      	mov	r3, r9
 800c2bc:	4640      	mov	r0, r8
 800c2be:	4649      	mov	r1, r9
 800c2c0:	f7f4 fc34 	bl	8000b2c <__aeabi_dcmpun>
 800c2c4:	b140      	cbz	r0, 800c2d8 <_printf_float+0xe0>
 800c2c6:	464b      	mov	r3, r9
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	bfbc      	itt	lt
 800c2cc:	232d      	movlt	r3, #45	@ 0x2d
 800c2ce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c2d2:	4a7e      	ldr	r2, [pc, #504]	@ (800c4cc <_printf_float+0x2d4>)
 800c2d4:	4b7e      	ldr	r3, [pc, #504]	@ (800c4d0 <_printf_float+0x2d8>)
 800c2d6:	e7d4      	b.n	800c282 <_printf_float+0x8a>
 800c2d8:	6863      	ldr	r3, [r4, #4]
 800c2da:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c2de:	9206      	str	r2, [sp, #24]
 800c2e0:	1c5a      	adds	r2, r3, #1
 800c2e2:	d13b      	bne.n	800c35c <_printf_float+0x164>
 800c2e4:	2306      	movs	r3, #6
 800c2e6:	6063      	str	r3, [r4, #4]
 800c2e8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c2ec:	2300      	movs	r3, #0
 800c2ee:	6022      	str	r2, [r4, #0]
 800c2f0:	9303      	str	r3, [sp, #12]
 800c2f2:	ab0a      	add	r3, sp, #40	@ 0x28
 800c2f4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c2f8:	ab09      	add	r3, sp, #36	@ 0x24
 800c2fa:	9300      	str	r3, [sp, #0]
 800c2fc:	6861      	ldr	r1, [r4, #4]
 800c2fe:	ec49 8b10 	vmov	d0, r8, r9
 800c302:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c306:	4628      	mov	r0, r5
 800c308:	f7ff fed6 	bl	800c0b8 <__cvt>
 800c30c:	9b06      	ldr	r3, [sp, #24]
 800c30e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c310:	2b47      	cmp	r3, #71	@ 0x47
 800c312:	4680      	mov	r8, r0
 800c314:	d129      	bne.n	800c36a <_printf_float+0x172>
 800c316:	1cc8      	adds	r0, r1, #3
 800c318:	db02      	blt.n	800c320 <_printf_float+0x128>
 800c31a:	6863      	ldr	r3, [r4, #4]
 800c31c:	4299      	cmp	r1, r3
 800c31e:	dd41      	ble.n	800c3a4 <_printf_float+0x1ac>
 800c320:	f1aa 0a02 	sub.w	sl, sl, #2
 800c324:	fa5f fa8a 	uxtb.w	sl, sl
 800c328:	3901      	subs	r1, #1
 800c32a:	4652      	mov	r2, sl
 800c32c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c330:	9109      	str	r1, [sp, #36]	@ 0x24
 800c332:	f7ff ff26 	bl	800c182 <__exponent>
 800c336:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c338:	1813      	adds	r3, r2, r0
 800c33a:	2a01      	cmp	r2, #1
 800c33c:	4681      	mov	r9, r0
 800c33e:	6123      	str	r3, [r4, #16]
 800c340:	dc02      	bgt.n	800c348 <_printf_float+0x150>
 800c342:	6822      	ldr	r2, [r4, #0]
 800c344:	07d2      	lsls	r2, r2, #31
 800c346:	d501      	bpl.n	800c34c <_printf_float+0x154>
 800c348:	3301      	adds	r3, #1
 800c34a:	6123      	str	r3, [r4, #16]
 800c34c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c350:	2b00      	cmp	r3, #0
 800c352:	d0a2      	beq.n	800c29a <_printf_float+0xa2>
 800c354:	232d      	movs	r3, #45	@ 0x2d
 800c356:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c35a:	e79e      	b.n	800c29a <_printf_float+0xa2>
 800c35c:	9a06      	ldr	r2, [sp, #24]
 800c35e:	2a47      	cmp	r2, #71	@ 0x47
 800c360:	d1c2      	bne.n	800c2e8 <_printf_float+0xf0>
 800c362:	2b00      	cmp	r3, #0
 800c364:	d1c0      	bne.n	800c2e8 <_printf_float+0xf0>
 800c366:	2301      	movs	r3, #1
 800c368:	e7bd      	b.n	800c2e6 <_printf_float+0xee>
 800c36a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c36e:	d9db      	bls.n	800c328 <_printf_float+0x130>
 800c370:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c374:	d118      	bne.n	800c3a8 <_printf_float+0x1b0>
 800c376:	2900      	cmp	r1, #0
 800c378:	6863      	ldr	r3, [r4, #4]
 800c37a:	dd0b      	ble.n	800c394 <_printf_float+0x19c>
 800c37c:	6121      	str	r1, [r4, #16]
 800c37e:	b913      	cbnz	r3, 800c386 <_printf_float+0x18e>
 800c380:	6822      	ldr	r2, [r4, #0]
 800c382:	07d0      	lsls	r0, r2, #31
 800c384:	d502      	bpl.n	800c38c <_printf_float+0x194>
 800c386:	3301      	adds	r3, #1
 800c388:	440b      	add	r3, r1
 800c38a:	6123      	str	r3, [r4, #16]
 800c38c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c38e:	f04f 0900 	mov.w	r9, #0
 800c392:	e7db      	b.n	800c34c <_printf_float+0x154>
 800c394:	b913      	cbnz	r3, 800c39c <_printf_float+0x1a4>
 800c396:	6822      	ldr	r2, [r4, #0]
 800c398:	07d2      	lsls	r2, r2, #31
 800c39a:	d501      	bpl.n	800c3a0 <_printf_float+0x1a8>
 800c39c:	3302      	adds	r3, #2
 800c39e:	e7f4      	b.n	800c38a <_printf_float+0x192>
 800c3a0:	2301      	movs	r3, #1
 800c3a2:	e7f2      	b.n	800c38a <_printf_float+0x192>
 800c3a4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c3a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c3aa:	4299      	cmp	r1, r3
 800c3ac:	db05      	blt.n	800c3ba <_printf_float+0x1c2>
 800c3ae:	6823      	ldr	r3, [r4, #0]
 800c3b0:	6121      	str	r1, [r4, #16]
 800c3b2:	07d8      	lsls	r0, r3, #31
 800c3b4:	d5ea      	bpl.n	800c38c <_printf_float+0x194>
 800c3b6:	1c4b      	adds	r3, r1, #1
 800c3b8:	e7e7      	b.n	800c38a <_printf_float+0x192>
 800c3ba:	2900      	cmp	r1, #0
 800c3bc:	bfd4      	ite	le
 800c3be:	f1c1 0202 	rsble	r2, r1, #2
 800c3c2:	2201      	movgt	r2, #1
 800c3c4:	4413      	add	r3, r2
 800c3c6:	e7e0      	b.n	800c38a <_printf_float+0x192>
 800c3c8:	6823      	ldr	r3, [r4, #0]
 800c3ca:	055a      	lsls	r2, r3, #21
 800c3cc:	d407      	bmi.n	800c3de <_printf_float+0x1e6>
 800c3ce:	6923      	ldr	r3, [r4, #16]
 800c3d0:	4642      	mov	r2, r8
 800c3d2:	4631      	mov	r1, r6
 800c3d4:	4628      	mov	r0, r5
 800c3d6:	47b8      	blx	r7
 800c3d8:	3001      	adds	r0, #1
 800c3da:	d12b      	bne.n	800c434 <_printf_float+0x23c>
 800c3dc:	e767      	b.n	800c2ae <_printf_float+0xb6>
 800c3de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c3e2:	f240 80dd 	bls.w	800c5a0 <_printf_float+0x3a8>
 800c3e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c3ea:	2200      	movs	r2, #0
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	f7f4 fb6b 	bl	8000ac8 <__aeabi_dcmpeq>
 800c3f2:	2800      	cmp	r0, #0
 800c3f4:	d033      	beq.n	800c45e <_printf_float+0x266>
 800c3f6:	4a37      	ldr	r2, [pc, #220]	@ (800c4d4 <_printf_float+0x2dc>)
 800c3f8:	2301      	movs	r3, #1
 800c3fa:	4631      	mov	r1, r6
 800c3fc:	4628      	mov	r0, r5
 800c3fe:	47b8      	blx	r7
 800c400:	3001      	adds	r0, #1
 800c402:	f43f af54 	beq.w	800c2ae <_printf_float+0xb6>
 800c406:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c40a:	4543      	cmp	r3, r8
 800c40c:	db02      	blt.n	800c414 <_printf_float+0x21c>
 800c40e:	6823      	ldr	r3, [r4, #0]
 800c410:	07d8      	lsls	r0, r3, #31
 800c412:	d50f      	bpl.n	800c434 <_printf_float+0x23c>
 800c414:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c418:	4631      	mov	r1, r6
 800c41a:	4628      	mov	r0, r5
 800c41c:	47b8      	blx	r7
 800c41e:	3001      	adds	r0, #1
 800c420:	f43f af45 	beq.w	800c2ae <_printf_float+0xb6>
 800c424:	f04f 0900 	mov.w	r9, #0
 800c428:	f108 38ff 	add.w	r8, r8, #4294967295
 800c42c:	f104 0a1a 	add.w	sl, r4, #26
 800c430:	45c8      	cmp	r8, r9
 800c432:	dc09      	bgt.n	800c448 <_printf_float+0x250>
 800c434:	6823      	ldr	r3, [r4, #0]
 800c436:	079b      	lsls	r3, r3, #30
 800c438:	f100 8103 	bmi.w	800c642 <_printf_float+0x44a>
 800c43c:	68e0      	ldr	r0, [r4, #12]
 800c43e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c440:	4298      	cmp	r0, r3
 800c442:	bfb8      	it	lt
 800c444:	4618      	movlt	r0, r3
 800c446:	e734      	b.n	800c2b2 <_printf_float+0xba>
 800c448:	2301      	movs	r3, #1
 800c44a:	4652      	mov	r2, sl
 800c44c:	4631      	mov	r1, r6
 800c44e:	4628      	mov	r0, r5
 800c450:	47b8      	blx	r7
 800c452:	3001      	adds	r0, #1
 800c454:	f43f af2b 	beq.w	800c2ae <_printf_float+0xb6>
 800c458:	f109 0901 	add.w	r9, r9, #1
 800c45c:	e7e8      	b.n	800c430 <_printf_float+0x238>
 800c45e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c460:	2b00      	cmp	r3, #0
 800c462:	dc39      	bgt.n	800c4d8 <_printf_float+0x2e0>
 800c464:	4a1b      	ldr	r2, [pc, #108]	@ (800c4d4 <_printf_float+0x2dc>)
 800c466:	2301      	movs	r3, #1
 800c468:	4631      	mov	r1, r6
 800c46a:	4628      	mov	r0, r5
 800c46c:	47b8      	blx	r7
 800c46e:	3001      	adds	r0, #1
 800c470:	f43f af1d 	beq.w	800c2ae <_printf_float+0xb6>
 800c474:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c478:	ea59 0303 	orrs.w	r3, r9, r3
 800c47c:	d102      	bne.n	800c484 <_printf_float+0x28c>
 800c47e:	6823      	ldr	r3, [r4, #0]
 800c480:	07d9      	lsls	r1, r3, #31
 800c482:	d5d7      	bpl.n	800c434 <_printf_float+0x23c>
 800c484:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c488:	4631      	mov	r1, r6
 800c48a:	4628      	mov	r0, r5
 800c48c:	47b8      	blx	r7
 800c48e:	3001      	adds	r0, #1
 800c490:	f43f af0d 	beq.w	800c2ae <_printf_float+0xb6>
 800c494:	f04f 0a00 	mov.w	sl, #0
 800c498:	f104 0b1a 	add.w	fp, r4, #26
 800c49c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c49e:	425b      	negs	r3, r3
 800c4a0:	4553      	cmp	r3, sl
 800c4a2:	dc01      	bgt.n	800c4a8 <_printf_float+0x2b0>
 800c4a4:	464b      	mov	r3, r9
 800c4a6:	e793      	b.n	800c3d0 <_printf_float+0x1d8>
 800c4a8:	2301      	movs	r3, #1
 800c4aa:	465a      	mov	r2, fp
 800c4ac:	4631      	mov	r1, r6
 800c4ae:	4628      	mov	r0, r5
 800c4b0:	47b8      	blx	r7
 800c4b2:	3001      	adds	r0, #1
 800c4b4:	f43f aefb 	beq.w	800c2ae <_printf_float+0xb6>
 800c4b8:	f10a 0a01 	add.w	sl, sl, #1
 800c4bc:	e7ee      	b.n	800c49c <_printf_float+0x2a4>
 800c4be:	bf00      	nop
 800c4c0:	7fefffff 	.word	0x7fefffff
 800c4c4:	0800fa20 	.word	0x0800fa20
 800c4c8:	0800fa1c 	.word	0x0800fa1c
 800c4cc:	0800fa28 	.word	0x0800fa28
 800c4d0:	0800fa24 	.word	0x0800fa24
 800c4d4:	0800fa2c 	.word	0x0800fa2c
 800c4d8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c4da:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c4de:	4553      	cmp	r3, sl
 800c4e0:	bfa8      	it	ge
 800c4e2:	4653      	movge	r3, sl
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	4699      	mov	r9, r3
 800c4e8:	dc36      	bgt.n	800c558 <_printf_float+0x360>
 800c4ea:	f04f 0b00 	mov.w	fp, #0
 800c4ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c4f2:	f104 021a 	add.w	r2, r4, #26
 800c4f6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c4f8:	9306      	str	r3, [sp, #24]
 800c4fa:	eba3 0309 	sub.w	r3, r3, r9
 800c4fe:	455b      	cmp	r3, fp
 800c500:	dc31      	bgt.n	800c566 <_printf_float+0x36e>
 800c502:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c504:	459a      	cmp	sl, r3
 800c506:	dc3a      	bgt.n	800c57e <_printf_float+0x386>
 800c508:	6823      	ldr	r3, [r4, #0]
 800c50a:	07da      	lsls	r2, r3, #31
 800c50c:	d437      	bmi.n	800c57e <_printf_float+0x386>
 800c50e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c510:	ebaa 0903 	sub.w	r9, sl, r3
 800c514:	9b06      	ldr	r3, [sp, #24]
 800c516:	ebaa 0303 	sub.w	r3, sl, r3
 800c51a:	4599      	cmp	r9, r3
 800c51c:	bfa8      	it	ge
 800c51e:	4699      	movge	r9, r3
 800c520:	f1b9 0f00 	cmp.w	r9, #0
 800c524:	dc33      	bgt.n	800c58e <_printf_float+0x396>
 800c526:	f04f 0800 	mov.w	r8, #0
 800c52a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c52e:	f104 0b1a 	add.w	fp, r4, #26
 800c532:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c534:	ebaa 0303 	sub.w	r3, sl, r3
 800c538:	eba3 0309 	sub.w	r3, r3, r9
 800c53c:	4543      	cmp	r3, r8
 800c53e:	f77f af79 	ble.w	800c434 <_printf_float+0x23c>
 800c542:	2301      	movs	r3, #1
 800c544:	465a      	mov	r2, fp
 800c546:	4631      	mov	r1, r6
 800c548:	4628      	mov	r0, r5
 800c54a:	47b8      	blx	r7
 800c54c:	3001      	adds	r0, #1
 800c54e:	f43f aeae 	beq.w	800c2ae <_printf_float+0xb6>
 800c552:	f108 0801 	add.w	r8, r8, #1
 800c556:	e7ec      	b.n	800c532 <_printf_float+0x33a>
 800c558:	4642      	mov	r2, r8
 800c55a:	4631      	mov	r1, r6
 800c55c:	4628      	mov	r0, r5
 800c55e:	47b8      	blx	r7
 800c560:	3001      	adds	r0, #1
 800c562:	d1c2      	bne.n	800c4ea <_printf_float+0x2f2>
 800c564:	e6a3      	b.n	800c2ae <_printf_float+0xb6>
 800c566:	2301      	movs	r3, #1
 800c568:	4631      	mov	r1, r6
 800c56a:	4628      	mov	r0, r5
 800c56c:	9206      	str	r2, [sp, #24]
 800c56e:	47b8      	blx	r7
 800c570:	3001      	adds	r0, #1
 800c572:	f43f ae9c 	beq.w	800c2ae <_printf_float+0xb6>
 800c576:	9a06      	ldr	r2, [sp, #24]
 800c578:	f10b 0b01 	add.w	fp, fp, #1
 800c57c:	e7bb      	b.n	800c4f6 <_printf_float+0x2fe>
 800c57e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c582:	4631      	mov	r1, r6
 800c584:	4628      	mov	r0, r5
 800c586:	47b8      	blx	r7
 800c588:	3001      	adds	r0, #1
 800c58a:	d1c0      	bne.n	800c50e <_printf_float+0x316>
 800c58c:	e68f      	b.n	800c2ae <_printf_float+0xb6>
 800c58e:	9a06      	ldr	r2, [sp, #24]
 800c590:	464b      	mov	r3, r9
 800c592:	4442      	add	r2, r8
 800c594:	4631      	mov	r1, r6
 800c596:	4628      	mov	r0, r5
 800c598:	47b8      	blx	r7
 800c59a:	3001      	adds	r0, #1
 800c59c:	d1c3      	bne.n	800c526 <_printf_float+0x32e>
 800c59e:	e686      	b.n	800c2ae <_printf_float+0xb6>
 800c5a0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c5a4:	f1ba 0f01 	cmp.w	sl, #1
 800c5a8:	dc01      	bgt.n	800c5ae <_printf_float+0x3b6>
 800c5aa:	07db      	lsls	r3, r3, #31
 800c5ac:	d536      	bpl.n	800c61c <_printf_float+0x424>
 800c5ae:	2301      	movs	r3, #1
 800c5b0:	4642      	mov	r2, r8
 800c5b2:	4631      	mov	r1, r6
 800c5b4:	4628      	mov	r0, r5
 800c5b6:	47b8      	blx	r7
 800c5b8:	3001      	adds	r0, #1
 800c5ba:	f43f ae78 	beq.w	800c2ae <_printf_float+0xb6>
 800c5be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c5c2:	4631      	mov	r1, r6
 800c5c4:	4628      	mov	r0, r5
 800c5c6:	47b8      	blx	r7
 800c5c8:	3001      	adds	r0, #1
 800c5ca:	f43f ae70 	beq.w	800c2ae <_printf_float+0xb6>
 800c5ce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	2300      	movs	r3, #0
 800c5d6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c5da:	f7f4 fa75 	bl	8000ac8 <__aeabi_dcmpeq>
 800c5de:	b9c0      	cbnz	r0, 800c612 <_printf_float+0x41a>
 800c5e0:	4653      	mov	r3, sl
 800c5e2:	f108 0201 	add.w	r2, r8, #1
 800c5e6:	4631      	mov	r1, r6
 800c5e8:	4628      	mov	r0, r5
 800c5ea:	47b8      	blx	r7
 800c5ec:	3001      	adds	r0, #1
 800c5ee:	d10c      	bne.n	800c60a <_printf_float+0x412>
 800c5f0:	e65d      	b.n	800c2ae <_printf_float+0xb6>
 800c5f2:	2301      	movs	r3, #1
 800c5f4:	465a      	mov	r2, fp
 800c5f6:	4631      	mov	r1, r6
 800c5f8:	4628      	mov	r0, r5
 800c5fa:	47b8      	blx	r7
 800c5fc:	3001      	adds	r0, #1
 800c5fe:	f43f ae56 	beq.w	800c2ae <_printf_float+0xb6>
 800c602:	f108 0801 	add.w	r8, r8, #1
 800c606:	45d0      	cmp	r8, sl
 800c608:	dbf3      	blt.n	800c5f2 <_printf_float+0x3fa>
 800c60a:	464b      	mov	r3, r9
 800c60c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c610:	e6df      	b.n	800c3d2 <_printf_float+0x1da>
 800c612:	f04f 0800 	mov.w	r8, #0
 800c616:	f104 0b1a 	add.w	fp, r4, #26
 800c61a:	e7f4      	b.n	800c606 <_printf_float+0x40e>
 800c61c:	2301      	movs	r3, #1
 800c61e:	4642      	mov	r2, r8
 800c620:	e7e1      	b.n	800c5e6 <_printf_float+0x3ee>
 800c622:	2301      	movs	r3, #1
 800c624:	464a      	mov	r2, r9
 800c626:	4631      	mov	r1, r6
 800c628:	4628      	mov	r0, r5
 800c62a:	47b8      	blx	r7
 800c62c:	3001      	adds	r0, #1
 800c62e:	f43f ae3e 	beq.w	800c2ae <_printf_float+0xb6>
 800c632:	f108 0801 	add.w	r8, r8, #1
 800c636:	68e3      	ldr	r3, [r4, #12]
 800c638:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c63a:	1a5b      	subs	r3, r3, r1
 800c63c:	4543      	cmp	r3, r8
 800c63e:	dcf0      	bgt.n	800c622 <_printf_float+0x42a>
 800c640:	e6fc      	b.n	800c43c <_printf_float+0x244>
 800c642:	f04f 0800 	mov.w	r8, #0
 800c646:	f104 0919 	add.w	r9, r4, #25
 800c64a:	e7f4      	b.n	800c636 <_printf_float+0x43e>

0800c64c <_printf_common>:
 800c64c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c650:	4616      	mov	r6, r2
 800c652:	4698      	mov	r8, r3
 800c654:	688a      	ldr	r2, [r1, #8]
 800c656:	690b      	ldr	r3, [r1, #16]
 800c658:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c65c:	4293      	cmp	r3, r2
 800c65e:	bfb8      	it	lt
 800c660:	4613      	movlt	r3, r2
 800c662:	6033      	str	r3, [r6, #0]
 800c664:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c668:	4607      	mov	r7, r0
 800c66a:	460c      	mov	r4, r1
 800c66c:	b10a      	cbz	r2, 800c672 <_printf_common+0x26>
 800c66e:	3301      	adds	r3, #1
 800c670:	6033      	str	r3, [r6, #0]
 800c672:	6823      	ldr	r3, [r4, #0]
 800c674:	0699      	lsls	r1, r3, #26
 800c676:	bf42      	ittt	mi
 800c678:	6833      	ldrmi	r3, [r6, #0]
 800c67a:	3302      	addmi	r3, #2
 800c67c:	6033      	strmi	r3, [r6, #0]
 800c67e:	6825      	ldr	r5, [r4, #0]
 800c680:	f015 0506 	ands.w	r5, r5, #6
 800c684:	d106      	bne.n	800c694 <_printf_common+0x48>
 800c686:	f104 0a19 	add.w	sl, r4, #25
 800c68a:	68e3      	ldr	r3, [r4, #12]
 800c68c:	6832      	ldr	r2, [r6, #0]
 800c68e:	1a9b      	subs	r3, r3, r2
 800c690:	42ab      	cmp	r3, r5
 800c692:	dc26      	bgt.n	800c6e2 <_printf_common+0x96>
 800c694:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c698:	6822      	ldr	r2, [r4, #0]
 800c69a:	3b00      	subs	r3, #0
 800c69c:	bf18      	it	ne
 800c69e:	2301      	movne	r3, #1
 800c6a0:	0692      	lsls	r2, r2, #26
 800c6a2:	d42b      	bmi.n	800c6fc <_printf_common+0xb0>
 800c6a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c6a8:	4641      	mov	r1, r8
 800c6aa:	4638      	mov	r0, r7
 800c6ac:	47c8      	blx	r9
 800c6ae:	3001      	adds	r0, #1
 800c6b0:	d01e      	beq.n	800c6f0 <_printf_common+0xa4>
 800c6b2:	6823      	ldr	r3, [r4, #0]
 800c6b4:	6922      	ldr	r2, [r4, #16]
 800c6b6:	f003 0306 	and.w	r3, r3, #6
 800c6ba:	2b04      	cmp	r3, #4
 800c6bc:	bf02      	ittt	eq
 800c6be:	68e5      	ldreq	r5, [r4, #12]
 800c6c0:	6833      	ldreq	r3, [r6, #0]
 800c6c2:	1aed      	subeq	r5, r5, r3
 800c6c4:	68a3      	ldr	r3, [r4, #8]
 800c6c6:	bf0c      	ite	eq
 800c6c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c6cc:	2500      	movne	r5, #0
 800c6ce:	4293      	cmp	r3, r2
 800c6d0:	bfc4      	itt	gt
 800c6d2:	1a9b      	subgt	r3, r3, r2
 800c6d4:	18ed      	addgt	r5, r5, r3
 800c6d6:	2600      	movs	r6, #0
 800c6d8:	341a      	adds	r4, #26
 800c6da:	42b5      	cmp	r5, r6
 800c6dc:	d11a      	bne.n	800c714 <_printf_common+0xc8>
 800c6de:	2000      	movs	r0, #0
 800c6e0:	e008      	b.n	800c6f4 <_printf_common+0xa8>
 800c6e2:	2301      	movs	r3, #1
 800c6e4:	4652      	mov	r2, sl
 800c6e6:	4641      	mov	r1, r8
 800c6e8:	4638      	mov	r0, r7
 800c6ea:	47c8      	blx	r9
 800c6ec:	3001      	adds	r0, #1
 800c6ee:	d103      	bne.n	800c6f8 <_printf_common+0xac>
 800c6f0:	f04f 30ff 	mov.w	r0, #4294967295
 800c6f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6f8:	3501      	adds	r5, #1
 800c6fa:	e7c6      	b.n	800c68a <_printf_common+0x3e>
 800c6fc:	18e1      	adds	r1, r4, r3
 800c6fe:	1c5a      	adds	r2, r3, #1
 800c700:	2030      	movs	r0, #48	@ 0x30
 800c702:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c706:	4422      	add	r2, r4
 800c708:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c70c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c710:	3302      	adds	r3, #2
 800c712:	e7c7      	b.n	800c6a4 <_printf_common+0x58>
 800c714:	2301      	movs	r3, #1
 800c716:	4622      	mov	r2, r4
 800c718:	4641      	mov	r1, r8
 800c71a:	4638      	mov	r0, r7
 800c71c:	47c8      	blx	r9
 800c71e:	3001      	adds	r0, #1
 800c720:	d0e6      	beq.n	800c6f0 <_printf_common+0xa4>
 800c722:	3601      	adds	r6, #1
 800c724:	e7d9      	b.n	800c6da <_printf_common+0x8e>
	...

0800c728 <_printf_i>:
 800c728:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c72c:	7e0f      	ldrb	r7, [r1, #24]
 800c72e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c730:	2f78      	cmp	r7, #120	@ 0x78
 800c732:	4691      	mov	r9, r2
 800c734:	4680      	mov	r8, r0
 800c736:	460c      	mov	r4, r1
 800c738:	469a      	mov	sl, r3
 800c73a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c73e:	d807      	bhi.n	800c750 <_printf_i+0x28>
 800c740:	2f62      	cmp	r7, #98	@ 0x62
 800c742:	d80a      	bhi.n	800c75a <_printf_i+0x32>
 800c744:	2f00      	cmp	r7, #0
 800c746:	f000 80d1 	beq.w	800c8ec <_printf_i+0x1c4>
 800c74a:	2f58      	cmp	r7, #88	@ 0x58
 800c74c:	f000 80b8 	beq.w	800c8c0 <_printf_i+0x198>
 800c750:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c754:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c758:	e03a      	b.n	800c7d0 <_printf_i+0xa8>
 800c75a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c75e:	2b15      	cmp	r3, #21
 800c760:	d8f6      	bhi.n	800c750 <_printf_i+0x28>
 800c762:	a101      	add	r1, pc, #4	@ (adr r1, 800c768 <_printf_i+0x40>)
 800c764:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c768:	0800c7c1 	.word	0x0800c7c1
 800c76c:	0800c7d5 	.word	0x0800c7d5
 800c770:	0800c751 	.word	0x0800c751
 800c774:	0800c751 	.word	0x0800c751
 800c778:	0800c751 	.word	0x0800c751
 800c77c:	0800c751 	.word	0x0800c751
 800c780:	0800c7d5 	.word	0x0800c7d5
 800c784:	0800c751 	.word	0x0800c751
 800c788:	0800c751 	.word	0x0800c751
 800c78c:	0800c751 	.word	0x0800c751
 800c790:	0800c751 	.word	0x0800c751
 800c794:	0800c8d3 	.word	0x0800c8d3
 800c798:	0800c7ff 	.word	0x0800c7ff
 800c79c:	0800c88d 	.word	0x0800c88d
 800c7a0:	0800c751 	.word	0x0800c751
 800c7a4:	0800c751 	.word	0x0800c751
 800c7a8:	0800c8f5 	.word	0x0800c8f5
 800c7ac:	0800c751 	.word	0x0800c751
 800c7b0:	0800c7ff 	.word	0x0800c7ff
 800c7b4:	0800c751 	.word	0x0800c751
 800c7b8:	0800c751 	.word	0x0800c751
 800c7bc:	0800c895 	.word	0x0800c895
 800c7c0:	6833      	ldr	r3, [r6, #0]
 800c7c2:	1d1a      	adds	r2, r3, #4
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	6032      	str	r2, [r6, #0]
 800c7c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c7cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c7d0:	2301      	movs	r3, #1
 800c7d2:	e09c      	b.n	800c90e <_printf_i+0x1e6>
 800c7d4:	6833      	ldr	r3, [r6, #0]
 800c7d6:	6820      	ldr	r0, [r4, #0]
 800c7d8:	1d19      	adds	r1, r3, #4
 800c7da:	6031      	str	r1, [r6, #0]
 800c7dc:	0606      	lsls	r6, r0, #24
 800c7de:	d501      	bpl.n	800c7e4 <_printf_i+0xbc>
 800c7e0:	681d      	ldr	r5, [r3, #0]
 800c7e2:	e003      	b.n	800c7ec <_printf_i+0xc4>
 800c7e4:	0645      	lsls	r5, r0, #25
 800c7e6:	d5fb      	bpl.n	800c7e0 <_printf_i+0xb8>
 800c7e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c7ec:	2d00      	cmp	r5, #0
 800c7ee:	da03      	bge.n	800c7f8 <_printf_i+0xd0>
 800c7f0:	232d      	movs	r3, #45	@ 0x2d
 800c7f2:	426d      	negs	r5, r5
 800c7f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c7f8:	4858      	ldr	r0, [pc, #352]	@ (800c95c <_printf_i+0x234>)
 800c7fa:	230a      	movs	r3, #10
 800c7fc:	e011      	b.n	800c822 <_printf_i+0xfa>
 800c7fe:	6821      	ldr	r1, [r4, #0]
 800c800:	6833      	ldr	r3, [r6, #0]
 800c802:	0608      	lsls	r0, r1, #24
 800c804:	f853 5b04 	ldr.w	r5, [r3], #4
 800c808:	d402      	bmi.n	800c810 <_printf_i+0xe8>
 800c80a:	0649      	lsls	r1, r1, #25
 800c80c:	bf48      	it	mi
 800c80e:	b2ad      	uxthmi	r5, r5
 800c810:	2f6f      	cmp	r7, #111	@ 0x6f
 800c812:	4852      	ldr	r0, [pc, #328]	@ (800c95c <_printf_i+0x234>)
 800c814:	6033      	str	r3, [r6, #0]
 800c816:	bf14      	ite	ne
 800c818:	230a      	movne	r3, #10
 800c81a:	2308      	moveq	r3, #8
 800c81c:	2100      	movs	r1, #0
 800c81e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c822:	6866      	ldr	r6, [r4, #4]
 800c824:	60a6      	str	r6, [r4, #8]
 800c826:	2e00      	cmp	r6, #0
 800c828:	db05      	blt.n	800c836 <_printf_i+0x10e>
 800c82a:	6821      	ldr	r1, [r4, #0]
 800c82c:	432e      	orrs	r6, r5
 800c82e:	f021 0104 	bic.w	r1, r1, #4
 800c832:	6021      	str	r1, [r4, #0]
 800c834:	d04b      	beq.n	800c8ce <_printf_i+0x1a6>
 800c836:	4616      	mov	r6, r2
 800c838:	fbb5 f1f3 	udiv	r1, r5, r3
 800c83c:	fb03 5711 	mls	r7, r3, r1, r5
 800c840:	5dc7      	ldrb	r7, [r0, r7]
 800c842:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c846:	462f      	mov	r7, r5
 800c848:	42bb      	cmp	r3, r7
 800c84a:	460d      	mov	r5, r1
 800c84c:	d9f4      	bls.n	800c838 <_printf_i+0x110>
 800c84e:	2b08      	cmp	r3, #8
 800c850:	d10b      	bne.n	800c86a <_printf_i+0x142>
 800c852:	6823      	ldr	r3, [r4, #0]
 800c854:	07df      	lsls	r7, r3, #31
 800c856:	d508      	bpl.n	800c86a <_printf_i+0x142>
 800c858:	6923      	ldr	r3, [r4, #16]
 800c85a:	6861      	ldr	r1, [r4, #4]
 800c85c:	4299      	cmp	r1, r3
 800c85e:	bfde      	ittt	le
 800c860:	2330      	movle	r3, #48	@ 0x30
 800c862:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c866:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c86a:	1b92      	subs	r2, r2, r6
 800c86c:	6122      	str	r2, [r4, #16]
 800c86e:	f8cd a000 	str.w	sl, [sp]
 800c872:	464b      	mov	r3, r9
 800c874:	aa03      	add	r2, sp, #12
 800c876:	4621      	mov	r1, r4
 800c878:	4640      	mov	r0, r8
 800c87a:	f7ff fee7 	bl	800c64c <_printf_common>
 800c87e:	3001      	adds	r0, #1
 800c880:	d14a      	bne.n	800c918 <_printf_i+0x1f0>
 800c882:	f04f 30ff 	mov.w	r0, #4294967295
 800c886:	b004      	add	sp, #16
 800c888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c88c:	6823      	ldr	r3, [r4, #0]
 800c88e:	f043 0320 	orr.w	r3, r3, #32
 800c892:	6023      	str	r3, [r4, #0]
 800c894:	4832      	ldr	r0, [pc, #200]	@ (800c960 <_printf_i+0x238>)
 800c896:	2778      	movs	r7, #120	@ 0x78
 800c898:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c89c:	6823      	ldr	r3, [r4, #0]
 800c89e:	6831      	ldr	r1, [r6, #0]
 800c8a0:	061f      	lsls	r7, r3, #24
 800c8a2:	f851 5b04 	ldr.w	r5, [r1], #4
 800c8a6:	d402      	bmi.n	800c8ae <_printf_i+0x186>
 800c8a8:	065f      	lsls	r7, r3, #25
 800c8aa:	bf48      	it	mi
 800c8ac:	b2ad      	uxthmi	r5, r5
 800c8ae:	6031      	str	r1, [r6, #0]
 800c8b0:	07d9      	lsls	r1, r3, #31
 800c8b2:	bf44      	itt	mi
 800c8b4:	f043 0320 	orrmi.w	r3, r3, #32
 800c8b8:	6023      	strmi	r3, [r4, #0]
 800c8ba:	b11d      	cbz	r5, 800c8c4 <_printf_i+0x19c>
 800c8bc:	2310      	movs	r3, #16
 800c8be:	e7ad      	b.n	800c81c <_printf_i+0xf4>
 800c8c0:	4826      	ldr	r0, [pc, #152]	@ (800c95c <_printf_i+0x234>)
 800c8c2:	e7e9      	b.n	800c898 <_printf_i+0x170>
 800c8c4:	6823      	ldr	r3, [r4, #0]
 800c8c6:	f023 0320 	bic.w	r3, r3, #32
 800c8ca:	6023      	str	r3, [r4, #0]
 800c8cc:	e7f6      	b.n	800c8bc <_printf_i+0x194>
 800c8ce:	4616      	mov	r6, r2
 800c8d0:	e7bd      	b.n	800c84e <_printf_i+0x126>
 800c8d2:	6833      	ldr	r3, [r6, #0]
 800c8d4:	6825      	ldr	r5, [r4, #0]
 800c8d6:	6961      	ldr	r1, [r4, #20]
 800c8d8:	1d18      	adds	r0, r3, #4
 800c8da:	6030      	str	r0, [r6, #0]
 800c8dc:	062e      	lsls	r6, r5, #24
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	d501      	bpl.n	800c8e6 <_printf_i+0x1be>
 800c8e2:	6019      	str	r1, [r3, #0]
 800c8e4:	e002      	b.n	800c8ec <_printf_i+0x1c4>
 800c8e6:	0668      	lsls	r0, r5, #25
 800c8e8:	d5fb      	bpl.n	800c8e2 <_printf_i+0x1ba>
 800c8ea:	8019      	strh	r1, [r3, #0]
 800c8ec:	2300      	movs	r3, #0
 800c8ee:	6123      	str	r3, [r4, #16]
 800c8f0:	4616      	mov	r6, r2
 800c8f2:	e7bc      	b.n	800c86e <_printf_i+0x146>
 800c8f4:	6833      	ldr	r3, [r6, #0]
 800c8f6:	1d1a      	adds	r2, r3, #4
 800c8f8:	6032      	str	r2, [r6, #0]
 800c8fa:	681e      	ldr	r6, [r3, #0]
 800c8fc:	6862      	ldr	r2, [r4, #4]
 800c8fe:	2100      	movs	r1, #0
 800c900:	4630      	mov	r0, r6
 800c902:	f7f3 fc65 	bl	80001d0 <memchr>
 800c906:	b108      	cbz	r0, 800c90c <_printf_i+0x1e4>
 800c908:	1b80      	subs	r0, r0, r6
 800c90a:	6060      	str	r0, [r4, #4]
 800c90c:	6863      	ldr	r3, [r4, #4]
 800c90e:	6123      	str	r3, [r4, #16]
 800c910:	2300      	movs	r3, #0
 800c912:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c916:	e7aa      	b.n	800c86e <_printf_i+0x146>
 800c918:	6923      	ldr	r3, [r4, #16]
 800c91a:	4632      	mov	r2, r6
 800c91c:	4649      	mov	r1, r9
 800c91e:	4640      	mov	r0, r8
 800c920:	47d0      	blx	sl
 800c922:	3001      	adds	r0, #1
 800c924:	d0ad      	beq.n	800c882 <_printf_i+0x15a>
 800c926:	6823      	ldr	r3, [r4, #0]
 800c928:	079b      	lsls	r3, r3, #30
 800c92a:	d413      	bmi.n	800c954 <_printf_i+0x22c>
 800c92c:	68e0      	ldr	r0, [r4, #12]
 800c92e:	9b03      	ldr	r3, [sp, #12]
 800c930:	4298      	cmp	r0, r3
 800c932:	bfb8      	it	lt
 800c934:	4618      	movlt	r0, r3
 800c936:	e7a6      	b.n	800c886 <_printf_i+0x15e>
 800c938:	2301      	movs	r3, #1
 800c93a:	4632      	mov	r2, r6
 800c93c:	4649      	mov	r1, r9
 800c93e:	4640      	mov	r0, r8
 800c940:	47d0      	blx	sl
 800c942:	3001      	adds	r0, #1
 800c944:	d09d      	beq.n	800c882 <_printf_i+0x15a>
 800c946:	3501      	adds	r5, #1
 800c948:	68e3      	ldr	r3, [r4, #12]
 800c94a:	9903      	ldr	r1, [sp, #12]
 800c94c:	1a5b      	subs	r3, r3, r1
 800c94e:	42ab      	cmp	r3, r5
 800c950:	dcf2      	bgt.n	800c938 <_printf_i+0x210>
 800c952:	e7eb      	b.n	800c92c <_printf_i+0x204>
 800c954:	2500      	movs	r5, #0
 800c956:	f104 0619 	add.w	r6, r4, #25
 800c95a:	e7f5      	b.n	800c948 <_printf_i+0x220>
 800c95c:	0800fa2e 	.word	0x0800fa2e
 800c960:	0800fa3f 	.word	0x0800fa3f

0800c964 <std>:
 800c964:	2300      	movs	r3, #0
 800c966:	b510      	push	{r4, lr}
 800c968:	4604      	mov	r4, r0
 800c96a:	e9c0 3300 	strd	r3, r3, [r0]
 800c96e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c972:	6083      	str	r3, [r0, #8]
 800c974:	8181      	strh	r1, [r0, #12]
 800c976:	6643      	str	r3, [r0, #100]	@ 0x64
 800c978:	81c2      	strh	r2, [r0, #14]
 800c97a:	6183      	str	r3, [r0, #24]
 800c97c:	4619      	mov	r1, r3
 800c97e:	2208      	movs	r2, #8
 800c980:	305c      	adds	r0, #92	@ 0x5c
 800c982:	f000 f928 	bl	800cbd6 <memset>
 800c986:	4b0d      	ldr	r3, [pc, #52]	@ (800c9bc <std+0x58>)
 800c988:	6263      	str	r3, [r4, #36]	@ 0x24
 800c98a:	4b0d      	ldr	r3, [pc, #52]	@ (800c9c0 <std+0x5c>)
 800c98c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c98e:	4b0d      	ldr	r3, [pc, #52]	@ (800c9c4 <std+0x60>)
 800c990:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c992:	4b0d      	ldr	r3, [pc, #52]	@ (800c9c8 <std+0x64>)
 800c994:	6323      	str	r3, [r4, #48]	@ 0x30
 800c996:	4b0d      	ldr	r3, [pc, #52]	@ (800c9cc <std+0x68>)
 800c998:	6224      	str	r4, [r4, #32]
 800c99a:	429c      	cmp	r4, r3
 800c99c:	d006      	beq.n	800c9ac <std+0x48>
 800c99e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c9a2:	4294      	cmp	r4, r2
 800c9a4:	d002      	beq.n	800c9ac <std+0x48>
 800c9a6:	33d0      	adds	r3, #208	@ 0xd0
 800c9a8:	429c      	cmp	r4, r3
 800c9aa:	d105      	bne.n	800c9b8 <std+0x54>
 800c9ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c9b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c9b4:	f000 b9ea 	b.w	800cd8c <__retarget_lock_init_recursive>
 800c9b8:	bd10      	pop	{r4, pc}
 800c9ba:	bf00      	nop
 800c9bc:	0800cb51 	.word	0x0800cb51
 800c9c0:	0800cb73 	.word	0x0800cb73
 800c9c4:	0800cbab 	.word	0x0800cbab
 800c9c8:	0800cbcf 	.word	0x0800cbcf
 800c9cc:	20003f5c 	.word	0x20003f5c

0800c9d0 <stdio_exit_handler>:
 800c9d0:	4a02      	ldr	r2, [pc, #8]	@ (800c9dc <stdio_exit_handler+0xc>)
 800c9d2:	4903      	ldr	r1, [pc, #12]	@ (800c9e0 <stdio_exit_handler+0x10>)
 800c9d4:	4803      	ldr	r0, [pc, #12]	@ (800c9e4 <stdio_exit_handler+0x14>)
 800c9d6:	f000 b869 	b.w	800caac <_fwalk_sglue>
 800c9da:	bf00      	nop
 800c9dc:	20000018 	.word	0x20000018
 800c9e0:	0800e9a1 	.word	0x0800e9a1
 800c9e4:	20000028 	.word	0x20000028

0800c9e8 <cleanup_stdio>:
 800c9e8:	6841      	ldr	r1, [r0, #4]
 800c9ea:	4b0c      	ldr	r3, [pc, #48]	@ (800ca1c <cleanup_stdio+0x34>)
 800c9ec:	4299      	cmp	r1, r3
 800c9ee:	b510      	push	{r4, lr}
 800c9f0:	4604      	mov	r4, r0
 800c9f2:	d001      	beq.n	800c9f8 <cleanup_stdio+0x10>
 800c9f4:	f001 ffd4 	bl	800e9a0 <_fflush_r>
 800c9f8:	68a1      	ldr	r1, [r4, #8]
 800c9fa:	4b09      	ldr	r3, [pc, #36]	@ (800ca20 <cleanup_stdio+0x38>)
 800c9fc:	4299      	cmp	r1, r3
 800c9fe:	d002      	beq.n	800ca06 <cleanup_stdio+0x1e>
 800ca00:	4620      	mov	r0, r4
 800ca02:	f001 ffcd 	bl	800e9a0 <_fflush_r>
 800ca06:	68e1      	ldr	r1, [r4, #12]
 800ca08:	4b06      	ldr	r3, [pc, #24]	@ (800ca24 <cleanup_stdio+0x3c>)
 800ca0a:	4299      	cmp	r1, r3
 800ca0c:	d004      	beq.n	800ca18 <cleanup_stdio+0x30>
 800ca0e:	4620      	mov	r0, r4
 800ca10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca14:	f001 bfc4 	b.w	800e9a0 <_fflush_r>
 800ca18:	bd10      	pop	{r4, pc}
 800ca1a:	bf00      	nop
 800ca1c:	20003f5c 	.word	0x20003f5c
 800ca20:	20003fc4 	.word	0x20003fc4
 800ca24:	2000402c 	.word	0x2000402c

0800ca28 <global_stdio_init.part.0>:
 800ca28:	b510      	push	{r4, lr}
 800ca2a:	4b0b      	ldr	r3, [pc, #44]	@ (800ca58 <global_stdio_init.part.0+0x30>)
 800ca2c:	4c0b      	ldr	r4, [pc, #44]	@ (800ca5c <global_stdio_init.part.0+0x34>)
 800ca2e:	4a0c      	ldr	r2, [pc, #48]	@ (800ca60 <global_stdio_init.part.0+0x38>)
 800ca30:	601a      	str	r2, [r3, #0]
 800ca32:	4620      	mov	r0, r4
 800ca34:	2200      	movs	r2, #0
 800ca36:	2104      	movs	r1, #4
 800ca38:	f7ff ff94 	bl	800c964 <std>
 800ca3c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ca40:	2201      	movs	r2, #1
 800ca42:	2109      	movs	r1, #9
 800ca44:	f7ff ff8e 	bl	800c964 <std>
 800ca48:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ca4c:	2202      	movs	r2, #2
 800ca4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca52:	2112      	movs	r1, #18
 800ca54:	f7ff bf86 	b.w	800c964 <std>
 800ca58:	20004094 	.word	0x20004094
 800ca5c:	20003f5c 	.word	0x20003f5c
 800ca60:	0800c9d1 	.word	0x0800c9d1

0800ca64 <__sfp_lock_acquire>:
 800ca64:	4801      	ldr	r0, [pc, #4]	@ (800ca6c <__sfp_lock_acquire+0x8>)
 800ca66:	f000 b992 	b.w	800cd8e <__retarget_lock_acquire_recursive>
 800ca6a:	bf00      	nop
 800ca6c:	2000409d 	.word	0x2000409d

0800ca70 <__sfp_lock_release>:
 800ca70:	4801      	ldr	r0, [pc, #4]	@ (800ca78 <__sfp_lock_release+0x8>)
 800ca72:	f000 b98d 	b.w	800cd90 <__retarget_lock_release_recursive>
 800ca76:	bf00      	nop
 800ca78:	2000409d 	.word	0x2000409d

0800ca7c <__sinit>:
 800ca7c:	b510      	push	{r4, lr}
 800ca7e:	4604      	mov	r4, r0
 800ca80:	f7ff fff0 	bl	800ca64 <__sfp_lock_acquire>
 800ca84:	6a23      	ldr	r3, [r4, #32]
 800ca86:	b11b      	cbz	r3, 800ca90 <__sinit+0x14>
 800ca88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca8c:	f7ff bff0 	b.w	800ca70 <__sfp_lock_release>
 800ca90:	4b04      	ldr	r3, [pc, #16]	@ (800caa4 <__sinit+0x28>)
 800ca92:	6223      	str	r3, [r4, #32]
 800ca94:	4b04      	ldr	r3, [pc, #16]	@ (800caa8 <__sinit+0x2c>)
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d1f5      	bne.n	800ca88 <__sinit+0xc>
 800ca9c:	f7ff ffc4 	bl	800ca28 <global_stdio_init.part.0>
 800caa0:	e7f2      	b.n	800ca88 <__sinit+0xc>
 800caa2:	bf00      	nop
 800caa4:	0800c9e9 	.word	0x0800c9e9
 800caa8:	20004094 	.word	0x20004094

0800caac <_fwalk_sglue>:
 800caac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cab0:	4607      	mov	r7, r0
 800cab2:	4688      	mov	r8, r1
 800cab4:	4614      	mov	r4, r2
 800cab6:	2600      	movs	r6, #0
 800cab8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cabc:	f1b9 0901 	subs.w	r9, r9, #1
 800cac0:	d505      	bpl.n	800cace <_fwalk_sglue+0x22>
 800cac2:	6824      	ldr	r4, [r4, #0]
 800cac4:	2c00      	cmp	r4, #0
 800cac6:	d1f7      	bne.n	800cab8 <_fwalk_sglue+0xc>
 800cac8:	4630      	mov	r0, r6
 800caca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cace:	89ab      	ldrh	r3, [r5, #12]
 800cad0:	2b01      	cmp	r3, #1
 800cad2:	d907      	bls.n	800cae4 <_fwalk_sglue+0x38>
 800cad4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cad8:	3301      	adds	r3, #1
 800cada:	d003      	beq.n	800cae4 <_fwalk_sglue+0x38>
 800cadc:	4629      	mov	r1, r5
 800cade:	4638      	mov	r0, r7
 800cae0:	47c0      	blx	r8
 800cae2:	4306      	orrs	r6, r0
 800cae4:	3568      	adds	r5, #104	@ 0x68
 800cae6:	e7e9      	b.n	800cabc <_fwalk_sglue+0x10>

0800cae8 <iprintf>:
 800cae8:	b40f      	push	{r0, r1, r2, r3}
 800caea:	b507      	push	{r0, r1, r2, lr}
 800caec:	4906      	ldr	r1, [pc, #24]	@ (800cb08 <iprintf+0x20>)
 800caee:	ab04      	add	r3, sp, #16
 800caf0:	6808      	ldr	r0, [r1, #0]
 800caf2:	f853 2b04 	ldr.w	r2, [r3], #4
 800caf6:	6881      	ldr	r1, [r0, #8]
 800caf8:	9301      	str	r3, [sp, #4]
 800cafa:	f001 fdb5 	bl	800e668 <_vfiprintf_r>
 800cafe:	b003      	add	sp, #12
 800cb00:	f85d eb04 	ldr.w	lr, [sp], #4
 800cb04:	b004      	add	sp, #16
 800cb06:	4770      	bx	lr
 800cb08:	20000024 	.word	0x20000024

0800cb0c <siprintf>:
 800cb0c:	b40e      	push	{r1, r2, r3}
 800cb0e:	b510      	push	{r4, lr}
 800cb10:	b09d      	sub	sp, #116	@ 0x74
 800cb12:	ab1f      	add	r3, sp, #124	@ 0x7c
 800cb14:	9002      	str	r0, [sp, #8]
 800cb16:	9006      	str	r0, [sp, #24]
 800cb18:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800cb1c:	480a      	ldr	r0, [pc, #40]	@ (800cb48 <siprintf+0x3c>)
 800cb1e:	9107      	str	r1, [sp, #28]
 800cb20:	9104      	str	r1, [sp, #16]
 800cb22:	490a      	ldr	r1, [pc, #40]	@ (800cb4c <siprintf+0x40>)
 800cb24:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb28:	9105      	str	r1, [sp, #20]
 800cb2a:	2400      	movs	r4, #0
 800cb2c:	a902      	add	r1, sp, #8
 800cb2e:	6800      	ldr	r0, [r0, #0]
 800cb30:	9301      	str	r3, [sp, #4]
 800cb32:	941b      	str	r4, [sp, #108]	@ 0x6c
 800cb34:	f001 fc72 	bl	800e41c <_svfiprintf_r>
 800cb38:	9b02      	ldr	r3, [sp, #8]
 800cb3a:	701c      	strb	r4, [r3, #0]
 800cb3c:	b01d      	add	sp, #116	@ 0x74
 800cb3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb42:	b003      	add	sp, #12
 800cb44:	4770      	bx	lr
 800cb46:	bf00      	nop
 800cb48:	20000024 	.word	0x20000024
 800cb4c:	ffff0208 	.word	0xffff0208

0800cb50 <__sread>:
 800cb50:	b510      	push	{r4, lr}
 800cb52:	460c      	mov	r4, r1
 800cb54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb58:	f000 f8ca 	bl	800ccf0 <_read_r>
 800cb5c:	2800      	cmp	r0, #0
 800cb5e:	bfab      	itete	ge
 800cb60:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cb62:	89a3      	ldrhlt	r3, [r4, #12]
 800cb64:	181b      	addge	r3, r3, r0
 800cb66:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cb6a:	bfac      	ite	ge
 800cb6c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cb6e:	81a3      	strhlt	r3, [r4, #12]
 800cb70:	bd10      	pop	{r4, pc}

0800cb72 <__swrite>:
 800cb72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb76:	461f      	mov	r7, r3
 800cb78:	898b      	ldrh	r3, [r1, #12]
 800cb7a:	05db      	lsls	r3, r3, #23
 800cb7c:	4605      	mov	r5, r0
 800cb7e:	460c      	mov	r4, r1
 800cb80:	4616      	mov	r6, r2
 800cb82:	d505      	bpl.n	800cb90 <__swrite+0x1e>
 800cb84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb88:	2302      	movs	r3, #2
 800cb8a:	2200      	movs	r2, #0
 800cb8c:	f000 f89e 	bl	800cccc <_lseek_r>
 800cb90:	89a3      	ldrh	r3, [r4, #12]
 800cb92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cb96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cb9a:	81a3      	strh	r3, [r4, #12]
 800cb9c:	4632      	mov	r2, r6
 800cb9e:	463b      	mov	r3, r7
 800cba0:	4628      	mov	r0, r5
 800cba2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cba6:	f000 b8b5 	b.w	800cd14 <_write_r>

0800cbaa <__sseek>:
 800cbaa:	b510      	push	{r4, lr}
 800cbac:	460c      	mov	r4, r1
 800cbae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbb2:	f000 f88b 	bl	800cccc <_lseek_r>
 800cbb6:	1c43      	adds	r3, r0, #1
 800cbb8:	89a3      	ldrh	r3, [r4, #12]
 800cbba:	bf15      	itete	ne
 800cbbc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cbbe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cbc2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cbc6:	81a3      	strheq	r3, [r4, #12]
 800cbc8:	bf18      	it	ne
 800cbca:	81a3      	strhne	r3, [r4, #12]
 800cbcc:	bd10      	pop	{r4, pc}

0800cbce <__sclose>:
 800cbce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbd2:	f000 b80d 	b.w	800cbf0 <_close_r>

0800cbd6 <memset>:
 800cbd6:	4402      	add	r2, r0
 800cbd8:	4603      	mov	r3, r0
 800cbda:	4293      	cmp	r3, r2
 800cbdc:	d100      	bne.n	800cbe0 <memset+0xa>
 800cbde:	4770      	bx	lr
 800cbe0:	f803 1b01 	strb.w	r1, [r3], #1
 800cbe4:	e7f9      	b.n	800cbda <memset+0x4>
	...

0800cbe8 <_localeconv_r>:
 800cbe8:	4800      	ldr	r0, [pc, #0]	@ (800cbec <_localeconv_r+0x4>)
 800cbea:	4770      	bx	lr
 800cbec:	20000164 	.word	0x20000164

0800cbf0 <_close_r>:
 800cbf0:	b538      	push	{r3, r4, r5, lr}
 800cbf2:	4d06      	ldr	r5, [pc, #24]	@ (800cc0c <_close_r+0x1c>)
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	4604      	mov	r4, r0
 800cbf8:	4608      	mov	r0, r1
 800cbfa:	602b      	str	r3, [r5, #0]
 800cbfc:	f7f7 f8da 	bl	8003db4 <_close>
 800cc00:	1c43      	adds	r3, r0, #1
 800cc02:	d102      	bne.n	800cc0a <_close_r+0x1a>
 800cc04:	682b      	ldr	r3, [r5, #0]
 800cc06:	b103      	cbz	r3, 800cc0a <_close_r+0x1a>
 800cc08:	6023      	str	r3, [r4, #0]
 800cc0a:	bd38      	pop	{r3, r4, r5, pc}
 800cc0c:	20004098 	.word	0x20004098

0800cc10 <_reclaim_reent>:
 800cc10:	4b2d      	ldr	r3, [pc, #180]	@ (800ccc8 <_reclaim_reent+0xb8>)
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	4283      	cmp	r3, r0
 800cc16:	b570      	push	{r4, r5, r6, lr}
 800cc18:	4604      	mov	r4, r0
 800cc1a:	d053      	beq.n	800ccc4 <_reclaim_reent+0xb4>
 800cc1c:	69c3      	ldr	r3, [r0, #28]
 800cc1e:	b31b      	cbz	r3, 800cc68 <_reclaim_reent+0x58>
 800cc20:	68db      	ldr	r3, [r3, #12]
 800cc22:	b163      	cbz	r3, 800cc3e <_reclaim_reent+0x2e>
 800cc24:	2500      	movs	r5, #0
 800cc26:	69e3      	ldr	r3, [r4, #28]
 800cc28:	68db      	ldr	r3, [r3, #12]
 800cc2a:	5959      	ldr	r1, [r3, r5]
 800cc2c:	b9b1      	cbnz	r1, 800cc5c <_reclaim_reent+0x4c>
 800cc2e:	3504      	adds	r5, #4
 800cc30:	2d80      	cmp	r5, #128	@ 0x80
 800cc32:	d1f8      	bne.n	800cc26 <_reclaim_reent+0x16>
 800cc34:	69e3      	ldr	r3, [r4, #28]
 800cc36:	4620      	mov	r0, r4
 800cc38:	68d9      	ldr	r1, [r3, #12]
 800cc3a:	f000 ff19 	bl	800da70 <_free_r>
 800cc3e:	69e3      	ldr	r3, [r4, #28]
 800cc40:	6819      	ldr	r1, [r3, #0]
 800cc42:	b111      	cbz	r1, 800cc4a <_reclaim_reent+0x3a>
 800cc44:	4620      	mov	r0, r4
 800cc46:	f000 ff13 	bl	800da70 <_free_r>
 800cc4a:	69e3      	ldr	r3, [r4, #28]
 800cc4c:	689d      	ldr	r5, [r3, #8]
 800cc4e:	b15d      	cbz	r5, 800cc68 <_reclaim_reent+0x58>
 800cc50:	4629      	mov	r1, r5
 800cc52:	4620      	mov	r0, r4
 800cc54:	682d      	ldr	r5, [r5, #0]
 800cc56:	f000 ff0b 	bl	800da70 <_free_r>
 800cc5a:	e7f8      	b.n	800cc4e <_reclaim_reent+0x3e>
 800cc5c:	680e      	ldr	r6, [r1, #0]
 800cc5e:	4620      	mov	r0, r4
 800cc60:	f000 ff06 	bl	800da70 <_free_r>
 800cc64:	4631      	mov	r1, r6
 800cc66:	e7e1      	b.n	800cc2c <_reclaim_reent+0x1c>
 800cc68:	6961      	ldr	r1, [r4, #20]
 800cc6a:	b111      	cbz	r1, 800cc72 <_reclaim_reent+0x62>
 800cc6c:	4620      	mov	r0, r4
 800cc6e:	f000 feff 	bl	800da70 <_free_r>
 800cc72:	69e1      	ldr	r1, [r4, #28]
 800cc74:	b111      	cbz	r1, 800cc7c <_reclaim_reent+0x6c>
 800cc76:	4620      	mov	r0, r4
 800cc78:	f000 fefa 	bl	800da70 <_free_r>
 800cc7c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800cc7e:	b111      	cbz	r1, 800cc86 <_reclaim_reent+0x76>
 800cc80:	4620      	mov	r0, r4
 800cc82:	f000 fef5 	bl	800da70 <_free_r>
 800cc86:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cc88:	b111      	cbz	r1, 800cc90 <_reclaim_reent+0x80>
 800cc8a:	4620      	mov	r0, r4
 800cc8c:	f000 fef0 	bl	800da70 <_free_r>
 800cc90:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800cc92:	b111      	cbz	r1, 800cc9a <_reclaim_reent+0x8a>
 800cc94:	4620      	mov	r0, r4
 800cc96:	f000 feeb 	bl	800da70 <_free_r>
 800cc9a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800cc9c:	b111      	cbz	r1, 800cca4 <_reclaim_reent+0x94>
 800cc9e:	4620      	mov	r0, r4
 800cca0:	f000 fee6 	bl	800da70 <_free_r>
 800cca4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800cca6:	b111      	cbz	r1, 800ccae <_reclaim_reent+0x9e>
 800cca8:	4620      	mov	r0, r4
 800ccaa:	f000 fee1 	bl	800da70 <_free_r>
 800ccae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ccb0:	b111      	cbz	r1, 800ccb8 <_reclaim_reent+0xa8>
 800ccb2:	4620      	mov	r0, r4
 800ccb4:	f000 fedc 	bl	800da70 <_free_r>
 800ccb8:	6a23      	ldr	r3, [r4, #32]
 800ccba:	b11b      	cbz	r3, 800ccc4 <_reclaim_reent+0xb4>
 800ccbc:	4620      	mov	r0, r4
 800ccbe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ccc2:	4718      	bx	r3
 800ccc4:	bd70      	pop	{r4, r5, r6, pc}
 800ccc6:	bf00      	nop
 800ccc8:	20000024 	.word	0x20000024

0800cccc <_lseek_r>:
 800cccc:	b538      	push	{r3, r4, r5, lr}
 800ccce:	4d07      	ldr	r5, [pc, #28]	@ (800ccec <_lseek_r+0x20>)
 800ccd0:	4604      	mov	r4, r0
 800ccd2:	4608      	mov	r0, r1
 800ccd4:	4611      	mov	r1, r2
 800ccd6:	2200      	movs	r2, #0
 800ccd8:	602a      	str	r2, [r5, #0]
 800ccda:	461a      	mov	r2, r3
 800ccdc:	f7f7 f891 	bl	8003e02 <_lseek>
 800cce0:	1c43      	adds	r3, r0, #1
 800cce2:	d102      	bne.n	800ccea <_lseek_r+0x1e>
 800cce4:	682b      	ldr	r3, [r5, #0]
 800cce6:	b103      	cbz	r3, 800ccea <_lseek_r+0x1e>
 800cce8:	6023      	str	r3, [r4, #0]
 800ccea:	bd38      	pop	{r3, r4, r5, pc}
 800ccec:	20004098 	.word	0x20004098

0800ccf0 <_read_r>:
 800ccf0:	b538      	push	{r3, r4, r5, lr}
 800ccf2:	4d07      	ldr	r5, [pc, #28]	@ (800cd10 <_read_r+0x20>)
 800ccf4:	4604      	mov	r4, r0
 800ccf6:	4608      	mov	r0, r1
 800ccf8:	4611      	mov	r1, r2
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	602a      	str	r2, [r5, #0]
 800ccfe:	461a      	mov	r2, r3
 800cd00:	f7f7 f81f 	bl	8003d42 <_read>
 800cd04:	1c43      	adds	r3, r0, #1
 800cd06:	d102      	bne.n	800cd0e <_read_r+0x1e>
 800cd08:	682b      	ldr	r3, [r5, #0]
 800cd0a:	b103      	cbz	r3, 800cd0e <_read_r+0x1e>
 800cd0c:	6023      	str	r3, [r4, #0]
 800cd0e:	bd38      	pop	{r3, r4, r5, pc}
 800cd10:	20004098 	.word	0x20004098

0800cd14 <_write_r>:
 800cd14:	b538      	push	{r3, r4, r5, lr}
 800cd16:	4d07      	ldr	r5, [pc, #28]	@ (800cd34 <_write_r+0x20>)
 800cd18:	4604      	mov	r4, r0
 800cd1a:	4608      	mov	r0, r1
 800cd1c:	4611      	mov	r1, r2
 800cd1e:	2200      	movs	r2, #0
 800cd20:	602a      	str	r2, [r5, #0]
 800cd22:	461a      	mov	r2, r3
 800cd24:	f7f7 f82a 	bl	8003d7c <_write>
 800cd28:	1c43      	adds	r3, r0, #1
 800cd2a:	d102      	bne.n	800cd32 <_write_r+0x1e>
 800cd2c:	682b      	ldr	r3, [r5, #0]
 800cd2e:	b103      	cbz	r3, 800cd32 <_write_r+0x1e>
 800cd30:	6023      	str	r3, [r4, #0]
 800cd32:	bd38      	pop	{r3, r4, r5, pc}
 800cd34:	20004098 	.word	0x20004098

0800cd38 <__errno>:
 800cd38:	4b01      	ldr	r3, [pc, #4]	@ (800cd40 <__errno+0x8>)
 800cd3a:	6818      	ldr	r0, [r3, #0]
 800cd3c:	4770      	bx	lr
 800cd3e:	bf00      	nop
 800cd40:	20000024 	.word	0x20000024

0800cd44 <__libc_init_array>:
 800cd44:	b570      	push	{r4, r5, r6, lr}
 800cd46:	4d0d      	ldr	r5, [pc, #52]	@ (800cd7c <__libc_init_array+0x38>)
 800cd48:	4c0d      	ldr	r4, [pc, #52]	@ (800cd80 <__libc_init_array+0x3c>)
 800cd4a:	1b64      	subs	r4, r4, r5
 800cd4c:	10a4      	asrs	r4, r4, #2
 800cd4e:	2600      	movs	r6, #0
 800cd50:	42a6      	cmp	r6, r4
 800cd52:	d109      	bne.n	800cd68 <__libc_init_array+0x24>
 800cd54:	4d0b      	ldr	r5, [pc, #44]	@ (800cd84 <__libc_init_array+0x40>)
 800cd56:	4c0c      	ldr	r4, [pc, #48]	@ (800cd88 <__libc_init_array+0x44>)
 800cd58:	f002 f872 	bl	800ee40 <_init>
 800cd5c:	1b64      	subs	r4, r4, r5
 800cd5e:	10a4      	asrs	r4, r4, #2
 800cd60:	2600      	movs	r6, #0
 800cd62:	42a6      	cmp	r6, r4
 800cd64:	d105      	bne.n	800cd72 <__libc_init_array+0x2e>
 800cd66:	bd70      	pop	{r4, r5, r6, pc}
 800cd68:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd6c:	4798      	blx	r3
 800cd6e:	3601      	adds	r6, #1
 800cd70:	e7ee      	b.n	800cd50 <__libc_init_array+0xc>
 800cd72:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd76:	4798      	blx	r3
 800cd78:	3601      	adds	r6, #1
 800cd7a:	e7f2      	b.n	800cd62 <__libc_init_array+0x1e>
 800cd7c:	0800fd9c 	.word	0x0800fd9c
 800cd80:	0800fd9c 	.word	0x0800fd9c
 800cd84:	0800fd9c 	.word	0x0800fd9c
 800cd88:	0800fda0 	.word	0x0800fda0

0800cd8c <__retarget_lock_init_recursive>:
 800cd8c:	4770      	bx	lr

0800cd8e <__retarget_lock_acquire_recursive>:
 800cd8e:	4770      	bx	lr

0800cd90 <__retarget_lock_release_recursive>:
 800cd90:	4770      	bx	lr

0800cd92 <strcpy>:
 800cd92:	4603      	mov	r3, r0
 800cd94:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cd98:	f803 2b01 	strb.w	r2, [r3], #1
 800cd9c:	2a00      	cmp	r2, #0
 800cd9e:	d1f9      	bne.n	800cd94 <strcpy+0x2>
 800cda0:	4770      	bx	lr

0800cda2 <memcpy>:
 800cda2:	440a      	add	r2, r1
 800cda4:	4291      	cmp	r1, r2
 800cda6:	f100 33ff 	add.w	r3, r0, #4294967295
 800cdaa:	d100      	bne.n	800cdae <memcpy+0xc>
 800cdac:	4770      	bx	lr
 800cdae:	b510      	push	{r4, lr}
 800cdb0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cdb4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cdb8:	4291      	cmp	r1, r2
 800cdba:	d1f9      	bne.n	800cdb0 <memcpy+0xe>
 800cdbc:	bd10      	pop	{r4, pc}

0800cdbe <quorem>:
 800cdbe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdc2:	6903      	ldr	r3, [r0, #16]
 800cdc4:	690c      	ldr	r4, [r1, #16]
 800cdc6:	42a3      	cmp	r3, r4
 800cdc8:	4607      	mov	r7, r0
 800cdca:	db7e      	blt.n	800ceca <quorem+0x10c>
 800cdcc:	3c01      	subs	r4, #1
 800cdce:	f101 0814 	add.w	r8, r1, #20
 800cdd2:	00a3      	lsls	r3, r4, #2
 800cdd4:	f100 0514 	add.w	r5, r0, #20
 800cdd8:	9300      	str	r3, [sp, #0]
 800cdda:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cdde:	9301      	str	r3, [sp, #4]
 800cde0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cde4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cde8:	3301      	adds	r3, #1
 800cdea:	429a      	cmp	r2, r3
 800cdec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cdf0:	fbb2 f6f3 	udiv	r6, r2, r3
 800cdf4:	d32e      	bcc.n	800ce54 <quorem+0x96>
 800cdf6:	f04f 0a00 	mov.w	sl, #0
 800cdfa:	46c4      	mov	ip, r8
 800cdfc:	46ae      	mov	lr, r5
 800cdfe:	46d3      	mov	fp, sl
 800ce00:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ce04:	b298      	uxth	r0, r3
 800ce06:	fb06 a000 	mla	r0, r6, r0, sl
 800ce0a:	0c02      	lsrs	r2, r0, #16
 800ce0c:	0c1b      	lsrs	r3, r3, #16
 800ce0e:	fb06 2303 	mla	r3, r6, r3, r2
 800ce12:	f8de 2000 	ldr.w	r2, [lr]
 800ce16:	b280      	uxth	r0, r0
 800ce18:	b292      	uxth	r2, r2
 800ce1a:	1a12      	subs	r2, r2, r0
 800ce1c:	445a      	add	r2, fp
 800ce1e:	f8de 0000 	ldr.w	r0, [lr]
 800ce22:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ce26:	b29b      	uxth	r3, r3
 800ce28:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ce2c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ce30:	b292      	uxth	r2, r2
 800ce32:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ce36:	45e1      	cmp	r9, ip
 800ce38:	f84e 2b04 	str.w	r2, [lr], #4
 800ce3c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ce40:	d2de      	bcs.n	800ce00 <quorem+0x42>
 800ce42:	9b00      	ldr	r3, [sp, #0]
 800ce44:	58eb      	ldr	r3, [r5, r3]
 800ce46:	b92b      	cbnz	r3, 800ce54 <quorem+0x96>
 800ce48:	9b01      	ldr	r3, [sp, #4]
 800ce4a:	3b04      	subs	r3, #4
 800ce4c:	429d      	cmp	r5, r3
 800ce4e:	461a      	mov	r2, r3
 800ce50:	d32f      	bcc.n	800ceb2 <quorem+0xf4>
 800ce52:	613c      	str	r4, [r7, #16]
 800ce54:	4638      	mov	r0, r7
 800ce56:	f001 f97d 	bl	800e154 <__mcmp>
 800ce5a:	2800      	cmp	r0, #0
 800ce5c:	db25      	blt.n	800ceaa <quorem+0xec>
 800ce5e:	4629      	mov	r1, r5
 800ce60:	2000      	movs	r0, #0
 800ce62:	f858 2b04 	ldr.w	r2, [r8], #4
 800ce66:	f8d1 c000 	ldr.w	ip, [r1]
 800ce6a:	fa1f fe82 	uxth.w	lr, r2
 800ce6e:	fa1f f38c 	uxth.w	r3, ip
 800ce72:	eba3 030e 	sub.w	r3, r3, lr
 800ce76:	4403      	add	r3, r0
 800ce78:	0c12      	lsrs	r2, r2, #16
 800ce7a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ce7e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ce82:	b29b      	uxth	r3, r3
 800ce84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ce88:	45c1      	cmp	r9, r8
 800ce8a:	f841 3b04 	str.w	r3, [r1], #4
 800ce8e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ce92:	d2e6      	bcs.n	800ce62 <quorem+0xa4>
 800ce94:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ce98:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ce9c:	b922      	cbnz	r2, 800cea8 <quorem+0xea>
 800ce9e:	3b04      	subs	r3, #4
 800cea0:	429d      	cmp	r5, r3
 800cea2:	461a      	mov	r2, r3
 800cea4:	d30b      	bcc.n	800cebe <quorem+0x100>
 800cea6:	613c      	str	r4, [r7, #16]
 800cea8:	3601      	adds	r6, #1
 800ceaa:	4630      	mov	r0, r6
 800ceac:	b003      	add	sp, #12
 800ceae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ceb2:	6812      	ldr	r2, [r2, #0]
 800ceb4:	3b04      	subs	r3, #4
 800ceb6:	2a00      	cmp	r2, #0
 800ceb8:	d1cb      	bne.n	800ce52 <quorem+0x94>
 800ceba:	3c01      	subs	r4, #1
 800cebc:	e7c6      	b.n	800ce4c <quorem+0x8e>
 800cebe:	6812      	ldr	r2, [r2, #0]
 800cec0:	3b04      	subs	r3, #4
 800cec2:	2a00      	cmp	r2, #0
 800cec4:	d1ef      	bne.n	800cea6 <quorem+0xe8>
 800cec6:	3c01      	subs	r4, #1
 800cec8:	e7ea      	b.n	800cea0 <quorem+0xe2>
 800ceca:	2000      	movs	r0, #0
 800cecc:	e7ee      	b.n	800ceac <quorem+0xee>
	...

0800ced0 <_dtoa_r>:
 800ced0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ced4:	69c7      	ldr	r7, [r0, #28]
 800ced6:	b097      	sub	sp, #92	@ 0x5c
 800ced8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800cedc:	ec55 4b10 	vmov	r4, r5, d0
 800cee0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800cee2:	9107      	str	r1, [sp, #28]
 800cee4:	4681      	mov	r9, r0
 800cee6:	920c      	str	r2, [sp, #48]	@ 0x30
 800cee8:	9311      	str	r3, [sp, #68]	@ 0x44
 800ceea:	b97f      	cbnz	r7, 800cf0c <_dtoa_r+0x3c>
 800ceec:	2010      	movs	r0, #16
 800ceee:	f000 fe09 	bl	800db04 <malloc>
 800cef2:	4602      	mov	r2, r0
 800cef4:	f8c9 001c 	str.w	r0, [r9, #28]
 800cef8:	b920      	cbnz	r0, 800cf04 <_dtoa_r+0x34>
 800cefa:	4ba9      	ldr	r3, [pc, #676]	@ (800d1a0 <_dtoa_r+0x2d0>)
 800cefc:	21ef      	movs	r1, #239	@ 0xef
 800cefe:	48a9      	ldr	r0, [pc, #676]	@ (800d1a4 <_dtoa_r+0x2d4>)
 800cf00:	f001 fe34 	bl	800eb6c <__assert_func>
 800cf04:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800cf08:	6007      	str	r7, [r0, #0]
 800cf0a:	60c7      	str	r7, [r0, #12]
 800cf0c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cf10:	6819      	ldr	r1, [r3, #0]
 800cf12:	b159      	cbz	r1, 800cf2c <_dtoa_r+0x5c>
 800cf14:	685a      	ldr	r2, [r3, #4]
 800cf16:	604a      	str	r2, [r1, #4]
 800cf18:	2301      	movs	r3, #1
 800cf1a:	4093      	lsls	r3, r2
 800cf1c:	608b      	str	r3, [r1, #8]
 800cf1e:	4648      	mov	r0, r9
 800cf20:	f000 fee6 	bl	800dcf0 <_Bfree>
 800cf24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cf28:	2200      	movs	r2, #0
 800cf2a:	601a      	str	r2, [r3, #0]
 800cf2c:	1e2b      	subs	r3, r5, #0
 800cf2e:	bfb9      	ittee	lt
 800cf30:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cf34:	9305      	strlt	r3, [sp, #20]
 800cf36:	2300      	movge	r3, #0
 800cf38:	6033      	strge	r3, [r6, #0]
 800cf3a:	9f05      	ldr	r7, [sp, #20]
 800cf3c:	4b9a      	ldr	r3, [pc, #616]	@ (800d1a8 <_dtoa_r+0x2d8>)
 800cf3e:	bfbc      	itt	lt
 800cf40:	2201      	movlt	r2, #1
 800cf42:	6032      	strlt	r2, [r6, #0]
 800cf44:	43bb      	bics	r3, r7
 800cf46:	d112      	bne.n	800cf6e <_dtoa_r+0x9e>
 800cf48:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cf4a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cf4e:	6013      	str	r3, [r2, #0]
 800cf50:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cf54:	4323      	orrs	r3, r4
 800cf56:	f000 855a 	beq.w	800da0e <_dtoa_r+0xb3e>
 800cf5a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cf5c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800d1bc <_dtoa_r+0x2ec>
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	f000 855c 	beq.w	800da1e <_dtoa_r+0xb4e>
 800cf66:	f10a 0303 	add.w	r3, sl, #3
 800cf6a:	f000 bd56 	b.w	800da1a <_dtoa_r+0xb4a>
 800cf6e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800cf72:	2200      	movs	r2, #0
 800cf74:	ec51 0b17 	vmov	r0, r1, d7
 800cf78:	2300      	movs	r3, #0
 800cf7a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800cf7e:	f7f3 fda3 	bl	8000ac8 <__aeabi_dcmpeq>
 800cf82:	4680      	mov	r8, r0
 800cf84:	b158      	cbz	r0, 800cf9e <_dtoa_r+0xce>
 800cf86:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cf88:	2301      	movs	r3, #1
 800cf8a:	6013      	str	r3, [r2, #0]
 800cf8c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cf8e:	b113      	cbz	r3, 800cf96 <_dtoa_r+0xc6>
 800cf90:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800cf92:	4b86      	ldr	r3, [pc, #536]	@ (800d1ac <_dtoa_r+0x2dc>)
 800cf94:	6013      	str	r3, [r2, #0]
 800cf96:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800d1c0 <_dtoa_r+0x2f0>
 800cf9a:	f000 bd40 	b.w	800da1e <_dtoa_r+0xb4e>
 800cf9e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800cfa2:	aa14      	add	r2, sp, #80	@ 0x50
 800cfa4:	a915      	add	r1, sp, #84	@ 0x54
 800cfa6:	4648      	mov	r0, r9
 800cfa8:	f001 f984 	bl	800e2b4 <__d2b>
 800cfac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800cfb0:	9002      	str	r0, [sp, #8]
 800cfb2:	2e00      	cmp	r6, #0
 800cfb4:	d078      	beq.n	800d0a8 <_dtoa_r+0x1d8>
 800cfb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cfb8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800cfbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cfc0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cfc4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800cfc8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800cfcc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800cfd0:	4619      	mov	r1, r3
 800cfd2:	2200      	movs	r2, #0
 800cfd4:	4b76      	ldr	r3, [pc, #472]	@ (800d1b0 <_dtoa_r+0x2e0>)
 800cfd6:	f7f3 f957 	bl	8000288 <__aeabi_dsub>
 800cfda:	a36b      	add	r3, pc, #428	@ (adr r3, 800d188 <_dtoa_r+0x2b8>)
 800cfdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfe0:	f7f3 fb0a 	bl	80005f8 <__aeabi_dmul>
 800cfe4:	a36a      	add	r3, pc, #424	@ (adr r3, 800d190 <_dtoa_r+0x2c0>)
 800cfe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfea:	f7f3 f94f 	bl	800028c <__adddf3>
 800cfee:	4604      	mov	r4, r0
 800cff0:	4630      	mov	r0, r6
 800cff2:	460d      	mov	r5, r1
 800cff4:	f7f3 fa96 	bl	8000524 <__aeabi_i2d>
 800cff8:	a367      	add	r3, pc, #412	@ (adr r3, 800d198 <_dtoa_r+0x2c8>)
 800cffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cffe:	f7f3 fafb 	bl	80005f8 <__aeabi_dmul>
 800d002:	4602      	mov	r2, r0
 800d004:	460b      	mov	r3, r1
 800d006:	4620      	mov	r0, r4
 800d008:	4629      	mov	r1, r5
 800d00a:	f7f3 f93f 	bl	800028c <__adddf3>
 800d00e:	4604      	mov	r4, r0
 800d010:	460d      	mov	r5, r1
 800d012:	f7f3 fda1 	bl	8000b58 <__aeabi_d2iz>
 800d016:	2200      	movs	r2, #0
 800d018:	4607      	mov	r7, r0
 800d01a:	2300      	movs	r3, #0
 800d01c:	4620      	mov	r0, r4
 800d01e:	4629      	mov	r1, r5
 800d020:	f7f3 fd5c 	bl	8000adc <__aeabi_dcmplt>
 800d024:	b140      	cbz	r0, 800d038 <_dtoa_r+0x168>
 800d026:	4638      	mov	r0, r7
 800d028:	f7f3 fa7c 	bl	8000524 <__aeabi_i2d>
 800d02c:	4622      	mov	r2, r4
 800d02e:	462b      	mov	r3, r5
 800d030:	f7f3 fd4a 	bl	8000ac8 <__aeabi_dcmpeq>
 800d034:	b900      	cbnz	r0, 800d038 <_dtoa_r+0x168>
 800d036:	3f01      	subs	r7, #1
 800d038:	2f16      	cmp	r7, #22
 800d03a:	d852      	bhi.n	800d0e2 <_dtoa_r+0x212>
 800d03c:	4b5d      	ldr	r3, [pc, #372]	@ (800d1b4 <_dtoa_r+0x2e4>)
 800d03e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d042:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d046:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d04a:	f7f3 fd47 	bl	8000adc <__aeabi_dcmplt>
 800d04e:	2800      	cmp	r0, #0
 800d050:	d049      	beq.n	800d0e6 <_dtoa_r+0x216>
 800d052:	3f01      	subs	r7, #1
 800d054:	2300      	movs	r3, #0
 800d056:	9310      	str	r3, [sp, #64]	@ 0x40
 800d058:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d05a:	1b9b      	subs	r3, r3, r6
 800d05c:	1e5a      	subs	r2, r3, #1
 800d05e:	bf45      	ittet	mi
 800d060:	f1c3 0301 	rsbmi	r3, r3, #1
 800d064:	9300      	strmi	r3, [sp, #0]
 800d066:	2300      	movpl	r3, #0
 800d068:	2300      	movmi	r3, #0
 800d06a:	9206      	str	r2, [sp, #24]
 800d06c:	bf54      	ite	pl
 800d06e:	9300      	strpl	r3, [sp, #0]
 800d070:	9306      	strmi	r3, [sp, #24]
 800d072:	2f00      	cmp	r7, #0
 800d074:	db39      	blt.n	800d0ea <_dtoa_r+0x21a>
 800d076:	9b06      	ldr	r3, [sp, #24]
 800d078:	970d      	str	r7, [sp, #52]	@ 0x34
 800d07a:	443b      	add	r3, r7
 800d07c:	9306      	str	r3, [sp, #24]
 800d07e:	2300      	movs	r3, #0
 800d080:	9308      	str	r3, [sp, #32]
 800d082:	9b07      	ldr	r3, [sp, #28]
 800d084:	2b09      	cmp	r3, #9
 800d086:	d863      	bhi.n	800d150 <_dtoa_r+0x280>
 800d088:	2b05      	cmp	r3, #5
 800d08a:	bfc4      	itt	gt
 800d08c:	3b04      	subgt	r3, #4
 800d08e:	9307      	strgt	r3, [sp, #28]
 800d090:	9b07      	ldr	r3, [sp, #28]
 800d092:	f1a3 0302 	sub.w	r3, r3, #2
 800d096:	bfcc      	ite	gt
 800d098:	2400      	movgt	r4, #0
 800d09a:	2401      	movle	r4, #1
 800d09c:	2b03      	cmp	r3, #3
 800d09e:	d863      	bhi.n	800d168 <_dtoa_r+0x298>
 800d0a0:	e8df f003 	tbb	[pc, r3]
 800d0a4:	2b375452 	.word	0x2b375452
 800d0a8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d0ac:	441e      	add	r6, r3
 800d0ae:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d0b2:	2b20      	cmp	r3, #32
 800d0b4:	bfc1      	itttt	gt
 800d0b6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d0ba:	409f      	lslgt	r7, r3
 800d0bc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d0c0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d0c4:	bfd6      	itet	le
 800d0c6:	f1c3 0320 	rsble	r3, r3, #32
 800d0ca:	ea47 0003 	orrgt.w	r0, r7, r3
 800d0ce:	fa04 f003 	lslle.w	r0, r4, r3
 800d0d2:	f7f3 fa17 	bl	8000504 <__aeabi_ui2d>
 800d0d6:	2201      	movs	r2, #1
 800d0d8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d0dc:	3e01      	subs	r6, #1
 800d0de:	9212      	str	r2, [sp, #72]	@ 0x48
 800d0e0:	e776      	b.n	800cfd0 <_dtoa_r+0x100>
 800d0e2:	2301      	movs	r3, #1
 800d0e4:	e7b7      	b.n	800d056 <_dtoa_r+0x186>
 800d0e6:	9010      	str	r0, [sp, #64]	@ 0x40
 800d0e8:	e7b6      	b.n	800d058 <_dtoa_r+0x188>
 800d0ea:	9b00      	ldr	r3, [sp, #0]
 800d0ec:	1bdb      	subs	r3, r3, r7
 800d0ee:	9300      	str	r3, [sp, #0]
 800d0f0:	427b      	negs	r3, r7
 800d0f2:	9308      	str	r3, [sp, #32]
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	930d      	str	r3, [sp, #52]	@ 0x34
 800d0f8:	e7c3      	b.n	800d082 <_dtoa_r+0x1b2>
 800d0fa:	2301      	movs	r3, #1
 800d0fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800d0fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d100:	eb07 0b03 	add.w	fp, r7, r3
 800d104:	f10b 0301 	add.w	r3, fp, #1
 800d108:	2b01      	cmp	r3, #1
 800d10a:	9303      	str	r3, [sp, #12]
 800d10c:	bfb8      	it	lt
 800d10e:	2301      	movlt	r3, #1
 800d110:	e006      	b.n	800d120 <_dtoa_r+0x250>
 800d112:	2301      	movs	r3, #1
 800d114:	9309      	str	r3, [sp, #36]	@ 0x24
 800d116:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d118:	2b00      	cmp	r3, #0
 800d11a:	dd28      	ble.n	800d16e <_dtoa_r+0x29e>
 800d11c:	469b      	mov	fp, r3
 800d11e:	9303      	str	r3, [sp, #12]
 800d120:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d124:	2100      	movs	r1, #0
 800d126:	2204      	movs	r2, #4
 800d128:	f102 0514 	add.w	r5, r2, #20
 800d12c:	429d      	cmp	r5, r3
 800d12e:	d926      	bls.n	800d17e <_dtoa_r+0x2ae>
 800d130:	6041      	str	r1, [r0, #4]
 800d132:	4648      	mov	r0, r9
 800d134:	f000 fd9c 	bl	800dc70 <_Balloc>
 800d138:	4682      	mov	sl, r0
 800d13a:	2800      	cmp	r0, #0
 800d13c:	d142      	bne.n	800d1c4 <_dtoa_r+0x2f4>
 800d13e:	4b1e      	ldr	r3, [pc, #120]	@ (800d1b8 <_dtoa_r+0x2e8>)
 800d140:	4602      	mov	r2, r0
 800d142:	f240 11af 	movw	r1, #431	@ 0x1af
 800d146:	e6da      	b.n	800cefe <_dtoa_r+0x2e>
 800d148:	2300      	movs	r3, #0
 800d14a:	e7e3      	b.n	800d114 <_dtoa_r+0x244>
 800d14c:	2300      	movs	r3, #0
 800d14e:	e7d5      	b.n	800d0fc <_dtoa_r+0x22c>
 800d150:	2401      	movs	r4, #1
 800d152:	2300      	movs	r3, #0
 800d154:	9307      	str	r3, [sp, #28]
 800d156:	9409      	str	r4, [sp, #36]	@ 0x24
 800d158:	f04f 3bff 	mov.w	fp, #4294967295
 800d15c:	2200      	movs	r2, #0
 800d15e:	f8cd b00c 	str.w	fp, [sp, #12]
 800d162:	2312      	movs	r3, #18
 800d164:	920c      	str	r2, [sp, #48]	@ 0x30
 800d166:	e7db      	b.n	800d120 <_dtoa_r+0x250>
 800d168:	2301      	movs	r3, #1
 800d16a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d16c:	e7f4      	b.n	800d158 <_dtoa_r+0x288>
 800d16e:	f04f 0b01 	mov.w	fp, #1
 800d172:	f8cd b00c 	str.w	fp, [sp, #12]
 800d176:	465b      	mov	r3, fp
 800d178:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800d17c:	e7d0      	b.n	800d120 <_dtoa_r+0x250>
 800d17e:	3101      	adds	r1, #1
 800d180:	0052      	lsls	r2, r2, #1
 800d182:	e7d1      	b.n	800d128 <_dtoa_r+0x258>
 800d184:	f3af 8000 	nop.w
 800d188:	636f4361 	.word	0x636f4361
 800d18c:	3fd287a7 	.word	0x3fd287a7
 800d190:	8b60c8b3 	.word	0x8b60c8b3
 800d194:	3fc68a28 	.word	0x3fc68a28
 800d198:	509f79fb 	.word	0x509f79fb
 800d19c:	3fd34413 	.word	0x3fd34413
 800d1a0:	0800fa5d 	.word	0x0800fa5d
 800d1a4:	0800fa74 	.word	0x0800fa74
 800d1a8:	7ff00000 	.word	0x7ff00000
 800d1ac:	0800fa2d 	.word	0x0800fa2d
 800d1b0:	3ff80000 	.word	0x3ff80000
 800d1b4:	0800fbc8 	.word	0x0800fbc8
 800d1b8:	0800facc 	.word	0x0800facc
 800d1bc:	0800fa59 	.word	0x0800fa59
 800d1c0:	0800fa2c 	.word	0x0800fa2c
 800d1c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d1c8:	6018      	str	r0, [r3, #0]
 800d1ca:	9b03      	ldr	r3, [sp, #12]
 800d1cc:	2b0e      	cmp	r3, #14
 800d1ce:	f200 80a1 	bhi.w	800d314 <_dtoa_r+0x444>
 800d1d2:	2c00      	cmp	r4, #0
 800d1d4:	f000 809e 	beq.w	800d314 <_dtoa_r+0x444>
 800d1d8:	2f00      	cmp	r7, #0
 800d1da:	dd33      	ble.n	800d244 <_dtoa_r+0x374>
 800d1dc:	4b9c      	ldr	r3, [pc, #624]	@ (800d450 <_dtoa_r+0x580>)
 800d1de:	f007 020f 	and.w	r2, r7, #15
 800d1e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d1e6:	ed93 7b00 	vldr	d7, [r3]
 800d1ea:	05f8      	lsls	r0, r7, #23
 800d1ec:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800d1f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d1f4:	d516      	bpl.n	800d224 <_dtoa_r+0x354>
 800d1f6:	4b97      	ldr	r3, [pc, #604]	@ (800d454 <_dtoa_r+0x584>)
 800d1f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d1fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d200:	f7f3 fb24 	bl	800084c <__aeabi_ddiv>
 800d204:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d208:	f004 040f 	and.w	r4, r4, #15
 800d20c:	2603      	movs	r6, #3
 800d20e:	4d91      	ldr	r5, [pc, #580]	@ (800d454 <_dtoa_r+0x584>)
 800d210:	b954      	cbnz	r4, 800d228 <_dtoa_r+0x358>
 800d212:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d216:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d21a:	f7f3 fb17 	bl	800084c <__aeabi_ddiv>
 800d21e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d222:	e028      	b.n	800d276 <_dtoa_r+0x3a6>
 800d224:	2602      	movs	r6, #2
 800d226:	e7f2      	b.n	800d20e <_dtoa_r+0x33e>
 800d228:	07e1      	lsls	r1, r4, #31
 800d22a:	d508      	bpl.n	800d23e <_dtoa_r+0x36e>
 800d22c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d230:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d234:	f7f3 f9e0 	bl	80005f8 <__aeabi_dmul>
 800d238:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d23c:	3601      	adds	r6, #1
 800d23e:	1064      	asrs	r4, r4, #1
 800d240:	3508      	adds	r5, #8
 800d242:	e7e5      	b.n	800d210 <_dtoa_r+0x340>
 800d244:	f000 80af 	beq.w	800d3a6 <_dtoa_r+0x4d6>
 800d248:	427c      	negs	r4, r7
 800d24a:	4b81      	ldr	r3, [pc, #516]	@ (800d450 <_dtoa_r+0x580>)
 800d24c:	4d81      	ldr	r5, [pc, #516]	@ (800d454 <_dtoa_r+0x584>)
 800d24e:	f004 020f 	and.w	r2, r4, #15
 800d252:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d25a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d25e:	f7f3 f9cb 	bl	80005f8 <__aeabi_dmul>
 800d262:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d266:	1124      	asrs	r4, r4, #4
 800d268:	2300      	movs	r3, #0
 800d26a:	2602      	movs	r6, #2
 800d26c:	2c00      	cmp	r4, #0
 800d26e:	f040 808f 	bne.w	800d390 <_dtoa_r+0x4c0>
 800d272:	2b00      	cmp	r3, #0
 800d274:	d1d3      	bne.n	800d21e <_dtoa_r+0x34e>
 800d276:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d278:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	f000 8094 	beq.w	800d3aa <_dtoa_r+0x4da>
 800d282:	4b75      	ldr	r3, [pc, #468]	@ (800d458 <_dtoa_r+0x588>)
 800d284:	2200      	movs	r2, #0
 800d286:	4620      	mov	r0, r4
 800d288:	4629      	mov	r1, r5
 800d28a:	f7f3 fc27 	bl	8000adc <__aeabi_dcmplt>
 800d28e:	2800      	cmp	r0, #0
 800d290:	f000 808b 	beq.w	800d3aa <_dtoa_r+0x4da>
 800d294:	9b03      	ldr	r3, [sp, #12]
 800d296:	2b00      	cmp	r3, #0
 800d298:	f000 8087 	beq.w	800d3aa <_dtoa_r+0x4da>
 800d29c:	f1bb 0f00 	cmp.w	fp, #0
 800d2a0:	dd34      	ble.n	800d30c <_dtoa_r+0x43c>
 800d2a2:	4620      	mov	r0, r4
 800d2a4:	4b6d      	ldr	r3, [pc, #436]	@ (800d45c <_dtoa_r+0x58c>)
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	4629      	mov	r1, r5
 800d2aa:	f7f3 f9a5 	bl	80005f8 <__aeabi_dmul>
 800d2ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d2b2:	f107 38ff 	add.w	r8, r7, #4294967295
 800d2b6:	3601      	adds	r6, #1
 800d2b8:	465c      	mov	r4, fp
 800d2ba:	4630      	mov	r0, r6
 800d2bc:	f7f3 f932 	bl	8000524 <__aeabi_i2d>
 800d2c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d2c4:	f7f3 f998 	bl	80005f8 <__aeabi_dmul>
 800d2c8:	4b65      	ldr	r3, [pc, #404]	@ (800d460 <_dtoa_r+0x590>)
 800d2ca:	2200      	movs	r2, #0
 800d2cc:	f7f2 ffde 	bl	800028c <__adddf3>
 800d2d0:	4605      	mov	r5, r0
 800d2d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d2d6:	2c00      	cmp	r4, #0
 800d2d8:	d16a      	bne.n	800d3b0 <_dtoa_r+0x4e0>
 800d2da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d2de:	4b61      	ldr	r3, [pc, #388]	@ (800d464 <_dtoa_r+0x594>)
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	f7f2 ffd1 	bl	8000288 <__aeabi_dsub>
 800d2e6:	4602      	mov	r2, r0
 800d2e8:	460b      	mov	r3, r1
 800d2ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d2ee:	462a      	mov	r2, r5
 800d2f0:	4633      	mov	r3, r6
 800d2f2:	f7f3 fc11 	bl	8000b18 <__aeabi_dcmpgt>
 800d2f6:	2800      	cmp	r0, #0
 800d2f8:	f040 8298 	bne.w	800d82c <_dtoa_r+0x95c>
 800d2fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d300:	462a      	mov	r2, r5
 800d302:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d306:	f7f3 fbe9 	bl	8000adc <__aeabi_dcmplt>
 800d30a:	bb38      	cbnz	r0, 800d35c <_dtoa_r+0x48c>
 800d30c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d310:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d314:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d316:	2b00      	cmp	r3, #0
 800d318:	f2c0 8157 	blt.w	800d5ca <_dtoa_r+0x6fa>
 800d31c:	2f0e      	cmp	r7, #14
 800d31e:	f300 8154 	bgt.w	800d5ca <_dtoa_r+0x6fa>
 800d322:	4b4b      	ldr	r3, [pc, #300]	@ (800d450 <_dtoa_r+0x580>)
 800d324:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d328:	ed93 7b00 	vldr	d7, [r3]
 800d32c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d32e:	2b00      	cmp	r3, #0
 800d330:	ed8d 7b00 	vstr	d7, [sp]
 800d334:	f280 80e5 	bge.w	800d502 <_dtoa_r+0x632>
 800d338:	9b03      	ldr	r3, [sp, #12]
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	f300 80e1 	bgt.w	800d502 <_dtoa_r+0x632>
 800d340:	d10c      	bne.n	800d35c <_dtoa_r+0x48c>
 800d342:	4b48      	ldr	r3, [pc, #288]	@ (800d464 <_dtoa_r+0x594>)
 800d344:	2200      	movs	r2, #0
 800d346:	ec51 0b17 	vmov	r0, r1, d7
 800d34a:	f7f3 f955 	bl	80005f8 <__aeabi_dmul>
 800d34e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d352:	f7f3 fbd7 	bl	8000b04 <__aeabi_dcmpge>
 800d356:	2800      	cmp	r0, #0
 800d358:	f000 8266 	beq.w	800d828 <_dtoa_r+0x958>
 800d35c:	2400      	movs	r4, #0
 800d35e:	4625      	mov	r5, r4
 800d360:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d362:	4656      	mov	r6, sl
 800d364:	ea6f 0803 	mvn.w	r8, r3
 800d368:	2700      	movs	r7, #0
 800d36a:	4621      	mov	r1, r4
 800d36c:	4648      	mov	r0, r9
 800d36e:	f000 fcbf 	bl	800dcf0 <_Bfree>
 800d372:	2d00      	cmp	r5, #0
 800d374:	f000 80bd 	beq.w	800d4f2 <_dtoa_r+0x622>
 800d378:	b12f      	cbz	r7, 800d386 <_dtoa_r+0x4b6>
 800d37a:	42af      	cmp	r7, r5
 800d37c:	d003      	beq.n	800d386 <_dtoa_r+0x4b6>
 800d37e:	4639      	mov	r1, r7
 800d380:	4648      	mov	r0, r9
 800d382:	f000 fcb5 	bl	800dcf0 <_Bfree>
 800d386:	4629      	mov	r1, r5
 800d388:	4648      	mov	r0, r9
 800d38a:	f000 fcb1 	bl	800dcf0 <_Bfree>
 800d38e:	e0b0      	b.n	800d4f2 <_dtoa_r+0x622>
 800d390:	07e2      	lsls	r2, r4, #31
 800d392:	d505      	bpl.n	800d3a0 <_dtoa_r+0x4d0>
 800d394:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d398:	f7f3 f92e 	bl	80005f8 <__aeabi_dmul>
 800d39c:	3601      	adds	r6, #1
 800d39e:	2301      	movs	r3, #1
 800d3a0:	1064      	asrs	r4, r4, #1
 800d3a2:	3508      	adds	r5, #8
 800d3a4:	e762      	b.n	800d26c <_dtoa_r+0x39c>
 800d3a6:	2602      	movs	r6, #2
 800d3a8:	e765      	b.n	800d276 <_dtoa_r+0x3a6>
 800d3aa:	9c03      	ldr	r4, [sp, #12]
 800d3ac:	46b8      	mov	r8, r7
 800d3ae:	e784      	b.n	800d2ba <_dtoa_r+0x3ea>
 800d3b0:	4b27      	ldr	r3, [pc, #156]	@ (800d450 <_dtoa_r+0x580>)
 800d3b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d3b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d3b8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d3bc:	4454      	add	r4, sl
 800d3be:	2900      	cmp	r1, #0
 800d3c0:	d054      	beq.n	800d46c <_dtoa_r+0x59c>
 800d3c2:	4929      	ldr	r1, [pc, #164]	@ (800d468 <_dtoa_r+0x598>)
 800d3c4:	2000      	movs	r0, #0
 800d3c6:	f7f3 fa41 	bl	800084c <__aeabi_ddiv>
 800d3ca:	4633      	mov	r3, r6
 800d3cc:	462a      	mov	r2, r5
 800d3ce:	f7f2 ff5b 	bl	8000288 <__aeabi_dsub>
 800d3d2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d3d6:	4656      	mov	r6, sl
 800d3d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d3dc:	f7f3 fbbc 	bl	8000b58 <__aeabi_d2iz>
 800d3e0:	4605      	mov	r5, r0
 800d3e2:	f7f3 f89f 	bl	8000524 <__aeabi_i2d>
 800d3e6:	4602      	mov	r2, r0
 800d3e8:	460b      	mov	r3, r1
 800d3ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d3ee:	f7f2 ff4b 	bl	8000288 <__aeabi_dsub>
 800d3f2:	3530      	adds	r5, #48	@ 0x30
 800d3f4:	4602      	mov	r2, r0
 800d3f6:	460b      	mov	r3, r1
 800d3f8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d3fc:	f806 5b01 	strb.w	r5, [r6], #1
 800d400:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d404:	f7f3 fb6a 	bl	8000adc <__aeabi_dcmplt>
 800d408:	2800      	cmp	r0, #0
 800d40a:	d172      	bne.n	800d4f2 <_dtoa_r+0x622>
 800d40c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d410:	4911      	ldr	r1, [pc, #68]	@ (800d458 <_dtoa_r+0x588>)
 800d412:	2000      	movs	r0, #0
 800d414:	f7f2 ff38 	bl	8000288 <__aeabi_dsub>
 800d418:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d41c:	f7f3 fb5e 	bl	8000adc <__aeabi_dcmplt>
 800d420:	2800      	cmp	r0, #0
 800d422:	f040 80b4 	bne.w	800d58e <_dtoa_r+0x6be>
 800d426:	42a6      	cmp	r6, r4
 800d428:	f43f af70 	beq.w	800d30c <_dtoa_r+0x43c>
 800d42c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d430:	4b0a      	ldr	r3, [pc, #40]	@ (800d45c <_dtoa_r+0x58c>)
 800d432:	2200      	movs	r2, #0
 800d434:	f7f3 f8e0 	bl	80005f8 <__aeabi_dmul>
 800d438:	4b08      	ldr	r3, [pc, #32]	@ (800d45c <_dtoa_r+0x58c>)
 800d43a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d43e:	2200      	movs	r2, #0
 800d440:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d444:	f7f3 f8d8 	bl	80005f8 <__aeabi_dmul>
 800d448:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d44c:	e7c4      	b.n	800d3d8 <_dtoa_r+0x508>
 800d44e:	bf00      	nop
 800d450:	0800fbc8 	.word	0x0800fbc8
 800d454:	0800fba0 	.word	0x0800fba0
 800d458:	3ff00000 	.word	0x3ff00000
 800d45c:	40240000 	.word	0x40240000
 800d460:	401c0000 	.word	0x401c0000
 800d464:	40140000 	.word	0x40140000
 800d468:	3fe00000 	.word	0x3fe00000
 800d46c:	4631      	mov	r1, r6
 800d46e:	4628      	mov	r0, r5
 800d470:	f7f3 f8c2 	bl	80005f8 <__aeabi_dmul>
 800d474:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d478:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d47a:	4656      	mov	r6, sl
 800d47c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d480:	f7f3 fb6a 	bl	8000b58 <__aeabi_d2iz>
 800d484:	4605      	mov	r5, r0
 800d486:	f7f3 f84d 	bl	8000524 <__aeabi_i2d>
 800d48a:	4602      	mov	r2, r0
 800d48c:	460b      	mov	r3, r1
 800d48e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d492:	f7f2 fef9 	bl	8000288 <__aeabi_dsub>
 800d496:	3530      	adds	r5, #48	@ 0x30
 800d498:	f806 5b01 	strb.w	r5, [r6], #1
 800d49c:	4602      	mov	r2, r0
 800d49e:	460b      	mov	r3, r1
 800d4a0:	42a6      	cmp	r6, r4
 800d4a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d4a6:	f04f 0200 	mov.w	r2, #0
 800d4aa:	d124      	bne.n	800d4f6 <_dtoa_r+0x626>
 800d4ac:	4baf      	ldr	r3, [pc, #700]	@ (800d76c <_dtoa_r+0x89c>)
 800d4ae:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d4b2:	f7f2 feeb 	bl	800028c <__adddf3>
 800d4b6:	4602      	mov	r2, r0
 800d4b8:	460b      	mov	r3, r1
 800d4ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d4be:	f7f3 fb2b 	bl	8000b18 <__aeabi_dcmpgt>
 800d4c2:	2800      	cmp	r0, #0
 800d4c4:	d163      	bne.n	800d58e <_dtoa_r+0x6be>
 800d4c6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d4ca:	49a8      	ldr	r1, [pc, #672]	@ (800d76c <_dtoa_r+0x89c>)
 800d4cc:	2000      	movs	r0, #0
 800d4ce:	f7f2 fedb 	bl	8000288 <__aeabi_dsub>
 800d4d2:	4602      	mov	r2, r0
 800d4d4:	460b      	mov	r3, r1
 800d4d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d4da:	f7f3 faff 	bl	8000adc <__aeabi_dcmplt>
 800d4de:	2800      	cmp	r0, #0
 800d4e0:	f43f af14 	beq.w	800d30c <_dtoa_r+0x43c>
 800d4e4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d4e6:	1e73      	subs	r3, r6, #1
 800d4e8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d4ea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d4ee:	2b30      	cmp	r3, #48	@ 0x30
 800d4f0:	d0f8      	beq.n	800d4e4 <_dtoa_r+0x614>
 800d4f2:	4647      	mov	r7, r8
 800d4f4:	e03b      	b.n	800d56e <_dtoa_r+0x69e>
 800d4f6:	4b9e      	ldr	r3, [pc, #632]	@ (800d770 <_dtoa_r+0x8a0>)
 800d4f8:	f7f3 f87e 	bl	80005f8 <__aeabi_dmul>
 800d4fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d500:	e7bc      	b.n	800d47c <_dtoa_r+0x5ac>
 800d502:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d506:	4656      	mov	r6, sl
 800d508:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d50c:	4620      	mov	r0, r4
 800d50e:	4629      	mov	r1, r5
 800d510:	f7f3 f99c 	bl	800084c <__aeabi_ddiv>
 800d514:	f7f3 fb20 	bl	8000b58 <__aeabi_d2iz>
 800d518:	4680      	mov	r8, r0
 800d51a:	f7f3 f803 	bl	8000524 <__aeabi_i2d>
 800d51e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d522:	f7f3 f869 	bl	80005f8 <__aeabi_dmul>
 800d526:	4602      	mov	r2, r0
 800d528:	460b      	mov	r3, r1
 800d52a:	4620      	mov	r0, r4
 800d52c:	4629      	mov	r1, r5
 800d52e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d532:	f7f2 fea9 	bl	8000288 <__aeabi_dsub>
 800d536:	f806 4b01 	strb.w	r4, [r6], #1
 800d53a:	9d03      	ldr	r5, [sp, #12]
 800d53c:	eba6 040a 	sub.w	r4, r6, sl
 800d540:	42a5      	cmp	r5, r4
 800d542:	4602      	mov	r2, r0
 800d544:	460b      	mov	r3, r1
 800d546:	d133      	bne.n	800d5b0 <_dtoa_r+0x6e0>
 800d548:	f7f2 fea0 	bl	800028c <__adddf3>
 800d54c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d550:	4604      	mov	r4, r0
 800d552:	460d      	mov	r5, r1
 800d554:	f7f3 fae0 	bl	8000b18 <__aeabi_dcmpgt>
 800d558:	b9c0      	cbnz	r0, 800d58c <_dtoa_r+0x6bc>
 800d55a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d55e:	4620      	mov	r0, r4
 800d560:	4629      	mov	r1, r5
 800d562:	f7f3 fab1 	bl	8000ac8 <__aeabi_dcmpeq>
 800d566:	b110      	cbz	r0, 800d56e <_dtoa_r+0x69e>
 800d568:	f018 0f01 	tst.w	r8, #1
 800d56c:	d10e      	bne.n	800d58c <_dtoa_r+0x6bc>
 800d56e:	9902      	ldr	r1, [sp, #8]
 800d570:	4648      	mov	r0, r9
 800d572:	f000 fbbd 	bl	800dcf0 <_Bfree>
 800d576:	2300      	movs	r3, #0
 800d578:	7033      	strb	r3, [r6, #0]
 800d57a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d57c:	3701      	adds	r7, #1
 800d57e:	601f      	str	r7, [r3, #0]
 800d580:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d582:	2b00      	cmp	r3, #0
 800d584:	f000 824b 	beq.w	800da1e <_dtoa_r+0xb4e>
 800d588:	601e      	str	r6, [r3, #0]
 800d58a:	e248      	b.n	800da1e <_dtoa_r+0xb4e>
 800d58c:	46b8      	mov	r8, r7
 800d58e:	4633      	mov	r3, r6
 800d590:	461e      	mov	r6, r3
 800d592:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d596:	2a39      	cmp	r2, #57	@ 0x39
 800d598:	d106      	bne.n	800d5a8 <_dtoa_r+0x6d8>
 800d59a:	459a      	cmp	sl, r3
 800d59c:	d1f8      	bne.n	800d590 <_dtoa_r+0x6c0>
 800d59e:	2230      	movs	r2, #48	@ 0x30
 800d5a0:	f108 0801 	add.w	r8, r8, #1
 800d5a4:	f88a 2000 	strb.w	r2, [sl]
 800d5a8:	781a      	ldrb	r2, [r3, #0]
 800d5aa:	3201      	adds	r2, #1
 800d5ac:	701a      	strb	r2, [r3, #0]
 800d5ae:	e7a0      	b.n	800d4f2 <_dtoa_r+0x622>
 800d5b0:	4b6f      	ldr	r3, [pc, #444]	@ (800d770 <_dtoa_r+0x8a0>)
 800d5b2:	2200      	movs	r2, #0
 800d5b4:	f7f3 f820 	bl	80005f8 <__aeabi_dmul>
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	2300      	movs	r3, #0
 800d5bc:	4604      	mov	r4, r0
 800d5be:	460d      	mov	r5, r1
 800d5c0:	f7f3 fa82 	bl	8000ac8 <__aeabi_dcmpeq>
 800d5c4:	2800      	cmp	r0, #0
 800d5c6:	d09f      	beq.n	800d508 <_dtoa_r+0x638>
 800d5c8:	e7d1      	b.n	800d56e <_dtoa_r+0x69e>
 800d5ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d5cc:	2a00      	cmp	r2, #0
 800d5ce:	f000 80ea 	beq.w	800d7a6 <_dtoa_r+0x8d6>
 800d5d2:	9a07      	ldr	r2, [sp, #28]
 800d5d4:	2a01      	cmp	r2, #1
 800d5d6:	f300 80cd 	bgt.w	800d774 <_dtoa_r+0x8a4>
 800d5da:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d5dc:	2a00      	cmp	r2, #0
 800d5de:	f000 80c1 	beq.w	800d764 <_dtoa_r+0x894>
 800d5e2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d5e6:	9c08      	ldr	r4, [sp, #32]
 800d5e8:	9e00      	ldr	r6, [sp, #0]
 800d5ea:	9a00      	ldr	r2, [sp, #0]
 800d5ec:	441a      	add	r2, r3
 800d5ee:	9200      	str	r2, [sp, #0]
 800d5f0:	9a06      	ldr	r2, [sp, #24]
 800d5f2:	2101      	movs	r1, #1
 800d5f4:	441a      	add	r2, r3
 800d5f6:	4648      	mov	r0, r9
 800d5f8:	9206      	str	r2, [sp, #24]
 800d5fa:	f000 fc2d 	bl	800de58 <__i2b>
 800d5fe:	4605      	mov	r5, r0
 800d600:	b166      	cbz	r6, 800d61c <_dtoa_r+0x74c>
 800d602:	9b06      	ldr	r3, [sp, #24]
 800d604:	2b00      	cmp	r3, #0
 800d606:	dd09      	ble.n	800d61c <_dtoa_r+0x74c>
 800d608:	42b3      	cmp	r3, r6
 800d60a:	9a00      	ldr	r2, [sp, #0]
 800d60c:	bfa8      	it	ge
 800d60e:	4633      	movge	r3, r6
 800d610:	1ad2      	subs	r2, r2, r3
 800d612:	9200      	str	r2, [sp, #0]
 800d614:	9a06      	ldr	r2, [sp, #24]
 800d616:	1af6      	subs	r6, r6, r3
 800d618:	1ad3      	subs	r3, r2, r3
 800d61a:	9306      	str	r3, [sp, #24]
 800d61c:	9b08      	ldr	r3, [sp, #32]
 800d61e:	b30b      	cbz	r3, 800d664 <_dtoa_r+0x794>
 800d620:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d622:	2b00      	cmp	r3, #0
 800d624:	f000 80c6 	beq.w	800d7b4 <_dtoa_r+0x8e4>
 800d628:	2c00      	cmp	r4, #0
 800d62a:	f000 80c0 	beq.w	800d7ae <_dtoa_r+0x8de>
 800d62e:	4629      	mov	r1, r5
 800d630:	4622      	mov	r2, r4
 800d632:	4648      	mov	r0, r9
 800d634:	f000 fcc8 	bl	800dfc8 <__pow5mult>
 800d638:	9a02      	ldr	r2, [sp, #8]
 800d63a:	4601      	mov	r1, r0
 800d63c:	4605      	mov	r5, r0
 800d63e:	4648      	mov	r0, r9
 800d640:	f000 fc20 	bl	800de84 <__multiply>
 800d644:	9902      	ldr	r1, [sp, #8]
 800d646:	4680      	mov	r8, r0
 800d648:	4648      	mov	r0, r9
 800d64a:	f000 fb51 	bl	800dcf0 <_Bfree>
 800d64e:	9b08      	ldr	r3, [sp, #32]
 800d650:	1b1b      	subs	r3, r3, r4
 800d652:	9308      	str	r3, [sp, #32]
 800d654:	f000 80b1 	beq.w	800d7ba <_dtoa_r+0x8ea>
 800d658:	9a08      	ldr	r2, [sp, #32]
 800d65a:	4641      	mov	r1, r8
 800d65c:	4648      	mov	r0, r9
 800d65e:	f000 fcb3 	bl	800dfc8 <__pow5mult>
 800d662:	9002      	str	r0, [sp, #8]
 800d664:	2101      	movs	r1, #1
 800d666:	4648      	mov	r0, r9
 800d668:	f000 fbf6 	bl	800de58 <__i2b>
 800d66c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d66e:	4604      	mov	r4, r0
 800d670:	2b00      	cmp	r3, #0
 800d672:	f000 81d8 	beq.w	800da26 <_dtoa_r+0xb56>
 800d676:	461a      	mov	r2, r3
 800d678:	4601      	mov	r1, r0
 800d67a:	4648      	mov	r0, r9
 800d67c:	f000 fca4 	bl	800dfc8 <__pow5mult>
 800d680:	9b07      	ldr	r3, [sp, #28]
 800d682:	2b01      	cmp	r3, #1
 800d684:	4604      	mov	r4, r0
 800d686:	f300 809f 	bgt.w	800d7c8 <_dtoa_r+0x8f8>
 800d68a:	9b04      	ldr	r3, [sp, #16]
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	f040 8097 	bne.w	800d7c0 <_dtoa_r+0x8f0>
 800d692:	9b05      	ldr	r3, [sp, #20]
 800d694:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d698:	2b00      	cmp	r3, #0
 800d69a:	f040 8093 	bne.w	800d7c4 <_dtoa_r+0x8f4>
 800d69e:	9b05      	ldr	r3, [sp, #20]
 800d6a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d6a4:	0d1b      	lsrs	r3, r3, #20
 800d6a6:	051b      	lsls	r3, r3, #20
 800d6a8:	b133      	cbz	r3, 800d6b8 <_dtoa_r+0x7e8>
 800d6aa:	9b00      	ldr	r3, [sp, #0]
 800d6ac:	3301      	adds	r3, #1
 800d6ae:	9300      	str	r3, [sp, #0]
 800d6b0:	9b06      	ldr	r3, [sp, #24]
 800d6b2:	3301      	adds	r3, #1
 800d6b4:	9306      	str	r3, [sp, #24]
 800d6b6:	2301      	movs	r3, #1
 800d6b8:	9308      	str	r3, [sp, #32]
 800d6ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	f000 81b8 	beq.w	800da32 <_dtoa_r+0xb62>
 800d6c2:	6923      	ldr	r3, [r4, #16]
 800d6c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d6c8:	6918      	ldr	r0, [r3, #16]
 800d6ca:	f000 fb79 	bl	800ddc0 <__hi0bits>
 800d6ce:	f1c0 0020 	rsb	r0, r0, #32
 800d6d2:	9b06      	ldr	r3, [sp, #24]
 800d6d4:	4418      	add	r0, r3
 800d6d6:	f010 001f 	ands.w	r0, r0, #31
 800d6da:	f000 8082 	beq.w	800d7e2 <_dtoa_r+0x912>
 800d6de:	f1c0 0320 	rsb	r3, r0, #32
 800d6e2:	2b04      	cmp	r3, #4
 800d6e4:	dd73      	ble.n	800d7ce <_dtoa_r+0x8fe>
 800d6e6:	9b00      	ldr	r3, [sp, #0]
 800d6e8:	f1c0 001c 	rsb	r0, r0, #28
 800d6ec:	4403      	add	r3, r0
 800d6ee:	9300      	str	r3, [sp, #0]
 800d6f0:	9b06      	ldr	r3, [sp, #24]
 800d6f2:	4403      	add	r3, r0
 800d6f4:	4406      	add	r6, r0
 800d6f6:	9306      	str	r3, [sp, #24]
 800d6f8:	9b00      	ldr	r3, [sp, #0]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	dd05      	ble.n	800d70a <_dtoa_r+0x83a>
 800d6fe:	9902      	ldr	r1, [sp, #8]
 800d700:	461a      	mov	r2, r3
 800d702:	4648      	mov	r0, r9
 800d704:	f000 fcba 	bl	800e07c <__lshift>
 800d708:	9002      	str	r0, [sp, #8]
 800d70a:	9b06      	ldr	r3, [sp, #24]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	dd05      	ble.n	800d71c <_dtoa_r+0x84c>
 800d710:	4621      	mov	r1, r4
 800d712:	461a      	mov	r2, r3
 800d714:	4648      	mov	r0, r9
 800d716:	f000 fcb1 	bl	800e07c <__lshift>
 800d71a:	4604      	mov	r4, r0
 800d71c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d061      	beq.n	800d7e6 <_dtoa_r+0x916>
 800d722:	9802      	ldr	r0, [sp, #8]
 800d724:	4621      	mov	r1, r4
 800d726:	f000 fd15 	bl	800e154 <__mcmp>
 800d72a:	2800      	cmp	r0, #0
 800d72c:	da5b      	bge.n	800d7e6 <_dtoa_r+0x916>
 800d72e:	2300      	movs	r3, #0
 800d730:	9902      	ldr	r1, [sp, #8]
 800d732:	220a      	movs	r2, #10
 800d734:	4648      	mov	r0, r9
 800d736:	f000 fafd 	bl	800dd34 <__multadd>
 800d73a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d73c:	9002      	str	r0, [sp, #8]
 800d73e:	f107 38ff 	add.w	r8, r7, #4294967295
 800d742:	2b00      	cmp	r3, #0
 800d744:	f000 8177 	beq.w	800da36 <_dtoa_r+0xb66>
 800d748:	4629      	mov	r1, r5
 800d74a:	2300      	movs	r3, #0
 800d74c:	220a      	movs	r2, #10
 800d74e:	4648      	mov	r0, r9
 800d750:	f000 faf0 	bl	800dd34 <__multadd>
 800d754:	f1bb 0f00 	cmp.w	fp, #0
 800d758:	4605      	mov	r5, r0
 800d75a:	dc6f      	bgt.n	800d83c <_dtoa_r+0x96c>
 800d75c:	9b07      	ldr	r3, [sp, #28]
 800d75e:	2b02      	cmp	r3, #2
 800d760:	dc49      	bgt.n	800d7f6 <_dtoa_r+0x926>
 800d762:	e06b      	b.n	800d83c <_dtoa_r+0x96c>
 800d764:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d766:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d76a:	e73c      	b.n	800d5e6 <_dtoa_r+0x716>
 800d76c:	3fe00000 	.word	0x3fe00000
 800d770:	40240000 	.word	0x40240000
 800d774:	9b03      	ldr	r3, [sp, #12]
 800d776:	1e5c      	subs	r4, r3, #1
 800d778:	9b08      	ldr	r3, [sp, #32]
 800d77a:	42a3      	cmp	r3, r4
 800d77c:	db09      	blt.n	800d792 <_dtoa_r+0x8c2>
 800d77e:	1b1c      	subs	r4, r3, r4
 800d780:	9b03      	ldr	r3, [sp, #12]
 800d782:	2b00      	cmp	r3, #0
 800d784:	f6bf af30 	bge.w	800d5e8 <_dtoa_r+0x718>
 800d788:	9b00      	ldr	r3, [sp, #0]
 800d78a:	9a03      	ldr	r2, [sp, #12]
 800d78c:	1a9e      	subs	r6, r3, r2
 800d78e:	2300      	movs	r3, #0
 800d790:	e72b      	b.n	800d5ea <_dtoa_r+0x71a>
 800d792:	9b08      	ldr	r3, [sp, #32]
 800d794:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d796:	9408      	str	r4, [sp, #32]
 800d798:	1ae3      	subs	r3, r4, r3
 800d79a:	441a      	add	r2, r3
 800d79c:	9e00      	ldr	r6, [sp, #0]
 800d79e:	9b03      	ldr	r3, [sp, #12]
 800d7a0:	920d      	str	r2, [sp, #52]	@ 0x34
 800d7a2:	2400      	movs	r4, #0
 800d7a4:	e721      	b.n	800d5ea <_dtoa_r+0x71a>
 800d7a6:	9c08      	ldr	r4, [sp, #32]
 800d7a8:	9e00      	ldr	r6, [sp, #0]
 800d7aa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d7ac:	e728      	b.n	800d600 <_dtoa_r+0x730>
 800d7ae:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d7b2:	e751      	b.n	800d658 <_dtoa_r+0x788>
 800d7b4:	9a08      	ldr	r2, [sp, #32]
 800d7b6:	9902      	ldr	r1, [sp, #8]
 800d7b8:	e750      	b.n	800d65c <_dtoa_r+0x78c>
 800d7ba:	f8cd 8008 	str.w	r8, [sp, #8]
 800d7be:	e751      	b.n	800d664 <_dtoa_r+0x794>
 800d7c0:	2300      	movs	r3, #0
 800d7c2:	e779      	b.n	800d6b8 <_dtoa_r+0x7e8>
 800d7c4:	9b04      	ldr	r3, [sp, #16]
 800d7c6:	e777      	b.n	800d6b8 <_dtoa_r+0x7e8>
 800d7c8:	2300      	movs	r3, #0
 800d7ca:	9308      	str	r3, [sp, #32]
 800d7cc:	e779      	b.n	800d6c2 <_dtoa_r+0x7f2>
 800d7ce:	d093      	beq.n	800d6f8 <_dtoa_r+0x828>
 800d7d0:	9a00      	ldr	r2, [sp, #0]
 800d7d2:	331c      	adds	r3, #28
 800d7d4:	441a      	add	r2, r3
 800d7d6:	9200      	str	r2, [sp, #0]
 800d7d8:	9a06      	ldr	r2, [sp, #24]
 800d7da:	441a      	add	r2, r3
 800d7dc:	441e      	add	r6, r3
 800d7de:	9206      	str	r2, [sp, #24]
 800d7e0:	e78a      	b.n	800d6f8 <_dtoa_r+0x828>
 800d7e2:	4603      	mov	r3, r0
 800d7e4:	e7f4      	b.n	800d7d0 <_dtoa_r+0x900>
 800d7e6:	9b03      	ldr	r3, [sp, #12]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	46b8      	mov	r8, r7
 800d7ec:	dc20      	bgt.n	800d830 <_dtoa_r+0x960>
 800d7ee:	469b      	mov	fp, r3
 800d7f0:	9b07      	ldr	r3, [sp, #28]
 800d7f2:	2b02      	cmp	r3, #2
 800d7f4:	dd1e      	ble.n	800d834 <_dtoa_r+0x964>
 800d7f6:	f1bb 0f00 	cmp.w	fp, #0
 800d7fa:	f47f adb1 	bne.w	800d360 <_dtoa_r+0x490>
 800d7fe:	4621      	mov	r1, r4
 800d800:	465b      	mov	r3, fp
 800d802:	2205      	movs	r2, #5
 800d804:	4648      	mov	r0, r9
 800d806:	f000 fa95 	bl	800dd34 <__multadd>
 800d80a:	4601      	mov	r1, r0
 800d80c:	4604      	mov	r4, r0
 800d80e:	9802      	ldr	r0, [sp, #8]
 800d810:	f000 fca0 	bl	800e154 <__mcmp>
 800d814:	2800      	cmp	r0, #0
 800d816:	f77f ada3 	ble.w	800d360 <_dtoa_r+0x490>
 800d81a:	4656      	mov	r6, sl
 800d81c:	2331      	movs	r3, #49	@ 0x31
 800d81e:	f806 3b01 	strb.w	r3, [r6], #1
 800d822:	f108 0801 	add.w	r8, r8, #1
 800d826:	e59f      	b.n	800d368 <_dtoa_r+0x498>
 800d828:	9c03      	ldr	r4, [sp, #12]
 800d82a:	46b8      	mov	r8, r7
 800d82c:	4625      	mov	r5, r4
 800d82e:	e7f4      	b.n	800d81a <_dtoa_r+0x94a>
 800d830:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d834:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d836:	2b00      	cmp	r3, #0
 800d838:	f000 8101 	beq.w	800da3e <_dtoa_r+0xb6e>
 800d83c:	2e00      	cmp	r6, #0
 800d83e:	dd05      	ble.n	800d84c <_dtoa_r+0x97c>
 800d840:	4629      	mov	r1, r5
 800d842:	4632      	mov	r2, r6
 800d844:	4648      	mov	r0, r9
 800d846:	f000 fc19 	bl	800e07c <__lshift>
 800d84a:	4605      	mov	r5, r0
 800d84c:	9b08      	ldr	r3, [sp, #32]
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d05c      	beq.n	800d90c <_dtoa_r+0xa3c>
 800d852:	6869      	ldr	r1, [r5, #4]
 800d854:	4648      	mov	r0, r9
 800d856:	f000 fa0b 	bl	800dc70 <_Balloc>
 800d85a:	4606      	mov	r6, r0
 800d85c:	b928      	cbnz	r0, 800d86a <_dtoa_r+0x99a>
 800d85e:	4b82      	ldr	r3, [pc, #520]	@ (800da68 <_dtoa_r+0xb98>)
 800d860:	4602      	mov	r2, r0
 800d862:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d866:	f7ff bb4a 	b.w	800cefe <_dtoa_r+0x2e>
 800d86a:	692a      	ldr	r2, [r5, #16]
 800d86c:	3202      	adds	r2, #2
 800d86e:	0092      	lsls	r2, r2, #2
 800d870:	f105 010c 	add.w	r1, r5, #12
 800d874:	300c      	adds	r0, #12
 800d876:	f7ff fa94 	bl	800cda2 <memcpy>
 800d87a:	2201      	movs	r2, #1
 800d87c:	4631      	mov	r1, r6
 800d87e:	4648      	mov	r0, r9
 800d880:	f000 fbfc 	bl	800e07c <__lshift>
 800d884:	f10a 0301 	add.w	r3, sl, #1
 800d888:	9300      	str	r3, [sp, #0]
 800d88a:	eb0a 030b 	add.w	r3, sl, fp
 800d88e:	9308      	str	r3, [sp, #32]
 800d890:	9b04      	ldr	r3, [sp, #16]
 800d892:	f003 0301 	and.w	r3, r3, #1
 800d896:	462f      	mov	r7, r5
 800d898:	9306      	str	r3, [sp, #24]
 800d89a:	4605      	mov	r5, r0
 800d89c:	9b00      	ldr	r3, [sp, #0]
 800d89e:	9802      	ldr	r0, [sp, #8]
 800d8a0:	4621      	mov	r1, r4
 800d8a2:	f103 3bff 	add.w	fp, r3, #4294967295
 800d8a6:	f7ff fa8a 	bl	800cdbe <quorem>
 800d8aa:	4603      	mov	r3, r0
 800d8ac:	3330      	adds	r3, #48	@ 0x30
 800d8ae:	9003      	str	r0, [sp, #12]
 800d8b0:	4639      	mov	r1, r7
 800d8b2:	9802      	ldr	r0, [sp, #8]
 800d8b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d8b6:	f000 fc4d 	bl	800e154 <__mcmp>
 800d8ba:	462a      	mov	r2, r5
 800d8bc:	9004      	str	r0, [sp, #16]
 800d8be:	4621      	mov	r1, r4
 800d8c0:	4648      	mov	r0, r9
 800d8c2:	f000 fc63 	bl	800e18c <__mdiff>
 800d8c6:	68c2      	ldr	r2, [r0, #12]
 800d8c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8ca:	4606      	mov	r6, r0
 800d8cc:	bb02      	cbnz	r2, 800d910 <_dtoa_r+0xa40>
 800d8ce:	4601      	mov	r1, r0
 800d8d0:	9802      	ldr	r0, [sp, #8]
 800d8d2:	f000 fc3f 	bl	800e154 <__mcmp>
 800d8d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8d8:	4602      	mov	r2, r0
 800d8da:	4631      	mov	r1, r6
 800d8dc:	4648      	mov	r0, r9
 800d8de:	920c      	str	r2, [sp, #48]	@ 0x30
 800d8e0:	9309      	str	r3, [sp, #36]	@ 0x24
 800d8e2:	f000 fa05 	bl	800dcf0 <_Bfree>
 800d8e6:	9b07      	ldr	r3, [sp, #28]
 800d8e8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d8ea:	9e00      	ldr	r6, [sp, #0]
 800d8ec:	ea42 0103 	orr.w	r1, r2, r3
 800d8f0:	9b06      	ldr	r3, [sp, #24]
 800d8f2:	4319      	orrs	r1, r3
 800d8f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8f6:	d10d      	bne.n	800d914 <_dtoa_r+0xa44>
 800d8f8:	2b39      	cmp	r3, #57	@ 0x39
 800d8fa:	d027      	beq.n	800d94c <_dtoa_r+0xa7c>
 800d8fc:	9a04      	ldr	r2, [sp, #16]
 800d8fe:	2a00      	cmp	r2, #0
 800d900:	dd01      	ble.n	800d906 <_dtoa_r+0xa36>
 800d902:	9b03      	ldr	r3, [sp, #12]
 800d904:	3331      	adds	r3, #49	@ 0x31
 800d906:	f88b 3000 	strb.w	r3, [fp]
 800d90a:	e52e      	b.n	800d36a <_dtoa_r+0x49a>
 800d90c:	4628      	mov	r0, r5
 800d90e:	e7b9      	b.n	800d884 <_dtoa_r+0x9b4>
 800d910:	2201      	movs	r2, #1
 800d912:	e7e2      	b.n	800d8da <_dtoa_r+0xa0a>
 800d914:	9904      	ldr	r1, [sp, #16]
 800d916:	2900      	cmp	r1, #0
 800d918:	db04      	blt.n	800d924 <_dtoa_r+0xa54>
 800d91a:	9807      	ldr	r0, [sp, #28]
 800d91c:	4301      	orrs	r1, r0
 800d91e:	9806      	ldr	r0, [sp, #24]
 800d920:	4301      	orrs	r1, r0
 800d922:	d120      	bne.n	800d966 <_dtoa_r+0xa96>
 800d924:	2a00      	cmp	r2, #0
 800d926:	ddee      	ble.n	800d906 <_dtoa_r+0xa36>
 800d928:	9902      	ldr	r1, [sp, #8]
 800d92a:	9300      	str	r3, [sp, #0]
 800d92c:	2201      	movs	r2, #1
 800d92e:	4648      	mov	r0, r9
 800d930:	f000 fba4 	bl	800e07c <__lshift>
 800d934:	4621      	mov	r1, r4
 800d936:	9002      	str	r0, [sp, #8]
 800d938:	f000 fc0c 	bl	800e154 <__mcmp>
 800d93c:	2800      	cmp	r0, #0
 800d93e:	9b00      	ldr	r3, [sp, #0]
 800d940:	dc02      	bgt.n	800d948 <_dtoa_r+0xa78>
 800d942:	d1e0      	bne.n	800d906 <_dtoa_r+0xa36>
 800d944:	07da      	lsls	r2, r3, #31
 800d946:	d5de      	bpl.n	800d906 <_dtoa_r+0xa36>
 800d948:	2b39      	cmp	r3, #57	@ 0x39
 800d94a:	d1da      	bne.n	800d902 <_dtoa_r+0xa32>
 800d94c:	2339      	movs	r3, #57	@ 0x39
 800d94e:	f88b 3000 	strb.w	r3, [fp]
 800d952:	4633      	mov	r3, r6
 800d954:	461e      	mov	r6, r3
 800d956:	3b01      	subs	r3, #1
 800d958:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d95c:	2a39      	cmp	r2, #57	@ 0x39
 800d95e:	d04e      	beq.n	800d9fe <_dtoa_r+0xb2e>
 800d960:	3201      	adds	r2, #1
 800d962:	701a      	strb	r2, [r3, #0]
 800d964:	e501      	b.n	800d36a <_dtoa_r+0x49a>
 800d966:	2a00      	cmp	r2, #0
 800d968:	dd03      	ble.n	800d972 <_dtoa_r+0xaa2>
 800d96a:	2b39      	cmp	r3, #57	@ 0x39
 800d96c:	d0ee      	beq.n	800d94c <_dtoa_r+0xa7c>
 800d96e:	3301      	adds	r3, #1
 800d970:	e7c9      	b.n	800d906 <_dtoa_r+0xa36>
 800d972:	9a00      	ldr	r2, [sp, #0]
 800d974:	9908      	ldr	r1, [sp, #32]
 800d976:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d97a:	428a      	cmp	r2, r1
 800d97c:	d028      	beq.n	800d9d0 <_dtoa_r+0xb00>
 800d97e:	9902      	ldr	r1, [sp, #8]
 800d980:	2300      	movs	r3, #0
 800d982:	220a      	movs	r2, #10
 800d984:	4648      	mov	r0, r9
 800d986:	f000 f9d5 	bl	800dd34 <__multadd>
 800d98a:	42af      	cmp	r7, r5
 800d98c:	9002      	str	r0, [sp, #8]
 800d98e:	f04f 0300 	mov.w	r3, #0
 800d992:	f04f 020a 	mov.w	r2, #10
 800d996:	4639      	mov	r1, r7
 800d998:	4648      	mov	r0, r9
 800d99a:	d107      	bne.n	800d9ac <_dtoa_r+0xadc>
 800d99c:	f000 f9ca 	bl	800dd34 <__multadd>
 800d9a0:	4607      	mov	r7, r0
 800d9a2:	4605      	mov	r5, r0
 800d9a4:	9b00      	ldr	r3, [sp, #0]
 800d9a6:	3301      	adds	r3, #1
 800d9a8:	9300      	str	r3, [sp, #0]
 800d9aa:	e777      	b.n	800d89c <_dtoa_r+0x9cc>
 800d9ac:	f000 f9c2 	bl	800dd34 <__multadd>
 800d9b0:	4629      	mov	r1, r5
 800d9b2:	4607      	mov	r7, r0
 800d9b4:	2300      	movs	r3, #0
 800d9b6:	220a      	movs	r2, #10
 800d9b8:	4648      	mov	r0, r9
 800d9ba:	f000 f9bb 	bl	800dd34 <__multadd>
 800d9be:	4605      	mov	r5, r0
 800d9c0:	e7f0      	b.n	800d9a4 <_dtoa_r+0xad4>
 800d9c2:	f1bb 0f00 	cmp.w	fp, #0
 800d9c6:	bfcc      	ite	gt
 800d9c8:	465e      	movgt	r6, fp
 800d9ca:	2601      	movle	r6, #1
 800d9cc:	4456      	add	r6, sl
 800d9ce:	2700      	movs	r7, #0
 800d9d0:	9902      	ldr	r1, [sp, #8]
 800d9d2:	9300      	str	r3, [sp, #0]
 800d9d4:	2201      	movs	r2, #1
 800d9d6:	4648      	mov	r0, r9
 800d9d8:	f000 fb50 	bl	800e07c <__lshift>
 800d9dc:	4621      	mov	r1, r4
 800d9de:	9002      	str	r0, [sp, #8]
 800d9e0:	f000 fbb8 	bl	800e154 <__mcmp>
 800d9e4:	2800      	cmp	r0, #0
 800d9e6:	dcb4      	bgt.n	800d952 <_dtoa_r+0xa82>
 800d9e8:	d102      	bne.n	800d9f0 <_dtoa_r+0xb20>
 800d9ea:	9b00      	ldr	r3, [sp, #0]
 800d9ec:	07db      	lsls	r3, r3, #31
 800d9ee:	d4b0      	bmi.n	800d952 <_dtoa_r+0xa82>
 800d9f0:	4633      	mov	r3, r6
 800d9f2:	461e      	mov	r6, r3
 800d9f4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d9f8:	2a30      	cmp	r2, #48	@ 0x30
 800d9fa:	d0fa      	beq.n	800d9f2 <_dtoa_r+0xb22>
 800d9fc:	e4b5      	b.n	800d36a <_dtoa_r+0x49a>
 800d9fe:	459a      	cmp	sl, r3
 800da00:	d1a8      	bne.n	800d954 <_dtoa_r+0xa84>
 800da02:	2331      	movs	r3, #49	@ 0x31
 800da04:	f108 0801 	add.w	r8, r8, #1
 800da08:	f88a 3000 	strb.w	r3, [sl]
 800da0c:	e4ad      	b.n	800d36a <_dtoa_r+0x49a>
 800da0e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800da10:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800da6c <_dtoa_r+0xb9c>
 800da14:	b11b      	cbz	r3, 800da1e <_dtoa_r+0xb4e>
 800da16:	f10a 0308 	add.w	r3, sl, #8
 800da1a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800da1c:	6013      	str	r3, [r2, #0]
 800da1e:	4650      	mov	r0, sl
 800da20:	b017      	add	sp, #92	@ 0x5c
 800da22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da26:	9b07      	ldr	r3, [sp, #28]
 800da28:	2b01      	cmp	r3, #1
 800da2a:	f77f ae2e 	ble.w	800d68a <_dtoa_r+0x7ba>
 800da2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800da30:	9308      	str	r3, [sp, #32]
 800da32:	2001      	movs	r0, #1
 800da34:	e64d      	b.n	800d6d2 <_dtoa_r+0x802>
 800da36:	f1bb 0f00 	cmp.w	fp, #0
 800da3a:	f77f aed9 	ble.w	800d7f0 <_dtoa_r+0x920>
 800da3e:	4656      	mov	r6, sl
 800da40:	9802      	ldr	r0, [sp, #8]
 800da42:	4621      	mov	r1, r4
 800da44:	f7ff f9bb 	bl	800cdbe <quorem>
 800da48:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800da4c:	f806 3b01 	strb.w	r3, [r6], #1
 800da50:	eba6 020a 	sub.w	r2, r6, sl
 800da54:	4593      	cmp	fp, r2
 800da56:	ddb4      	ble.n	800d9c2 <_dtoa_r+0xaf2>
 800da58:	9902      	ldr	r1, [sp, #8]
 800da5a:	2300      	movs	r3, #0
 800da5c:	220a      	movs	r2, #10
 800da5e:	4648      	mov	r0, r9
 800da60:	f000 f968 	bl	800dd34 <__multadd>
 800da64:	9002      	str	r0, [sp, #8]
 800da66:	e7eb      	b.n	800da40 <_dtoa_r+0xb70>
 800da68:	0800facc 	.word	0x0800facc
 800da6c:	0800fa50 	.word	0x0800fa50

0800da70 <_free_r>:
 800da70:	b538      	push	{r3, r4, r5, lr}
 800da72:	4605      	mov	r5, r0
 800da74:	2900      	cmp	r1, #0
 800da76:	d041      	beq.n	800dafc <_free_r+0x8c>
 800da78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800da7c:	1f0c      	subs	r4, r1, #4
 800da7e:	2b00      	cmp	r3, #0
 800da80:	bfb8      	it	lt
 800da82:	18e4      	addlt	r4, r4, r3
 800da84:	f000 f8e8 	bl	800dc58 <__malloc_lock>
 800da88:	4a1d      	ldr	r2, [pc, #116]	@ (800db00 <_free_r+0x90>)
 800da8a:	6813      	ldr	r3, [r2, #0]
 800da8c:	b933      	cbnz	r3, 800da9c <_free_r+0x2c>
 800da8e:	6063      	str	r3, [r4, #4]
 800da90:	6014      	str	r4, [r2, #0]
 800da92:	4628      	mov	r0, r5
 800da94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da98:	f000 b8e4 	b.w	800dc64 <__malloc_unlock>
 800da9c:	42a3      	cmp	r3, r4
 800da9e:	d908      	bls.n	800dab2 <_free_r+0x42>
 800daa0:	6820      	ldr	r0, [r4, #0]
 800daa2:	1821      	adds	r1, r4, r0
 800daa4:	428b      	cmp	r3, r1
 800daa6:	bf01      	itttt	eq
 800daa8:	6819      	ldreq	r1, [r3, #0]
 800daaa:	685b      	ldreq	r3, [r3, #4]
 800daac:	1809      	addeq	r1, r1, r0
 800daae:	6021      	streq	r1, [r4, #0]
 800dab0:	e7ed      	b.n	800da8e <_free_r+0x1e>
 800dab2:	461a      	mov	r2, r3
 800dab4:	685b      	ldr	r3, [r3, #4]
 800dab6:	b10b      	cbz	r3, 800dabc <_free_r+0x4c>
 800dab8:	42a3      	cmp	r3, r4
 800daba:	d9fa      	bls.n	800dab2 <_free_r+0x42>
 800dabc:	6811      	ldr	r1, [r2, #0]
 800dabe:	1850      	adds	r0, r2, r1
 800dac0:	42a0      	cmp	r0, r4
 800dac2:	d10b      	bne.n	800dadc <_free_r+0x6c>
 800dac4:	6820      	ldr	r0, [r4, #0]
 800dac6:	4401      	add	r1, r0
 800dac8:	1850      	adds	r0, r2, r1
 800daca:	4283      	cmp	r3, r0
 800dacc:	6011      	str	r1, [r2, #0]
 800dace:	d1e0      	bne.n	800da92 <_free_r+0x22>
 800dad0:	6818      	ldr	r0, [r3, #0]
 800dad2:	685b      	ldr	r3, [r3, #4]
 800dad4:	6053      	str	r3, [r2, #4]
 800dad6:	4408      	add	r0, r1
 800dad8:	6010      	str	r0, [r2, #0]
 800dada:	e7da      	b.n	800da92 <_free_r+0x22>
 800dadc:	d902      	bls.n	800dae4 <_free_r+0x74>
 800dade:	230c      	movs	r3, #12
 800dae0:	602b      	str	r3, [r5, #0]
 800dae2:	e7d6      	b.n	800da92 <_free_r+0x22>
 800dae4:	6820      	ldr	r0, [r4, #0]
 800dae6:	1821      	adds	r1, r4, r0
 800dae8:	428b      	cmp	r3, r1
 800daea:	bf04      	itt	eq
 800daec:	6819      	ldreq	r1, [r3, #0]
 800daee:	685b      	ldreq	r3, [r3, #4]
 800daf0:	6063      	str	r3, [r4, #4]
 800daf2:	bf04      	itt	eq
 800daf4:	1809      	addeq	r1, r1, r0
 800daf6:	6021      	streq	r1, [r4, #0]
 800daf8:	6054      	str	r4, [r2, #4]
 800dafa:	e7ca      	b.n	800da92 <_free_r+0x22>
 800dafc:	bd38      	pop	{r3, r4, r5, pc}
 800dafe:	bf00      	nop
 800db00:	200040a4 	.word	0x200040a4

0800db04 <malloc>:
 800db04:	4b02      	ldr	r3, [pc, #8]	@ (800db10 <malloc+0xc>)
 800db06:	4601      	mov	r1, r0
 800db08:	6818      	ldr	r0, [r3, #0]
 800db0a:	f000 b825 	b.w	800db58 <_malloc_r>
 800db0e:	bf00      	nop
 800db10:	20000024 	.word	0x20000024

0800db14 <sbrk_aligned>:
 800db14:	b570      	push	{r4, r5, r6, lr}
 800db16:	4e0f      	ldr	r6, [pc, #60]	@ (800db54 <sbrk_aligned+0x40>)
 800db18:	460c      	mov	r4, r1
 800db1a:	6831      	ldr	r1, [r6, #0]
 800db1c:	4605      	mov	r5, r0
 800db1e:	b911      	cbnz	r1, 800db26 <sbrk_aligned+0x12>
 800db20:	f001 f814 	bl	800eb4c <_sbrk_r>
 800db24:	6030      	str	r0, [r6, #0]
 800db26:	4621      	mov	r1, r4
 800db28:	4628      	mov	r0, r5
 800db2a:	f001 f80f 	bl	800eb4c <_sbrk_r>
 800db2e:	1c43      	adds	r3, r0, #1
 800db30:	d103      	bne.n	800db3a <sbrk_aligned+0x26>
 800db32:	f04f 34ff 	mov.w	r4, #4294967295
 800db36:	4620      	mov	r0, r4
 800db38:	bd70      	pop	{r4, r5, r6, pc}
 800db3a:	1cc4      	adds	r4, r0, #3
 800db3c:	f024 0403 	bic.w	r4, r4, #3
 800db40:	42a0      	cmp	r0, r4
 800db42:	d0f8      	beq.n	800db36 <sbrk_aligned+0x22>
 800db44:	1a21      	subs	r1, r4, r0
 800db46:	4628      	mov	r0, r5
 800db48:	f001 f800 	bl	800eb4c <_sbrk_r>
 800db4c:	3001      	adds	r0, #1
 800db4e:	d1f2      	bne.n	800db36 <sbrk_aligned+0x22>
 800db50:	e7ef      	b.n	800db32 <sbrk_aligned+0x1e>
 800db52:	bf00      	nop
 800db54:	200040a0 	.word	0x200040a0

0800db58 <_malloc_r>:
 800db58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db5c:	1ccd      	adds	r5, r1, #3
 800db5e:	f025 0503 	bic.w	r5, r5, #3
 800db62:	3508      	adds	r5, #8
 800db64:	2d0c      	cmp	r5, #12
 800db66:	bf38      	it	cc
 800db68:	250c      	movcc	r5, #12
 800db6a:	2d00      	cmp	r5, #0
 800db6c:	4606      	mov	r6, r0
 800db6e:	db01      	blt.n	800db74 <_malloc_r+0x1c>
 800db70:	42a9      	cmp	r1, r5
 800db72:	d904      	bls.n	800db7e <_malloc_r+0x26>
 800db74:	230c      	movs	r3, #12
 800db76:	6033      	str	r3, [r6, #0]
 800db78:	2000      	movs	r0, #0
 800db7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800dc54 <_malloc_r+0xfc>
 800db82:	f000 f869 	bl	800dc58 <__malloc_lock>
 800db86:	f8d8 3000 	ldr.w	r3, [r8]
 800db8a:	461c      	mov	r4, r3
 800db8c:	bb44      	cbnz	r4, 800dbe0 <_malloc_r+0x88>
 800db8e:	4629      	mov	r1, r5
 800db90:	4630      	mov	r0, r6
 800db92:	f7ff ffbf 	bl	800db14 <sbrk_aligned>
 800db96:	1c43      	adds	r3, r0, #1
 800db98:	4604      	mov	r4, r0
 800db9a:	d158      	bne.n	800dc4e <_malloc_r+0xf6>
 800db9c:	f8d8 4000 	ldr.w	r4, [r8]
 800dba0:	4627      	mov	r7, r4
 800dba2:	2f00      	cmp	r7, #0
 800dba4:	d143      	bne.n	800dc2e <_malloc_r+0xd6>
 800dba6:	2c00      	cmp	r4, #0
 800dba8:	d04b      	beq.n	800dc42 <_malloc_r+0xea>
 800dbaa:	6823      	ldr	r3, [r4, #0]
 800dbac:	4639      	mov	r1, r7
 800dbae:	4630      	mov	r0, r6
 800dbb0:	eb04 0903 	add.w	r9, r4, r3
 800dbb4:	f000 ffca 	bl	800eb4c <_sbrk_r>
 800dbb8:	4581      	cmp	r9, r0
 800dbba:	d142      	bne.n	800dc42 <_malloc_r+0xea>
 800dbbc:	6821      	ldr	r1, [r4, #0]
 800dbbe:	1a6d      	subs	r5, r5, r1
 800dbc0:	4629      	mov	r1, r5
 800dbc2:	4630      	mov	r0, r6
 800dbc4:	f7ff ffa6 	bl	800db14 <sbrk_aligned>
 800dbc8:	3001      	adds	r0, #1
 800dbca:	d03a      	beq.n	800dc42 <_malloc_r+0xea>
 800dbcc:	6823      	ldr	r3, [r4, #0]
 800dbce:	442b      	add	r3, r5
 800dbd0:	6023      	str	r3, [r4, #0]
 800dbd2:	f8d8 3000 	ldr.w	r3, [r8]
 800dbd6:	685a      	ldr	r2, [r3, #4]
 800dbd8:	bb62      	cbnz	r2, 800dc34 <_malloc_r+0xdc>
 800dbda:	f8c8 7000 	str.w	r7, [r8]
 800dbde:	e00f      	b.n	800dc00 <_malloc_r+0xa8>
 800dbe0:	6822      	ldr	r2, [r4, #0]
 800dbe2:	1b52      	subs	r2, r2, r5
 800dbe4:	d420      	bmi.n	800dc28 <_malloc_r+0xd0>
 800dbe6:	2a0b      	cmp	r2, #11
 800dbe8:	d917      	bls.n	800dc1a <_malloc_r+0xc2>
 800dbea:	1961      	adds	r1, r4, r5
 800dbec:	42a3      	cmp	r3, r4
 800dbee:	6025      	str	r5, [r4, #0]
 800dbf0:	bf18      	it	ne
 800dbf2:	6059      	strne	r1, [r3, #4]
 800dbf4:	6863      	ldr	r3, [r4, #4]
 800dbf6:	bf08      	it	eq
 800dbf8:	f8c8 1000 	streq.w	r1, [r8]
 800dbfc:	5162      	str	r2, [r4, r5]
 800dbfe:	604b      	str	r3, [r1, #4]
 800dc00:	4630      	mov	r0, r6
 800dc02:	f000 f82f 	bl	800dc64 <__malloc_unlock>
 800dc06:	f104 000b 	add.w	r0, r4, #11
 800dc0a:	1d23      	adds	r3, r4, #4
 800dc0c:	f020 0007 	bic.w	r0, r0, #7
 800dc10:	1ac2      	subs	r2, r0, r3
 800dc12:	bf1c      	itt	ne
 800dc14:	1a1b      	subne	r3, r3, r0
 800dc16:	50a3      	strne	r3, [r4, r2]
 800dc18:	e7af      	b.n	800db7a <_malloc_r+0x22>
 800dc1a:	6862      	ldr	r2, [r4, #4]
 800dc1c:	42a3      	cmp	r3, r4
 800dc1e:	bf0c      	ite	eq
 800dc20:	f8c8 2000 	streq.w	r2, [r8]
 800dc24:	605a      	strne	r2, [r3, #4]
 800dc26:	e7eb      	b.n	800dc00 <_malloc_r+0xa8>
 800dc28:	4623      	mov	r3, r4
 800dc2a:	6864      	ldr	r4, [r4, #4]
 800dc2c:	e7ae      	b.n	800db8c <_malloc_r+0x34>
 800dc2e:	463c      	mov	r4, r7
 800dc30:	687f      	ldr	r7, [r7, #4]
 800dc32:	e7b6      	b.n	800dba2 <_malloc_r+0x4a>
 800dc34:	461a      	mov	r2, r3
 800dc36:	685b      	ldr	r3, [r3, #4]
 800dc38:	42a3      	cmp	r3, r4
 800dc3a:	d1fb      	bne.n	800dc34 <_malloc_r+0xdc>
 800dc3c:	2300      	movs	r3, #0
 800dc3e:	6053      	str	r3, [r2, #4]
 800dc40:	e7de      	b.n	800dc00 <_malloc_r+0xa8>
 800dc42:	230c      	movs	r3, #12
 800dc44:	6033      	str	r3, [r6, #0]
 800dc46:	4630      	mov	r0, r6
 800dc48:	f000 f80c 	bl	800dc64 <__malloc_unlock>
 800dc4c:	e794      	b.n	800db78 <_malloc_r+0x20>
 800dc4e:	6005      	str	r5, [r0, #0]
 800dc50:	e7d6      	b.n	800dc00 <_malloc_r+0xa8>
 800dc52:	bf00      	nop
 800dc54:	200040a4 	.word	0x200040a4

0800dc58 <__malloc_lock>:
 800dc58:	4801      	ldr	r0, [pc, #4]	@ (800dc60 <__malloc_lock+0x8>)
 800dc5a:	f7ff b898 	b.w	800cd8e <__retarget_lock_acquire_recursive>
 800dc5e:	bf00      	nop
 800dc60:	2000409c 	.word	0x2000409c

0800dc64 <__malloc_unlock>:
 800dc64:	4801      	ldr	r0, [pc, #4]	@ (800dc6c <__malloc_unlock+0x8>)
 800dc66:	f7ff b893 	b.w	800cd90 <__retarget_lock_release_recursive>
 800dc6a:	bf00      	nop
 800dc6c:	2000409c 	.word	0x2000409c

0800dc70 <_Balloc>:
 800dc70:	b570      	push	{r4, r5, r6, lr}
 800dc72:	69c6      	ldr	r6, [r0, #28]
 800dc74:	4604      	mov	r4, r0
 800dc76:	460d      	mov	r5, r1
 800dc78:	b976      	cbnz	r6, 800dc98 <_Balloc+0x28>
 800dc7a:	2010      	movs	r0, #16
 800dc7c:	f7ff ff42 	bl	800db04 <malloc>
 800dc80:	4602      	mov	r2, r0
 800dc82:	61e0      	str	r0, [r4, #28]
 800dc84:	b920      	cbnz	r0, 800dc90 <_Balloc+0x20>
 800dc86:	4b18      	ldr	r3, [pc, #96]	@ (800dce8 <_Balloc+0x78>)
 800dc88:	4818      	ldr	r0, [pc, #96]	@ (800dcec <_Balloc+0x7c>)
 800dc8a:	216b      	movs	r1, #107	@ 0x6b
 800dc8c:	f000 ff6e 	bl	800eb6c <__assert_func>
 800dc90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dc94:	6006      	str	r6, [r0, #0]
 800dc96:	60c6      	str	r6, [r0, #12]
 800dc98:	69e6      	ldr	r6, [r4, #28]
 800dc9a:	68f3      	ldr	r3, [r6, #12]
 800dc9c:	b183      	cbz	r3, 800dcc0 <_Balloc+0x50>
 800dc9e:	69e3      	ldr	r3, [r4, #28]
 800dca0:	68db      	ldr	r3, [r3, #12]
 800dca2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dca6:	b9b8      	cbnz	r0, 800dcd8 <_Balloc+0x68>
 800dca8:	2101      	movs	r1, #1
 800dcaa:	fa01 f605 	lsl.w	r6, r1, r5
 800dcae:	1d72      	adds	r2, r6, #5
 800dcb0:	0092      	lsls	r2, r2, #2
 800dcb2:	4620      	mov	r0, r4
 800dcb4:	f000 ff78 	bl	800eba8 <_calloc_r>
 800dcb8:	b160      	cbz	r0, 800dcd4 <_Balloc+0x64>
 800dcba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dcbe:	e00e      	b.n	800dcde <_Balloc+0x6e>
 800dcc0:	2221      	movs	r2, #33	@ 0x21
 800dcc2:	2104      	movs	r1, #4
 800dcc4:	4620      	mov	r0, r4
 800dcc6:	f000 ff6f 	bl	800eba8 <_calloc_r>
 800dcca:	69e3      	ldr	r3, [r4, #28]
 800dccc:	60f0      	str	r0, [r6, #12]
 800dcce:	68db      	ldr	r3, [r3, #12]
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d1e4      	bne.n	800dc9e <_Balloc+0x2e>
 800dcd4:	2000      	movs	r0, #0
 800dcd6:	bd70      	pop	{r4, r5, r6, pc}
 800dcd8:	6802      	ldr	r2, [r0, #0]
 800dcda:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dcde:	2300      	movs	r3, #0
 800dce0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dce4:	e7f7      	b.n	800dcd6 <_Balloc+0x66>
 800dce6:	bf00      	nop
 800dce8:	0800fa5d 	.word	0x0800fa5d
 800dcec:	0800fadd 	.word	0x0800fadd

0800dcf0 <_Bfree>:
 800dcf0:	b570      	push	{r4, r5, r6, lr}
 800dcf2:	69c6      	ldr	r6, [r0, #28]
 800dcf4:	4605      	mov	r5, r0
 800dcf6:	460c      	mov	r4, r1
 800dcf8:	b976      	cbnz	r6, 800dd18 <_Bfree+0x28>
 800dcfa:	2010      	movs	r0, #16
 800dcfc:	f7ff ff02 	bl	800db04 <malloc>
 800dd00:	4602      	mov	r2, r0
 800dd02:	61e8      	str	r0, [r5, #28]
 800dd04:	b920      	cbnz	r0, 800dd10 <_Bfree+0x20>
 800dd06:	4b09      	ldr	r3, [pc, #36]	@ (800dd2c <_Bfree+0x3c>)
 800dd08:	4809      	ldr	r0, [pc, #36]	@ (800dd30 <_Bfree+0x40>)
 800dd0a:	218f      	movs	r1, #143	@ 0x8f
 800dd0c:	f000 ff2e 	bl	800eb6c <__assert_func>
 800dd10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dd14:	6006      	str	r6, [r0, #0]
 800dd16:	60c6      	str	r6, [r0, #12]
 800dd18:	b13c      	cbz	r4, 800dd2a <_Bfree+0x3a>
 800dd1a:	69eb      	ldr	r3, [r5, #28]
 800dd1c:	6862      	ldr	r2, [r4, #4]
 800dd1e:	68db      	ldr	r3, [r3, #12]
 800dd20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dd24:	6021      	str	r1, [r4, #0]
 800dd26:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800dd2a:	bd70      	pop	{r4, r5, r6, pc}
 800dd2c:	0800fa5d 	.word	0x0800fa5d
 800dd30:	0800fadd 	.word	0x0800fadd

0800dd34 <__multadd>:
 800dd34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd38:	690d      	ldr	r5, [r1, #16]
 800dd3a:	4607      	mov	r7, r0
 800dd3c:	460c      	mov	r4, r1
 800dd3e:	461e      	mov	r6, r3
 800dd40:	f101 0c14 	add.w	ip, r1, #20
 800dd44:	2000      	movs	r0, #0
 800dd46:	f8dc 3000 	ldr.w	r3, [ip]
 800dd4a:	b299      	uxth	r1, r3
 800dd4c:	fb02 6101 	mla	r1, r2, r1, r6
 800dd50:	0c1e      	lsrs	r6, r3, #16
 800dd52:	0c0b      	lsrs	r3, r1, #16
 800dd54:	fb02 3306 	mla	r3, r2, r6, r3
 800dd58:	b289      	uxth	r1, r1
 800dd5a:	3001      	adds	r0, #1
 800dd5c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dd60:	4285      	cmp	r5, r0
 800dd62:	f84c 1b04 	str.w	r1, [ip], #4
 800dd66:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dd6a:	dcec      	bgt.n	800dd46 <__multadd+0x12>
 800dd6c:	b30e      	cbz	r6, 800ddb2 <__multadd+0x7e>
 800dd6e:	68a3      	ldr	r3, [r4, #8]
 800dd70:	42ab      	cmp	r3, r5
 800dd72:	dc19      	bgt.n	800dda8 <__multadd+0x74>
 800dd74:	6861      	ldr	r1, [r4, #4]
 800dd76:	4638      	mov	r0, r7
 800dd78:	3101      	adds	r1, #1
 800dd7a:	f7ff ff79 	bl	800dc70 <_Balloc>
 800dd7e:	4680      	mov	r8, r0
 800dd80:	b928      	cbnz	r0, 800dd8e <__multadd+0x5a>
 800dd82:	4602      	mov	r2, r0
 800dd84:	4b0c      	ldr	r3, [pc, #48]	@ (800ddb8 <__multadd+0x84>)
 800dd86:	480d      	ldr	r0, [pc, #52]	@ (800ddbc <__multadd+0x88>)
 800dd88:	21ba      	movs	r1, #186	@ 0xba
 800dd8a:	f000 feef 	bl	800eb6c <__assert_func>
 800dd8e:	6922      	ldr	r2, [r4, #16]
 800dd90:	3202      	adds	r2, #2
 800dd92:	f104 010c 	add.w	r1, r4, #12
 800dd96:	0092      	lsls	r2, r2, #2
 800dd98:	300c      	adds	r0, #12
 800dd9a:	f7ff f802 	bl	800cda2 <memcpy>
 800dd9e:	4621      	mov	r1, r4
 800dda0:	4638      	mov	r0, r7
 800dda2:	f7ff ffa5 	bl	800dcf0 <_Bfree>
 800dda6:	4644      	mov	r4, r8
 800dda8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ddac:	3501      	adds	r5, #1
 800ddae:	615e      	str	r6, [r3, #20]
 800ddb0:	6125      	str	r5, [r4, #16]
 800ddb2:	4620      	mov	r0, r4
 800ddb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ddb8:	0800facc 	.word	0x0800facc
 800ddbc:	0800fadd 	.word	0x0800fadd

0800ddc0 <__hi0bits>:
 800ddc0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ddc4:	4603      	mov	r3, r0
 800ddc6:	bf36      	itet	cc
 800ddc8:	0403      	lslcc	r3, r0, #16
 800ddca:	2000      	movcs	r0, #0
 800ddcc:	2010      	movcc	r0, #16
 800ddce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ddd2:	bf3c      	itt	cc
 800ddd4:	021b      	lslcc	r3, r3, #8
 800ddd6:	3008      	addcc	r0, #8
 800ddd8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dddc:	bf3c      	itt	cc
 800ddde:	011b      	lslcc	r3, r3, #4
 800dde0:	3004      	addcc	r0, #4
 800dde2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dde6:	bf3c      	itt	cc
 800dde8:	009b      	lslcc	r3, r3, #2
 800ddea:	3002      	addcc	r0, #2
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	db05      	blt.n	800ddfc <__hi0bits+0x3c>
 800ddf0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ddf4:	f100 0001 	add.w	r0, r0, #1
 800ddf8:	bf08      	it	eq
 800ddfa:	2020      	moveq	r0, #32
 800ddfc:	4770      	bx	lr

0800ddfe <__lo0bits>:
 800ddfe:	6803      	ldr	r3, [r0, #0]
 800de00:	4602      	mov	r2, r0
 800de02:	f013 0007 	ands.w	r0, r3, #7
 800de06:	d00b      	beq.n	800de20 <__lo0bits+0x22>
 800de08:	07d9      	lsls	r1, r3, #31
 800de0a:	d421      	bmi.n	800de50 <__lo0bits+0x52>
 800de0c:	0798      	lsls	r0, r3, #30
 800de0e:	bf49      	itett	mi
 800de10:	085b      	lsrmi	r3, r3, #1
 800de12:	089b      	lsrpl	r3, r3, #2
 800de14:	2001      	movmi	r0, #1
 800de16:	6013      	strmi	r3, [r2, #0]
 800de18:	bf5c      	itt	pl
 800de1a:	6013      	strpl	r3, [r2, #0]
 800de1c:	2002      	movpl	r0, #2
 800de1e:	4770      	bx	lr
 800de20:	b299      	uxth	r1, r3
 800de22:	b909      	cbnz	r1, 800de28 <__lo0bits+0x2a>
 800de24:	0c1b      	lsrs	r3, r3, #16
 800de26:	2010      	movs	r0, #16
 800de28:	b2d9      	uxtb	r1, r3
 800de2a:	b909      	cbnz	r1, 800de30 <__lo0bits+0x32>
 800de2c:	3008      	adds	r0, #8
 800de2e:	0a1b      	lsrs	r3, r3, #8
 800de30:	0719      	lsls	r1, r3, #28
 800de32:	bf04      	itt	eq
 800de34:	091b      	lsreq	r3, r3, #4
 800de36:	3004      	addeq	r0, #4
 800de38:	0799      	lsls	r1, r3, #30
 800de3a:	bf04      	itt	eq
 800de3c:	089b      	lsreq	r3, r3, #2
 800de3e:	3002      	addeq	r0, #2
 800de40:	07d9      	lsls	r1, r3, #31
 800de42:	d403      	bmi.n	800de4c <__lo0bits+0x4e>
 800de44:	085b      	lsrs	r3, r3, #1
 800de46:	f100 0001 	add.w	r0, r0, #1
 800de4a:	d003      	beq.n	800de54 <__lo0bits+0x56>
 800de4c:	6013      	str	r3, [r2, #0]
 800de4e:	4770      	bx	lr
 800de50:	2000      	movs	r0, #0
 800de52:	4770      	bx	lr
 800de54:	2020      	movs	r0, #32
 800de56:	4770      	bx	lr

0800de58 <__i2b>:
 800de58:	b510      	push	{r4, lr}
 800de5a:	460c      	mov	r4, r1
 800de5c:	2101      	movs	r1, #1
 800de5e:	f7ff ff07 	bl	800dc70 <_Balloc>
 800de62:	4602      	mov	r2, r0
 800de64:	b928      	cbnz	r0, 800de72 <__i2b+0x1a>
 800de66:	4b05      	ldr	r3, [pc, #20]	@ (800de7c <__i2b+0x24>)
 800de68:	4805      	ldr	r0, [pc, #20]	@ (800de80 <__i2b+0x28>)
 800de6a:	f240 1145 	movw	r1, #325	@ 0x145
 800de6e:	f000 fe7d 	bl	800eb6c <__assert_func>
 800de72:	2301      	movs	r3, #1
 800de74:	6144      	str	r4, [r0, #20]
 800de76:	6103      	str	r3, [r0, #16]
 800de78:	bd10      	pop	{r4, pc}
 800de7a:	bf00      	nop
 800de7c:	0800facc 	.word	0x0800facc
 800de80:	0800fadd 	.word	0x0800fadd

0800de84 <__multiply>:
 800de84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de88:	4617      	mov	r7, r2
 800de8a:	690a      	ldr	r2, [r1, #16]
 800de8c:	693b      	ldr	r3, [r7, #16]
 800de8e:	429a      	cmp	r2, r3
 800de90:	bfa8      	it	ge
 800de92:	463b      	movge	r3, r7
 800de94:	4689      	mov	r9, r1
 800de96:	bfa4      	itt	ge
 800de98:	460f      	movge	r7, r1
 800de9a:	4699      	movge	r9, r3
 800de9c:	693d      	ldr	r5, [r7, #16]
 800de9e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800dea2:	68bb      	ldr	r3, [r7, #8]
 800dea4:	6879      	ldr	r1, [r7, #4]
 800dea6:	eb05 060a 	add.w	r6, r5, sl
 800deaa:	42b3      	cmp	r3, r6
 800deac:	b085      	sub	sp, #20
 800deae:	bfb8      	it	lt
 800deb0:	3101      	addlt	r1, #1
 800deb2:	f7ff fedd 	bl	800dc70 <_Balloc>
 800deb6:	b930      	cbnz	r0, 800dec6 <__multiply+0x42>
 800deb8:	4602      	mov	r2, r0
 800deba:	4b41      	ldr	r3, [pc, #260]	@ (800dfc0 <__multiply+0x13c>)
 800debc:	4841      	ldr	r0, [pc, #260]	@ (800dfc4 <__multiply+0x140>)
 800debe:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800dec2:	f000 fe53 	bl	800eb6c <__assert_func>
 800dec6:	f100 0414 	add.w	r4, r0, #20
 800deca:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800dece:	4623      	mov	r3, r4
 800ded0:	2200      	movs	r2, #0
 800ded2:	4573      	cmp	r3, lr
 800ded4:	d320      	bcc.n	800df18 <__multiply+0x94>
 800ded6:	f107 0814 	add.w	r8, r7, #20
 800deda:	f109 0114 	add.w	r1, r9, #20
 800dede:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800dee2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800dee6:	9302      	str	r3, [sp, #8]
 800dee8:	1beb      	subs	r3, r5, r7
 800deea:	3b15      	subs	r3, #21
 800deec:	f023 0303 	bic.w	r3, r3, #3
 800def0:	3304      	adds	r3, #4
 800def2:	3715      	adds	r7, #21
 800def4:	42bd      	cmp	r5, r7
 800def6:	bf38      	it	cc
 800def8:	2304      	movcc	r3, #4
 800defa:	9301      	str	r3, [sp, #4]
 800defc:	9b02      	ldr	r3, [sp, #8]
 800defe:	9103      	str	r1, [sp, #12]
 800df00:	428b      	cmp	r3, r1
 800df02:	d80c      	bhi.n	800df1e <__multiply+0x9a>
 800df04:	2e00      	cmp	r6, #0
 800df06:	dd03      	ble.n	800df10 <__multiply+0x8c>
 800df08:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d055      	beq.n	800dfbc <__multiply+0x138>
 800df10:	6106      	str	r6, [r0, #16]
 800df12:	b005      	add	sp, #20
 800df14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df18:	f843 2b04 	str.w	r2, [r3], #4
 800df1c:	e7d9      	b.n	800ded2 <__multiply+0x4e>
 800df1e:	f8b1 a000 	ldrh.w	sl, [r1]
 800df22:	f1ba 0f00 	cmp.w	sl, #0
 800df26:	d01f      	beq.n	800df68 <__multiply+0xe4>
 800df28:	46c4      	mov	ip, r8
 800df2a:	46a1      	mov	r9, r4
 800df2c:	2700      	movs	r7, #0
 800df2e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800df32:	f8d9 3000 	ldr.w	r3, [r9]
 800df36:	fa1f fb82 	uxth.w	fp, r2
 800df3a:	b29b      	uxth	r3, r3
 800df3c:	fb0a 330b 	mla	r3, sl, fp, r3
 800df40:	443b      	add	r3, r7
 800df42:	f8d9 7000 	ldr.w	r7, [r9]
 800df46:	0c12      	lsrs	r2, r2, #16
 800df48:	0c3f      	lsrs	r7, r7, #16
 800df4a:	fb0a 7202 	mla	r2, sl, r2, r7
 800df4e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800df52:	b29b      	uxth	r3, r3
 800df54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800df58:	4565      	cmp	r5, ip
 800df5a:	f849 3b04 	str.w	r3, [r9], #4
 800df5e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800df62:	d8e4      	bhi.n	800df2e <__multiply+0xaa>
 800df64:	9b01      	ldr	r3, [sp, #4]
 800df66:	50e7      	str	r7, [r4, r3]
 800df68:	9b03      	ldr	r3, [sp, #12]
 800df6a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800df6e:	3104      	adds	r1, #4
 800df70:	f1b9 0f00 	cmp.w	r9, #0
 800df74:	d020      	beq.n	800dfb8 <__multiply+0x134>
 800df76:	6823      	ldr	r3, [r4, #0]
 800df78:	4647      	mov	r7, r8
 800df7a:	46a4      	mov	ip, r4
 800df7c:	f04f 0a00 	mov.w	sl, #0
 800df80:	f8b7 b000 	ldrh.w	fp, [r7]
 800df84:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800df88:	fb09 220b 	mla	r2, r9, fp, r2
 800df8c:	4452      	add	r2, sl
 800df8e:	b29b      	uxth	r3, r3
 800df90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800df94:	f84c 3b04 	str.w	r3, [ip], #4
 800df98:	f857 3b04 	ldr.w	r3, [r7], #4
 800df9c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dfa0:	f8bc 3000 	ldrh.w	r3, [ip]
 800dfa4:	fb09 330a 	mla	r3, r9, sl, r3
 800dfa8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800dfac:	42bd      	cmp	r5, r7
 800dfae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dfb2:	d8e5      	bhi.n	800df80 <__multiply+0xfc>
 800dfb4:	9a01      	ldr	r2, [sp, #4]
 800dfb6:	50a3      	str	r3, [r4, r2]
 800dfb8:	3404      	adds	r4, #4
 800dfba:	e79f      	b.n	800defc <__multiply+0x78>
 800dfbc:	3e01      	subs	r6, #1
 800dfbe:	e7a1      	b.n	800df04 <__multiply+0x80>
 800dfc0:	0800facc 	.word	0x0800facc
 800dfc4:	0800fadd 	.word	0x0800fadd

0800dfc8 <__pow5mult>:
 800dfc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dfcc:	4615      	mov	r5, r2
 800dfce:	f012 0203 	ands.w	r2, r2, #3
 800dfd2:	4607      	mov	r7, r0
 800dfd4:	460e      	mov	r6, r1
 800dfd6:	d007      	beq.n	800dfe8 <__pow5mult+0x20>
 800dfd8:	4c25      	ldr	r4, [pc, #148]	@ (800e070 <__pow5mult+0xa8>)
 800dfda:	3a01      	subs	r2, #1
 800dfdc:	2300      	movs	r3, #0
 800dfde:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dfe2:	f7ff fea7 	bl	800dd34 <__multadd>
 800dfe6:	4606      	mov	r6, r0
 800dfe8:	10ad      	asrs	r5, r5, #2
 800dfea:	d03d      	beq.n	800e068 <__pow5mult+0xa0>
 800dfec:	69fc      	ldr	r4, [r7, #28]
 800dfee:	b97c      	cbnz	r4, 800e010 <__pow5mult+0x48>
 800dff0:	2010      	movs	r0, #16
 800dff2:	f7ff fd87 	bl	800db04 <malloc>
 800dff6:	4602      	mov	r2, r0
 800dff8:	61f8      	str	r0, [r7, #28]
 800dffa:	b928      	cbnz	r0, 800e008 <__pow5mult+0x40>
 800dffc:	4b1d      	ldr	r3, [pc, #116]	@ (800e074 <__pow5mult+0xac>)
 800dffe:	481e      	ldr	r0, [pc, #120]	@ (800e078 <__pow5mult+0xb0>)
 800e000:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e004:	f000 fdb2 	bl	800eb6c <__assert_func>
 800e008:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e00c:	6004      	str	r4, [r0, #0]
 800e00e:	60c4      	str	r4, [r0, #12]
 800e010:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e014:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e018:	b94c      	cbnz	r4, 800e02e <__pow5mult+0x66>
 800e01a:	f240 2171 	movw	r1, #625	@ 0x271
 800e01e:	4638      	mov	r0, r7
 800e020:	f7ff ff1a 	bl	800de58 <__i2b>
 800e024:	2300      	movs	r3, #0
 800e026:	f8c8 0008 	str.w	r0, [r8, #8]
 800e02a:	4604      	mov	r4, r0
 800e02c:	6003      	str	r3, [r0, #0]
 800e02e:	f04f 0900 	mov.w	r9, #0
 800e032:	07eb      	lsls	r3, r5, #31
 800e034:	d50a      	bpl.n	800e04c <__pow5mult+0x84>
 800e036:	4631      	mov	r1, r6
 800e038:	4622      	mov	r2, r4
 800e03a:	4638      	mov	r0, r7
 800e03c:	f7ff ff22 	bl	800de84 <__multiply>
 800e040:	4631      	mov	r1, r6
 800e042:	4680      	mov	r8, r0
 800e044:	4638      	mov	r0, r7
 800e046:	f7ff fe53 	bl	800dcf0 <_Bfree>
 800e04a:	4646      	mov	r6, r8
 800e04c:	106d      	asrs	r5, r5, #1
 800e04e:	d00b      	beq.n	800e068 <__pow5mult+0xa0>
 800e050:	6820      	ldr	r0, [r4, #0]
 800e052:	b938      	cbnz	r0, 800e064 <__pow5mult+0x9c>
 800e054:	4622      	mov	r2, r4
 800e056:	4621      	mov	r1, r4
 800e058:	4638      	mov	r0, r7
 800e05a:	f7ff ff13 	bl	800de84 <__multiply>
 800e05e:	6020      	str	r0, [r4, #0]
 800e060:	f8c0 9000 	str.w	r9, [r0]
 800e064:	4604      	mov	r4, r0
 800e066:	e7e4      	b.n	800e032 <__pow5mult+0x6a>
 800e068:	4630      	mov	r0, r6
 800e06a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e06e:	bf00      	nop
 800e070:	0800fb90 	.word	0x0800fb90
 800e074:	0800fa5d 	.word	0x0800fa5d
 800e078:	0800fadd 	.word	0x0800fadd

0800e07c <__lshift>:
 800e07c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e080:	460c      	mov	r4, r1
 800e082:	6849      	ldr	r1, [r1, #4]
 800e084:	6923      	ldr	r3, [r4, #16]
 800e086:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e08a:	68a3      	ldr	r3, [r4, #8]
 800e08c:	4607      	mov	r7, r0
 800e08e:	4691      	mov	r9, r2
 800e090:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e094:	f108 0601 	add.w	r6, r8, #1
 800e098:	42b3      	cmp	r3, r6
 800e09a:	db0b      	blt.n	800e0b4 <__lshift+0x38>
 800e09c:	4638      	mov	r0, r7
 800e09e:	f7ff fde7 	bl	800dc70 <_Balloc>
 800e0a2:	4605      	mov	r5, r0
 800e0a4:	b948      	cbnz	r0, 800e0ba <__lshift+0x3e>
 800e0a6:	4602      	mov	r2, r0
 800e0a8:	4b28      	ldr	r3, [pc, #160]	@ (800e14c <__lshift+0xd0>)
 800e0aa:	4829      	ldr	r0, [pc, #164]	@ (800e150 <__lshift+0xd4>)
 800e0ac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e0b0:	f000 fd5c 	bl	800eb6c <__assert_func>
 800e0b4:	3101      	adds	r1, #1
 800e0b6:	005b      	lsls	r3, r3, #1
 800e0b8:	e7ee      	b.n	800e098 <__lshift+0x1c>
 800e0ba:	2300      	movs	r3, #0
 800e0bc:	f100 0114 	add.w	r1, r0, #20
 800e0c0:	f100 0210 	add.w	r2, r0, #16
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	4553      	cmp	r3, sl
 800e0c8:	db33      	blt.n	800e132 <__lshift+0xb6>
 800e0ca:	6920      	ldr	r0, [r4, #16]
 800e0cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e0d0:	f104 0314 	add.w	r3, r4, #20
 800e0d4:	f019 091f 	ands.w	r9, r9, #31
 800e0d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e0dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e0e0:	d02b      	beq.n	800e13a <__lshift+0xbe>
 800e0e2:	f1c9 0e20 	rsb	lr, r9, #32
 800e0e6:	468a      	mov	sl, r1
 800e0e8:	2200      	movs	r2, #0
 800e0ea:	6818      	ldr	r0, [r3, #0]
 800e0ec:	fa00 f009 	lsl.w	r0, r0, r9
 800e0f0:	4310      	orrs	r0, r2
 800e0f2:	f84a 0b04 	str.w	r0, [sl], #4
 800e0f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e0fa:	459c      	cmp	ip, r3
 800e0fc:	fa22 f20e 	lsr.w	r2, r2, lr
 800e100:	d8f3      	bhi.n	800e0ea <__lshift+0x6e>
 800e102:	ebac 0304 	sub.w	r3, ip, r4
 800e106:	3b15      	subs	r3, #21
 800e108:	f023 0303 	bic.w	r3, r3, #3
 800e10c:	3304      	adds	r3, #4
 800e10e:	f104 0015 	add.w	r0, r4, #21
 800e112:	4560      	cmp	r0, ip
 800e114:	bf88      	it	hi
 800e116:	2304      	movhi	r3, #4
 800e118:	50ca      	str	r2, [r1, r3]
 800e11a:	b10a      	cbz	r2, 800e120 <__lshift+0xa4>
 800e11c:	f108 0602 	add.w	r6, r8, #2
 800e120:	3e01      	subs	r6, #1
 800e122:	4638      	mov	r0, r7
 800e124:	612e      	str	r6, [r5, #16]
 800e126:	4621      	mov	r1, r4
 800e128:	f7ff fde2 	bl	800dcf0 <_Bfree>
 800e12c:	4628      	mov	r0, r5
 800e12e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e132:	f842 0f04 	str.w	r0, [r2, #4]!
 800e136:	3301      	adds	r3, #1
 800e138:	e7c5      	b.n	800e0c6 <__lshift+0x4a>
 800e13a:	3904      	subs	r1, #4
 800e13c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e140:	f841 2f04 	str.w	r2, [r1, #4]!
 800e144:	459c      	cmp	ip, r3
 800e146:	d8f9      	bhi.n	800e13c <__lshift+0xc0>
 800e148:	e7ea      	b.n	800e120 <__lshift+0xa4>
 800e14a:	bf00      	nop
 800e14c:	0800facc 	.word	0x0800facc
 800e150:	0800fadd 	.word	0x0800fadd

0800e154 <__mcmp>:
 800e154:	690a      	ldr	r2, [r1, #16]
 800e156:	4603      	mov	r3, r0
 800e158:	6900      	ldr	r0, [r0, #16]
 800e15a:	1a80      	subs	r0, r0, r2
 800e15c:	b530      	push	{r4, r5, lr}
 800e15e:	d10e      	bne.n	800e17e <__mcmp+0x2a>
 800e160:	3314      	adds	r3, #20
 800e162:	3114      	adds	r1, #20
 800e164:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e168:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e16c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e170:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e174:	4295      	cmp	r5, r2
 800e176:	d003      	beq.n	800e180 <__mcmp+0x2c>
 800e178:	d205      	bcs.n	800e186 <__mcmp+0x32>
 800e17a:	f04f 30ff 	mov.w	r0, #4294967295
 800e17e:	bd30      	pop	{r4, r5, pc}
 800e180:	42a3      	cmp	r3, r4
 800e182:	d3f3      	bcc.n	800e16c <__mcmp+0x18>
 800e184:	e7fb      	b.n	800e17e <__mcmp+0x2a>
 800e186:	2001      	movs	r0, #1
 800e188:	e7f9      	b.n	800e17e <__mcmp+0x2a>
	...

0800e18c <__mdiff>:
 800e18c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e190:	4689      	mov	r9, r1
 800e192:	4606      	mov	r6, r0
 800e194:	4611      	mov	r1, r2
 800e196:	4648      	mov	r0, r9
 800e198:	4614      	mov	r4, r2
 800e19a:	f7ff ffdb 	bl	800e154 <__mcmp>
 800e19e:	1e05      	subs	r5, r0, #0
 800e1a0:	d112      	bne.n	800e1c8 <__mdiff+0x3c>
 800e1a2:	4629      	mov	r1, r5
 800e1a4:	4630      	mov	r0, r6
 800e1a6:	f7ff fd63 	bl	800dc70 <_Balloc>
 800e1aa:	4602      	mov	r2, r0
 800e1ac:	b928      	cbnz	r0, 800e1ba <__mdiff+0x2e>
 800e1ae:	4b3f      	ldr	r3, [pc, #252]	@ (800e2ac <__mdiff+0x120>)
 800e1b0:	f240 2137 	movw	r1, #567	@ 0x237
 800e1b4:	483e      	ldr	r0, [pc, #248]	@ (800e2b0 <__mdiff+0x124>)
 800e1b6:	f000 fcd9 	bl	800eb6c <__assert_func>
 800e1ba:	2301      	movs	r3, #1
 800e1bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e1c0:	4610      	mov	r0, r2
 800e1c2:	b003      	add	sp, #12
 800e1c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1c8:	bfbc      	itt	lt
 800e1ca:	464b      	movlt	r3, r9
 800e1cc:	46a1      	movlt	r9, r4
 800e1ce:	4630      	mov	r0, r6
 800e1d0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e1d4:	bfba      	itte	lt
 800e1d6:	461c      	movlt	r4, r3
 800e1d8:	2501      	movlt	r5, #1
 800e1da:	2500      	movge	r5, #0
 800e1dc:	f7ff fd48 	bl	800dc70 <_Balloc>
 800e1e0:	4602      	mov	r2, r0
 800e1e2:	b918      	cbnz	r0, 800e1ec <__mdiff+0x60>
 800e1e4:	4b31      	ldr	r3, [pc, #196]	@ (800e2ac <__mdiff+0x120>)
 800e1e6:	f240 2145 	movw	r1, #581	@ 0x245
 800e1ea:	e7e3      	b.n	800e1b4 <__mdiff+0x28>
 800e1ec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e1f0:	6926      	ldr	r6, [r4, #16]
 800e1f2:	60c5      	str	r5, [r0, #12]
 800e1f4:	f109 0310 	add.w	r3, r9, #16
 800e1f8:	f109 0514 	add.w	r5, r9, #20
 800e1fc:	f104 0e14 	add.w	lr, r4, #20
 800e200:	f100 0b14 	add.w	fp, r0, #20
 800e204:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e208:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e20c:	9301      	str	r3, [sp, #4]
 800e20e:	46d9      	mov	r9, fp
 800e210:	f04f 0c00 	mov.w	ip, #0
 800e214:	9b01      	ldr	r3, [sp, #4]
 800e216:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e21a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e21e:	9301      	str	r3, [sp, #4]
 800e220:	fa1f f38a 	uxth.w	r3, sl
 800e224:	4619      	mov	r1, r3
 800e226:	b283      	uxth	r3, r0
 800e228:	1acb      	subs	r3, r1, r3
 800e22a:	0c00      	lsrs	r0, r0, #16
 800e22c:	4463      	add	r3, ip
 800e22e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e232:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e236:	b29b      	uxth	r3, r3
 800e238:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e23c:	4576      	cmp	r6, lr
 800e23e:	f849 3b04 	str.w	r3, [r9], #4
 800e242:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e246:	d8e5      	bhi.n	800e214 <__mdiff+0x88>
 800e248:	1b33      	subs	r3, r6, r4
 800e24a:	3b15      	subs	r3, #21
 800e24c:	f023 0303 	bic.w	r3, r3, #3
 800e250:	3415      	adds	r4, #21
 800e252:	3304      	adds	r3, #4
 800e254:	42a6      	cmp	r6, r4
 800e256:	bf38      	it	cc
 800e258:	2304      	movcc	r3, #4
 800e25a:	441d      	add	r5, r3
 800e25c:	445b      	add	r3, fp
 800e25e:	461e      	mov	r6, r3
 800e260:	462c      	mov	r4, r5
 800e262:	4544      	cmp	r4, r8
 800e264:	d30e      	bcc.n	800e284 <__mdiff+0xf8>
 800e266:	f108 0103 	add.w	r1, r8, #3
 800e26a:	1b49      	subs	r1, r1, r5
 800e26c:	f021 0103 	bic.w	r1, r1, #3
 800e270:	3d03      	subs	r5, #3
 800e272:	45a8      	cmp	r8, r5
 800e274:	bf38      	it	cc
 800e276:	2100      	movcc	r1, #0
 800e278:	440b      	add	r3, r1
 800e27a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e27e:	b191      	cbz	r1, 800e2a6 <__mdiff+0x11a>
 800e280:	6117      	str	r7, [r2, #16]
 800e282:	e79d      	b.n	800e1c0 <__mdiff+0x34>
 800e284:	f854 1b04 	ldr.w	r1, [r4], #4
 800e288:	46e6      	mov	lr, ip
 800e28a:	0c08      	lsrs	r0, r1, #16
 800e28c:	fa1c fc81 	uxtah	ip, ip, r1
 800e290:	4471      	add	r1, lr
 800e292:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e296:	b289      	uxth	r1, r1
 800e298:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e29c:	f846 1b04 	str.w	r1, [r6], #4
 800e2a0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e2a4:	e7dd      	b.n	800e262 <__mdiff+0xd6>
 800e2a6:	3f01      	subs	r7, #1
 800e2a8:	e7e7      	b.n	800e27a <__mdiff+0xee>
 800e2aa:	bf00      	nop
 800e2ac:	0800facc 	.word	0x0800facc
 800e2b0:	0800fadd 	.word	0x0800fadd

0800e2b4 <__d2b>:
 800e2b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e2b8:	460f      	mov	r7, r1
 800e2ba:	2101      	movs	r1, #1
 800e2bc:	ec59 8b10 	vmov	r8, r9, d0
 800e2c0:	4616      	mov	r6, r2
 800e2c2:	f7ff fcd5 	bl	800dc70 <_Balloc>
 800e2c6:	4604      	mov	r4, r0
 800e2c8:	b930      	cbnz	r0, 800e2d8 <__d2b+0x24>
 800e2ca:	4602      	mov	r2, r0
 800e2cc:	4b23      	ldr	r3, [pc, #140]	@ (800e35c <__d2b+0xa8>)
 800e2ce:	4824      	ldr	r0, [pc, #144]	@ (800e360 <__d2b+0xac>)
 800e2d0:	f240 310f 	movw	r1, #783	@ 0x30f
 800e2d4:	f000 fc4a 	bl	800eb6c <__assert_func>
 800e2d8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e2dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e2e0:	b10d      	cbz	r5, 800e2e6 <__d2b+0x32>
 800e2e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e2e6:	9301      	str	r3, [sp, #4]
 800e2e8:	f1b8 0300 	subs.w	r3, r8, #0
 800e2ec:	d023      	beq.n	800e336 <__d2b+0x82>
 800e2ee:	4668      	mov	r0, sp
 800e2f0:	9300      	str	r3, [sp, #0]
 800e2f2:	f7ff fd84 	bl	800ddfe <__lo0bits>
 800e2f6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e2fa:	b1d0      	cbz	r0, 800e332 <__d2b+0x7e>
 800e2fc:	f1c0 0320 	rsb	r3, r0, #32
 800e300:	fa02 f303 	lsl.w	r3, r2, r3
 800e304:	430b      	orrs	r3, r1
 800e306:	40c2      	lsrs	r2, r0
 800e308:	6163      	str	r3, [r4, #20]
 800e30a:	9201      	str	r2, [sp, #4]
 800e30c:	9b01      	ldr	r3, [sp, #4]
 800e30e:	61a3      	str	r3, [r4, #24]
 800e310:	2b00      	cmp	r3, #0
 800e312:	bf0c      	ite	eq
 800e314:	2201      	moveq	r2, #1
 800e316:	2202      	movne	r2, #2
 800e318:	6122      	str	r2, [r4, #16]
 800e31a:	b1a5      	cbz	r5, 800e346 <__d2b+0x92>
 800e31c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e320:	4405      	add	r5, r0
 800e322:	603d      	str	r5, [r7, #0]
 800e324:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e328:	6030      	str	r0, [r6, #0]
 800e32a:	4620      	mov	r0, r4
 800e32c:	b003      	add	sp, #12
 800e32e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e332:	6161      	str	r1, [r4, #20]
 800e334:	e7ea      	b.n	800e30c <__d2b+0x58>
 800e336:	a801      	add	r0, sp, #4
 800e338:	f7ff fd61 	bl	800ddfe <__lo0bits>
 800e33c:	9b01      	ldr	r3, [sp, #4]
 800e33e:	6163      	str	r3, [r4, #20]
 800e340:	3020      	adds	r0, #32
 800e342:	2201      	movs	r2, #1
 800e344:	e7e8      	b.n	800e318 <__d2b+0x64>
 800e346:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e34a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e34e:	6038      	str	r0, [r7, #0]
 800e350:	6918      	ldr	r0, [r3, #16]
 800e352:	f7ff fd35 	bl	800ddc0 <__hi0bits>
 800e356:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e35a:	e7e5      	b.n	800e328 <__d2b+0x74>
 800e35c:	0800facc 	.word	0x0800facc
 800e360:	0800fadd 	.word	0x0800fadd

0800e364 <__ssputs_r>:
 800e364:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e368:	688e      	ldr	r6, [r1, #8]
 800e36a:	461f      	mov	r7, r3
 800e36c:	42be      	cmp	r6, r7
 800e36e:	680b      	ldr	r3, [r1, #0]
 800e370:	4682      	mov	sl, r0
 800e372:	460c      	mov	r4, r1
 800e374:	4690      	mov	r8, r2
 800e376:	d82d      	bhi.n	800e3d4 <__ssputs_r+0x70>
 800e378:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e37c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e380:	d026      	beq.n	800e3d0 <__ssputs_r+0x6c>
 800e382:	6965      	ldr	r5, [r4, #20]
 800e384:	6909      	ldr	r1, [r1, #16]
 800e386:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e38a:	eba3 0901 	sub.w	r9, r3, r1
 800e38e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e392:	1c7b      	adds	r3, r7, #1
 800e394:	444b      	add	r3, r9
 800e396:	106d      	asrs	r5, r5, #1
 800e398:	429d      	cmp	r5, r3
 800e39a:	bf38      	it	cc
 800e39c:	461d      	movcc	r5, r3
 800e39e:	0553      	lsls	r3, r2, #21
 800e3a0:	d527      	bpl.n	800e3f2 <__ssputs_r+0x8e>
 800e3a2:	4629      	mov	r1, r5
 800e3a4:	f7ff fbd8 	bl	800db58 <_malloc_r>
 800e3a8:	4606      	mov	r6, r0
 800e3aa:	b360      	cbz	r0, 800e406 <__ssputs_r+0xa2>
 800e3ac:	6921      	ldr	r1, [r4, #16]
 800e3ae:	464a      	mov	r2, r9
 800e3b0:	f7fe fcf7 	bl	800cda2 <memcpy>
 800e3b4:	89a3      	ldrh	r3, [r4, #12]
 800e3b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e3ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e3be:	81a3      	strh	r3, [r4, #12]
 800e3c0:	6126      	str	r6, [r4, #16]
 800e3c2:	6165      	str	r5, [r4, #20]
 800e3c4:	444e      	add	r6, r9
 800e3c6:	eba5 0509 	sub.w	r5, r5, r9
 800e3ca:	6026      	str	r6, [r4, #0]
 800e3cc:	60a5      	str	r5, [r4, #8]
 800e3ce:	463e      	mov	r6, r7
 800e3d0:	42be      	cmp	r6, r7
 800e3d2:	d900      	bls.n	800e3d6 <__ssputs_r+0x72>
 800e3d4:	463e      	mov	r6, r7
 800e3d6:	6820      	ldr	r0, [r4, #0]
 800e3d8:	4632      	mov	r2, r6
 800e3da:	4641      	mov	r1, r8
 800e3dc:	f000 fb9c 	bl	800eb18 <memmove>
 800e3e0:	68a3      	ldr	r3, [r4, #8]
 800e3e2:	1b9b      	subs	r3, r3, r6
 800e3e4:	60a3      	str	r3, [r4, #8]
 800e3e6:	6823      	ldr	r3, [r4, #0]
 800e3e8:	4433      	add	r3, r6
 800e3ea:	6023      	str	r3, [r4, #0]
 800e3ec:	2000      	movs	r0, #0
 800e3ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3f2:	462a      	mov	r2, r5
 800e3f4:	f000 fbfe 	bl	800ebf4 <_realloc_r>
 800e3f8:	4606      	mov	r6, r0
 800e3fa:	2800      	cmp	r0, #0
 800e3fc:	d1e0      	bne.n	800e3c0 <__ssputs_r+0x5c>
 800e3fe:	6921      	ldr	r1, [r4, #16]
 800e400:	4650      	mov	r0, sl
 800e402:	f7ff fb35 	bl	800da70 <_free_r>
 800e406:	230c      	movs	r3, #12
 800e408:	f8ca 3000 	str.w	r3, [sl]
 800e40c:	89a3      	ldrh	r3, [r4, #12]
 800e40e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e412:	81a3      	strh	r3, [r4, #12]
 800e414:	f04f 30ff 	mov.w	r0, #4294967295
 800e418:	e7e9      	b.n	800e3ee <__ssputs_r+0x8a>
	...

0800e41c <_svfiprintf_r>:
 800e41c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e420:	4698      	mov	r8, r3
 800e422:	898b      	ldrh	r3, [r1, #12]
 800e424:	061b      	lsls	r3, r3, #24
 800e426:	b09d      	sub	sp, #116	@ 0x74
 800e428:	4607      	mov	r7, r0
 800e42a:	460d      	mov	r5, r1
 800e42c:	4614      	mov	r4, r2
 800e42e:	d510      	bpl.n	800e452 <_svfiprintf_r+0x36>
 800e430:	690b      	ldr	r3, [r1, #16]
 800e432:	b973      	cbnz	r3, 800e452 <_svfiprintf_r+0x36>
 800e434:	2140      	movs	r1, #64	@ 0x40
 800e436:	f7ff fb8f 	bl	800db58 <_malloc_r>
 800e43a:	6028      	str	r0, [r5, #0]
 800e43c:	6128      	str	r0, [r5, #16]
 800e43e:	b930      	cbnz	r0, 800e44e <_svfiprintf_r+0x32>
 800e440:	230c      	movs	r3, #12
 800e442:	603b      	str	r3, [r7, #0]
 800e444:	f04f 30ff 	mov.w	r0, #4294967295
 800e448:	b01d      	add	sp, #116	@ 0x74
 800e44a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e44e:	2340      	movs	r3, #64	@ 0x40
 800e450:	616b      	str	r3, [r5, #20]
 800e452:	2300      	movs	r3, #0
 800e454:	9309      	str	r3, [sp, #36]	@ 0x24
 800e456:	2320      	movs	r3, #32
 800e458:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e45c:	f8cd 800c 	str.w	r8, [sp, #12]
 800e460:	2330      	movs	r3, #48	@ 0x30
 800e462:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e600 <_svfiprintf_r+0x1e4>
 800e466:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e46a:	f04f 0901 	mov.w	r9, #1
 800e46e:	4623      	mov	r3, r4
 800e470:	469a      	mov	sl, r3
 800e472:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e476:	b10a      	cbz	r2, 800e47c <_svfiprintf_r+0x60>
 800e478:	2a25      	cmp	r2, #37	@ 0x25
 800e47a:	d1f9      	bne.n	800e470 <_svfiprintf_r+0x54>
 800e47c:	ebba 0b04 	subs.w	fp, sl, r4
 800e480:	d00b      	beq.n	800e49a <_svfiprintf_r+0x7e>
 800e482:	465b      	mov	r3, fp
 800e484:	4622      	mov	r2, r4
 800e486:	4629      	mov	r1, r5
 800e488:	4638      	mov	r0, r7
 800e48a:	f7ff ff6b 	bl	800e364 <__ssputs_r>
 800e48e:	3001      	adds	r0, #1
 800e490:	f000 80a7 	beq.w	800e5e2 <_svfiprintf_r+0x1c6>
 800e494:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e496:	445a      	add	r2, fp
 800e498:	9209      	str	r2, [sp, #36]	@ 0x24
 800e49a:	f89a 3000 	ldrb.w	r3, [sl]
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	f000 809f 	beq.w	800e5e2 <_svfiprintf_r+0x1c6>
 800e4a4:	2300      	movs	r3, #0
 800e4a6:	f04f 32ff 	mov.w	r2, #4294967295
 800e4aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e4ae:	f10a 0a01 	add.w	sl, sl, #1
 800e4b2:	9304      	str	r3, [sp, #16]
 800e4b4:	9307      	str	r3, [sp, #28]
 800e4b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e4ba:	931a      	str	r3, [sp, #104]	@ 0x68
 800e4bc:	4654      	mov	r4, sl
 800e4be:	2205      	movs	r2, #5
 800e4c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4c4:	484e      	ldr	r0, [pc, #312]	@ (800e600 <_svfiprintf_r+0x1e4>)
 800e4c6:	f7f1 fe83 	bl	80001d0 <memchr>
 800e4ca:	9a04      	ldr	r2, [sp, #16]
 800e4cc:	b9d8      	cbnz	r0, 800e506 <_svfiprintf_r+0xea>
 800e4ce:	06d0      	lsls	r0, r2, #27
 800e4d0:	bf44      	itt	mi
 800e4d2:	2320      	movmi	r3, #32
 800e4d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e4d8:	0711      	lsls	r1, r2, #28
 800e4da:	bf44      	itt	mi
 800e4dc:	232b      	movmi	r3, #43	@ 0x2b
 800e4de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e4e2:	f89a 3000 	ldrb.w	r3, [sl]
 800e4e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800e4e8:	d015      	beq.n	800e516 <_svfiprintf_r+0xfa>
 800e4ea:	9a07      	ldr	r2, [sp, #28]
 800e4ec:	4654      	mov	r4, sl
 800e4ee:	2000      	movs	r0, #0
 800e4f0:	f04f 0c0a 	mov.w	ip, #10
 800e4f4:	4621      	mov	r1, r4
 800e4f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e4fa:	3b30      	subs	r3, #48	@ 0x30
 800e4fc:	2b09      	cmp	r3, #9
 800e4fe:	d94b      	bls.n	800e598 <_svfiprintf_r+0x17c>
 800e500:	b1b0      	cbz	r0, 800e530 <_svfiprintf_r+0x114>
 800e502:	9207      	str	r2, [sp, #28]
 800e504:	e014      	b.n	800e530 <_svfiprintf_r+0x114>
 800e506:	eba0 0308 	sub.w	r3, r0, r8
 800e50a:	fa09 f303 	lsl.w	r3, r9, r3
 800e50e:	4313      	orrs	r3, r2
 800e510:	9304      	str	r3, [sp, #16]
 800e512:	46a2      	mov	sl, r4
 800e514:	e7d2      	b.n	800e4bc <_svfiprintf_r+0xa0>
 800e516:	9b03      	ldr	r3, [sp, #12]
 800e518:	1d19      	adds	r1, r3, #4
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	9103      	str	r1, [sp, #12]
 800e51e:	2b00      	cmp	r3, #0
 800e520:	bfbb      	ittet	lt
 800e522:	425b      	neglt	r3, r3
 800e524:	f042 0202 	orrlt.w	r2, r2, #2
 800e528:	9307      	strge	r3, [sp, #28]
 800e52a:	9307      	strlt	r3, [sp, #28]
 800e52c:	bfb8      	it	lt
 800e52e:	9204      	strlt	r2, [sp, #16]
 800e530:	7823      	ldrb	r3, [r4, #0]
 800e532:	2b2e      	cmp	r3, #46	@ 0x2e
 800e534:	d10a      	bne.n	800e54c <_svfiprintf_r+0x130>
 800e536:	7863      	ldrb	r3, [r4, #1]
 800e538:	2b2a      	cmp	r3, #42	@ 0x2a
 800e53a:	d132      	bne.n	800e5a2 <_svfiprintf_r+0x186>
 800e53c:	9b03      	ldr	r3, [sp, #12]
 800e53e:	1d1a      	adds	r2, r3, #4
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	9203      	str	r2, [sp, #12]
 800e544:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e548:	3402      	adds	r4, #2
 800e54a:	9305      	str	r3, [sp, #20]
 800e54c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e610 <_svfiprintf_r+0x1f4>
 800e550:	7821      	ldrb	r1, [r4, #0]
 800e552:	2203      	movs	r2, #3
 800e554:	4650      	mov	r0, sl
 800e556:	f7f1 fe3b 	bl	80001d0 <memchr>
 800e55a:	b138      	cbz	r0, 800e56c <_svfiprintf_r+0x150>
 800e55c:	9b04      	ldr	r3, [sp, #16]
 800e55e:	eba0 000a 	sub.w	r0, r0, sl
 800e562:	2240      	movs	r2, #64	@ 0x40
 800e564:	4082      	lsls	r2, r0
 800e566:	4313      	orrs	r3, r2
 800e568:	3401      	adds	r4, #1
 800e56a:	9304      	str	r3, [sp, #16]
 800e56c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e570:	4824      	ldr	r0, [pc, #144]	@ (800e604 <_svfiprintf_r+0x1e8>)
 800e572:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e576:	2206      	movs	r2, #6
 800e578:	f7f1 fe2a 	bl	80001d0 <memchr>
 800e57c:	2800      	cmp	r0, #0
 800e57e:	d036      	beq.n	800e5ee <_svfiprintf_r+0x1d2>
 800e580:	4b21      	ldr	r3, [pc, #132]	@ (800e608 <_svfiprintf_r+0x1ec>)
 800e582:	bb1b      	cbnz	r3, 800e5cc <_svfiprintf_r+0x1b0>
 800e584:	9b03      	ldr	r3, [sp, #12]
 800e586:	3307      	adds	r3, #7
 800e588:	f023 0307 	bic.w	r3, r3, #7
 800e58c:	3308      	adds	r3, #8
 800e58e:	9303      	str	r3, [sp, #12]
 800e590:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e592:	4433      	add	r3, r6
 800e594:	9309      	str	r3, [sp, #36]	@ 0x24
 800e596:	e76a      	b.n	800e46e <_svfiprintf_r+0x52>
 800e598:	fb0c 3202 	mla	r2, ip, r2, r3
 800e59c:	460c      	mov	r4, r1
 800e59e:	2001      	movs	r0, #1
 800e5a0:	e7a8      	b.n	800e4f4 <_svfiprintf_r+0xd8>
 800e5a2:	2300      	movs	r3, #0
 800e5a4:	3401      	adds	r4, #1
 800e5a6:	9305      	str	r3, [sp, #20]
 800e5a8:	4619      	mov	r1, r3
 800e5aa:	f04f 0c0a 	mov.w	ip, #10
 800e5ae:	4620      	mov	r0, r4
 800e5b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e5b4:	3a30      	subs	r2, #48	@ 0x30
 800e5b6:	2a09      	cmp	r2, #9
 800e5b8:	d903      	bls.n	800e5c2 <_svfiprintf_r+0x1a6>
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d0c6      	beq.n	800e54c <_svfiprintf_r+0x130>
 800e5be:	9105      	str	r1, [sp, #20]
 800e5c0:	e7c4      	b.n	800e54c <_svfiprintf_r+0x130>
 800e5c2:	fb0c 2101 	mla	r1, ip, r1, r2
 800e5c6:	4604      	mov	r4, r0
 800e5c8:	2301      	movs	r3, #1
 800e5ca:	e7f0      	b.n	800e5ae <_svfiprintf_r+0x192>
 800e5cc:	ab03      	add	r3, sp, #12
 800e5ce:	9300      	str	r3, [sp, #0]
 800e5d0:	462a      	mov	r2, r5
 800e5d2:	4b0e      	ldr	r3, [pc, #56]	@ (800e60c <_svfiprintf_r+0x1f0>)
 800e5d4:	a904      	add	r1, sp, #16
 800e5d6:	4638      	mov	r0, r7
 800e5d8:	f7fd fe0e 	bl	800c1f8 <_printf_float>
 800e5dc:	1c42      	adds	r2, r0, #1
 800e5de:	4606      	mov	r6, r0
 800e5e0:	d1d6      	bne.n	800e590 <_svfiprintf_r+0x174>
 800e5e2:	89ab      	ldrh	r3, [r5, #12]
 800e5e4:	065b      	lsls	r3, r3, #25
 800e5e6:	f53f af2d 	bmi.w	800e444 <_svfiprintf_r+0x28>
 800e5ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e5ec:	e72c      	b.n	800e448 <_svfiprintf_r+0x2c>
 800e5ee:	ab03      	add	r3, sp, #12
 800e5f0:	9300      	str	r3, [sp, #0]
 800e5f2:	462a      	mov	r2, r5
 800e5f4:	4b05      	ldr	r3, [pc, #20]	@ (800e60c <_svfiprintf_r+0x1f0>)
 800e5f6:	a904      	add	r1, sp, #16
 800e5f8:	4638      	mov	r0, r7
 800e5fa:	f7fe f895 	bl	800c728 <_printf_i>
 800e5fe:	e7ed      	b.n	800e5dc <_svfiprintf_r+0x1c0>
 800e600:	0800fb36 	.word	0x0800fb36
 800e604:	0800fb40 	.word	0x0800fb40
 800e608:	0800c1f9 	.word	0x0800c1f9
 800e60c:	0800e365 	.word	0x0800e365
 800e610:	0800fb3c 	.word	0x0800fb3c

0800e614 <__sfputc_r>:
 800e614:	6893      	ldr	r3, [r2, #8]
 800e616:	3b01      	subs	r3, #1
 800e618:	2b00      	cmp	r3, #0
 800e61a:	b410      	push	{r4}
 800e61c:	6093      	str	r3, [r2, #8]
 800e61e:	da08      	bge.n	800e632 <__sfputc_r+0x1e>
 800e620:	6994      	ldr	r4, [r2, #24]
 800e622:	42a3      	cmp	r3, r4
 800e624:	db01      	blt.n	800e62a <__sfputc_r+0x16>
 800e626:	290a      	cmp	r1, #10
 800e628:	d103      	bne.n	800e632 <__sfputc_r+0x1e>
 800e62a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e62e:	f000 b9df 	b.w	800e9f0 <__swbuf_r>
 800e632:	6813      	ldr	r3, [r2, #0]
 800e634:	1c58      	adds	r0, r3, #1
 800e636:	6010      	str	r0, [r2, #0]
 800e638:	7019      	strb	r1, [r3, #0]
 800e63a:	4608      	mov	r0, r1
 800e63c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e640:	4770      	bx	lr

0800e642 <__sfputs_r>:
 800e642:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e644:	4606      	mov	r6, r0
 800e646:	460f      	mov	r7, r1
 800e648:	4614      	mov	r4, r2
 800e64a:	18d5      	adds	r5, r2, r3
 800e64c:	42ac      	cmp	r4, r5
 800e64e:	d101      	bne.n	800e654 <__sfputs_r+0x12>
 800e650:	2000      	movs	r0, #0
 800e652:	e007      	b.n	800e664 <__sfputs_r+0x22>
 800e654:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e658:	463a      	mov	r2, r7
 800e65a:	4630      	mov	r0, r6
 800e65c:	f7ff ffda 	bl	800e614 <__sfputc_r>
 800e660:	1c43      	adds	r3, r0, #1
 800e662:	d1f3      	bne.n	800e64c <__sfputs_r+0xa>
 800e664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e668 <_vfiprintf_r>:
 800e668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e66c:	460d      	mov	r5, r1
 800e66e:	b09d      	sub	sp, #116	@ 0x74
 800e670:	4614      	mov	r4, r2
 800e672:	4698      	mov	r8, r3
 800e674:	4606      	mov	r6, r0
 800e676:	b118      	cbz	r0, 800e680 <_vfiprintf_r+0x18>
 800e678:	6a03      	ldr	r3, [r0, #32]
 800e67a:	b90b      	cbnz	r3, 800e680 <_vfiprintf_r+0x18>
 800e67c:	f7fe f9fe 	bl	800ca7c <__sinit>
 800e680:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e682:	07d9      	lsls	r1, r3, #31
 800e684:	d405      	bmi.n	800e692 <_vfiprintf_r+0x2a>
 800e686:	89ab      	ldrh	r3, [r5, #12]
 800e688:	059a      	lsls	r2, r3, #22
 800e68a:	d402      	bmi.n	800e692 <_vfiprintf_r+0x2a>
 800e68c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e68e:	f7fe fb7e 	bl	800cd8e <__retarget_lock_acquire_recursive>
 800e692:	89ab      	ldrh	r3, [r5, #12]
 800e694:	071b      	lsls	r3, r3, #28
 800e696:	d501      	bpl.n	800e69c <_vfiprintf_r+0x34>
 800e698:	692b      	ldr	r3, [r5, #16]
 800e69a:	b99b      	cbnz	r3, 800e6c4 <_vfiprintf_r+0x5c>
 800e69c:	4629      	mov	r1, r5
 800e69e:	4630      	mov	r0, r6
 800e6a0:	f000 f9e4 	bl	800ea6c <__swsetup_r>
 800e6a4:	b170      	cbz	r0, 800e6c4 <_vfiprintf_r+0x5c>
 800e6a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e6a8:	07dc      	lsls	r4, r3, #31
 800e6aa:	d504      	bpl.n	800e6b6 <_vfiprintf_r+0x4e>
 800e6ac:	f04f 30ff 	mov.w	r0, #4294967295
 800e6b0:	b01d      	add	sp, #116	@ 0x74
 800e6b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6b6:	89ab      	ldrh	r3, [r5, #12]
 800e6b8:	0598      	lsls	r0, r3, #22
 800e6ba:	d4f7      	bmi.n	800e6ac <_vfiprintf_r+0x44>
 800e6bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e6be:	f7fe fb67 	bl	800cd90 <__retarget_lock_release_recursive>
 800e6c2:	e7f3      	b.n	800e6ac <_vfiprintf_r+0x44>
 800e6c4:	2300      	movs	r3, #0
 800e6c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6c8:	2320      	movs	r3, #32
 800e6ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e6ce:	f8cd 800c 	str.w	r8, [sp, #12]
 800e6d2:	2330      	movs	r3, #48	@ 0x30
 800e6d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e884 <_vfiprintf_r+0x21c>
 800e6d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e6dc:	f04f 0901 	mov.w	r9, #1
 800e6e0:	4623      	mov	r3, r4
 800e6e2:	469a      	mov	sl, r3
 800e6e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e6e8:	b10a      	cbz	r2, 800e6ee <_vfiprintf_r+0x86>
 800e6ea:	2a25      	cmp	r2, #37	@ 0x25
 800e6ec:	d1f9      	bne.n	800e6e2 <_vfiprintf_r+0x7a>
 800e6ee:	ebba 0b04 	subs.w	fp, sl, r4
 800e6f2:	d00b      	beq.n	800e70c <_vfiprintf_r+0xa4>
 800e6f4:	465b      	mov	r3, fp
 800e6f6:	4622      	mov	r2, r4
 800e6f8:	4629      	mov	r1, r5
 800e6fa:	4630      	mov	r0, r6
 800e6fc:	f7ff ffa1 	bl	800e642 <__sfputs_r>
 800e700:	3001      	adds	r0, #1
 800e702:	f000 80a7 	beq.w	800e854 <_vfiprintf_r+0x1ec>
 800e706:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e708:	445a      	add	r2, fp
 800e70a:	9209      	str	r2, [sp, #36]	@ 0x24
 800e70c:	f89a 3000 	ldrb.w	r3, [sl]
 800e710:	2b00      	cmp	r3, #0
 800e712:	f000 809f 	beq.w	800e854 <_vfiprintf_r+0x1ec>
 800e716:	2300      	movs	r3, #0
 800e718:	f04f 32ff 	mov.w	r2, #4294967295
 800e71c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e720:	f10a 0a01 	add.w	sl, sl, #1
 800e724:	9304      	str	r3, [sp, #16]
 800e726:	9307      	str	r3, [sp, #28]
 800e728:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e72c:	931a      	str	r3, [sp, #104]	@ 0x68
 800e72e:	4654      	mov	r4, sl
 800e730:	2205      	movs	r2, #5
 800e732:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e736:	4853      	ldr	r0, [pc, #332]	@ (800e884 <_vfiprintf_r+0x21c>)
 800e738:	f7f1 fd4a 	bl	80001d0 <memchr>
 800e73c:	9a04      	ldr	r2, [sp, #16]
 800e73e:	b9d8      	cbnz	r0, 800e778 <_vfiprintf_r+0x110>
 800e740:	06d1      	lsls	r1, r2, #27
 800e742:	bf44      	itt	mi
 800e744:	2320      	movmi	r3, #32
 800e746:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e74a:	0713      	lsls	r3, r2, #28
 800e74c:	bf44      	itt	mi
 800e74e:	232b      	movmi	r3, #43	@ 0x2b
 800e750:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e754:	f89a 3000 	ldrb.w	r3, [sl]
 800e758:	2b2a      	cmp	r3, #42	@ 0x2a
 800e75a:	d015      	beq.n	800e788 <_vfiprintf_r+0x120>
 800e75c:	9a07      	ldr	r2, [sp, #28]
 800e75e:	4654      	mov	r4, sl
 800e760:	2000      	movs	r0, #0
 800e762:	f04f 0c0a 	mov.w	ip, #10
 800e766:	4621      	mov	r1, r4
 800e768:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e76c:	3b30      	subs	r3, #48	@ 0x30
 800e76e:	2b09      	cmp	r3, #9
 800e770:	d94b      	bls.n	800e80a <_vfiprintf_r+0x1a2>
 800e772:	b1b0      	cbz	r0, 800e7a2 <_vfiprintf_r+0x13a>
 800e774:	9207      	str	r2, [sp, #28]
 800e776:	e014      	b.n	800e7a2 <_vfiprintf_r+0x13a>
 800e778:	eba0 0308 	sub.w	r3, r0, r8
 800e77c:	fa09 f303 	lsl.w	r3, r9, r3
 800e780:	4313      	orrs	r3, r2
 800e782:	9304      	str	r3, [sp, #16]
 800e784:	46a2      	mov	sl, r4
 800e786:	e7d2      	b.n	800e72e <_vfiprintf_r+0xc6>
 800e788:	9b03      	ldr	r3, [sp, #12]
 800e78a:	1d19      	adds	r1, r3, #4
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	9103      	str	r1, [sp, #12]
 800e790:	2b00      	cmp	r3, #0
 800e792:	bfbb      	ittet	lt
 800e794:	425b      	neglt	r3, r3
 800e796:	f042 0202 	orrlt.w	r2, r2, #2
 800e79a:	9307      	strge	r3, [sp, #28]
 800e79c:	9307      	strlt	r3, [sp, #28]
 800e79e:	bfb8      	it	lt
 800e7a0:	9204      	strlt	r2, [sp, #16]
 800e7a2:	7823      	ldrb	r3, [r4, #0]
 800e7a4:	2b2e      	cmp	r3, #46	@ 0x2e
 800e7a6:	d10a      	bne.n	800e7be <_vfiprintf_r+0x156>
 800e7a8:	7863      	ldrb	r3, [r4, #1]
 800e7aa:	2b2a      	cmp	r3, #42	@ 0x2a
 800e7ac:	d132      	bne.n	800e814 <_vfiprintf_r+0x1ac>
 800e7ae:	9b03      	ldr	r3, [sp, #12]
 800e7b0:	1d1a      	adds	r2, r3, #4
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	9203      	str	r2, [sp, #12]
 800e7b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e7ba:	3402      	adds	r4, #2
 800e7bc:	9305      	str	r3, [sp, #20]
 800e7be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e894 <_vfiprintf_r+0x22c>
 800e7c2:	7821      	ldrb	r1, [r4, #0]
 800e7c4:	2203      	movs	r2, #3
 800e7c6:	4650      	mov	r0, sl
 800e7c8:	f7f1 fd02 	bl	80001d0 <memchr>
 800e7cc:	b138      	cbz	r0, 800e7de <_vfiprintf_r+0x176>
 800e7ce:	9b04      	ldr	r3, [sp, #16]
 800e7d0:	eba0 000a 	sub.w	r0, r0, sl
 800e7d4:	2240      	movs	r2, #64	@ 0x40
 800e7d6:	4082      	lsls	r2, r0
 800e7d8:	4313      	orrs	r3, r2
 800e7da:	3401      	adds	r4, #1
 800e7dc:	9304      	str	r3, [sp, #16]
 800e7de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7e2:	4829      	ldr	r0, [pc, #164]	@ (800e888 <_vfiprintf_r+0x220>)
 800e7e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e7e8:	2206      	movs	r2, #6
 800e7ea:	f7f1 fcf1 	bl	80001d0 <memchr>
 800e7ee:	2800      	cmp	r0, #0
 800e7f0:	d03f      	beq.n	800e872 <_vfiprintf_r+0x20a>
 800e7f2:	4b26      	ldr	r3, [pc, #152]	@ (800e88c <_vfiprintf_r+0x224>)
 800e7f4:	bb1b      	cbnz	r3, 800e83e <_vfiprintf_r+0x1d6>
 800e7f6:	9b03      	ldr	r3, [sp, #12]
 800e7f8:	3307      	adds	r3, #7
 800e7fa:	f023 0307 	bic.w	r3, r3, #7
 800e7fe:	3308      	adds	r3, #8
 800e800:	9303      	str	r3, [sp, #12]
 800e802:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e804:	443b      	add	r3, r7
 800e806:	9309      	str	r3, [sp, #36]	@ 0x24
 800e808:	e76a      	b.n	800e6e0 <_vfiprintf_r+0x78>
 800e80a:	fb0c 3202 	mla	r2, ip, r2, r3
 800e80e:	460c      	mov	r4, r1
 800e810:	2001      	movs	r0, #1
 800e812:	e7a8      	b.n	800e766 <_vfiprintf_r+0xfe>
 800e814:	2300      	movs	r3, #0
 800e816:	3401      	adds	r4, #1
 800e818:	9305      	str	r3, [sp, #20]
 800e81a:	4619      	mov	r1, r3
 800e81c:	f04f 0c0a 	mov.w	ip, #10
 800e820:	4620      	mov	r0, r4
 800e822:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e826:	3a30      	subs	r2, #48	@ 0x30
 800e828:	2a09      	cmp	r2, #9
 800e82a:	d903      	bls.n	800e834 <_vfiprintf_r+0x1cc>
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d0c6      	beq.n	800e7be <_vfiprintf_r+0x156>
 800e830:	9105      	str	r1, [sp, #20]
 800e832:	e7c4      	b.n	800e7be <_vfiprintf_r+0x156>
 800e834:	fb0c 2101 	mla	r1, ip, r1, r2
 800e838:	4604      	mov	r4, r0
 800e83a:	2301      	movs	r3, #1
 800e83c:	e7f0      	b.n	800e820 <_vfiprintf_r+0x1b8>
 800e83e:	ab03      	add	r3, sp, #12
 800e840:	9300      	str	r3, [sp, #0]
 800e842:	462a      	mov	r2, r5
 800e844:	4b12      	ldr	r3, [pc, #72]	@ (800e890 <_vfiprintf_r+0x228>)
 800e846:	a904      	add	r1, sp, #16
 800e848:	4630      	mov	r0, r6
 800e84a:	f7fd fcd5 	bl	800c1f8 <_printf_float>
 800e84e:	4607      	mov	r7, r0
 800e850:	1c78      	adds	r0, r7, #1
 800e852:	d1d6      	bne.n	800e802 <_vfiprintf_r+0x19a>
 800e854:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e856:	07d9      	lsls	r1, r3, #31
 800e858:	d405      	bmi.n	800e866 <_vfiprintf_r+0x1fe>
 800e85a:	89ab      	ldrh	r3, [r5, #12]
 800e85c:	059a      	lsls	r2, r3, #22
 800e85e:	d402      	bmi.n	800e866 <_vfiprintf_r+0x1fe>
 800e860:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e862:	f7fe fa95 	bl	800cd90 <__retarget_lock_release_recursive>
 800e866:	89ab      	ldrh	r3, [r5, #12]
 800e868:	065b      	lsls	r3, r3, #25
 800e86a:	f53f af1f 	bmi.w	800e6ac <_vfiprintf_r+0x44>
 800e86e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e870:	e71e      	b.n	800e6b0 <_vfiprintf_r+0x48>
 800e872:	ab03      	add	r3, sp, #12
 800e874:	9300      	str	r3, [sp, #0]
 800e876:	462a      	mov	r2, r5
 800e878:	4b05      	ldr	r3, [pc, #20]	@ (800e890 <_vfiprintf_r+0x228>)
 800e87a:	a904      	add	r1, sp, #16
 800e87c:	4630      	mov	r0, r6
 800e87e:	f7fd ff53 	bl	800c728 <_printf_i>
 800e882:	e7e4      	b.n	800e84e <_vfiprintf_r+0x1e6>
 800e884:	0800fb36 	.word	0x0800fb36
 800e888:	0800fb40 	.word	0x0800fb40
 800e88c:	0800c1f9 	.word	0x0800c1f9
 800e890:	0800e643 	.word	0x0800e643
 800e894:	0800fb3c 	.word	0x0800fb3c

0800e898 <__sflush_r>:
 800e898:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e89c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8a0:	0716      	lsls	r6, r2, #28
 800e8a2:	4605      	mov	r5, r0
 800e8a4:	460c      	mov	r4, r1
 800e8a6:	d454      	bmi.n	800e952 <__sflush_r+0xba>
 800e8a8:	684b      	ldr	r3, [r1, #4]
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	dc02      	bgt.n	800e8b4 <__sflush_r+0x1c>
 800e8ae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	dd48      	ble.n	800e946 <__sflush_r+0xae>
 800e8b4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e8b6:	2e00      	cmp	r6, #0
 800e8b8:	d045      	beq.n	800e946 <__sflush_r+0xae>
 800e8ba:	2300      	movs	r3, #0
 800e8bc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e8c0:	682f      	ldr	r7, [r5, #0]
 800e8c2:	6a21      	ldr	r1, [r4, #32]
 800e8c4:	602b      	str	r3, [r5, #0]
 800e8c6:	d030      	beq.n	800e92a <__sflush_r+0x92>
 800e8c8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e8ca:	89a3      	ldrh	r3, [r4, #12]
 800e8cc:	0759      	lsls	r1, r3, #29
 800e8ce:	d505      	bpl.n	800e8dc <__sflush_r+0x44>
 800e8d0:	6863      	ldr	r3, [r4, #4]
 800e8d2:	1ad2      	subs	r2, r2, r3
 800e8d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e8d6:	b10b      	cbz	r3, 800e8dc <__sflush_r+0x44>
 800e8d8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e8da:	1ad2      	subs	r2, r2, r3
 800e8dc:	2300      	movs	r3, #0
 800e8de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e8e0:	6a21      	ldr	r1, [r4, #32]
 800e8e2:	4628      	mov	r0, r5
 800e8e4:	47b0      	blx	r6
 800e8e6:	1c43      	adds	r3, r0, #1
 800e8e8:	89a3      	ldrh	r3, [r4, #12]
 800e8ea:	d106      	bne.n	800e8fa <__sflush_r+0x62>
 800e8ec:	6829      	ldr	r1, [r5, #0]
 800e8ee:	291d      	cmp	r1, #29
 800e8f0:	d82b      	bhi.n	800e94a <__sflush_r+0xb2>
 800e8f2:	4a2a      	ldr	r2, [pc, #168]	@ (800e99c <__sflush_r+0x104>)
 800e8f4:	40ca      	lsrs	r2, r1
 800e8f6:	07d6      	lsls	r6, r2, #31
 800e8f8:	d527      	bpl.n	800e94a <__sflush_r+0xb2>
 800e8fa:	2200      	movs	r2, #0
 800e8fc:	6062      	str	r2, [r4, #4]
 800e8fe:	04d9      	lsls	r1, r3, #19
 800e900:	6922      	ldr	r2, [r4, #16]
 800e902:	6022      	str	r2, [r4, #0]
 800e904:	d504      	bpl.n	800e910 <__sflush_r+0x78>
 800e906:	1c42      	adds	r2, r0, #1
 800e908:	d101      	bne.n	800e90e <__sflush_r+0x76>
 800e90a:	682b      	ldr	r3, [r5, #0]
 800e90c:	b903      	cbnz	r3, 800e910 <__sflush_r+0x78>
 800e90e:	6560      	str	r0, [r4, #84]	@ 0x54
 800e910:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e912:	602f      	str	r7, [r5, #0]
 800e914:	b1b9      	cbz	r1, 800e946 <__sflush_r+0xae>
 800e916:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e91a:	4299      	cmp	r1, r3
 800e91c:	d002      	beq.n	800e924 <__sflush_r+0x8c>
 800e91e:	4628      	mov	r0, r5
 800e920:	f7ff f8a6 	bl	800da70 <_free_r>
 800e924:	2300      	movs	r3, #0
 800e926:	6363      	str	r3, [r4, #52]	@ 0x34
 800e928:	e00d      	b.n	800e946 <__sflush_r+0xae>
 800e92a:	2301      	movs	r3, #1
 800e92c:	4628      	mov	r0, r5
 800e92e:	47b0      	blx	r6
 800e930:	4602      	mov	r2, r0
 800e932:	1c50      	adds	r0, r2, #1
 800e934:	d1c9      	bne.n	800e8ca <__sflush_r+0x32>
 800e936:	682b      	ldr	r3, [r5, #0]
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d0c6      	beq.n	800e8ca <__sflush_r+0x32>
 800e93c:	2b1d      	cmp	r3, #29
 800e93e:	d001      	beq.n	800e944 <__sflush_r+0xac>
 800e940:	2b16      	cmp	r3, #22
 800e942:	d11e      	bne.n	800e982 <__sflush_r+0xea>
 800e944:	602f      	str	r7, [r5, #0]
 800e946:	2000      	movs	r0, #0
 800e948:	e022      	b.n	800e990 <__sflush_r+0xf8>
 800e94a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e94e:	b21b      	sxth	r3, r3
 800e950:	e01b      	b.n	800e98a <__sflush_r+0xf2>
 800e952:	690f      	ldr	r7, [r1, #16]
 800e954:	2f00      	cmp	r7, #0
 800e956:	d0f6      	beq.n	800e946 <__sflush_r+0xae>
 800e958:	0793      	lsls	r3, r2, #30
 800e95a:	680e      	ldr	r6, [r1, #0]
 800e95c:	bf08      	it	eq
 800e95e:	694b      	ldreq	r3, [r1, #20]
 800e960:	600f      	str	r7, [r1, #0]
 800e962:	bf18      	it	ne
 800e964:	2300      	movne	r3, #0
 800e966:	eba6 0807 	sub.w	r8, r6, r7
 800e96a:	608b      	str	r3, [r1, #8]
 800e96c:	f1b8 0f00 	cmp.w	r8, #0
 800e970:	dde9      	ble.n	800e946 <__sflush_r+0xae>
 800e972:	6a21      	ldr	r1, [r4, #32]
 800e974:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e976:	4643      	mov	r3, r8
 800e978:	463a      	mov	r2, r7
 800e97a:	4628      	mov	r0, r5
 800e97c:	47b0      	blx	r6
 800e97e:	2800      	cmp	r0, #0
 800e980:	dc08      	bgt.n	800e994 <__sflush_r+0xfc>
 800e982:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e986:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e98a:	81a3      	strh	r3, [r4, #12]
 800e98c:	f04f 30ff 	mov.w	r0, #4294967295
 800e990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e994:	4407      	add	r7, r0
 800e996:	eba8 0800 	sub.w	r8, r8, r0
 800e99a:	e7e7      	b.n	800e96c <__sflush_r+0xd4>
 800e99c:	20400001 	.word	0x20400001

0800e9a0 <_fflush_r>:
 800e9a0:	b538      	push	{r3, r4, r5, lr}
 800e9a2:	690b      	ldr	r3, [r1, #16]
 800e9a4:	4605      	mov	r5, r0
 800e9a6:	460c      	mov	r4, r1
 800e9a8:	b913      	cbnz	r3, 800e9b0 <_fflush_r+0x10>
 800e9aa:	2500      	movs	r5, #0
 800e9ac:	4628      	mov	r0, r5
 800e9ae:	bd38      	pop	{r3, r4, r5, pc}
 800e9b0:	b118      	cbz	r0, 800e9ba <_fflush_r+0x1a>
 800e9b2:	6a03      	ldr	r3, [r0, #32]
 800e9b4:	b90b      	cbnz	r3, 800e9ba <_fflush_r+0x1a>
 800e9b6:	f7fe f861 	bl	800ca7c <__sinit>
 800e9ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d0f3      	beq.n	800e9aa <_fflush_r+0xa>
 800e9c2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e9c4:	07d0      	lsls	r0, r2, #31
 800e9c6:	d404      	bmi.n	800e9d2 <_fflush_r+0x32>
 800e9c8:	0599      	lsls	r1, r3, #22
 800e9ca:	d402      	bmi.n	800e9d2 <_fflush_r+0x32>
 800e9cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e9ce:	f7fe f9de 	bl	800cd8e <__retarget_lock_acquire_recursive>
 800e9d2:	4628      	mov	r0, r5
 800e9d4:	4621      	mov	r1, r4
 800e9d6:	f7ff ff5f 	bl	800e898 <__sflush_r>
 800e9da:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e9dc:	07da      	lsls	r2, r3, #31
 800e9de:	4605      	mov	r5, r0
 800e9e0:	d4e4      	bmi.n	800e9ac <_fflush_r+0xc>
 800e9e2:	89a3      	ldrh	r3, [r4, #12]
 800e9e4:	059b      	lsls	r3, r3, #22
 800e9e6:	d4e1      	bmi.n	800e9ac <_fflush_r+0xc>
 800e9e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e9ea:	f7fe f9d1 	bl	800cd90 <__retarget_lock_release_recursive>
 800e9ee:	e7dd      	b.n	800e9ac <_fflush_r+0xc>

0800e9f0 <__swbuf_r>:
 800e9f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9f2:	460e      	mov	r6, r1
 800e9f4:	4614      	mov	r4, r2
 800e9f6:	4605      	mov	r5, r0
 800e9f8:	b118      	cbz	r0, 800ea02 <__swbuf_r+0x12>
 800e9fa:	6a03      	ldr	r3, [r0, #32]
 800e9fc:	b90b      	cbnz	r3, 800ea02 <__swbuf_r+0x12>
 800e9fe:	f7fe f83d 	bl	800ca7c <__sinit>
 800ea02:	69a3      	ldr	r3, [r4, #24]
 800ea04:	60a3      	str	r3, [r4, #8]
 800ea06:	89a3      	ldrh	r3, [r4, #12]
 800ea08:	071a      	lsls	r2, r3, #28
 800ea0a:	d501      	bpl.n	800ea10 <__swbuf_r+0x20>
 800ea0c:	6923      	ldr	r3, [r4, #16]
 800ea0e:	b943      	cbnz	r3, 800ea22 <__swbuf_r+0x32>
 800ea10:	4621      	mov	r1, r4
 800ea12:	4628      	mov	r0, r5
 800ea14:	f000 f82a 	bl	800ea6c <__swsetup_r>
 800ea18:	b118      	cbz	r0, 800ea22 <__swbuf_r+0x32>
 800ea1a:	f04f 37ff 	mov.w	r7, #4294967295
 800ea1e:	4638      	mov	r0, r7
 800ea20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea22:	6823      	ldr	r3, [r4, #0]
 800ea24:	6922      	ldr	r2, [r4, #16]
 800ea26:	1a98      	subs	r0, r3, r2
 800ea28:	6963      	ldr	r3, [r4, #20]
 800ea2a:	b2f6      	uxtb	r6, r6
 800ea2c:	4283      	cmp	r3, r0
 800ea2e:	4637      	mov	r7, r6
 800ea30:	dc05      	bgt.n	800ea3e <__swbuf_r+0x4e>
 800ea32:	4621      	mov	r1, r4
 800ea34:	4628      	mov	r0, r5
 800ea36:	f7ff ffb3 	bl	800e9a0 <_fflush_r>
 800ea3a:	2800      	cmp	r0, #0
 800ea3c:	d1ed      	bne.n	800ea1a <__swbuf_r+0x2a>
 800ea3e:	68a3      	ldr	r3, [r4, #8]
 800ea40:	3b01      	subs	r3, #1
 800ea42:	60a3      	str	r3, [r4, #8]
 800ea44:	6823      	ldr	r3, [r4, #0]
 800ea46:	1c5a      	adds	r2, r3, #1
 800ea48:	6022      	str	r2, [r4, #0]
 800ea4a:	701e      	strb	r6, [r3, #0]
 800ea4c:	6962      	ldr	r2, [r4, #20]
 800ea4e:	1c43      	adds	r3, r0, #1
 800ea50:	429a      	cmp	r2, r3
 800ea52:	d004      	beq.n	800ea5e <__swbuf_r+0x6e>
 800ea54:	89a3      	ldrh	r3, [r4, #12]
 800ea56:	07db      	lsls	r3, r3, #31
 800ea58:	d5e1      	bpl.n	800ea1e <__swbuf_r+0x2e>
 800ea5a:	2e0a      	cmp	r6, #10
 800ea5c:	d1df      	bne.n	800ea1e <__swbuf_r+0x2e>
 800ea5e:	4621      	mov	r1, r4
 800ea60:	4628      	mov	r0, r5
 800ea62:	f7ff ff9d 	bl	800e9a0 <_fflush_r>
 800ea66:	2800      	cmp	r0, #0
 800ea68:	d0d9      	beq.n	800ea1e <__swbuf_r+0x2e>
 800ea6a:	e7d6      	b.n	800ea1a <__swbuf_r+0x2a>

0800ea6c <__swsetup_r>:
 800ea6c:	b538      	push	{r3, r4, r5, lr}
 800ea6e:	4b29      	ldr	r3, [pc, #164]	@ (800eb14 <__swsetup_r+0xa8>)
 800ea70:	4605      	mov	r5, r0
 800ea72:	6818      	ldr	r0, [r3, #0]
 800ea74:	460c      	mov	r4, r1
 800ea76:	b118      	cbz	r0, 800ea80 <__swsetup_r+0x14>
 800ea78:	6a03      	ldr	r3, [r0, #32]
 800ea7a:	b90b      	cbnz	r3, 800ea80 <__swsetup_r+0x14>
 800ea7c:	f7fd fffe 	bl	800ca7c <__sinit>
 800ea80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea84:	0719      	lsls	r1, r3, #28
 800ea86:	d422      	bmi.n	800eace <__swsetup_r+0x62>
 800ea88:	06da      	lsls	r2, r3, #27
 800ea8a:	d407      	bmi.n	800ea9c <__swsetup_r+0x30>
 800ea8c:	2209      	movs	r2, #9
 800ea8e:	602a      	str	r2, [r5, #0]
 800ea90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ea94:	81a3      	strh	r3, [r4, #12]
 800ea96:	f04f 30ff 	mov.w	r0, #4294967295
 800ea9a:	e033      	b.n	800eb04 <__swsetup_r+0x98>
 800ea9c:	0758      	lsls	r0, r3, #29
 800ea9e:	d512      	bpl.n	800eac6 <__swsetup_r+0x5a>
 800eaa0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eaa2:	b141      	cbz	r1, 800eab6 <__swsetup_r+0x4a>
 800eaa4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eaa8:	4299      	cmp	r1, r3
 800eaaa:	d002      	beq.n	800eab2 <__swsetup_r+0x46>
 800eaac:	4628      	mov	r0, r5
 800eaae:	f7fe ffdf 	bl	800da70 <_free_r>
 800eab2:	2300      	movs	r3, #0
 800eab4:	6363      	str	r3, [r4, #52]	@ 0x34
 800eab6:	89a3      	ldrh	r3, [r4, #12]
 800eab8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800eabc:	81a3      	strh	r3, [r4, #12]
 800eabe:	2300      	movs	r3, #0
 800eac0:	6063      	str	r3, [r4, #4]
 800eac2:	6923      	ldr	r3, [r4, #16]
 800eac4:	6023      	str	r3, [r4, #0]
 800eac6:	89a3      	ldrh	r3, [r4, #12]
 800eac8:	f043 0308 	orr.w	r3, r3, #8
 800eacc:	81a3      	strh	r3, [r4, #12]
 800eace:	6923      	ldr	r3, [r4, #16]
 800ead0:	b94b      	cbnz	r3, 800eae6 <__swsetup_r+0x7a>
 800ead2:	89a3      	ldrh	r3, [r4, #12]
 800ead4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ead8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eadc:	d003      	beq.n	800eae6 <__swsetup_r+0x7a>
 800eade:	4621      	mov	r1, r4
 800eae0:	4628      	mov	r0, r5
 800eae2:	f000 f8fb 	bl	800ecdc <__smakebuf_r>
 800eae6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eaea:	f013 0201 	ands.w	r2, r3, #1
 800eaee:	d00a      	beq.n	800eb06 <__swsetup_r+0x9a>
 800eaf0:	2200      	movs	r2, #0
 800eaf2:	60a2      	str	r2, [r4, #8]
 800eaf4:	6962      	ldr	r2, [r4, #20]
 800eaf6:	4252      	negs	r2, r2
 800eaf8:	61a2      	str	r2, [r4, #24]
 800eafa:	6922      	ldr	r2, [r4, #16]
 800eafc:	b942      	cbnz	r2, 800eb10 <__swsetup_r+0xa4>
 800eafe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800eb02:	d1c5      	bne.n	800ea90 <__swsetup_r+0x24>
 800eb04:	bd38      	pop	{r3, r4, r5, pc}
 800eb06:	0799      	lsls	r1, r3, #30
 800eb08:	bf58      	it	pl
 800eb0a:	6962      	ldrpl	r2, [r4, #20]
 800eb0c:	60a2      	str	r2, [r4, #8]
 800eb0e:	e7f4      	b.n	800eafa <__swsetup_r+0x8e>
 800eb10:	2000      	movs	r0, #0
 800eb12:	e7f7      	b.n	800eb04 <__swsetup_r+0x98>
 800eb14:	20000024 	.word	0x20000024

0800eb18 <memmove>:
 800eb18:	4288      	cmp	r0, r1
 800eb1a:	b510      	push	{r4, lr}
 800eb1c:	eb01 0402 	add.w	r4, r1, r2
 800eb20:	d902      	bls.n	800eb28 <memmove+0x10>
 800eb22:	4284      	cmp	r4, r0
 800eb24:	4623      	mov	r3, r4
 800eb26:	d807      	bhi.n	800eb38 <memmove+0x20>
 800eb28:	1e43      	subs	r3, r0, #1
 800eb2a:	42a1      	cmp	r1, r4
 800eb2c:	d008      	beq.n	800eb40 <memmove+0x28>
 800eb2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eb32:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eb36:	e7f8      	b.n	800eb2a <memmove+0x12>
 800eb38:	4402      	add	r2, r0
 800eb3a:	4601      	mov	r1, r0
 800eb3c:	428a      	cmp	r2, r1
 800eb3e:	d100      	bne.n	800eb42 <memmove+0x2a>
 800eb40:	bd10      	pop	{r4, pc}
 800eb42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eb46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800eb4a:	e7f7      	b.n	800eb3c <memmove+0x24>

0800eb4c <_sbrk_r>:
 800eb4c:	b538      	push	{r3, r4, r5, lr}
 800eb4e:	4d06      	ldr	r5, [pc, #24]	@ (800eb68 <_sbrk_r+0x1c>)
 800eb50:	2300      	movs	r3, #0
 800eb52:	4604      	mov	r4, r0
 800eb54:	4608      	mov	r0, r1
 800eb56:	602b      	str	r3, [r5, #0]
 800eb58:	f7f5 f960 	bl	8003e1c <_sbrk>
 800eb5c:	1c43      	adds	r3, r0, #1
 800eb5e:	d102      	bne.n	800eb66 <_sbrk_r+0x1a>
 800eb60:	682b      	ldr	r3, [r5, #0]
 800eb62:	b103      	cbz	r3, 800eb66 <_sbrk_r+0x1a>
 800eb64:	6023      	str	r3, [r4, #0]
 800eb66:	bd38      	pop	{r3, r4, r5, pc}
 800eb68:	20004098 	.word	0x20004098

0800eb6c <__assert_func>:
 800eb6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eb6e:	4614      	mov	r4, r2
 800eb70:	461a      	mov	r2, r3
 800eb72:	4b09      	ldr	r3, [pc, #36]	@ (800eb98 <__assert_func+0x2c>)
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	4605      	mov	r5, r0
 800eb78:	68d8      	ldr	r0, [r3, #12]
 800eb7a:	b14c      	cbz	r4, 800eb90 <__assert_func+0x24>
 800eb7c:	4b07      	ldr	r3, [pc, #28]	@ (800eb9c <__assert_func+0x30>)
 800eb7e:	9100      	str	r1, [sp, #0]
 800eb80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800eb84:	4906      	ldr	r1, [pc, #24]	@ (800eba0 <__assert_func+0x34>)
 800eb86:	462b      	mov	r3, r5
 800eb88:	f000 f870 	bl	800ec6c <fiprintf>
 800eb8c:	f000 f904 	bl	800ed98 <abort>
 800eb90:	4b04      	ldr	r3, [pc, #16]	@ (800eba4 <__assert_func+0x38>)
 800eb92:	461c      	mov	r4, r3
 800eb94:	e7f3      	b.n	800eb7e <__assert_func+0x12>
 800eb96:	bf00      	nop
 800eb98:	20000024 	.word	0x20000024
 800eb9c:	0800fb51 	.word	0x0800fb51
 800eba0:	0800fb5e 	.word	0x0800fb5e
 800eba4:	0800fb8c 	.word	0x0800fb8c

0800eba8 <_calloc_r>:
 800eba8:	b570      	push	{r4, r5, r6, lr}
 800ebaa:	fba1 5402 	umull	r5, r4, r1, r2
 800ebae:	b934      	cbnz	r4, 800ebbe <_calloc_r+0x16>
 800ebb0:	4629      	mov	r1, r5
 800ebb2:	f7fe ffd1 	bl	800db58 <_malloc_r>
 800ebb6:	4606      	mov	r6, r0
 800ebb8:	b928      	cbnz	r0, 800ebc6 <_calloc_r+0x1e>
 800ebba:	4630      	mov	r0, r6
 800ebbc:	bd70      	pop	{r4, r5, r6, pc}
 800ebbe:	220c      	movs	r2, #12
 800ebc0:	6002      	str	r2, [r0, #0]
 800ebc2:	2600      	movs	r6, #0
 800ebc4:	e7f9      	b.n	800ebba <_calloc_r+0x12>
 800ebc6:	462a      	mov	r2, r5
 800ebc8:	4621      	mov	r1, r4
 800ebca:	f7fe f804 	bl	800cbd6 <memset>
 800ebce:	e7f4      	b.n	800ebba <_calloc_r+0x12>

0800ebd0 <__ascii_mbtowc>:
 800ebd0:	b082      	sub	sp, #8
 800ebd2:	b901      	cbnz	r1, 800ebd6 <__ascii_mbtowc+0x6>
 800ebd4:	a901      	add	r1, sp, #4
 800ebd6:	b142      	cbz	r2, 800ebea <__ascii_mbtowc+0x1a>
 800ebd8:	b14b      	cbz	r3, 800ebee <__ascii_mbtowc+0x1e>
 800ebda:	7813      	ldrb	r3, [r2, #0]
 800ebdc:	600b      	str	r3, [r1, #0]
 800ebde:	7812      	ldrb	r2, [r2, #0]
 800ebe0:	1e10      	subs	r0, r2, #0
 800ebe2:	bf18      	it	ne
 800ebe4:	2001      	movne	r0, #1
 800ebe6:	b002      	add	sp, #8
 800ebe8:	4770      	bx	lr
 800ebea:	4610      	mov	r0, r2
 800ebec:	e7fb      	b.n	800ebe6 <__ascii_mbtowc+0x16>
 800ebee:	f06f 0001 	mvn.w	r0, #1
 800ebf2:	e7f8      	b.n	800ebe6 <__ascii_mbtowc+0x16>

0800ebf4 <_realloc_r>:
 800ebf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebf8:	4607      	mov	r7, r0
 800ebfa:	4614      	mov	r4, r2
 800ebfc:	460d      	mov	r5, r1
 800ebfe:	b921      	cbnz	r1, 800ec0a <_realloc_r+0x16>
 800ec00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ec04:	4611      	mov	r1, r2
 800ec06:	f7fe bfa7 	b.w	800db58 <_malloc_r>
 800ec0a:	b92a      	cbnz	r2, 800ec18 <_realloc_r+0x24>
 800ec0c:	f7fe ff30 	bl	800da70 <_free_r>
 800ec10:	4625      	mov	r5, r4
 800ec12:	4628      	mov	r0, r5
 800ec14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec18:	f000 f8c5 	bl	800eda6 <_malloc_usable_size_r>
 800ec1c:	4284      	cmp	r4, r0
 800ec1e:	4606      	mov	r6, r0
 800ec20:	d802      	bhi.n	800ec28 <_realloc_r+0x34>
 800ec22:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ec26:	d8f4      	bhi.n	800ec12 <_realloc_r+0x1e>
 800ec28:	4621      	mov	r1, r4
 800ec2a:	4638      	mov	r0, r7
 800ec2c:	f7fe ff94 	bl	800db58 <_malloc_r>
 800ec30:	4680      	mov	r8, r0
 800ec32:	b908      	cbnz	r0, 800ec38 <_realloc_r+0x44>
 800ec34:	4645      	mov	r5, r8
 800ec36:	e7ec      	b.n	800ec12 <_realloc_r+0x1e>
 800ec38:	42b4      	cmp	r4, r6
 800ec3a:	4622      	mov	r2, r4
 800ec3c:	4629      	mov	r1, r5
 800ec3e:	bf28      	it	cs
 800ec40:	4632      	movcs	r2, r6
 800ec42:	f7fe f8ae 	bl	800cda2 <memcpy>
 800ec46:	4629      	mov	r1, r5
 800ec48:	4638      	mov	r0, r7
 800ec4a:	f7fe ff11 	bl	800da70 <_free_r>
 800ec4e:	e7f1      	b.n	800ec34 <_realloc_r+0x40>

0800ec50 <__ascii_wctomb>:
 800ec50:	4603      	mov	r3, r0
 800ec52:	4608      	mov	r0, r1
 800ec54:	b141      	cbz	r1, 800ec68 <__ascii_wctomb+0x18>
 800ec56:	2aff      	cmp	r2, #255	@ 0xff
 800ec58:	d904      	bls.n	800ec64 <__ascii_wctomb+0x14>
 800ec5a:	228a      	movs	r2, #138	@ 0x8a
 800ec5c:	601a      	str	r2, [r3, #0]
 800ec5e:	f04f 30ff 	mov.w	r0, #4294967295
 800ec62:	4770      	bx	lr
 800ec64:	700a      	strb	r2, [r1, #0]
 800ec66:	2001      	movs	r0, #1
 800ec68:	4770      	bx	lr
	...

0800ec6c <fiprintf>:
 800ec6c:	b40e      	push	{r1, r2, r3}
 800ec6e:	b503      	push	{r0, r1, lr}
 800ec70:	4601      	mov	r1, r0
 800ec72:	ab03      	add	r3, sp, #12
 800ec74:	4805      	ldr	r0, [pc, #20]	@ (800ec8c <fiprintf+0x20>)
 800ec76:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec7a:	6800      	ldr	r0, [r0, #0]
 800ec7c:	9301      	str	r3, [sp, #4]
 800ec7e:	f7ff fcf3 	bl	800e668 <_vfiprintf_r>
 800ec82:	b002      	add	sp, #8
 800ec84:	f85d eb04 	ldr.w	lr, [sp], #4
 800ec88:	b003      	add	sp, #12
 800ec8a:	4770      	bx	lr
 800ec8c:	20000024 	.word	0x20000024

0800ec90 <__swhatbuf_r>:
 800ec90:	b570      	push	{r4, r5, r6, lr}
 800ec92:	460c      	mov	r4, r1
 800ec94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec98:	2900      	cmp	r1, #0
 800ec9a:	b096      	sub	sp, #88	@ 0x58
 800ec9c:	4615      	mov	r5, r2
 800ec9e:	461e      	mov	r6, r3
 800eca0:	da0d      	bge.n	800ecbe <__swhatbuf_r+0x2e>
 800eca2:	89a3      	ldrh	r3, [r4, #12]
 800eca4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800eca8:	f04f 0100 	mov.w	r1, #0
 800ecac:	bf14      	ite	ne
 800ecae:	2340      	movne	r3, #64	@ 0x40
 800ecb0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ecb4:	2000      	movs	r0, #0
 800ecb6:	6031      	str	r1, [r6, #0]
 800ecb8:	602b      	str	r3, [r5, #0]
 800ecba:	b016      	add	sp, #88	@ 0x58
 800ecbc:	bd70      	pop	{r4, r5, r6, pc}
 800ecbe:	466a      	mov	r2, sp
 800ecc0:	f000 f848 	bl	800ed54 <_fstat_r>
 800ecc4:	2800      	cmp	r0, #0
 800ecc6:	dbec      	blt.n	800eca2 <__swhatbuf_r+0x12>
 800ecc8:	9901      	ldr	r1, [sp, #4]
 800ecca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ecce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ecd2:	4259      	negs	r1, r3
 800ecd4:	4159      	adcs	r1, r3
 800ecd6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ecda:	e7eb      	b.n	800ecb4 <__swhatbuf_r+0x24>

0800ecdc <__smakebuf_r>:
 800ecdc:	898b      	ldrh	r3, [r1, #12]
 800ecde:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ece0:	079d      	lsls	r5, r3, #30
 800ece2:	4606      	mov	r6, r0
 800ece4:	460c      	mov	r4, r1
 800ece6:	d507      	bpl.n	800ecf8 <__smakebuf_r+0x1c>
 800ece8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ecec:	6023      	str	r3, [r4, #0]
 800ecee:	6123      	str	r3, [r4, #16]
 800ecf0:	2301      	movs	r3, #1
 800ecf2:	6163      	str	r3, [r4, #20]
 800ecf4:	b003      	add	sp, #12
 800ecf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ecf8:	ab01      	add	r3, sp, #4
 800ecfa:	466a      	mov	r2, sp
 800ecfc:	f7ff ffc8 	bl	800ec90 <__swhatbuf_r>
 800ed00:	9f00      	ldr	r7, [sp, #0]
 800ed02:	4605      	mov	r5, r0
 800ed04:	4639      	mov	r1, r7
 800ed06:	4630      	mov	r0, r6
 800ed08:	f7fe ff26 	bl	800db58 <_malloc_r>
 800ed0c:	b948      	cbnz	r0, 800ed22 <__smakebuf_r+0x46>
 800ed0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed12:	059a      	lsls	r2, r3, #22
 800ed14:	d4ee      	bmi.n	800ecf4 <__smakebuf_r+0x18>
 800ed16:	f023 0303 	bic.w	r3, r3, #3
 800ed1a:	f043 0302 	orr.w	r3, r3, #2
 800ed1e:	81a3      	strh	r3, [r4, #12]
 800ed20:	e7e2      	b.n	800ece8 <__smakebuf_r+0xc>
 800ed22:	89a3      	ldrh	r3, [r4, #12]
 800ed24:	6020      	str	r0, [r4, #0]
 800ed26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ed2a:	81a3      	strh	r3, [r4, #12]
 800ed2c:	9b01      	ldr	r3, [sp, #4]
 800ed2e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ed32:	b15b      	cbz	r3, 800ed4c <__smakebuf_r+0x70>
 800ed34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ed38:	4630      	mov	r0, r6
 800ed3a:	f000 f81d 	bl	800ed78 <_isatty_r>
 800ed3e:	b128      	cbz	r0, 800ed4c <__smakebuf_r+0x70>
 800ed40:	89a3      	ldrh	r3, [r4, #12]
 800ed42:	f023 0303 	bic.w	r3, r3, #3
 800ed46:	f043 0301 	orr.w	r3, r3, #1
 800ed4a:	81a3      	strh	r3, [r4, #12]
 800ed4c:	89a3      	ldrh	r3, [r4, #12]
 800ed4e:	431d      	orrs	r5, r3
 800ed50:	81a5      	strh	r5, [r4, #12]
 800ed52:	e7cf      	b.n	800ecf4 <__smakebuf_r+0x18>

0800ed54 <_fstat_r>:
 800ed54:	b538      	push	{r3, r4, r5, lr}
 800ed56:	4d07      	ldr	r5, [pc, #28]	@ (800ed74 <_fstat_r+0x20>)
 800ed58:	2300      	movs	r3, #0
 800ed5a:	4604      	mov	r4, r0
 800ed5c:	4608      	mov	r0, r1
 800ed5e:	4611      	mov	r1, r2
 800ed60:	602b      	str	r3, [r5, #0]
 800ed62:	f7f5 f833 	bl	8003dcc <_fstat>
 800ed66:	1c43      	adds	r3, r0, #1
 800ed68:	d102      	bne.n	800ed70 <_fstat_r+0x1c>
 800ed6a:	682b      	ldr	r3, [r5, #0]
 800ed6c:	b103      	cbz	r3, 800ed70 <_fstat_r+0x1c>
 800ed6e:	6023      	str	r3, [r4, #0]
 800ed70:	bd38      	pop	{r3, r4, r5, pc}
 800ed72:	bf00      	nop
 800ed74:	20004098 	.word	0x20004098

0800ed78 <_isatty_r>:
 800ed78:	b538      	push	{r3, r4, r5, lr}
 800ed7a:	4d06      	ldr	r5, [pc, #24]	@ (800ed94 <_isatty_r+0x1c>)
 800ed7c:	2300      	movs	r3, #0
 800ed7e:	4604      	mov	r4, r0
 800ed80:	4608      	mov	r0, r1
 800ed82:	602b      	str	r3, [r5, #0]
 800ed84:	f7f5 f832 	bl	8003dec <_isatty>
 800ed88:	1c43      	adds	r3, r0, #1
 800ed8a:	d102      	bne.n	800ed92 <_isatty_r+0x1a>
 800ed8c:	682b      	ldr	r3, [r5, #0]
 800ed8e:	b103      	cbz	r3, 800ed92 <_isatty_r+0x1a>
 800ed90:	6023      	str	r3, [r4, #0]
 800ed92:	bd38      	pop	{r3, r4, r5, pc}
 800ed94:	20004098 	.word	0x20004098

0800ed98 <abort>:
 800ed98:	b508      	push	{r3, lr}
 800ed9a:	2006      	movs	r0, #6
 800ed9c:	f000 f834 	bl	800ee08 <raise>
 800eda0:	2001      	movs	r0, #1
 800eda2:	f7f4 ffc3 	bl	8003d2c <_exit>

0800eda6 <_malloc_usable_size_r>:
 800eda6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800edaa:	1f18      	subs	r0, r3, #4
 800edac:	2b00      	cmp	r3, #0
 800edae:	bfbc      	itt	lt
 800edb0:	580b      	ldrlt	r3, [r1, r0]
 800edb2:	18c0      	addlt	r0, r0, r3
 800edb4:	4770      	bx	lr

0800edb6 <_raise_r>:
 800edb6:	291f      	cmp	r1, #31
 800edb8:	b538      	push	{r3, r4, r5, lr}
 800edba:	4605      	mov	r5, r0
 800edbc:	460c      	mov	r4, r1
 800edbe:	d904      	bls.n	800edca <_raise_r+0x14>
 800edc0:	2316      	movs	r3, #22
 800edc2:	6003      	str	r3, [r0, #0]
 800edc4:	f04f 30ff 	mov.w	r0, #4294967295
 800edc8:	bd38      	pop	{r3, r4, r5, pc}
 800edca:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800edcc:	b112      	cbz	r2, 800edd4 <_raise_r+0x1e>
 800edce:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800edd2:	b94b      	cbnz	r3, 800ede8 <_raise_r+0x32>
 800edd4:	4628      	mov	r0, r5
 800edd6:	f000 f831 	bl	800ee3c <_getpid_r>
 800edda:	4622      	mov	r2, r4
 800eddc:	4601      	mov	r1, r0
 800edde:	4628      	mov	r0, r5
 800ede0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ede4:	f000 b818 	b.w	800ee18 <_kill_r>
 800ede8:	2b01      	cmp	r3, #1
 800edea:	d00a      	beq.n	800ee02 <_raise_r+0x4c>
 800edec:	1c59      	adds	r1, r3, #1
 800edee:	d103      	bne.n	800edf8 <_raise_r+0x42>
 800edf0:	2316      	movs	r3, #22
 800edf2:	6003      	str	r3, [r0, #0]
 800edf4:	2001      	movs	r0, #1
 800edf6:	e7e7      	b.n	800edc8 <_raise_r+0x12>
 800edf8:	2100      	movs	r1, #0
 800edfa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800edfe:	4620      	mov	r0, r4
 800ee00:	4798      	blx	r3
 800ee02:	2000      	movs	r0, #0
 800ee04:	e7e0      	b.n	800edc8 <_raise_r+0x12>
	...

0800ee08 <raise>:
 800ee08:	4b02      	ldr	r3, [pc, #8]	@ (800ee14 <raise+0xc>)
 800ee0a:	4601      	mov	r1, r0
 800ee0c:	6818      	ldr	r0, [r3, #0]
 800ee0e:	f7ff bfd2 	b.w	800edb6 <_raise_r>
 800ee12:	bf00      	nop
 800ee14:	20000024 	.word	0x20000024

0800ee18 <_kill_r>:
 800ee18:	b538      	push	{r3, r4, r5, lr}
 800ee1a:	4d07      	ldr	r5, [pc, #28]	@ (800ee38 <_kill_r+0x20>)
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	4604      	mov	r4, r0
 800ee20:	4608      	mov	r0, r1
 800ee22:	4611      	mov	r1, r2
 800ee24:	602b      	str	r3, [r5, #0]
 800ee26:	f7f4 ff71 	bl	8003d0c <_kill>
 800ee2a:	1c43      	adds	r3, r0, #1
 800ee2c:	d102      	bne.n	800ee34 <_kill_r+0x1c>
 800ee2e:	682b      	ldr	r3, [r5, #0]
 800ee30:	b103      	cbz	r3, 800ee34 <_kill_r+0x1c>
 800ee32:	6023      	str	r3, [r4, #0]
 800ee34:	bd38      	pop	{r3, r4, r5, pc}
 800ee36:	bf00      	nop
 800ee38:	20004098 	.word	0x20004098

0800ee3c <_getpid_r>:
 800ee3c:	f7f4 bf5e 	b.w	8003cfc <_getpid>

0800ee40 <_init>:
 800ee40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee42:	bf00      	nop
 800ee44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee46:	bc08      	pop	{r3}
 800ee48:	469e      	mov	lr, r3
 800ee4a:	4770      	bx	lr

0800ee4c <_fini>:
 800ee4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee4e:	bf00      	nop
 800ee50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee52:	bc08      	pop	{r3}
 800ee54:	469e      	mov	lr, r3
 800ee56:	4770      	bx	lr
