$date
	Tue Mar 19 17:15:08 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench_gc2bit $end
$var wire 2 ! data [1:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module gc $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var reg 2 % nx [1:0] $end
$var reg 2 & out [1:0] $end
$var reg 2 ' pr [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
bx &
bx %
1$
1#
0"
bx !
$end
#50
b0 !
b0 &
bx '
b1 %
0#
1"
#100
b1 '
0"
#150
b1 !
b1 &
b11 %
1"
#200
b11 '
0"
#250
b11 !
b11 &
b10 %
1"
#300
b10 '
0"
#350
b10 !
b10 &
b0 %
1"
#400
b0 '
0"
#450
b0 !
b0 &
b1 %
1"
#500
b1 '
0"
#550
b1 !
b1 &
b11 %
1"
#600
b11 '
0"
#650
b11 !
b11 &
b10 %
1"
#700
b10 '
0"
#750
b10 !
b10 &
b0 %
1"
#800
b0 '
0"
#850
b0 !
b0 &
b1 %
1"
#900
b1 '
0"
#950
b1 !
b1 &
b11 %
1"
#1000
b11 '
0"
#1050
b11 !
b11 &
b10 %
1"
#1100
b10 '
0"
#1150
b10 !
b10 &
b0 %
1"
#1200
b0 '
0"
#1250
b0 !
b0 &
b1 %
1"
#1300
b1 '
0"
#1350
b1 !
b1 &
b11 %
1"
#1400
b11 '
0"
#1450
b11 !
b11 &
b10 %
1"
#1500
b10 '
0"
#1550
b10 !
b10 &
1"
0$
#1600
0"
#1650
1"
#1700
0"
#1750
1"
#1800
0"
#1850
1"
#1900
0"
#1950
1"
#2000
0"
#2050
1"
#2100
0"
#2150
1"
#2200
0"
#2250
1"
#2300
0"
#2350
1"
#2400
0"
#2450
1"
#2500
0"
#2550
1"
#2600
0"
#2650
1"
#2700
0"
#2750
1"
#2800
0"
#2850
1"
#2900
0"
#2950
1"
#3000
0"
#3050
b0 %
1"
1$
#3100
b0 '
0"
#3150
b0 !
b0 &
b1 %
1"
#3200
b1 '
0"
#3250
b1 !
b1 &
b11 %
1"
#3300
b11 '
0"
#3350
b11 !
b11 &
b10 %
1"
#3400
b10 '
0"
#3450
b10 !
b10 &
b0 %
1"
#3500
b0 '
0"
#3550
b0 !
b0 &
b1 %
1"
#3600
b1 '
0"
#3650
b1 !
b1 &
b11 %
1"
#3700
b11 '
0"
#3750
b11 !
b11 &
b10 %
1"
#3800
b10 '
0"
#3850
b10 !
b10 &
b0 %
1"
#3900
b0 '
0"
#3950
b0 !
b0 &
b1 %
1"
#4000
b1 '
0"
#4050
b1 !
b1 &
b11 %
1"
#4100
b11 '
0"
#4150
b11 !
b11 &
b10 %
1"
#4200
b10 '
0"
#4250
b10 !
b10 &
b0 %
1"
#4300
b0 '
0"
#4350
b0 !
b0 &
b1 %
1"
#4400
b1 '
0"
#4450
b1 !
b1 &
b11 %
1"
#4500
b11 '
0"
#4550
b11 !
b11 &
b10 %
1"
#4600
b10 '
0"
#4650
b10 !
b10 &
b0 %
1"
#4700
b0 '
0"
#4750
b0 !
b0 &
b1 %
1"
#4800
b1 '
0"
#4850
b1 !
b1 &
b11 %
1"
#4900
b11 '
0"
#4950
b11 !
b11 &
b10 %
1"
#5000
b10 '
0"
#5050
b10 !
b10 &
b0 %
1"
