{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 21 18:11:27 2021 " "Info: Processing started: Wed Apr 21 18:11:27 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off par_reg -c par_reg " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off par_reg -c par_reg" {  } {  } 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "par_reg.v(32) " "Warning: (10273) Verilog HDL warning at par_reg.v(32): extended using \"x\" or \"z\"" {  } { { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 32 0 0 } }  } 0}
{ "Info" "IVRFX_VERI_VAR_DIF_ONLY_IN_CASE" "res Res par_reg.v(11) " "Info: (10281) Verilog HDL information at par_reg.v(11): variable name \"res\" and variable name \"Res\" should not differ only in case" {  } { { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 11 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "par_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file par_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_reg " "Info: Found entity 1: par_reg" {  } { { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 1 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtrigger.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dtrigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 DTrigger " "Info: Found entity 1: DTrigger" {  } { { "dtrigger.v" "" { Text "V:/lab_3/par_reg/dtrigger.v" 1 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "par_reg " "Info: Elaborating entity \"par_reg\" for the top level hierarchy" {  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DTrigger DTrigger:dtrig_gen\[0\].Dtrig " "Info: Elaborating entity \"DTrigger\" for hierarchy \"DTrigger:dtrig_gen\[0\].Dtrig\"" {  } { { "par_reg.v" "dtrig_gen\[0\].Dtrig" { Text "V:/lab_3/par_reg/par_reg.v" 22 -1 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dtrigger.v(10) " "Warning: Verilog HDL assignment warning at dtrigger.v(10): truncated value with size 32 to match size of target (1)" {  } { { "dtrigger.v" "" { Text "V:/lab_3/par_reg/dtrigger.v" 10 0 0 } }  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "always0~9 always0~8 " "Info: Duplicate register \"always0~9\" merged to single register \"always0~8\"" {  } {  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "always0~10 always0~8 " "Info: Duplicate register \"always0~10\" merged to single register \"always0~8\"" {  } {  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "always0~11 always0~8 " "Info: Duplicate register \"always0~11\" merged to single register \"always0~8\"" {  } {  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "always0~12 always0~8 " "Info: Duplicate register \"always0~12\" merged to single register \"always0~8\"" {  } {  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "always0~13 always0~8 " "Info: Duplicate register \"always0~13\" merged to single register \"always0~8\"" {  } {  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "always0~14 always0~8 " "Info: Duplicate register \"always0~14\" merged to single register \"always0~8\"" {  } {  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "always0~15 always0~8 " "Info: Duplicate register \"always0~15\" merged to single register \"always0~8\"" {  } {  } 0}  } {  } 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "37 " "Info: Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "17 " "Info: Implemented 17 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 21 18:11:29 2021 " "Info: Processing ended: Wed Apr 21 18:11:29 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
