{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714341318188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714341318191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 18:55:17 2024 " "Processing started: Sun Apr 28 18:55:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714341318191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714341318191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitosDigitaisProblemaUm -c CircuitosDigitaisProblemaUm " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitosDigitaisProblemaUm -c CircuitosDigitaisProblemaUm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714341318193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714341318874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714341318875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "and_High_NotMedium And_High_NotMedium CircuitosDigitaisProblemaUm.v(22) " "Verilog HDL Declaration information at CircuitosDigitaisProblemaUm.v(22): object \"and_High_NotMedium\" differs only in case from object \"And_High_NotMedium\" in the same scope" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714341359447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "and_Medium_NotLow And_Medium_NotLow CircuitosDigitaisProblemaUm.v(22) " "Verilog HDL Declaration information at CircuitosDigitaisProblemaUm.v(22): object \"and_Medium_NotLow\" differs only in case from object \"And_Medium_NotLow\" in the same scope" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714341359449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gotejamento Gotejamento CircuitosDigitaisProblemaUm.v(17) " "Verilog HDL Declaration information at CircuitosDigitaisProblemaUm.v(17): object \"gotejamento\" differs only in case from object \"Gotejamento\" in the same scope" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714341359449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aspersao Aspersao CircuitosDigitaisProblemaUm.v(17) " "Verilog HDL Declaration information at CircuitosDigitaisProblemaUm.v(17): object \"aspersao\" differs only in case from object \"Aspersao\" in the same scope" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714341359449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CircuitosDigitaisProblemaUm.v 1 1 " "Found 1 design units, including 1 entities, in source file CircuitosDigitaisProblemaUm.v" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitosDigitaisProblemaUm " "Found entity 1: CircuitosDigitaisProblemaUm" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714341359505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714341359505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_Temperatura_NotMedium CircuitosDigitaisProblemaUm.v(36) " "Verilog HDL Implicit Net warning at CircuitosDigitaisProblemaUm.v(36): created implicit net for \"or_Temperatura_NotMedium\"" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714341359506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and_NotTemperatura_Medium CircuitosDigitaisProblemaUm.v(40) " "Verilog HDL Implicit Net warning at CircuitosDigitaisProblemaUm.v(40): created implicit net for \"and_NotTemperatura_Medium\"" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714341359506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_AndNotTemperaturaMedium_NotUmidadeAr CircuitosDigitaisProblemaUm.v(41) " "Verilog HDL Implicit Net warning at CircuitosDigitaisProblemaUm.v(41): created implicit net for \"or_AndNotTemperaturaMedium_NotUmidadeAr\"" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714341359507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CircuitosDigitaisProblemaUm " "Elaborating entity \"CircuitosDigitaisProblemaUm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714341359722 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "saidaMux CircuitosDigitaisProblemaUm.v(17) " "Output port \"saidaMux\" at CircuitosDigitaisProblemaUm.v(17) has no driver" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714341359726 "|CircuitosDigitaisProblemaUm"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saidaMux GND " "Pin \"saidaMux\" is stuck at GND" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714341360805 "|CircuitosDigitaisProblemaUm|saidaMux"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714341360805 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "chaveSeletora " "No output dependent on input pin \"chaveSeletora\"" {  } { { "CircuitosDigitaisProblemaUm.v" "" { Text "/home/davi/CircuitosDigitaisProblemaUm/CircuitosDigitaisProblemaUm.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714341361075 "|CircuitosDigitaisProblemaUm|chaveSeletora"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714341361075 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714341361076 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714341361076 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714341361076 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714341361076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714341361534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 18:56:01 2024 " "Processing ended: Sun Apr 28 18:56:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714341361534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714341361534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714341361534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714341361534 ""}
