#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Oct 31 18:22:02 2025
# Process ID: 3696
# Current directory: C:/Users/IIITDMK-EC/Desktop/ec0024
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8372 C:\Users\IIITDMK-EC\Desktop\ec0024\ec0024.xpr
# Log file: C:/Users/IIITDMK-EC/Desktop/ec0024/vivado.log
# Journal file: C:/Users/IIITDMK-EC/Desktop/ec0024\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 964.789 ; gain = 188.902
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Oct 31 18:32:37 2025] Launched synth_1...
Run output will be captured here: C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 1010.605 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.srcs/constrs_1/new/zedboard_multiplier.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'V16' is not a valid site or package pin name. [C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.srcs/constrs_1/new/zedboard_multiplier.xdc:8]
CRITICAL WARNING: [Common 17-69] Command failed: 'AA10' is not a valid site or package pin name. [C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.srcs/constrs_1/new/zedboard_multiplier.xdc:23]
CRITICAL WARNING: [Common 17-69] Command failed: 'Y22' is not a valid site or package pin name. [C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.srcs/constrs_1/new/zedboard_multiplier.xdc:35]
Finished Parsing XDC File [C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.srcs/constrs_1/new/zedboard_multiplier.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1430.414 ; gain = 419.809
launch_runs impl_1 -jobs 12
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1883.098 ; gain = 0.000
[Fri Oct 31 18:34:29 2025] Launched impl_1...
Run output will be captured here: C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 1884.738 ; gain = 1.641
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1884.738 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1884.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1950.559 ; gain = 65.820
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Oct 31 18:38:44 2025] Launched impl_1...
Run output will be captured here: C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:01:06 . Memory (MB): peak = 1963.145 ; gain = 2.004
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AA5685
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Oct 31 18:45:52 2025] Launched impl_1...
Run output will be captured here: C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 2590.547 ; gain = 2.512
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.srcs/sources_1/new/top_barrel_multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.srcs/sim_1/new/tb_barrel_multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.srcs/sources_1/new/barrel_multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.srcs/sources_1/new/top_barrel_multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.srcs/sim_1/new/tb_barrel_multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.srcs/sources_1/new/barrel_multiplier.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Oct 31 18:50:56 2025] Launched impl_1...
Run output will be captured here: C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:57 . Memory (MB): peak = 2592.652 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.runs/synth_1

launch_runs synth_1 -jobs 12
[Fri Oct 31 19:00:27 2025] Launched synth_1...
Run output will be captured here: C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2695.367 ; gain = 4.184
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AA5685
close_hw
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.srcs/constrs_1/new/zedboard_multiplier.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'V16' is not a valid site or package pin name. [C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.srcs/constrs_1/new/zedboard_multiplier.xdc:8]
CRITICAL WARNING: [Common 17-69] Command failed: 'AA10' is not a valid site or package pin name. [C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.srcs/constrs_1/new/zedboard_multiplier.xdc:23]
CRITICAL WARNING: [Common 17-69] Command failed: 'Y22' is not a valid site or package pin name. [C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.srcs/constrs_1/new/zedboard_multiplier.xdc:35]
Finished Parsing XDC File [C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.srcs/constrs_1/new/zedboard_multiplier.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 12
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2699.832 ; gain = 0.000
[Fri Oct 31 19:02:53 2025] Launched impl_1...
Run output will be captured here: C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:58 . Memory (MB): peak = 2699.832 ; gain = 0.000
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2728.934 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2728.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Oct 31 19:06:45 2025] Launched impl_1...
Run output will be captured here: C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:56 . Memory (MB): peak = 2749.531 ; gain = 3.727
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_barrel_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_barrel_multiplier_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 7392df0c5cce4df7a0114200f49ea527 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_barrel_multiplier_behav xil_defaultlib.tb_barrel_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/IIITDMK-EC/Desktop/ec0024/ec0024.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_barrel_multiplier_behav -key {Behavioral:sim_1:Functional:tb_barrel_multiplier} -tclbatch {tb_barrel_multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_barrel_multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting simulation...
Time=0 | A=  0 | B=  0 | Product=    0
Time=10000 | A=  0 | B=  1 | Product=    0
Time=20000 | A=  0 | B=  2 | Product=    0
Time=30000 | A=  0 | B=  3 | Product=    0
Time=40000 | A=  0 | B=  4 | Product=    0
Time=50000 | A=  0 | B=  5 | Product=    0
Time=60000 | A=  0 | B=  6 | Product=    0
Time=70000 | A=  0 | B=  7 | Product=    0
Time=80000 | A=  0 | B=  8 | Product=    0
Time=90000 | A=  0 | B=  9 | Product=    0
Time=100000 | A=  0 | B= 10 | Product=    0
Time=110000 | A=  0 | B= 11 | Product=    0
Time=120000 | A=  0 | B= 12 | Product=    0
Time=130000 | A=  0 | B= 13 | Product=    0
Time=140000 | A=  0 | B= 14 | Product=    0
Time=150000 | A=  0 | B= 15 | Product=    0
Time=160000 | A=  1 | B=  0 | Product=    0
Time=170000 | A=  1 | B=  1 | Product=    1
Time=180000 | A=  1 | B=  2 | Product=    2
Time=190000 | A=  1 | B=  3 | Product=    3
Time=200000 | A=  1 | B=  4 | Product=    4
Time=210000 | A=  1 | B=  5 | Product=    5
Time=220000 | A=  1 | B=  6 | Product=    6
Time=230000 | A=  1 | B=  7 | Product=    7
Time=240000 | A=  1 | B=  8 | Product=    8
Time=250000 | A=  1 | B=  9 | Product=    9
Time=260000 | A=  1 | B= 10 | Product=   10
Time=270000 | A=  1 | B= 11 | Product=   11
Time=280000 | A=  1 | B= 12 | Product=   12
Time=290000 | A=  1 | B= 13 | Product=   13
Time=300000 | A=  1 | B= 14 | Product=   14
Time=310000 | A=  1 | B= 15 | Product=   15
Time=320000 | A=  2 | B=  0 | Product=    0
Time=330000 | A=  2 | B=  1 | Product=    2
Time=340000 | A=  2 | B=  2 | Product=    4
Time=350000 | A=  2 | B=  3 | Product=    6
Time=360000 | A=  2 | B=  4 | Product=    8
Time=370000 | A=  2 | B=  5 | Product=   10
Time=380000 | A=  2 | B=  6 | Product=   12
Time=390000 | A=  2 | B=  7 | Product=   14
Time=400000 | A=  2 | B=  8 | Product=   16
Time=410000 | A=  2 | B=  9 | Product=   18
Time=420000 | A=  2 | B= 10 | Product=   20
Time=430000 | A=  2 | B= 11 | Product=   22
Time=440000 | A=  2 | B= 12 | Product=   24
Time=450000 | A=  2 | B= 13 | Product=   26
Time=460000 | A=  2 | B= 14 | Product=   28
Time=470000 | A=  2 | B= 15 | Product=   30
Time=480000 | A=  3 | B=  0 | Product=    0
Time=490000 | A=  3 | B=  1 | Product=    3
Time=500000 | A=  3 | B=  2 | Product=    6
Time=510000 | A=  3 | B=  3 | Product=    9
Time=520000 | A=  3 | B=  4 | Product=   12
Time=530000 | A=  3 | B=  5 | Product=   15
Time=540000 | A=  3 | B=  6 | Product=   18
Time=550000 | A=  3 | B=  7 | Product=   21
Time=560000 | A=  3 | B=  8 | Product=   24
Time=570000 | A=  3 | B=  9 | Product=   27
Time=580000 | A=  3 | B= 10 | Product=   30
Time=590000 | A=  3 | B= 11 | Product=   33
Time=600000 | A=  3 | B= 12 | Product=   36
Time=610000 | A=  3 | B= 13 | Product=   39
Time=620000 | A=  3 | B= 14 | Product=   42
Time=630000 | A=  3 | B= 15 | Product=   45
Time=640000 | A=  4 | B=  0 | Product=    0
Time=650000 | A=  4 | B=  1 | Product=    4
Time=660000 | A=  4 | B=  2 | Product=    8
Time=670000 | A=  4 | B=  3 | Product=   12
Time=680000 | A=  4 | B=  4 | Product=   16
Time=690000 | A=  4 | B=  5 | Product=   20
Time=700000 | A=  4 | B=  6 | Product=   24
Time=710000 | A=  4 | B=  7 | Product=   28
Time=720000 | A=  4 | B=  8 | Product=   32
Time=730000 | A=  4 | B=  9 | Product=   36
Time=740000 | A=  4 | B= 10 | Product=   40
Time=750000 | A=  4 | B= 11 | Product=   44
Time=760000 | A=  4 | B= 12 | Product=   48
Time=770000 | A=  4 | B= 13 | Product=   52
Time=780000 | A=  4 | B= 14 | Product=   56
Time=790000 | A=  4 | B= 15 | Product=   60
Time=800000 | A=  5 | B=  0 | Product=    0
Time=810000 | A=  5 | B=  1 | Product=    5
Time=820000 | A=  5 | B=  2 | Product=   10
Time=830000 | A=  5 | B=  3 | Product=   15
Time=840000 | A=  5 | B=  4 | Product=   20
Time=850000 | A=  5 | B=  5 | Product=   25
Time=860000 | A=  5 | B=  6 | Product=   30
Time=870000 | A=  5 | B=  7 | Product=   35
Time=880000 | A=  5 | B=  8 | Product=   40
Time=890000 | A=  5 | B=  9 | Product=   45
Time=900000 | A=  5 | B= 10 | Product=   50
Time=910000 | A=  5 | B= 11 | Product=   55
Time=920000 | A=  5 | B= 12 | Product=   60
Time=930000 | A=  5 | B= 13 | Product=   65
Time=940000 | A=  5 | B= 14 | Product=   70
Time=950000 | A=  5 | B= 15 | Product=   75
Time=960000 | A=  6 | B=  0 | Product=    0
Time=970000 | A=  6 | B=  1 | Product=    6
Time=980000 | A=  6 | B=  2 | Product=   12
Time=990000 | A=  6 | B=  3 | Product=   18
Time=1000000 | A=  6 | B=  4 | Product=   24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_barrel_multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2762.621 ; gain = 13.090
