
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version U-2022.12-SP7 for linux64 - Oct 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Tue Feb 27 21:42:27 2024
Hostname:           zorite.clear.rice.edu
CPU Model:          Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz
CPU Details:        Cores = 40 : Sockets = 2 : Cache Size = 25600 KB : Freq = 1.26 GHz
OS:                 Linux 4.18.0-513.9.1.el8_9.x86_64
RAM:                125 GB (Free   6 GB)
Swap:                19 GB (Free  12 GB)
Work Filesystem:    /storage-home/a/afl5 mounted to clearstor.clear.rice.edu:/clear-home/afl5
Tmp Filesystem:     /tmp mounted to /dev/mapper/vg0-tmp
Work Disk:          5038 GB (Free 1803 GB)
Tmp Disk:             5 GB (Free   5 GB)

CPU Load: 12%, Ram Free: 6 GB, Swap Free: 12 GB, Work Disk Free: 1803 GB, Tmp Disk Free: 5 GB
#/**************************************************/
#/* Compile Script for Synopsys                    */
#/*                                                */
#/* dc_shell-t -f compile_dc.tcl                   */
#/*                                                */
#/* OSU FreePDK 45nm                               */
#/* Modified for OSU ami05 - Rice U. 2018          */
#/*                                                */
#/**************************************************/
#/* User Input Data Section: List files, module, clock, frequency below. */
#/* Edit this part only of the file.                                     */
#/* Add all verilog files, separated by spaces after keyword "list"      */
set my_verilog_files [list dp.v main_FSM.v top_module.v]
dp.v main_FSM.v top_module.v
#/* Top-level Module Name update                            */
set my_toplevel top_module
top_module
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clka
clka
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 20
20
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 1
1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 1
1
#/********************************************************************/
#/* No modifications needed below. Do not edit or remove.            */
#/*                                                                  */
#/* Paths updated for Rice U. on clear version 2 cluster 2018.       */
#/********************************************************************/
#/* Start of Synopsys library cells location data.               */
set OSUcells "/clear/apps/osu/soc/synopsys/lib/ami05"
/clear/apps/osu/soc/synopsys/lib/ami05
set search_path [concat  $search_path $OSUcells]
. /clear/apps/synopsys-2023/syn/latest/libraries/syn /clear/apps/synopsys-2023/syn/latest/dw/syn_ver /clear/apps/synopsys-2023/syn/latest/dw/sim_ver /clear/apps/osu/soc/synopsys/lib/ami05
set alib_library_analysis_path $OSUcells
/clear/apps/osu/soc/synopsys/lib/ami05
set link_library [set target_library [concat  [list osu05_stdcells.db] [list dw_foundation.sldb]]]
osu05_stdcells.db dw_foundation.sldb
set target_library "osu05_stdcells.db"
osu05_stdcells.db
#/* End of Synopsys library cells location data.                  */
define_design_lib WORK -path ./WORK
1
set verilogout_show_unconnected_pins "true"
true
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./dp.v
Compiling source file ./main_FSM.v
Warning:  ./main_FSM.v:26: Port state is implicitly typed  (VER-987)
Compiling source file ./top_module.v
Warning:  ./top_module.v:32: Port out_mines is implicitly typed  (VER-987)
Warning:  ./top_module.v:33: Port out_temp_data_in is implicitly typed  (VER-987)
Presto compilation completed successfully.
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/clear/apps/synopsys-2023/syn/latest/libraries/syn/dw_foundation.sldb'
1
elaborate $my_toplevel
Loading db file '/clear/apps/synopsys-2023/syn/latest/libraries/syn/gtech.db'
Loading db file '/clear/apps/synopsys-2023/syn/latest/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (top_module)
Elaborated 1 design.
Current design is now 'top_module'.
Information: Building the design 'main_FSM'. (HDL-193)

Statistics for case statements in always block at line 33 in file
	'./main_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            40            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 120 in file
	'./main_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           122            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine main_FSM line 111 in file
		'./main_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   next_state_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine main_FSM line 120 in file
		'./main_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      start_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      load_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     decode_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       alu_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     display_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (main_FSM)
Information: Building the design 'dp'. (HDL-193)

Inferred memory devices in process
	in routine dp line 37 in file
		'./dp.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  global_score_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       win_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  temp_cleared_reg   | Flip-flop |  25   |  Y  | N  | N  | N  | N  | N  | N  |
|    gameover_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    n_nearby_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|      mines_reg      | Flip-flop |  25   |  Y  | N  | N  | N  | N  | N  | N  |
|  temp_data_in_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  temp_decoded_reg   | Flip-flop |  25   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine dp line 77 in file
		'./dp.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  display_done_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   place_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   decode_done_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    alu_done_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dp)
1
current_design $my_toplevel
Current design is 'top_module'.
{top_module}
link

  Linking design 'top_module'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  osu05_stdcells (library)    /clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db
  dw_foundation.sldb (library) /clear/apps/synopsys-2023/syn/latest/libraries/syn/dw_foundation.sldb

1
uniquify
1
set my_period [expr 1000 / $my_clk_freq_MHz]
50
set find_clock [ find port [list $my_clock_pin] ]
Warning: Can't find port 'clka' in design 'top_module'. (UID-95)
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
}
Warning: Creating virtual clock named 'vclk' with no sources. (UID-348)
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be set on the port 'in_clka'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_clkb'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_restart'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_mult'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_increment'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_modulus'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_mines_num'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_place'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_data_in'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_data[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_data[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_data[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_data[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_data[0]'. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
Warning: Nothing implicitly matched 'clka' (SEL-003)
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile -ungroup_all -map_effort medium
CPU Load: 12%, Ram Free: 6 GB, Swap Free: 12 GB, Work Disk Free: 1803 GB, Tmp Disk Free: 5 GB
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 454                                    |
| Number of User Hierarchies                              | 2                                      |
| Sequential Cell Count                                   | 133                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 105                                    |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 13 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dp'
Information: Added key list 'DesignWare' to design 'dp'. (DDB-72)
Information: The register 'n_nearby_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mines_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'main_FSM'
  Processing 'top_module'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Ungrouping hierarchy main. (OPT-772)
Information: Ungrouping hierarchy dp_ALU. (OPT-772)
Warning: Design 'top_module' inherited license information from design 'dp'. (DDB-74)
Information: Added key list 'DesignWare' to design 'top_module'. (DDB-72)

  Beginning Implementation Selection
  ----------------------------------
  Mapping 'DW_cmp'
  Mapping 'DW_leftsh'
  Processing 'DW01_inc_width32_DW01_inc_0'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  226665.0      0.00       0.0      17.9                          
    0:00:01  226665.0      0.00       0.0      17.9                          
    0:00:01  226665.0      0.00       0.0      17.9                          
    0:00:01  226665.0      0.00       0.0      17.9                          
    0:00:01  226665.0      0.00       0.0      17.9                          
    0:00:02  221913.0      0.00       0.0      17.9                          
    0:00:02  221913.0      0.00       0.0      17.9                          
    0:00:02  221913.0      0.00       0.0      17.9                          
    0:00:02  221913.0      0.00       0.0      17.9                          
    0:00:02  221913.0      0.00       0.0      17.9                          
    0:00:02  221913.0      0.00       0.0      17.9                          
    0:00:02  221913.0      0.00       0.0      17.9                          
    0:00:02  221913.0      0.00       0.0      17.9                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02  221913.0      0.00       0.0      17.9                          
    0:00:02  221913.0      0.00       0.0      17.9                          
    0:00:02  221913.0      0.00       0.0      17.9                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02  221913.0      0.00       0.0      17.9                          
    0:00:02  222201.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02  222201.0      0.00       0.0       0.0                          
    0:00:02  222201.0      0.00       0.0       0.0                          
    0:00:02  220473.0      0.00       0.0       0.0                          
    0:00:02  219897.0      0.00       0.0       0.0                          
    0:00:02  219753.0      0.00       0.0       0.0                          
    0:00:02  219753.0      0.00       0.0       0.0                          
    0:00:02  219753.0      0.00       0.0       0.0                          
    0:00:02  219753.0      0.00       0.0       0.0                          
    0:00:02  219753.0      0.00       0.0       0.0                          
    0:00:02  219753.0      0.00       0.0       0.0                          
    0:00:02  219753.0      0.00       0.0       0.0                          
    0:00:02  219753.0      0.00       0.0       0.0                          
    0:00:02  219753.0      0.00       0.0       0.0                          
    0:00:02  219753.0      0.00       0.0       0.0                          
    0:00:02  219753.0      0.00       0.0       0.0                          
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 12%, Ram Free: 6 GB, Swap Free: 12 GB, Work Disk Free: 1803 GB, Tmp Disk Free: 5 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
compile -incremental_mapping -map_effort medium
CPU Load: 12%, Ram Free: 6 GB, Swap Free: 12 GB, Work Disk Free: 1803 GB, Tmp Disk Free: 5 GB
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 594                                    |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 111                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 26 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00  219753.0      0.00       0.0       0.0                          
    0:00:00  219753.0      0.00       0.0       0.0                          
    0:00:00  219753.0      0.00       0.0       0.0                          
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 12%, Ram Free: 6 GB, Swap Free: 12 GB, Work Disk Free: 1803 GB, Tmp Disk Free: 5 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
check_design
 
****************************************
check_design summary:
Version:     U-2022.12-SP7
Date:        Tue Feb 27 21:42:30 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     26
    Unconnected ports (LINT-28)                                     4
    Constant outputs (LINT-52)                                     22
--------------------------------------------------------------------------------

Warning: In design 'top_module', port 'in_mult' is not connected to any nets. (LINT-28)
Warning: In design 'top_module', port 'in_increment' is not connected to any nets. (LINT-28)
Warning: In design 'top_module', port 'in_modulus' is not connected to any nets. (LINT-28)
Warning: In design 'top_module', port 'in_mines_num' is not connected to any nets. (LINT-28)
Warning: In design 'top_module', output port 'out_mines[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_mines[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'top_module', output port 'out_n_nearby[1]' is connected directly to 'logic 0'. (LINT-52)
1
report_constraint -all_violators
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : top_module
Version: U-2022.12-SP7
Date   : Tue Feb 27 21:42:30 2024
****************************************

This design has no violated constraints.

1
set filename [format "%s%s"  $my_toplevel ".vh"]
top_module.vh
write -f verilog -output $filename
Writing verilog file '/storage-home/a/afl5/elec-527/ELEC_422_Minesweeper/Synthesis/top_module.vh'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
set filename [format "%s%s"  $my_toplevel ".sdc"]
top_module.sdc
write_sdc $filename
1
report_cell 
 
****************************************
Report : cell
Design : top_module
Version: U-2022.12-SP7
Date   : Tue Feb 27 21:42:30 2024
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
   mo - map_only
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U1                        AND2X2          osu05_stdcells  288.000000
U2                        AND2X2          osu05_stdcells  288.000000
U3                        OR2X2           osu05_stdcells  288.000000
U4                        OR2X2           osu05_stdcells  288.000000
U5                        OR2X2           osu05_stdcells  288.000000
U6                        OR2X2           osu05_stdcells  288.000000
U7                        AND2X2          osu05_stdcells  288.000000
U8                        AND2X2          osu05_stdcells  288.000000
U9                        AND2X2          osu05_stdcells  288.000000
U10                       INVX1           osu05_stdcells  144.000000
U11                       INVX2           osu05_stdcells  144.000000
U12                       BUFX2           osu05_stdcells  216.000000
U13                       BUFX2           osu05_stdcells  216.000000
U14                       INVX2           osu05_stdcells  144.000000
U15                       INVX2           osu05_stdcells  144.000000
U16                       BUFX2           osu05_stdcells  216.000000
U17                       BUFX2           osu05_stdcells  216.000000
U18                       OR2X1           osu05_stdcells  288.000000
U19                       INVX2           osu05_stdcells  144.000000
U20                       INVX2           osu05_stdcells  144.000000
U21                       BUFX2           osu05_stdcells  216.000000
U22                       BUFX2           osu05_stdcells  216.000000
U23                       BUFX2           osu05_stdcells  216.000000
U24                       BUFX2           osu05_stdcells  216.000000
U25                       BUFX2           osu05_stdcells  216.000000
U26                       BUFX2           osu05_stdcells  216.000000
U27                       BUFX2           osu05_stdcells  216.000000
U28                       BUFX2           osu05_stdcells  216.000000
U29                       INVX2           osu05_stdcells  144.000000
U30                       BUFX2           osu05_stdcells  216.000000
U31                       BUFX2           osu05_stdcells  216.000000
U32                       BUFX2           osu05_stdcells  216.000000
U33                       BUFX2           osu05_stdcells  216.000000
U34                       INVX2           osu05_stdcells  144.000000
U35                       BUFX2           osu05_stdcells  216.000000
U36                       BUFX2           osu05_stdcells  216.000000
U37                       BUFX2           osu05_stdcells  216.000000
U38                       INVX2           osu05_stdcells  144.000000
U39                       INVX2           osu05_stdcells  144.000000
U40                       INVX2           osu05_stdcells  144.000000
U41                       INVX2           osu05_stdcells  144.000000
U42                       INVX2           osu05_stdcells  144.000000
U43                       INVX2           osu05_stdcells  144.000000
U44                       INVX2           osu05_stdcells  144.000000
U45                       INVX2           osu05_stdcells  144.000000
U46                       INVX2           osu05_stdcells  144.000000
U47                       INVX2           osu05_stdcells  144.000000
U48                       INVX2           osu05_stdcells  144.000000
U49                       INVX2           osu05_stdcells  144.000000
U50                       INVX2           osu05_stdcells  144.000000
U51                       INVX2           osu05_stdcells  144.000000
U52                       INVX2           osu05_stdcells  144.000000
U53                       INVX2           osu05_stdcells  144.000000
U54                       INVX2           osu05_stdcells  144.000000
U55                       INVX2           osu05_stdcells  144.000000
U56                       INVX2           osu05_stdcells  144.000000
U57                       INVX2           osu05_stdcells  144.000000
U58                       INVX2           osu05_stdcells  144.000000
U59                       INVX2           osu05_stdcells  144.000000
U60                       INVX2           osu05_stdcells  144.000000
U61                       INVX2           osu05_stdcells  144.000000
U62                       INVX2           osu05_stdcells  144.000000
U63                       INVX2           osu05_stdcells  144.000000
U64                       INVX2           osu05_stdcells  144.000000
U65                       INVX2           osu05_stdcells  144.000000
U66                       INVX2           osu05_stdcells  144.000000
U67                       INVX2           osu05_stdcells  144.000000
U68                       INVX2           osu05_stdcells  144.000000
U69                       INVX2           osu05_stdcells  144.000000
U70                       INVX2           osu05_stdcells  144.000000
U71                       INVX2           osu05_stdcells  144.000000
U72                       INVX2           osu05_stdcells  144.000000
U73                       INVX2           osu05_stdcells  144.000000
U74                       INVX2           osu05_stdcells  144.000000
U75                       INVX2           osu05_stdcells  144.000000
U76                       INVX2           osu05_stdcells  144.000000
U77                       INVX2           osu05_stdcells  144.000000
U78                       INVX2           osu05_stdcells  144.000000
U79                       INVX2           osu05_stdcells  144.000000
U80                       INVX2           osu05_stdcells  144.000000
U81                       INVX2           osu05_stdcells  144.000000
U82                       INVX2           osu05_stdcells  144.000000
U83                       INVX2           osu05_stdcells  144.000000
U84                       INVX2           osu05_stdcells  144.000000
U85                       INVX2           osu05_stdcells  144.000000
U86                       INVX2           osu05_stdcells  144.000000
U87                       INVX2           osu05_stdcells  144.000000
U88                       INVX2           osu05_stdcells  144.000000
U89                       INVX2           osu05_stdcells  144.000000
U90                       INVX2           osu05_stdcells  144.000000
U91                       INVX2           osu05_stdcells  144.000000
U92                       INVX2           osu05_stdcells  144.000000
U93                       INVX2           osu05_stdcells  144.000000
U94                       INVX2           osu05_stdcells  144.000000
U95                       INVX2           osu05_stdcells  144.000000
U96                       INVX2           osu05_stdcells  144.000000
U97                       INVX2           osu05_stdcells  144.000000
U98                       INVX2           osu05_stdcells  144.000000
U99                       INVX2           osu05_stdcells  144.000000
U100                      INVX2           osu05_stdcells  144.000000
U101                      INVX2           osu05_stdcells  144.000000
U102                      INVX2           osu05_stdcells  144.000000
U103                      INVX2           osu05_stdcells  144.000000
U104                      INVX2           osu05_stdcells  144.000000
U105                      INVX2           osu05_stdcells  144.000000
U106                      INVX2           osu05_stdcells  144.000000
U107                      INVX2           osu05_stdcells  144.000000
U108                      INVX2           osu05_stdcells  144.000000
U109                      INVX2           osu05_stdcells  144.000000
U110                      INVX2           osu05_stdcells  144.000000
U111                      INVX2           osu05_stdcells  144.000000
U112                      INVX2           osu05_stdcells  144.000000
U113                      INVX2           osu05_stdcells  144.000000
U114                      INVX2           osu05_stdcells  144.000000
U115                      INVX2           osu05_stdcells  144.000000
U116                      INVX2           osu05_stdcells  144.000000
U117                      INVX2           osu05_stdcells  144.000000
U118                      INVX2           osu05_stdcells  144.000000
U119                      INVX2           osu05_stdcells  144.000000
U120                      INVX2           osu05_stdcells  144.000000
U121                      INVX2           osu05_stdcells  144.000000
U122                      INVX2           osu05_stdcells  144.000000
U123                      INVX2           osu05_stdcells  144.000000
U124                      INVX2           osu05_stdcells  144.000000
U125                      INVX2           osu05_stdcells  144.000000
U126                      INVX2           osu05_stdcells  144.000000
U127                      INVX2           osu05_stdcells  144.000000
U128                      INVX2           osu05_stdcells  144.000000
U129                      INVX2           osu05_stdcells  144.000000
U130                      INVX2           osu05_stdcells  144.000000
U131                      INVX2           osu05_stdcells  144.000000
U132                      INVX2           osu05_stdcells  144.000000
U133                      INVX2           osu05_stdcells  144.000000
U134                      INVX2           osu05_stdcells  144.000000
U135                      INVX2           osu05_stdcells  144.000000
U136                      INVX2           osu05_stdcells  144.000000
U137                      INVX2           osu05_stdcells  144.000000
U138                      INVX2           osu05_stdcells  144.000000
U139                      INVX2           osu05_stdcells  144.000000
U140                      INVX2           osu05_stdcells  144.000000
U141                      INVX2           osu05_stdcells  144.000000
U142                      INVX2           osu05_stdcells  144.000000
U143                      INVX2           osu05_stdcells  144.000000
U144                      INVX2           osu05_stdcells  144.000000
U145                      INVX2           osu05_stdcells  144.000000
U146                      INVX2           osu05_stdcells  144.000000
U147                      INVX2           osu05_stdcells  144.000000
U148                      INVX2           osu05_stdcells  144.000000
U149                      INVX2           osu05_stdcells  144.000000
U150                      INVX2           osu05_stdcells  144.000000
U151                      INVX2           osu05_stdcells  144.000000
U152                      INVX2           osu05_stdcells  144.000000
U153                      INVX2           osu05_stdcells  144.000000
U154                      INVX2           osu05_stdcells  144.000000
U155                      INVX2           osu05_stdcells  144.000000
U156                      INVX2           osu05_stdcells  144.000000
U157                      INVX2           osu05_stdcells  144.000000
U158                      INVX2           osu05_stdcells  144.000000
U159                      INVX2           osu05_stdcells  144.000000
U160                      INVX2           osu05_stdcells  144.000000
U161                      INVX2           osu05_stdcells  144.000000
U162                      INVX2           osu05_stdcells  144.000000
U163                      INVX2           osu05_stdcells  144.000000
U164                      INVX2           osu05_stdcells  144.000000
U165                      INVX2           osu05_stdcells  144.000000
U166                      XOR2X1          osu05_stdcells  504.000000
U167                      NOR2X1          osu05_stdcells  216.000000
U168                      NAND3X1         osu05_stdcells  324.000000
U169                      NOR2X1          osu05_stdcells  216.000000
U170                      NAND3X1         osu05_stdcells  324.000000
U171                      OR2X1           osu05_stdcells  288.000000
U172                      NOR2X1          osu05_stdcells  216.000000
U173                      NAND2X1         osu05_stdcells  216.000000
U174                      NOR2X1          osu05_stdcells  216.000000
U175                      NAND3X1         osu05_stdcells  324.000000
U176                      NOR2X1          osu05_stdcells  216.000000
U177                      NAND2X1         osu05_stdcells  216.000000
U178                      NOR2X1          osu05_stdcells  216.000000
U179                      NOR2X1          osu05_stdcells  216.000000
U180                      NOR2X1          osu05_stdcells  216.000000
U181                      NAND3X1         osu05_stdcells  324.000000
U182                      NOR2X1          osu05_stdcells  216.000000
U183                      NOR2X1          osu05_stdcells  216.000000
U184                      NOR2X1          osu05_stdcells  216.000000
U185                      NOR2X1          osu05_stdcells  216.000000
U186                      NOR2X1          osu05_stdcells  216.000000
U187                      NAND3X1         osu05_stdcells  324.000000
U188                      NOR2X1          osu05_stdcells  216.000000
U189                      NOR2X1          osu05_stdcells  216.000000
U190                      NOR2X1          osu05_stdcells  216.000000
U191                      NOR2X1          osu05_stdcells  216.000000
U192                      NAND2X1         osu05_stdcells  216.000000
U193                      NAND2X1         osu05_stdcells  216.000000
U194                      NOR2X1          osu05_stdcells  216.000000
U195                      NOR2X1          osu05_stdcells  216.000000
U196                      NOR2X1          osu05_stdcells  216.000000
U197                      NAND3X1         osu05_stdcells  324.000000
U198                      NOR2X1          osu05_stdcells  216.000000
U199                      NOR2X1          osu05_stdcells  216.000000
U200                      NOR2X1          osu05_stdcells  216.000000
U201                      NOR2X1          osu05_stdcells  216.000000
U202                      NOR2X1          osu05_stdcells  216.000000
U203                      NOR2X1          osu05_stdcells  216.000000
U204                      OAI21X1         osu05_stdcells  207.000000
U205                      OAI21X1         osu05_stdcells  207.000000
U206                      NAND2X1         osu05_stdcells  216.000000
U207                      NAND2X1         osu05_stdcells  216.000000
U208                      NAND2X1         osu05_stdcells  216.000000
U209                      NAND2X1         osu05_stdcells  216.000000
U210                      NAND2X1         osu05_stdcells  216.000000
U211                      NAND2X1         osu05_stdcells  216.000000
U212                      NAND2X1         osu05_stdcells  216.000000
U213                      NAND2X1         osu05_stdcells  216.000000
U214                      NAND2X1         osu05_stdcells  216.000000
U215                      NAND2X1         osu05_stdcells  216.000000
U216                      NAND2X1         osu05_stdcells  216.000000
U217                      NAND2X1         osu05_stdcells  216.000000
U218                      NAND2X1         osu05_stdcells  216.000000
U219                      NAND2X1         osu05_stdcells  216.000000
U220                      NOR2X1          osu05_stdcells  216.000000
U221                      AOI21X1         osu05_stdcells  288.000000
U222                      NOR2X1          osu05_stdcells  216.000000
U223                      NAND2X1         osu05_stdcells  216.000000
U224                      NOR2X1          osu05_stdcells  216.000000
U225                      NAND2X1         osu05_stdcells  216.000000
U226                      NAND2X1         osu05_stdcells  216.000000
U227                      NAND2X1         osu05_stdcells  216.000000
U228                      NAND2X1         osu05_stdcells  216.000000
U229                      NAND2X1         osu05_stdcells  216.000000
U230                      NAND2X1         osu05_stdcells  216.000000
dp_ALU/U157               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U158               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U159               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U160               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U161               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U162               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U163               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U164               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U165               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U166               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U167               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U169               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U173               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U174               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U175               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U176               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U177               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U178               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U179               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U180               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U181               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U182               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U183               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U184               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U185               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U186               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U187               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U188               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U189               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U190               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U191               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U192               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U193               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U194               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U195               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U196               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U197               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U198               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U199               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U200               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U201               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U202               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U203               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U204               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U206               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U207               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U208               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U209               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U210               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U212               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U231               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U236               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U241               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U245               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U251               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U258               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U259               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U263               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U264               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U265               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U270               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U271               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U274               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U275               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U278               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U279               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U280               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U281               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U282               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U285               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U286               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U291               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U294               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U296               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U298               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U299               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U300               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U301               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U302               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U303               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U304               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U305               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U306               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U307               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U308               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U309               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U310               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U311               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U312               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U313               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U314               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U315               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U316               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U317               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U318               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U319               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U320               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U321               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U322               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U323               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U324               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U325               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U326               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U327               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U328               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U329               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U330               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U331               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U332               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U333               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U334               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U335               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U336               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U337               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U338               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U339               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U340               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U341               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U342               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U343               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U344               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U345               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U346               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U347               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U348               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U349               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U350               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U351               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U352               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U353               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U354               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U355               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U356               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U357               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U358               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U359               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U360               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U361               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U362               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U363               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U364               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U365               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U366               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U367               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U368               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U369               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U370               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U371               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U372               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U373               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U374               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U375               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U376               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U377               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U378               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U379               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U380               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U381               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U382               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U383               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U384               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U385               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U386               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U387               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U388               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U389               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U390               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U391               NOR3X1          osu05_stdcells  576.000000
dp_ALU/U392               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U393               NAND2X1         osu05_stdcells  216.000000
dp_ALU/add_69/U1_1_1      HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_2      HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_3      HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_4      HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_5      HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_6      HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_7      HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_8      HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_9      HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_10     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_11     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_12     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_13     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_14     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_15     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_16     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_17     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_18     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_19     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_20     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_21     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_22     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_23     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_24     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_25     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_26     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_27     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_28     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_29     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_69/U1_1_30     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/alu_done_reg       DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/decode_done_reg    DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/display_done_reg   DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/gameover_reg       DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[5]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[6]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[7]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[8]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[9]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[10]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[11]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[12]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[13]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[14]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[15]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[16]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[17]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[18]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[19]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[20]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[21]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[22]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[23]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[24]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[25]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[26]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[27]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[28]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[29]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[30]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[31]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/mines_reg[5]       DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/mines_reg[15]      DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/mines_reg[19]      DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/mines_reg[21]      DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/n_nearby_reg[0]    DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/place_done_reg     DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[5]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[6]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[7]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[8]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[9]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[10]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[11]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[12]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[13]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[14]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[15]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[16]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[17]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[18]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[19]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[20]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[21]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[22]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[23]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[24]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_data_in_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_data_in_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_data_in_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_data_in_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_data_in_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[5]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[6]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[7]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[8]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[9]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[10]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[11]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[12]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[13]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[14]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[15]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[16]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[17]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[18]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[19]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[20]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[21]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[22]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[23]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[24]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/win_reg            DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/U19                  AOI21X1         osu05_stdcells  288.000000
main/U20                  NAND3X1         osu05_stdcells  324.000000
main/U21                  OAI21X1         osu05_stdcells  207.000000
main/U22                  OAI21X1         osu05_stdcells  207.000000
main/U23                  NAND3X1         osu05_stdcells  324.000000
main/U24                  NAND2X1         osu05_stdcells  216.000000
main/U25                  OR2X1           osu05_stdcells  288.000000
main/U26                  OAI21X1         osu05_stdcells  207.000000
main/U27                  NAND3X1         osu05_stdcells  324.000000
main/U28                  XNOR2X1         osu05_stdcells  504.000000
main/U29                  OAI21X1         osu05_stdcells  207.000000
main/U30                  NOR2X1          osu05_stdcells  216.000000
main/U31                  OAI21X1         osu05_stdcells  207.000000
main/U32                  OR2X1           osu05_stdcells  288.000000
main/U33                  NAND3X1         osu05_stdcells  324.000000
main/U34                  OAI21X1         osu05_stdcells  207.000000
main/U35                  OAI21X1         osu05_stdcells  207.000000
main/U36                  NOR2X1          osu05_stdcells  216.000000
main/U37                  AOI21X1         osu05_stdcells  288.000000
main/U38                  OAI21X1         osu05_stdcells  207.000000
main/U39                  AOI21X1         osu05_stdcells  288.000000
main/U40                  NAND2X1         osu05_stdcells  216.000000
main/U41                  NAND2X1         osu05_stdcells  216.000000
main/U42                  AOI21X1         osu05_stdcells  288.000000
main/U43                  OAI21X1         osu05_stdcells  207.000000
main/U44                  NAND2X1         osu05_stdcells  216.000000
main/U45                  NAND2X1         osu05_stdcells  216.000000
main/U46                  AOI21X1         osu05_stdcells  288.000000
main/U47                  AOI21X1         osu05_stdcells  288.000000
main/U48                  OAI21X1         osu05_stdcells  207.000000
main/U49                  NAND3X1         osu05_stdcells  324.000000
main/U50                  XNOR2X1         osu05_stdcells  504.000000
main/U51                  NAND2X1         osu05_stdcells  216.000000
main/U52                  AOI21X1         osu05_stdcells  288.000000
main/U53                  AOI21X1         osu05_stdcells  288.000000
main/U54                  AOI21X1         osu05_stdcells  288.000000
main/U55                  NAND3X1         osu05_stdcells  324.000000
main/U56                  NOR2X1          osu05_stdcells  216.000000
main/U57                  OAI21X1         osu05_stdcells  207.000000
main/U58                  OAI21X1         osu05_stdcells  207.000000
main/U59                  NAND2X1         osu05_stdcells  216.000000
main/U60                  NAND2X1         osu05_stdcells  216.000000
main/U61                  NOR2X1          osu05_stdcells  216.000000
main/U62                  OAI21X1         osu05_stdcells  207.000000
main/U63                  AOI21X1         osu05_stdcells  288.000000
main/U64                  OAI21X1         osu05_stdcells  207.000000
main/U65                  NAND3X1         osu05_stdcells  324.000000
main/U66                  NAND3X1         osu05_stdcells  324.000000
main/U67                  NAND3X1         osu05_stdcells  324.000000
main/U68                  NOR2X1          osu05_stdcells  216.000000
main/U69                  NOR2X1          osu05_stdcells  216.000000
main/U70                  NAND2X1         osu05_stdcells  216.000000
main/U71                  NAND2X1         osu05_stdcells  216.000000
main/alu_reg              DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/decode_reg           DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/display_reg          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/load_reg             DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/next_state_reg[0]    DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/next_state_reg[1]    DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/next_state_reg[2]    DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/next_state_reg[3]    DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/start_reg            DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/state_reg[0]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/state_reg[1]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/state_reg[2]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/state_reg[3]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
--------------------------------------------------------------------------------
Total 594 cells                                           219753.000000
1
report_area 
 
****************************************
Report : area
Design : top_module
Version: U-2022.12-SP7
Date   : Tue Feb 27 21:42:30 2024
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    osu05_stdcells (File: /clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db)

Number of ports:                          143
Number of nets:                           656
Number of cells:                          616
Number of combinational cells:            483
Number of sequential cells:               111
Number of macros/black boxes:               0
Number of buf/inv:                        155
Number of references:                      18

Combinational area:             123849.000000
Buf/Inv area:                    23688.000000
Noncombinational area:           95904.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                219753.000000
Total area:                 undefined
1
report_timing -path full -delay max -max_paths 3 -nworst 1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : top_module
Version: U-2022.12-SP7
Date   : Tue Feb 27 21:42:30 2024
****************************************

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: main/state_reg[0]
              (falling edge-triggered flip-flop)
  Endpoint: out_state_main[0]
            (output port clocked by vclk)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  main/state_reg[0]/CLK (DFFNEGX1)         0.00       0.00 f
  main/state_reg[0]/Q (DFFNEGX1)           0.65       0.65 f
  out_state_main[0] (out)                  0.00       0.65 f
  data arrival time                                   0.65
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: dp_ALU/temp_data_in_reg[4]
              (falling edge-triggered flip-flop)
  Endpoint: out_temp_data_in[4]
            (output port clocked by vclk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dp_ALU/temp_data_in_reg[4]/CLK (DFFNEGX1)               0.00       0.00 f
  dp_ALU/temp_data_in_reg[4]/Q (DFFNEGX1)                 0.58       0.58 f
  out_temp_data_in[4] (out)                               0.00       0.58 f
  data arrival time                                                  0.58
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: dp_ALU/temp_data_in_reg[3]
              (falling edge-triggered flip-flop)
  Endpoint: out_temp_data_in[3]
            (output port clocked by vclk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dp_ALU/temp_data_in_reg[3]/CLK (DFFNEGX1)               0.00       0.00 f
  dp_ALU/temp_data_in_reg[3]/Q (DFFNEGX1)                 0.58       0.58 f
  out_temp_data_in[3] (out)                               0.00       0.58 f
  data arrival time                                                  0.58
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
report_power
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : top_module
Version: U-2022.12-SP7
Date   : Tue Feb 27 21:42:30 2024
****************************************


Library(s) Used:

    osu05_stdcells (File: /clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db)


Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 5    
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  = 601.3281 uW   (70%)
  Net Switching Power  = 261.5739 uW   (30%)
                         ---------
Total Dynamic Power    = 862.9020 uW  (100%)

Cell Leakage Power     =  62.5432 nW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)  i
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.5452        2.5766e-03           27.4354            0.5478  (  63.48%)
combinational  5.6120e-02            0.2590           35.1077            0.3152  (  36.52%)
--------------------------------------------------------------------------------------------------
Total              0.6013 mW         0.2616 mW        62.5432 nW         0.8630 mW
1
redirect timing.rep { report_timing }
redirect cell.rep { report_cell }
redirect power.rep { report_power }
quit

Memory usage for this session 111 Mbytes.
Memory usage for this session including child processes 111 Mbytes.
CPU usage for this session 6 seconds ( 0.00 hours ).
Elapsed time for this session 8 seconds ( 0.00 hours ).

Thank you...
