Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec  8 17:41:26 2022
| Host         : LAPTOP-F8OKT164 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file keyboard_control_sets_placed.rpt
| Design       : keyboard
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              10 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+------------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal         |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------+------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | mykey/p_0_in[2]                |                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/p_0_in[6]                |                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/p_0_in[3]                |                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/p_0_in[4]                |                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/p_0_in[5]                |                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/p_0_in[9]                |                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/p_0_in[7]                |                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/p_0_in[8]                |                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/p_0_in[1]                |                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/p_0_in[0]                |                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mykey/sampling                 | mykey/count[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | mykey/E[0]                     | mykey/SR[0]            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mykey/fifo_reg_0_7_0_5_i_1_n_0 |                        |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG |                                |                        |                7 |             13 |         1.86 |
+----------------+--------------------------------+------------------------+------------------+----------------+--------------+


