

================================================================
== Vitis HLS Report for 'axil_conv2D_Pipeline_loop_k'
================================================================
* Date:           Fri May 23 12:23:03 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        axil_conv2D
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_k  |       17|       17|        12|          3|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   3|      -|      -|    -|
|Expression       |        -|   -|      0|    415|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|     41|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    114|    -|
|Register         |        -|   -|    207|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   3|    207|    602|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   3|     ~0|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+---+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-------------------+---------+----+---+----+-----+
    |mul_8ns_8s_16_1_1_U1  |mul_8ns_8s_16_1_1  |        0|   0|  0|  41|    0|
    +----------------------+-------------------+---------+----+---+----+-----+
    |Total                 |                   |        0|   0|  0|  41|    0|
    +----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------------+--------------------------------------+---------------------+
    |                 Instance                |                Module                |      Expression     |
    +-----------------------------------------+--------------------------------------+---------------------+
    |ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2  |ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1  |  (i0 + i1) * i2 + i3|
    |mac_muladd_8ns_8s_16s_17_4_1_U3          |mac_muladd_8ns_8s_16s_17_4_1          |         i0 + i1 * i2|
    |mac_muladd_8ns_8s_17s_18_4_1_U4          |mac_muladd_8ns_8s_17s_18_4_1          |         i0 + i1 * i2|
    +-----------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |acc_1_fu_426_p2           |         +|   0|  0|   28|          21|          21|
    |add_ln35_fu_204_p2        |         +|   0|  0|   10|           2|           1|
    |add_ln42_2_fu_251_p2      |         +|   0|  0|   13|           4|           2|
    |add_ln42_fu_307_p2        |         +|   0|  0|   11|           3|           1|
    |image_1d_idx_1_fu_317_p2  |         +|   0|  0|   14|          13|           1|
    |image_1d_idx_2_fu_262_p2  |         +|   0|  0|   14|          13|           2|
    |sub_ln39_fu_241_p2        |         -|   0|  0|   13|           4|           4|
    |icmp_ln35_fu_194_p2       |      icmp|   0|  0|   10|           2|           2|
    |lshr_ln44_1_fu_377_p2     |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln44_3_fu_356_p2     |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln44_fu_297_p2       |      lshr|   0|  0|  100|          32|          32|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  415|         159|         132|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_fu_78                |   9|          2|   21|         42|
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1     |   9|          2|    2|          4|
    |image_in_address0_local  |  20|          4|   11|         44|
    |k_fu_82                  |   9|          2|    2|          4|
    |weights_address0_local   |  20|          4|    4|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 114|         24|   44|        120|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_78                         |  21|   0|   21|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln35_reg_497                 |   1|   0|    1|          0|
    |image_1d_idx_reg_501              |  13|   0|   13|          0|
    |k_1_reg_490                       |   2|   0|    2|          0|
    |k_1_reg_490_pp0_iter1_reg         |   2|   0|    2|          0|
    |k_fu_82                           |   2|   0|    2|          0|
    |reg_169                           |  32|   0|   32|          0|
    |reg_173                           |   8|   0|    8|          0|
    |sub_ln39_reg_517                  |   4|   0|    4|          0|
    |trunc_ln40_reg_522                |   3|   0|    3|          0|
    |trunc_ln44_1_reg_542              |   8|   0|    8|          0|
    |trunc_ln44_2_reg_547              |   2|   0|    2|          0|
    |trunc_ln44_3_reg_577              |   8|   0|    8|          0|
    |trunc_ln44_4_reg_527              |   2|   0|    2|          0|
    |trunc_ln44_5_reg_572              |   8|   0|    8|          0|
    |trunc_ln44_reg_507                |   2|   0|    2|          0|
    |weights_load_1_reg_567            |   8|   0|    8|          0|
    |zext_ln30_cast_reg_485            |   7|   0|   13|          6|
    |icmp_ln35_reg_497                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 207|  32|  150|          6|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_k|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_k|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_k|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_k|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_k|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_k|  return value|
|empty              |   in|   21|     ap_none|                        empty|        scalar|
|i                  |   in|    7|     ap_none|                            i|        scalar|
|zext_ln30          |   in|    7|     ap_none|                    zext_ln30|        scalar|
|image_in_address0  |  out|   11|   ap_memory|                     image_in|         array|
|image_in_ce0       |  out|    1|   ap_memory|                     image_in|         array|
|image_in_q0        |   in|   32|   ap_memory|                     image_in|         array|
|weights_address0   |  out|    4|   ap_memory|                      weights|         array|
|weights_ce0        |  out|    1|   ap_memory|                      weights|         array|
|weights_q0         |   in|    8|   ap_memory|                      weights|         array|
|acc_1_out          |  out|   21|      ap_vld|                    acc_1_out|       pointer|
|acc_1_out_ap_vld   |  out|    1|      ap_vld|                    acc_1_out|       pointer|
+-------------------+-----+-----+------------+-----------------------------+--------------+

