INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/QADEER KHAN/Documents/Verilog_final/music_proj/l3_tools/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/QADEER KHAN/Downloads/7_segment_display_OG/7_segment_display_OG/7_segment_display_OG.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/QADEER KHAN/Documents/MSc Embedded/IC design lab/final_assign/Assignment_tools/l5_tools/fifo_16x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_16x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/QADEER KHAN/Documents/Verilog_final/Verilog_final.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/QADEER KHAN/Documents/Verilog_final/Verilog_final.srcs/sources_1/new/kbd_fifo_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kbd_fifo_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/QADEER KHAN/Documents/MSc Embedded/IC design lab/final_assign/Assignment_tools/l5_tools/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/QADEER KHAN/Documents/Verilog_final/music_proj/music_proj.srcs/sources_1/new/pcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/QADEER KHAN/Documents/Verilog_final/Verilog_final.srcs/sources_1/new/ps2_make_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_make_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/QADEER KHAN/Documents/Verilog_final/music_proj/l3_tools/audio/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/QADEER KHAN/Documents/Verilog_final/music_proj/music_proj.srcs/sources_1/new/seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/QADEER KHAN/Documents/Verilog_final/Verilog_final.srcs/sources_1/new/top_ps2_pcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ps2_pcm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/QADEER KHAN/Documents/Verilog_final/Verilog_final.srcs/sim_1/new/top_ps2_pcm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ps2_pcm_tb
