
UART_Driver_Sinus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004788  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f8  08004848  08004848  00014848  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004b40  08004b40  00014b40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004b44  08004b44  00014b44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  20000000  08004b48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000008b0  20000068  08004bb0  00020068  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000918  08004bb0  00020918  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
  9 .debug_line   00003793  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0000ba9f  00000000  00000000  00023823  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001e80  00000000  00000000  0002f2c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000570  00000000  00000000  00031148  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000006c0  00000000  00000000  000316b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000027df  00000000  00000000  00031d78  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000020b3  00000000  00000000  00034557  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003660a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000186c  00000000  00000000  00036688  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004830 	.word	0x08004830

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08004830 	.word	0x08004830

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	; 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	; 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__aeabi_cdrcmple>:
 8000408:	4684      	mov	ip, r0
 800040a:	1c10      	adds	r0, r2, #0
 800040c:	4662      	mov	r2, ip
 800040e:	468c      	mov	ip, r1
 8000410:	1c19      	adds	r1, r3, #0
 8000412:	4663      	mov	r3, ip
 8000414:	e000      	b.n	8000418 <__aeabi_cdcmpeq>
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_cdcmpeq>:
 8000418:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800041a:	f000 fbe1 	bl	8000be0 <__ledf2>
 800041e:	2800      	cmp	r0, #0
 8000420:	d401      	bmi.n	8000426 <__aeabi_cdcmpeq+0xe>
 8000422:	2100      	movs	r1, #0
 8000424:	42c8      	cmn	r0, r1
 8000426:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000428 <__aeabi_dcmpeq>:
 8000428:	b510      	push	{r4, lr}
 800042a:	f000 fb3b 	bl	8000aa4 <__eqdf2>
 800042e:	4240      	negs	r0, r0
 8000430:	3001      	adds	r0, #1
 8000432:	bd10      	pop	{r4, pc}

08000434 <__aeabi_dcmplt>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f000 fbd3 	bl	8000be0 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	db01      	blt.n	8000442 <__aeabi_dcmplt+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_dcmple>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 fbc9 	bl	8000be0 <__ledf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dd01      	ble.n	8000456 <__aeabi_dcmple+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			; (mov r8, r8)

0800045c <__aeabi_dcmpgt>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f000 fb5b 	bl	8000b18 <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	dc01      	bgt.n	800046a <__aeabi_dcmpgt+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			; (mov r8, r8)

08000470 <__aeabi_dcmpge>:
 8000470:	b510      	push	{r4, lr}
 8000472:	f000 fb51 	bl	8000b18 <__gedf2>
 8000476:	2800      	cmp	r0, #0
 8000478:	da01      	bge.n	800047e <__aeabi_dcmpge+0xe>
 800047a:	2000      	movs	r0, #0
 800047c:	bd10      	pop	{r4, pc}
 800047e:	2001      	movs	r0, #1
 8000480:	bd10      	pop	{r4, pc}
 8000482:	46c0      	nop			; (mov r8, r8)

08000484 <__aeabi_dadd>:
 8000484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000486:	4645      	mov	r5, r8
 8000488:	46de      	mov	lr, fp
 800048a:	4657      	mov	r7, sl
 800048c:	464e      	mov	r6, r9
 800048e:	030c      	lsls	r4, r1, #12
 8000490:	b5e0      	push	{r5, r6, r7, lr}
 8000492:	004e      	lsls	r6, r1, #1
 8000494:	0fc9      	lsrs	r1, r1, #31
 8000496:	4688      	mov	r8, r1
 8000498:	000d      	movs	r5, r1
 800049a:	0a61      	lsrs	r1, r4, #9
 800049c:	0f44      	lsrs	r4, r0, #29
 800049e:	430c      	orrs	r4, r1
 80004a0:	00c7      	lsls	r7, r0, #3
 80004a2:	0319      	lsls	r1, r3, #12
 80004a4:	0058      	lsls	r0, r3, #1
 80004a6:	0fdb      	lsrs	r3, r3, #31
 80004a8:	469b      	mov	fp, r3
 80004aa:	0a4b      	lsrs	r3, r1, #9
 80004ac:	0f51      	lsrs	r1, r2, #29
 80004ae:	430b      	orrs	r3, r1
 80004b0:	0d76      	lsrs	r6, r6, #21
 80004b2:	0d40      	lsrs	r0, r0, #21
 80004b4:	0019      	movs	r1, r3
 80004b6:	00d2      	lsls	r2, r2, #3
 80004b8:	45d8      	cmp	r8, fp
 80004ba:	d100      	bne.n	80004be <__aeabi_dadd+0x3a>
 80004bc:	e0ae      	b.n	800061c <__aeabi_dadd+0x198>
 80004be:	1a35      	subs	r5, r6, r0
 80004c0:	2d00      	cmp	r5, #0
 80004c2:	dc00      	bgt.n	80004c6 <__aeabi_dadd+0x42>
 80004c4:	e0f6      	b.n	80006b4 <__aeabi_dadd+0x230>
 80004c6:	2800      	cmp	r0, #0
 80004c8:	d10f      	bne.n	80004ea <__aeabi_dadd+0x66>
 80004ca:	4313      	orrs	r3, r2
 80004cc:	d100      	bne.n	80004d0 <__aeabi_dadd+0x4c>
 80004ce:	e0db      	b.n	8000688 <__aeabi_dadd+0x204>
 80004d0:	1e6b      	subs	r3, r5, #1
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d000      	beq.n	80004d8 <__aeabi_dadd+0x54>
 80004d6:	e137      	b.n	8000748 <__aeabi_dadd+0x2c4>
 80004d8:	1aba      	subs	r2, r7, r2
 80004da:	4297      	cmp	r7, r2
 80004dc:	41bf      	sbcs	r7, r7
 80004de:	1a64      	subs	r4, r4, r1
 80004e0:	427f      	negs	r7, r7
 80004e2:	1be4      	subs	r4, r4, r7
 80004e4:	2601      	movs	r6, #1
 80004e6:	0017      	movs	r7, r2
 80004e8:	e024      	b.n	8000534 <__aeabi_dadd+0xb0>
 80004ea:	4bc6      	ldr	r3, [pc, #792]	; (8000804 <__aeabi_dadd+0x380>)
 80004ec:	429e      	cmp	r6, r3
 80004ee:	d04d      	beq.n	800058c <__aeabi_dadd+0x108>
 80004f0:	2380      	movs	r3, #128	; 0x80
 80004f2:	041b      	lsls	r3, r3, #16
 80004f4:	4319      	orrs	r1, r3
 80004f6:	2d38      	cmp	r5, #56	; 0x38
 80004f8:	dd00      	ble.n	80004fc <__aeabi_dadd+0x78>
 80004fa:	e107      	b.n	800070c <__aeabi_dadd+0x288>
 80004fc:	2d1f      	cmp	r5, #31
 80004fe:	dd00      	ble.n	8000502 <__aeabi_dadd+0x7e>
 8000500:	e138      	b.n	8000774 <__aeabi_dadd+0x2f0>
 8000502:	2020      	movs	r0, #32
 8000504:	1b43      	subs	r3, r0, r5
 8000506:	469a      	mov	sl, r3
 8000508:	000b      	movs	r3, r1
 800050a:	4650      	mov	r0, sl
 800050c:	4083      	lsls	r3, r0
 800050e:	4699      	mov	r9, r3
 8000510:	0013      	movs	r3, r2
 8000512:	4648      	mov	r0, r9
 8000514:	40eb      	lsrs	r3, r5
 8000516:	4318      	orrs	r0, r3
 8000518:	0003      	movs	r3, r0
 800051a:	4650      	mov	r0, sl
 800051c:	4082      	lsls	r2, r0
 800051e:	1e50      	subs	r0, r2, #1
 8000520:	4182      	sbcs	r2, r0
 8000522:	40e9      	lsrs	r1, r5
 8000524:	431a      	orrs	r2, r3
 8000526:	1aba      	subs	r2, r7, r2
 8000528:	1a61      	subs	r1, r4, r1
 800052a:	4297      	cmp	r7, r2
 800052c:	41a4      	sbcs	r4, r4
 800052e:	0017      	movs	r7, r2
 8000530:	4264      	negs	r4, r4
 8000532:	1b0c      	subs	r4, r1, r4
 8000534:	0223      	lsls	r3, r4, #8
 8000536:	d562      	bpl.n	80005fe <__aeabi_dadd+0x17a>
 8000538:	0264      	lsls	r4, r4, #9
 800053a:	0a65      	lsrs	r5, r4, #9
 800053c:	2d00      	cmp	r5, #0
 800053e:	d100      	bne.n	8000542 <__aeabi_dadd+0xbe>
 8000540:	e0df      	b.n	8000702 <__aeabi_dadd+0x27e>
 8000542:	0028      	movs	r0, r5
 8000544:	f001 fa96 	bl	8001a74 <__clzsi2>
 8000548:	0003      	movs	r3, r0
 800054a:	3b08      	subs	r3, #8
 800054c:	2b1f      	cmp	r3, #31
 800054e:	dd00      	ble.n	8000552 <__aeabi_dadd+0xce>
 8000550:	e0d2      	b.n	80006f8 <__aeabi_dadd+0x274>
 8000552:	2220      	movs	r2, #32
 8000554:	003c      	movs	r4, r7
 8000556:	1ad2      	subs	r2, r2, r3
 8000558:	409d      	lsls	r5, r3
 800055a:	40d4      	lsrs	r4, r2
 800055c:	409f      	lsls	r7, r3
 800055e:	4325      	orrs	r5, r4
 8000560:	429e      	cmp	r6, r3
 8000562:	dd00      	ble.n	8000566 <__aeabi_dadd+0xe2>
 8000564:	e0c4      	b.n	80006f0 <__aeabi_dadd+0x26c>
 8000566:	1b9e      	subs	r6, r3, r6
 8000568:	1c73      	adds	r3, r6, #1
 800056a:	2b1f      	cmp	r3, #31
 800056c:	dd00      	ble.n	8000570 <__aeabi_dadd+0xec>
 800056e:	e0f1      	b.n	8000754 <__aeabi_dadd+0x2d0>
 8000570:	2220      	movs	r2, #32
 8000572:	0038      	movs	r0, r7
 8000574:	0029      	movs	r1, r5
 8000576:	1ad2      	subs	r2, r2, r3
 8000578:	40d8      	lsrs	r0, r3
 800057a:	4091      	lsls	r1, r2
 800057c:	4097      	lsls	r7, r2
 800057e:	002c      	movs	r4, r5
 8000580:	4301      	orrs	r1, r0
 8000582:	1e78      	subs	r0, r7, #1
 8000584:	4187      	sbcs	r7, r0
 8000586:	40dc      	lsrs	r4, r3
 8000588:	2600      	movs	r6, #0
 800058a:	430f      	orrs	r7, r1
 800058c:	077b      	lsls	r3, r7, #29
 800058e:	d009      	beq.n	80005a4 <__aeabi_dadd+0x120>
 8000590:	230f      	movs	r3, #15
 8000592:	403b      	ands	r3, r7
 8000594:	2b04      	cmp	r3, #4
 8000596:	d005      	beq.n	80005a4 <__aeabi_dadd+0x120>
 8000598:	1d3b      	adds	r3, r7, #4
 800059a:	42bb      	cmp	r3, r7
 800059c:	41bf      	sbcs	r7, r7
 800059e:	427f      	negs	r7, r7
 80005a0:	19e4      	adds	r4, r4, r7
 80005a2:	001f      	movs	r7, r3
 80005a4:	0223      	lsls	r3, r4, #8
 80005a6:	d52c      	bpl.n	8000602 <__aeabi_dadd+0x17e>
 80005a8:	4b96      	ldr	r3, [pc, #600]	; (8000804 <__aeabi_dadd+0x380>)
 80005aa:	3601      	adds	r6, #1
 80005ac:	429e      	cmp	r6, r3
 80005ae:	d100      	bne.n	80005b2 <__aeabi_dadd+0x12e>
 80005b0:	e09a      	b.n	80006e8 <__aeabi_dadd+0x264>
 80005b2:	4645      	mov	r5, r8
 80005b4:	4b94      	ldr	r3, [pc, #592]	; (8000808 <__aeabi_dadd+0x384>)
 80005b6:	08ff      	lsrs	r7, r7, #3
 80005b8:	401c      	ands	r4, r3
 80005ba:	0760      	lsls	r0, r4, #29
 80005bc:	0576      	lsls	r6, r6, #21
 80005be:	0264      	lsls	r4, r4, #9
 80005c0:	4307      	orrs	r7, r0
 80005c2:	0b24      	lsrs	r4, r4, #12
 80005c4:	0d76      	lsrs	r6, r6, #21
 80005c6:	2100      	movs	r1, #0
 80005c8:	0324      	lsls	r4, r4, #12
 80005ca:	0b23      	lsrs	r3, r4, #12
 80005cc:	0d0c      	lsrs	r4, r1, #20
 80005ce:	4a8f      	ldr	r2, [pc, #572]	; (800080c <__aeabi_dadd+0x388>)
 80005d0:	0524      	lsls	r4, r4, #20
 80005d2:	431c      	orrs	r4, r3
 80005d4:	4014      	ands	r4, r2
 80005d6:	0533      	lsls	r3, r6, #20
 80005d8:	4323      	orrs	r3, r4
 80005da:	005b      	lsls	r3, r3, #1
 80005dc:	07ed      	lsls	r5, r5, #31
 80005de:	085b      	lsrs	r3, r3, #1
 80005e0:	432b      	orrs	r3, r5
 80005e2:	0038      	movs	r0, r7
 80005e4:	0019      	movs	r1, r3
 80005e6:	bc3c      	pop	{r2, r3, r4, r5}
 80005e8:	4690      	mov	r8, r2
 80005ea:	4699      	mov	r9, r3
 80005ec:	46a2      	mov	sl, r4
 80005ee:	46ab      	mov	fp, r5
 80005f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80005f2:	4664      	mov	r4, ip
 80005f4:	4304      	orrs	r4, r0
 80005f6:	d100      	bne.n	80005fa <__aeabi_dadd+0x176>
 80005f8:	e211      	b.n	8000a1e <__aeabi_dadd+0x59a>
 80005fa:	0004      	movs	r4, r0
 80005fc:	4667      	mov	r7, ip
 80005fe:	077b      	lsls	r3, r7, #29
 8000600:	d1c6      	bne.n	8000590 <__aeabi_dadd+0x10c>
 8000602:	4645      	mov	r5, r8
 8000604:	0760      	lsls	r0, r4, #29
 8000606:	08ff      	lsrs	r7, r7, #3
 8000608:	4307      	orrs	r7, r0
 800060a:	08e4      	lsrs	r4, r4, #3
 800060c:	4b7d      	ldr	r3, [pc, #500]	; (8000804 <__aeabi_dadd+0x380>)
 800060e:	429e      	cmp	r6, r3
 8000610:	d030      	beq.n	8000674 <__aeabi_dadd+0x1f0>
 8000612:	0324      	lsls	r4, r4, #12
 8000614:	0576      	lsls	r6, r6, #21
 8000616:	0b24      	lsrs	r4, r4, #12
 8000618:	0d76      	lsrs	r6, r6, #21
 800061a:	e7d4      	b.n	80005c6 <__aeabi_dadd+0x142>
 800061c:	1a33      	subs	r3, r6, r0
 800061e:	469a      	mov	sl, r3
 8000620:	2b00      	cmp	r3, #0
 8000622:	dd78      	ble.n	8000716 <__aeabi_dadd+0x292>
 8000624:	2800      	cmp	r0, #0
 8000626:	d031      	beq.n	800068c <__aeabi_dadd+0x208>
 8000628:	4876      	ldr	r0, [pc, #472]	; (8000804 <__aeabi_dadd+0x380>)
 800062a:	4286      	cmp	r6, r0
 800062c:	d0ae      	beq.n	800058c <__aeabi_dadd+0x108>
 800062e:	2080      	movs	r0, #128	; 0x80
 8000630:	0400      	lsls	r0, r0, #16
 8000632:	4301      	orrs	r1, r0
 8000634:	4653      	mov	r3, sl
 8000636:	2b38      	cmp	r3, #56	; 0x38
 8000638:	dc00      	bgt.n	800063c <__aeabi_dadd+0x1b8>
 800063a:	e0e9      	b.n	8000810 <__aeabi_dadd+0x38c>
 800063c:	430a      	orrs	r2, r1
 800063e:	1e51      	subs	r1, r2, #1
 8000640:	418a      	sbcs	r2, r1
 8000642:	2100      	movs	r1, #0
 8000644:	19d2      	adds	r2, r2, r7
 8000646:	42ba      	cmp	r2, r7
 8000648:	41bf      	sbcs	r7, r7
 800064a:	1909      	adds	r1, r1, r4
 800064c:	427c      	negs	r4, r7
 800064e:	0017      	movs	r7, r2
 8000650:	190c      	adds	r4, r1, r4
 8000652:	0223      	lsls	r3, r4, #8
 8000654:	d5d3      	bpl.n	80005fe <__aeabi_dadd+0x17a>
 8000656:	4b6b      	ldr	r3, [pc, #428]	; (8000804 <__aeabi_dadd+0x380>)
 8000658:	3601      	adds	r6, #1
 800065a:	429e      	cmp	r6, r3
 800065c:	d100      	bne.n	8000660 <__aeabi_dadd+0x1dc>
 800065e:	e13a      	b.n	80008d6 <__aeabi_dadd+0x452>
 8000660:	2001      	movs	r0, #1
 8000662:	4b69      	ldr	r3, [pc, #420]	; (8000808 <__aeabi_dadd+0x384>)
 8000664:	401c      	ands	r4, r3
 8000666:	087b      	lsrs	r3, r7, #1
 8000668:	4007      	ands	r7, r0
 800066a:	431f      	orrs	r7, r3
 800066c:	07e0      	lsls	r0, r4, #31
 800066e:	4307      	orrs	r7, r0
 8000670:	0864      	lsrs	r4, r4, #1
 8000672:	e78b      	b.n	800058c <__aeabi_dadd+0x108>
 8000674:	0023      	movs	r3, r4
 8000676:	433b      	orrs	r3, r7
 8000678:	d100      	bne.n	800067c <__aeabi_dadd+0x1f8>
 800067a:	e1cb      	b.n	8000a14 <__aeabi_dadd+0x590>
 800067c:	2280      	movs	r2, #128	; 0x80
 800067e:	0312      	lsls	r2, r2, #12
 8000680:	4314      	orrs	r4, r2
 8000682:	0324      	lsls	r4, r4, #12
 8000684:	0b24      	lsrs	r4, r4, #12
 8000686:	e79e      	b.n	80005c6 <__aeabi_dadd+0x142>
 8000688:	002e      	movs	r6, r5
 800068a:	e77f      	b.n	800058c <__aeabi_dadd+0x108>
 800068c:	0008      	movs	r0, r1
 800068e:	4310      	orrs	r0, r2
 8000690:	d100      	bne.n	8000694 <__aeabi_dadd+0x210>
 8000692:	e0b4      	b.n	80007fe <__aeabi_dadd+0x37a>
 8000694:	1e58      	subs	r0, r3, #1
 8000696:	2800      	cmp	r0, #0
 8000698:	d000      	beq.n	800069c <__aeabi_dadd+0x218>
 800069a:	e0de      	b.n	800085a <__aeabi_dadd+0x3d6>
 800069c:	18ba      	adds	r2, r7, r2
 800069e:	42ba      	cmp	r2, r7
 80006a0:	419b      	sbcs	r3, r3
 80006a2:	1864      	adds	r4, r4, r1
 80006a4:	425b      	negs	r3, r3
 80006a6:	18e4      	adds	r4, r4, r3
 80006a8:	0017      	movs	r7, r2
 80006aa:	2601      	movs	r6, #1
 80006ac:	0223      	lsls	r3, r4, #8
 80006ae:	d5a6      	bpl.n	80005fe <__aeabi_dadd+0x17a>
 80006b0:	2602      	movs	r6, #2
 80006b2:	e7d5      	b.n	8000660 <__aeabi_dadd+0x1dc>
 80006b4:	2d00      	cmp	r5, #0
 80006b6:	d16e      	bne.n	8000796 <__aeabi_dadd+0x312>
 80006b8:	1c70      	adds	r0, r6, #1
 80006ba:	0540      	lsls	r0, r0, #21
 80006bc:	0d40      	lsrs	r0, r0, #21
 80006be:	2801      	cmp	r0, #1
 80006c0:	dc00      	bgt.n	80006c4 <__aeabi_dadd+0x240>
 80006c2:	e0f9      	b.n	80008b8 <__aeabi_dadd+0x434>
 80006c4:	1ab8      	subs	r0, r7, r2
 80006c6:	4684      	mov	ip, r0
 80006c8:	4287      	cmp	r7, r0
 80006ca:	4180      	sbcs	r0, r0
 80006cc:	1ae5      	subs	r5, r4, r3
 80006ce:	4240      	negs	r0, r0
 80006d0:	1a2d      	subs	r5, r5, r0
 80006d2:	0228      	lsls	r0, r5, #8
 80006d4:	d400      	bmi.n	80006d8 <__aeabi_dadd+0x254>
 80006d6:	e089      	b.n	80007ec <__aeabi_dadd+0x368>
 80006d8:	1bd7      	subs	r7, r2, r7
 80006da:	42ba      	cmp	r2, r7
 80006dc:	4192      	sbcs	r2, r2
 80006de:	1b1c      	subs	r4, r3, r4
 80006e0:	4252      	negs	r2, r2
 80006e2:	1aa5      	subs	r5, r4, r2
 80006e4:	46d8      	mov	r8, fp
 80006e6:	e729      	b.n	800053c <__aeabi_dadd+0xb8>
 80006e8:	4645      	mov	r5, r8
 80006ea:	2400      	movs	r4, #0
 80006ec:	2700      	movs	r7, #0
 80006ee:	e76a      	b.n	80005c6 <__aeabi_dadd+0x142>
 80006f0:	4c45      	ldr	r4, [pc, #276]	; (8000808 <__aeabi_dadd+0x384>)
 80006f2:	1af6      	subs	r6, r6, r3
 80006f4:	402c      	ands	r4, r5
 80006f6:	e749      	b.n	800058c <__aeabi_dadd+0x108>
 80006f8:	003d      	movs	r5, r7
 80006fa:	3828      	subs	r0, #40	; 0x28
 80006fc:	4085      	lsls	r5, r0
 80006fe:	2700      	movs	r7, #0
 8000700:	e72e      	b.n	8000560 <__aeabi_dadd+0xdc>
 8000702:	0038      	movs	r0, r7
 8000704:	f001 f9b6 	bl	8001a74 <__clzsi2>
 8000708:	3020      	adds	r0, #32
 800070a:	e71d      	b.n	8000548 <__aeabi_dadd+0xc4>
 800070c:	430a      	orrs	r2, r1
 800070e:	1e51      	subs	r1, r2, #1
 8000710:	418a      	sbcs	r2, r1
 8000712:	2100      	movs	r1, #0
 8000714:	e707      	b.n	8000526 <__aeabi_dadd+0xa2>
 8000716:	2b00      	cmp	r3, #0
 8000718:	d000      	beq.n	800071c <__aeabi_dadd+0x298>
 800071a:	e0f3      	b.n	8000904 <__aeabi_dadd+0x480>
 800071c:	1c70      	adds	r0, r6, #1
 800071e:	0543      	lsls	r3, r0, #21
 8000720:	0d5b      	lsrs	r3, r3, #21
 8000722:	2b01      	cmp	r3, #1
 8000724:	dc00      	bgt.n	8000728 <__aeabi_dadd+0x2a4>
 8000726:	e0ad      	b.n	8000884 <__aeabi_dadd+0x400>
 8000728:	4b36      	ldr	r3, [pc, #216]	; (8000804 <__aeabi_dadd+0x380>)
 800072a:	4298      	cmp	r0, r3
 800072c:	d100      	bne.n	8000730 <__aeabi_dadd+0x2ac>
 800072e:	e0d1      	b.n	80008d4 <__aeabi_dadd+0x450>
 8000730:	18ba      	adds	r2, r7, r2
 8000732:	42ba      	cmp	r2, r7
 8000734:	41bf      	sbcs	r7, r7
 8000736:	1864      	adds	r4, r4, r1
 8000738:	427f      	negs	r7, r7
 800073a:	19e4      	adds	r4, r4, r7
 800073c:	07e7      	lsls	r7, r4, #31
 800073e:	0852      	lsrs	r2, r2, #1
 8000740:	4317      	orrs	r7, r2
 8000742:	0864      	lsrs	r4, r4, #1
 8000744:	0006      	movs	r6, r0
 8000746:	e721      	b.n	800058c <__aeabi_dadd+0x108>
 8000748:	482e      	ldr	r0, [pc, #184]	; (8000804 <__aeabi_dadd+0x380>)
 800074a:	4285      	cmp	r5, r0
 800074c:	d100      	bne.n	8000750 <__aeabi_dadd+0x2cc>
 800074e:	e093      	b.n	8000878 <__aeabi_dadd+0x3f4>
 8000750:	001d      	movs	r5, r3
 8000752:	e6d0      	b.n	80004f6 <__aeabi_dadd+0x72>
 8000754:	0029      	movs	r1, r5
 8000756:	3e1f      	subs	r6, #31
 8000758:	40f1      	lsrs	r1, r6
 800075a:	2b20      	cmp	r3, #32
 800075c:	d100      	bne.n	8000760 <__aeabi_dadd+0x2dc>
 800075e:	e08d      	b.n	800087c <__aeabi_dadd+0x3f8>
 8000760:	2240      	movs	r2, #64	; 0x40
 8000762:	1ad3      	subs	r3, r2, r3
 8000764:	409d      	lsls	r5, r3
 8000766:	432f      	orrs	r7, r5
 8000768:	1e7d      	subs	r5, r7, #1
 800076a:	41af      	sbcs	r7, r5
 800076c:	2400      	movs	r4, #0
 800076e:	430f      	orrs	r7, r1
 8000770:	2600      	movs	r6, #0
 8000772:	e744      	b.n	80005fe <__aeabi_dadd+0x17a>
 8000774:	002b      	movs	r3, r5
 8000776:	0008      	movs	r0, r1
 8000778:	3b20      	subs	r3, #32
 800077a:	40d8      	lsrs	r0, r3
 800077c:	0003      	movs	r3, r0
 800077e:	2d20      	cmp	r5, #32
 8000780:	d100      	bne.n	8000784 <__aeabi_dadd+0x300>
 8000782:	e07d      	b.n	8000880 <__aeabi_dadd+0x3fc>
 8000784:	2040      	movs	r0, #64	; 0x40
 8000786:	1b45      	subs	r5, r0, r5
 8000788:	40a9      	lsls	r1, r5
 800078a:	430a      	orrs	r2, r1
 800078c:	1e51      	subs	r1, r2, #1
 800078e:	418a      	sbcs	r2, r1
 8000790:	2100      	movs	r1, #0
 8000792:	431a      	orrs	r2, r3
 8000794:	e6c7      	b.n	8000526 <__aeabi_dadd+0xa2>
 8000796:	2e00      	cmp	r6, #0
 8000798:	d050      	beq.n	800083c <__aeabi_dadd+0x3b8>
 800079a:	4e1a      	ldr	r6, [pc, #104]	; (8000804 <__aeabi_dadd+0x380>)
 800079c:	42b0      	cmp	r0, r6
 800079e:	d057      	beq.n	8000850 <__aeabi_dadd+0x3cc>
 80007a0:	2680      	movs	r6, #128	; 0x80
 80007a2:	426b      	negs	r3, r5
 80007a4:	4699      	mov	r9, r3
 80007a6:	0436      	lsls	r6, r6, #16
 80007a8:	4334      	orrs	r4, r6
 80007aa:	464b      	mov	r3, r9
 80007ac:	2b38      	cmp	r3, #56	; 0x38
 80007ae:	dd00      	ble.n	80007b2 <__aeabi_dadd+0x32e>
 80007b0:	e0d6      	b.n	8000960 <__aeabi_dadd+0x4dc>
 80007b2:	2b1f      	cmp	r3, #31
 80007b4:	dd00      	ble.n	80007b8 <__aeabi_dadd+0x334>
 80007b6:	e135      	b.n	8000a24 <__aeabi_dadd+0x5a0>
 80007b8:	2620      	movs	r6, #32
 80007ba:	1af5      	subs	r5, r6, r3
 80007bc:	0026      	movs	r6, r4
 80007be:	40ae      	lsls	r6, r5
 80007c0:	46b2      	mov	sl, r6
 80007c2:	003e      	movs	r6, r7
 80007c4:	40de      	lsrs	r6, r3
 80007c6:	46ac      	mov	ip, r5
 80007c8:	0035      	movs	r5, r6
 80007ca:	4656      	mov	r6, sl
 80007cc:	432e      	orrs	r6, r5
 80007ce:	4665      	mov	r5, ip
 80007d0:	40af      	lsls	r7, r5
 80007d2:	1e7d      	subs	r5, r7, #1
 80007d4:	41af      	sbcs	r7, r5
 80007d6:	40dc      	lsrs	r4, r3
 80007d8:	4337      	orrs	r7, r6
 80007da:	1bd7      	subs	r7, r2, r7
 80007dc:	42ba      	cmp	r2, r7
 80007de:	4192      	sbcs	r2, r2
 80007e0:	1b0c      	subs	r4, r1, r4
 80007e2:	4252      	negs	r2, r2
 80007e4:	1aa4      	subs	r4, r4, r2
 80007e6:	0006      	movs	r6, r0
 80007e8:	46d8      	mov	r8, fp
 80007ea:	e6a3      	b.n	8000534 <__aeabi_dadd+0xb0>
 80007ec:	4664      	mov	r4, ip
 80007ee:	4667      	mov	r7, ip
 80007f0:	432c      	orrs	r4, r5
 80007f2:	d000      	beq.n	80007f6 <__aeabi_dadd+0x372>
 80007f4:	e6a2      	b.n	800053c <__aeabi_dadd+0xb8>
 80007f6:	2500      	movs	r5, #0
 80007f8:	2600      	movs	r6, #0
 80007fa:	2700      	movs	r7, #0
 80007fc:	e706      	b.n	800060c <__aeabi_dadd+0x188>
 80007fe:	001e      	movs	r6, r3
 8000800:	e6c4      	b.n	800058c <__aeabi_dadd+0x108>
 8000802:	46c0      	nop			; (mov r8, r8)
 8000804:	000007ff 	.word	0x000007ff
 8000808:	ff7fffff 	.word	0xff7fffff
 800080c:	800fffff 	.word	0x800fffff
 8000810:	2b1f      	cmp	r3, #31
 8000812:	dc63      	bgt.n	80008dc <__aeabi_dadd+0x458>
 8000814:	2020      	movs	r0, #32
 8000816:	1ac3      	subs	r3, r0, r3
 8000818:	0008      	movs	r0, r1
 800081a:	4098      	lsls	r0, r3
 800081c:	469c      	mov	ip, r3
 800081e:	4683      	mov	fp, r0
 8000820:	4653      	mov	r3, sl
 8000822:	0010      	movs	r0, r2
 8000824:	40d8      	lsrs	r0, r3
 8000826:	0003      	movs	r3, r0
 8000828:	4658      	mov	r0, fp
 800082a:	4318      	orrs	r0, r3
 800082c:	4663      	mov	r3, ip
 800082e:	409a      	lsls	r2, r3
 8000830:	1e53      	subs	r3, r2, #1
 8000832:	419a      	sbcs	r2, r3
 8000834:	4653      	mov	r3, sl
 8000836:	4302      	orrs	r2, r0
 8000838:	40d9      	lsrs	r1, r3
 800083a:	e703      	b.n	8000644 <__aeabi_dadd+0x1c0>
 800083c:	0026      	movs	r6, r4
 800083e:	433e      	orrs	r6, r7
 8000840:	d006      	beq.n	8000850 <__aeabi_dadd+0x3cc>
 8000842:	43eb      	mvns	r3, r5
 8000844:	4699      	mov	r9, r3
 8000846:	2b00      	cmp	r3, #0
 8000848:	d0c7      	beq.n	80007da <__aeabi_dadd+0x356>
 800084a:	4e94      	ldr	r6, [pc, #592]	; (8000a9c <__aeabi_dadd+0x618>)
 800084c:	42b0      	cmp	r0, r6
 800084e:	d1ac      	bne.n	80007aa <__aeabi_dadd+0x326>
 8000850:	000c      	movs	r4, r1
 8000852:	0017      	movs	r7, r2
 8000854:	0006      	movs	r6, r0
 8000856:	46d8      	mov	r8, fp
 8000858:	e698      	b.n	800058c <__aeabi_dadd+0x108>
 800085a:	4b90      	ldr	r3, [pc, #576]	; (8000a9c <__aeabi_dadd+0x618>)
 800085c:	459a      	cmp	sl, r3
 800085e:	d00b      	beq.n	8000878 <__aeabi_dadd+0x3f4>
 8000860:	4682      	mov	sl, r0
 8000862:	e6e7      	b.n	8000634 <__aeabi_dadd+0x1b0>
 8000864:	2800      	cmp	r0, #0
 8000866:	d000      	beq.n	800086a <__aeabi_dadd+0x3e6>
 8000868:	e09e      	b.n	80009a8 <__aeabi_dadd+0x524>
 800086a:	0018      	movs	r0, r3
 800086c:	4310      	orrs	r0, r2
 800086e:	d100      	bne.n	8000872 <__aeabi_dadd+0x3ee>
 8000870:	e0e9      	b.n	8000a46 <__aeabi_dadd+0x5c2>
 8000872:	001c      	movs	r4, r3
 8000874:	0017      	movs	r7, r2
 8000876:	46d8      	mov	r8, fp
 8000878:	4e88      	ldr	r6, [pc, #544]	; (8000a9c <__aeabi_dadd+0x618>)
 800087a:	e687      	b.n	800058c <__aeabi_dadd+0x108>
 800087c:	2500      	movs	r5, #0
 800087e:	e772      	b.n	8000766 <__aeabi_dadd+0x2e2>
 8000880:	2100      	movs	r1, #0
 8000882:	e782      	b.n	800078a <__aeabi_dadd+0x306>
 8000884:	0023      	movs	r3, r4
 8000886:	433b      	orrs	r3, r7
 8000888:	2e00      	cmp	r6, #0
 800088a:	d000      	beq.n	800088e <__aeabi_dadd+0x40a>
 800088c:	e0ab      	b.n	80009e6 <__aeabi_dadd+0x562>
 800088e:	2b00      	cmp	r3, #0
 8000890:	d100      	bne.n	8000894 <__aeabi_dadd+0x410>
 8000892:	e0e7      	b.n	8000a64 <__aeabi_dadd+0x5e0>
 8000894:	000b      	movs	r3, r1
 8000896:	4313      	orrs	r3, r2
 8000898:	d100      	bne.n	800089c <__aeabi_dadd+0x418>
 800089a:	e677      	b.n	800058c <__aeabi_dadd+0x108>
 800089c:	18ba      	adds	r2, r7, r2
 800089e:	42ba      	cmp	r2, r7
 80008a0:	41bf      	sbcs	r7, r7
 80008a2:	1864      	adds	r4, r4, r1
 80008a4:	427f      	negs	r7, r7
 80008a6:	19e4      	adds	r4, r4, r7
 80008a8:	0223      	lsls	r3, r4, #8
 80008aa:	d400      	bmi.n	80008ae <__aeabi_dadd+0x42a>
 80008ac:	e0f2      	b.n	8000a94 <__aeabi_dadd+0x610>
 80008ae:	4b7c      	ldr	r3, [pc, #496]	; (8000aa0 <__aeabi_dadd+0x61c>)
 80008b0:	0017      	movs	r7, r2
 80008b2:	401c      	ands	r4, r3
 80008b4:	0006      	movs	r6, r0
 80008b6:	e669      	b.n	800058c <__aeabi_dadd+0x108>
 80008b8:	0020      	movs	r0, r4
 80008ba:	4338      	orrs	r0, r7
 80008bc:	2e00      	cmp	r6, #0
 80008be:	d1d1      	bne.n	8000864 <__aeabi_dadd+0x3e0>
 80008c0:	2800      	cmp	r0, #0
 80008c2:	d15b      	bne.n	800097c <__aeabi_dadd+0x4f8>
 80008c4:	001c      	movs	r4, r3
 80008c6:	4314      	orrs	r4, r2
 80008c8:	d100      	bne.n	80008cc <__aeabi_dadd+0x448>
 80008ca:	e0a8      	b.n	8000a1e <__aeabi_dadd+0x59a>
 80008cc:	001c      	movs	r4, r3
 80008ce:	0017      	movs	r7, r2
 80008d0:	46d8      	mov	r8, fp
 80008d2:	e65b      	b.n	800058c <__aeabi_dadd+0x108>
 80008d4:	0006      	movs	r6, r0
 80008d6:	2400      	movs	r4, #0
 80008d8:	2700      	movs	r7, #0
 80008da:	e697      	b.n	800060c <__aeabi_dadd+0x188>
 80008dc:	4650      	mov	r0, sl
 80008de:	000b      	movs	r3, r1
 80008e0:	3820      	subs	r0, #32
 80008e2:	40c3      	lsrs	r3, r0
 80008e4:	4699      	mov	r9, r3
 80008e6:	4653      	mov	r3, sl
 80008e8:	2b20      	cmp	r3, #32
 80008ea:	d100      	bne.n	80008ee <__aeabi_dadd+0x46a>
 80008ec:	e095      	b.n	8000a1a <__aeabi_dadd+0x596>
 80008ee:	2340      	movs	r3, #64	; 0x40
 80008f0:	4650      	mov	r0, sl
 80008f2:	1a1b      	subs	r3, r3, r0
 80008f4:	4099      	lsls	r1, r3
 80008f6:	430a      	orrs	r2, r1
 80008f8:	1e51      	subs	r1, r2, #1
 80008fa:	418a      	sbcs	r2, r1
 80008fc:	464b      	mov	r3, r9
 80008fe:	2100      	movs	r1, #0
 8000900:	431a      	orrs	r2, r3
 8000902:	e69f      	b.n	8000644 <__aeabi_dadd+0x1c0>
 8000904:	2e00      	cmp	r6, #0
 8000906:	d130      	bne.n	800096a <__aeabi_dadd+0x4e6>
 8000908:	0026      	movs	r6, r4
 800090a:	433e      	orrs	r6, r7
 800090c:	d067      	beq.n	80009de <__aeabi_dadd+0x55a>
 800090e:	43db      	mvns	r3, r3
 8000910:	469a      	mov	sl, r3
 8000912:	2b00      	cmp	r3, #0
 8000914:	d01c      	beq.n	8000950 <__aeabi_dadd+0x4cc>
 8000916:	4e61      	ldr	r6, [pc, #388]	; (8000a9c <__aeabi_dadd+0x618>)
 8000918:	42b0      	cmp	r0, r6
 800091a:	d060      	beq.n	80009de <__aeabi_dadd+0x55a>
 800091c:	4653      	mov	r3, sl
 800091e:	2b38      	cmp	r3, #56	; 0x38
 8000920:	dd00      	ble.n	8000924 <__aeabi_dadd+0x4a0>
 8000922:	e096      	b.n	8000a52 <__aeabi_dadd+0x5ce>
 8000924:	2b1f      	cmp	r3, #31
 8000926:	dd00      	ble.n	800092a <__aeabi_dadd+0x4a6>
 8000928:	e09f      	b.n	8000a6a <__aeabi_dadd+0x5e6>
 800092a:	2620      	movs	r6, #32
 800092c:	1af3      	subs	r3, r6, r3
 800092e:	0026      	movs	r6, r4
 8000930:	409e      	lsls	r6, r3
 8000932:	469c      	mov	ip, r3
 8000934:	46b3      	mov	fp, r6
 8000936:	4653      	mov	r3, sl
 8000938:	003e      	movs	r6, r7
 800093a:	40de      	lsrs	r6, r3
 800093c:	0033      	movs	r3, r6
 800093e:	465e      	mov	r6, fp
 8000940:	431e      	orrs	r6, r3
 8000942:	4663      	mov	r3, ip
 8000944:	409f      	lsls	r7, r3
 8000946:	1e7b      	subs	r3, r7, #1
 8000948:	419f      	sbcs	r7, r3
 800094a:	4653      	mov	r3, sl
 800094c:	40dc      	lsrs	r4, r3
 800094e:	4337      	orrs	r7, r6
 8000950:	18bf      	adds	r7, r7, r2
 8000952:	4297      	cmp	r7, r2
 8000954:	4192      	sbcs	r2, r2
 8000956:	1864      	adds	r4, r4, r1
 8000958:	4252      	negs	r2, r2
 800095a:	18a4      	adds	r4, r4, r2
 800095c:	0006      	movs	r6, r0
 800095e:	e678      	b.n	8000652 <__aeabi_dadd+0x1ce>
 8000960:	4327      	orrs	r7, r4
 8000962:	1e7c      	subs	r4, r7, #1
 8000964:	41a7      	sbcs	r7, r4
 8000966:	2400      	movs	r4, #0
 8000968:	e737      	b.n	80007da <__aeabi_dadd+0x356>
 800096a:	4e4c      	ldr	r6, [pc, #304]	; (8000a9c <__aeabi_dadd+0x618>)
 800096c:	42b0      	cmp	r0, r6
 800096e:	d036      	beq.n	80009de <__aeabi_dadd+0x55a>
 8000970:	2680      	movs	r6, #128	; 0x80
 8000972:	425b      	negs	r3, r3
 8000974:	0436      	lsls	r6, r6, #16
 8000976:	469a      	mov	sl, r3
 8000978:	4334      	orrs	r4, r6
 800097a:	e7cf      	b.n	800091c <__aeabi_dadd+0x498>
 800097c:	0018      	movs	r0, r3
 800097e:	4310      	orrs	r0, r2
 8000980:	d100      	bne.n	8000984 <__aeabi_dadd+0x500>
 8000982:	e603      	b.n	800058c <__aeabi_dadd+0x108>
 8000984:	1ab8      	subs	r0, r7, r2
 8000986:	4684      	mov	ip, r0
 8000988:	4567      	cmp	r7, ip
 800098a:	41ad      	sbcs	r5, r5
 800098c:	1ae0      	subs	r0, r4, r3
 800098e:	426d      	negs	r5, r5
 8000990:	1b40      	subs	r0, r0, r5
 8000992:	0205      	lsls	r5, r0, #8
 8000994:	d400      	bmi.n	8000998 <__aeabi_dadd+0x514>
 8000996:	e62c      	b.n	80005f2 <__aeabi_dadd+0x16e>
 8000998:	1bd7      	subs	r7, r2, r7
 800099a:	42ba      	cmp	r2, r7
 800099c:	4192      	sbcs	r2, r2
 800099e:	1b1c      	subs	r4, r3, r4
 80009a0:	4252      	negs	r2, r2
 80009a2:	1aa4      	subs	r4, r4, r2
 80009a4:	46d8      	mov	r8, fp
 80009a6:	e5f1      	b.n	800058c <__aeabi_dadd+0x108>
 80009a8:	0018      	movs	r0, r3
 80009aa:	4310      	orrs	r0, r2
 80009ac:	d100      	bne.n	80009b0 <__aeabi_dadd+0x52c>
 80009ae:	e763      	b.n	8000878 <__aeabi_dadd+0x3f4>
 80009b0:	08f8      	lsrs	r0, r7, #3
 80009b2:	0767      	lsls	r7, r4, #29
 80009b4:	4307      	orrs	r7, r0
 80009b6:	2080      	movs	r0, #128	; 0x80
 80009b8:	08e4      	lsrs	r4, r4, #3
 80009ba:	0300      	lsls	r0, r0, #12
 80009bc:	4204      	tst	r4, r0
 80009be:	d008      	beq.n	80009d2 <__aeabi_dadd+0x54e>
 80009c0:	08dd      	lsrs	r5, r3, #3
 80009c2:	4205      	tst	r5, r0
 80009c4:	d105      	bne.n	80009d2 <__aeabi_dadd+0x54e>
 80009c6:	08d2      	lsrs	r2, r2, #3
 80009c8:	0759      	lsls	r1, r3, #29
 80009ca:	4311      	orrs	r1, r2
 80009cc:	000f      	movs	r7, r1
 80009ce:	002c      	movs	r4, r5
 80009d0:	46d8      	mov	r8, fp
 80009d2:	0f7b      	lsrs	r3, r7, #29
 80009d4:	00e4      	lsls	r4, r4, #3
 80009d6:	431c      	orrs	r4, r3
 80009d8:	00ff      	lsls	r7, r7, #3
 80009da:	4e30      	ldr	r6, [pc, #192]	; (8000a9c <__aeabi_dadd+0x618>)
 80009dc:	e5d6      	b.n	800058c <__aeabi_dadd+0x108>
 80009de:	000c      	movs	r4, r1
 80009e0:	0017      	movs	r7, r2
 80009e2:	0006      	movs	r6, r0
 80009e4:	e5d2      	b.n	800058c <__aeabi_dadd+0x108>
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d038      	beq.n	8000a5c <__aeabi_dadd+0x5d8>
 80009ea:	000b      	movs	r3, r1
 80009ec:	4313      	orrs	r3, r2
 80009ee:	d100      	bne.n	80009f2 <__aeabi_dadd+0x56e>
 80009f0:	e742      	b.n	8000878 <__aeabi_dadd+0x3f4>
 80009f2:	08f8      	lsrs	r0, r7, #3
 80009f4:	0767      	lsls	r7, r4, #29
 80009f6:	4307      	orrs	r7, r0
 80009f8:	2080      	movs	r0, #128	; 0x80
 80009fa:	08e4      	lsrs	r4, r4, #3
 80009fc:	0300      	lsls	r0, r0, #12
 80009fe:	4204      	tst	r4, r0
 8000a00:	d0e7      	beq.n	80009d2 <__aeabi_dadd+0x54e>
 8000a02:	08cb      	lsrs	r3, r1, #3
 8000a04:	4203      	tst	r3, r0
 8000a06:	d1e4      	bne.n	80009d2 <__aeabi_dadd+0x54e>
 8000a08:	08d2      	lsrs	r2, r2, #3
 8000a0a:	0749      	lsls	r1, r1, #29
 8000a0c:	4311      	orrs	r1, r2
 8000a0e:	000f      	movs	r7, r1
 8000a10:	001c      	movs	r4, r3
 8000a12:	e7de      	b.n	80009d2 <__aeabi_dadd+0x54e>
 8000a14:	2700      	movs	r7, #0
 8000a16:	2400      	movs	r4, #0
 8000a18:	e5d5      	b.n	80005c6 <__aeabi_dadd+0x142>
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	e76b      	b.n	80008f6 <__aeabi_dadd+0x472>
 8000a1e:	2500      	movs	r5, #0
 8000a20:	2700      	movs	r7, #0
 8000a22:	e5f3      	b.n	800060c <__aeabi_dadd+0x188>
 8000a24:	464e      	mov	r6, r9
 8000a26:	0025      	movs	r5, r4
 8000a28:	3e20      	subs	r6, #32
 8000a2a:	40f5      	lsrs	r5, r6
 8000a2c:	464b      	mov	r3, r9
 8000a2e:	002e      	movs	r6, r5
 8000a30:	2b20      	cmp	r3, #32
 8000a32:	d02d      	beq.n	8000a90 <__aeabi_dadd+0x60c>
 8000a34:	2540      	movs	r5, #64	; 0x40
 8000a36:	1aed      	subs	r5, r5, r3
 8000a38:	40ac      	lsls	r4, r5
 8000a3a:	4327      	orrs	r7, r4
 8000a3c:	1e7c      	subs	r4, r7, #1
 8000a3e:	41a7      	sbcs	r7, r4
 8000a40:	2400      	movs	r4, #0
 8000a42:	4337      	orrs	r7, r6
 8000a44:	e6c9      	b.n	80007da <__aeabi_dadd+0x356>
 8000a46:	2480      	movs	r4, #128	; 0x80
 8000a48:	2500      	movs	r5, #0
 8000a4a:	0324      	lsls	r4, r4, #12
 8000a4c:	4e13      	ldr	r6, [pc, #76]	; (8000a9c <__aeabi_dadd+0x618>)
 8000a4e:	2700      	movs	r7, #0
 8000a50:	e5dc      	b.n	800060c <__aeabi_dadd+0x188>
 8000a52:	4327      	orrs	r7, r4
 8000a54:	1e7c      	subs	r4, r7, #1
 8000a56:	41a7      	sbcs	r7, r4
 8000a58:	2400      	movs	r4, #0
 8000a5a:	e779      	b.n	8000950 <__aeabi_dadd+0x4cc>
 8000a5c:	000c      	movs	r4, r1
 8000a5e:	0017      	movs	r7, r2
 8000a60:	4e0e      	ldr	r6, [pc, #56]	; (8000a9c <__aeabi_dadd+0x618>)
 8000a62:	e593      	b.n	800058c <__aeabi_dadd+0x108>
 8000a64:	000c      	movs	r4, r1
 8000a66:	0017      	movs	r7, r2
 8000a68:	e590      	b.n	800058c <__aeabi_dadd+0x108>
 8000a6a:	4656      	mov	r6, sl
 8000a6c:	0023      	movs	r3, r4
 8000a6e:	3e20      	subs	r6, #32
 8000a70:	40f3      	lsrs	r3, r6
 8000a72:	4699      	mov	r9, r3
 8000a74:	4653      	mov	r3, sl
 8000a76:	2b20      	cmp	r3, #32
 8000a78:	d00e      	beq.n	8000a98 <__aeabi_dadd+0x614>
 8000a7a:	2340      	movs	r3, #64	; 0x40
 8000a7c:	4656      	mov	r6, sl
 8000a7e:	1b9b      	subs	r3, r3, r6
 8000a80:	409c      	lsls	r4, r3
 8000a82:	4327      	orrs	r7, r4
 8000a84:	1e7c      	subs	r4, r7, #1
 8000a86:	41a7      	sbcs	r7, r4
 8000a88:	464b      	mov	r3, r9
 8000a8a:	2400      	movs	r4, #0
 8000a8c:	431f      	orrs	r7, r3
 8000a8e:	e75f      	b.n	8000950 <__aeabi_dadd+0x4cc>
 8000a90:	2400      	movs	r4, #0
 8000a92:	e7d2      	b.n	8000a3a <__aeabi_dadd+0x5b6>
 8000a94:	0017      	movs	r7, r2
 8000a96:	e5b2      	b.n	80005fe <__aeabi_dadd+0x17a>
 8000a98:	2400      	movs	r4, #0
 8000a9a:	e7f2      	b.n	8000a82 <__aeabi_dadd+0x5fe>
 8000a9c:	000007ff 	.word	0x000007ff
 8000aa0:	ff7fffff 	.word	0xff7fffff

08000aa4 <__eqdf2>:
 8000aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000aa6:	464f      	mov	r7, r9
 8000aa8:	4646      	mov	r6, r8
 8000aaa:	46d6      	mov	lr, sl
 8000aac:	005c      	lsls	r4, r3, #1
 8000aae:	b5c0      	push	{r6, r7, lr}
 8000ab0:	031f      	lsls	r7, r3, #12
 8000ab2:	0fdb      	lsrs	r3, r3, #31
 8000ab4:	469a      	mov	sl, r3
 8000ab6:	4b17      	ldr	r3, [pc, #92]	; (8000b14 <__eqdf2+0x70>)
 8000ab8:	030e      	lsls	r6, r1, #12
 8000aba:	004d      	lsls	r5, r1, #1
 8000abc:	4684      	mov	ip, r0
 8000abe:	4680      	mov	r8, r0
 8000ac0:	0b36      	lsrs	r6, r6, #12
 8000ac2:	0d6d      	lsrs	r5, r5, #21
 8000ac4:	0fc9      	lsrs	r1, r1, #31
 8000ac6:	4691      	mov	r9, r2
 8000ac8:	0b3f      	lsrs	r7, r7, #12
 8000aca:	0d64      	lsrs	r4, r4, #21
 8000acc:	2001      	movs	r0, #1
 8000ace:	429d      	cmp	r5, r3
 8000ad0:	d008      	beq.n	8000ae4 <__eqdf2+0x40>
 8000ad2:	429c      	cmp	r4, r3
 8000ad4:	d001      	beq.n	8000ada <__eqdf2+0x36>
 8000ad6:	42a5      	cmp	r5, r4
 8000ad8:	d00b      	beq.n	8000af2 <__eqdf2+0x4e>
 8000ada:	bc1c      	pop	{r2, r3, r4}
 8000adc:	4690      	mov	r8, r2
 8000ade:	4699      	mov	r9, r3
 8000ae0:	46a2      	mov	sl, r4
 8000ae2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ae4:	4663      	mov	r3, ip
 8000ae6:	4333      	orrs	r3, r6
 8000ae8:	d1f7      	bne.n	8000ada <__eqdf2+0x36>
 8000aea:	42ac      	cmp	r4, r5
 8000aec:	d1f5      	bne.n	8000ada <__eqdf2+0x36>
 8000aee:	433a      	orrs	r2, r7
 8000af0:	d1f3      	bne.n	8000ada <__eqdf2+0x36>
 8000af2:	2001      	movs	r0, #1
 8000af4:	42be      	cmp	r6, r7
 8000af6:	d1f0      	bne.n	8000ada <__eqdf2+0x36>
 8000af8:	45c8      	cmp	r8, r9
 8000afa:	d1ee      	bne.n	8000ada <__eqdf2+0x36>
 8000afc:	4551      	cmp	r1, sl
 8000afe:	d007      	beq.n	8000b10 <__eqdf2+0x6c>
 8000b00:	2d00      	cmp	r5, #0
 8000b02:	d1ea      	bne.n	8000ada <__eqdf2+0x36>
 8000b04:	4663      	mov	r3, ip
 8000b06:	431e      	orrs	r6, r3
 8000b08:	0030      	movs	r0, r6
 8000b0a:	1e46      	subs	r6, r0, #1
 8000b0c:	41b0      	sbcs	r0, r6
 8000b0e:	e7e4      	b.n	8000ada <__eqdf2+0x36>
 8000b10:	2000      	movs	r0, #0
 8000b12:	e7e2      	b.n	8000ada <__eqdf2+0x36>
 8000b14:	000007ff 	.word	0x000007ff

08000b18 <__gedf2>:
 8000b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b1a:	4645      	mov	r5, r8
 8000b1c:	46de      	mov	lr, fp
 8000b1e:	4657      	mov	r7, sl
 8000b20:	464e      	mov	r6, r9
 8000b22:	b5e0      	push	{r5, r6, r7, lr}
 8000b24:	031f      	lsls	r7, r3, #12
 8000b26:	0b3d      	lsrs	r5, r7, #12
 8000b28:	4f2c      	ldr	r7, [pc, #176]	; (8000bdc <__gedf2+0xc4>)
 8000b2a:	030e      	lsls	r6, r1, #12
 8000b2c:	004c      	lsls	r4, r1, #1
 8000b2e:	46ab      	mov	fp, r5
 8000b30:	005d      	lsls	r5, r3, #1
 8000b32:	4684      	mov	ip, r0
 8000b34:	0b36      	lsrs	r6, r6, #12
 8000b36:	0d64      	lsrs	r4, r4, #21
 8000b38:	0fc9      	lsrs	r1, r1, #31
 8000b3a:	4690      	mov	r8, r2
 8000b3c:	0d6d      	lsrs	r5, r5, #21
 8000b3e:	0fdb      	lsrs	r3, r3, #31
 8000b40:	42bc      	cmp	r4, r7
 8000b42:	d02a      	beq.n	8000b9a <__gedf2+0x82>
 8000b44:	4f25      	ldr	r7, [pc, #148]	; (8000bdc <__gedf2+0xc4>)
 8000b46:	42bd      	cmp	r5, r7
 8000b48:	d02d      	beq.n	8000ba6 <__gedf2+0x8e>
 8000b4a:	2c00      	cmp	r4, #0
 8000b4c:	d10f      	bne.n	8000b6e <__gedf2+0x56>
 8000b4e:	4330      	orrs	r0, r6
 8000b50:	0007      	movs	r7, r0
 8000b52:	4681      	mov	r9, r0
 8000b54:	4278      	negs	r0, r7
 8000b56:	4178      	adcs	r0, r7
 8000b58:	b2c0      	uxtb	r0, r0
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	d117      	bne.n	8000b8e <__gedf2+0x76>
 8000b5e:	465f      	mov	r7, fp
 8000b60:	433a      	orrs	r2, r7
 8000b62:	d114      	bne.n	8000b8e <__gedf2+0x76>
 8000b64:	464b      	mov	r3, r9
 8000b66:	2000      	movs	r0, #0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d00a      	beq.n	8000b82 <__gedf2+0x6a>
 8000b6c:	e006      	b.n	8000b7c <__gedf2+0x64>
 8000b6e:	2d00      	cmp	r5, #0
 8000b70:	d102      	bne.n	8000b78 <__gedf2+0x60>
 8000b72:	4658      	mov	r0, fp
 8000b74:	4302      	orrs	r2, r0
 8000b76:	d001      	beq.n	8000b7c <__gedf2+0x64>
 8000b78:	4299      	cmp	r1, r3
 8000b7a:	d018      	beq.n	8000bae <__gedf2+0x96>
 8000b7c:	4248      	negs	r0, r1
 8000b7e:	2101      	movs	r1, #1
 8000b80:	4308      	orrs	r0, r1
 8000b82:	bc3c      	pop	{r2, r3, r4, r5}
 8000b84:	4690      	mov	r8, r2
 8000b86:	4699      	mov	r9, r3
 8000b88:	46a2      	mov	sl, r4
 8000b8a:	46ab      	mov	fp, r5
 8000b8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b8e:	2800      	cmp	r0, #0
 8000b90:	d0f2      	beq.n	8000b78 <__gedf2+0x60>
 8000b92:	2001      	movs	r0, #1
 8000b94:	3b01      	subs	r3, #1
 8000b96:	4318      	orrs	r0, r3
 8000b98:	e7f3      	b.n	8000b82 <__gedf2+0x6a>
 8000b9a:	0037      	movs	r7, r6
 8000b9c:	4307      	orrs	r7, r0
 8000b9e:	d0d1      	beq.n	8000b44 <__gedf2+0x2c>
 8000ba0:	2002      	movs	r0, #2
 8000ba2:	4240      	negs	r0, r0
 8000ba4:	e7ed      	b.n	8000b82 <__gedf2+0x6a>
 8000ba6:	465f      	mov	r7, fp
 8000ba8:	4317      	orrs	r7, r2
 8000baa:	d0ce      	beq.n	8000b4a <__gedf2+0x32>
 8000bac:	e7f8      	b.n	8000ba0 <__gedf2+0x88>
 8000bae:	42ac      	cmp	r4, r5
 8000bb0:	dce4      	bgt.n	8000b7c <__gedf2+0x64>
 8000bb2:	da03      	bge.n	8000bbc <__gedf2+0xa4>
 8000bb4:	1e48      	subs	r0, r1, #1
 8000bb6:	2101      	movs	r1, #1
 8000bb8:	4308      	orrs	r0, r1
 8000bba:	e7e2      	b.n	8000b82 <__gedf2+0x6a>
 8000bbc:	455e      	cmp	r6, fp
 8000bbe:	d8dd      	bhi.n	8000b7c <__gedf2+0x64>
 8000bc0:	d006      	beq.n	8000bd0 <__gedf2+0xb8>
 8000bc2:	2000      	movs	r0, #0
 8000bc4:	455e      	cmp	r6, fp
 8000bc6:	d2dc      	bcs.n	8000b82 <__gedf2+0x6a>
 8000bc8:	2301      	movs	r3, #1
 8000bca:	1e48      	subs	r0, r1, #1
 8000bcc:	4318      	orrs	r0, r3
 8000bce:	e7d8      	b.n	8000b82 <__gedf2+0x6a>
 8000bd0:	45c4      	cmp	ip, r8
 8000bd2:	d8d3      	bhi.n	8000b7c <__gedf2+0x64>
 8000bd4:	2000      	movs	r0, #0
 8000bd6:	45c4      	cmp	ip, r8
 8000bd8:	d3f6      	bcc.n	8000bc8 <__gedf2+0xb0>
 8000bda:	e7d2      	b.n	8000b82 <__gedf2+0x6a>
 8000bdc:	000007ff 	.word	0x000007ff

08000be0 <__ledf2>:
 8000be0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000be2:	464e      	mov	r6, r9
 8000be4:	4645      	mov	r5, r8
 8000be6:	46de      	mov	lr, fp
 8000be8:	4657      	mov	r7, sl
 8000bea:	005c      	lsls	r4, r3, #1
 8000bec:	b5e0      	push	{r5, r6, r7, lr}
 8000bee:	031f      	lsls	r7, r3, #12
 8000bf0:	0fdb      	lsrs	r3, r3, #31
 8000bf2:	4699      	mov	r9, r3
 8000bf4:	4b2a      	ldr	r3, [pc, #168]	; (8000ca0 <__ledf2+0xc0>)
 8000bf6:	030e      	lsls	r6, r1, #12
 8000bf8:	004d      	lsls	r5, r1, #1
 8000bfa:	0fc9      	lsrs	r1, r1, #31
 8000bfc:	4684      	mov	ip, r0
 8000bfe:	0b36      	lsrs	r6, r6, #12
 8000c00:	0d6d      	lsrs	r5, r5, #21
 8000c02:	468b      	mov	fp, r1
 8000c04:	4690      	mov	r8, r2
 8000c06:	0b3f      	lsrs	r7, r7, #12
 8000c08:	0d64      	lsrs	r4, r4, #21
 8000c0a:	429d      	cmp	r5, r3
 8000c0c:	d020      	beq.n	8000c50 <__ledf2+0x70>
 8000c0e:	4b24      	ldr	r3, [pc, #144]	; (8000ca0 <__ledf2+0xc0>)
 8000c10:	429c      	cmp	r4, r3
 8000c12:	d022      	beq.n	8000c5a <__ledf2+0x7a>
 8000c14:	2d00      	cmp	r5, #0
 8000c16:	d112      	bne.n	8000c3e <__ledf2+0x5e>
 8000c18:	4330      	orrs	r0, r6
 8000c1a:	4243      	negs	r3, r0
 8000c1c:	4143      	adcs	r3, r0
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	2c00      	cmp	r4, #0
 8000c22:	d01f      	beq.n	8000c64 <__ledf2+0x84>
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d00c      	beq.n	8000c42 <__ledf2+0x62>
 8000c28:	464b      	mov	r3, r9
 8000c2a:	2001      	movs	r0, #1
 8000c2c:	3b01      	subs	r3, #1
 8000c2e:	4303      	orrs	r3, r0
 8000c30:	0018      	movs	r0, r3
 8000c32:	bc3c      	pop	{r2, r3, r4, r5}
 8000c34:	4690      	mov	r8, r2
 8000c36:	4699      	mov	r9, r3
 8000c38:	46a2      	mov	sl, r4
 8000c3a:	46ab      	mov	fp, r5
 8000c3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c3e:	2c00      	cmp	r4, #0
 8000c40:	d016      	beq.n	8000c70 <__ledf2+0x90>
 8000c42:	45cb      	cmp	fp, r9
 8000c44:	d017      	beq.n	8000c76 <__ledf2+0x96>
 8000c46:	465b      	mov	r3, fp
 8000c48:	4259      	negs	r1, r3
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	430b      	orrs	r3, r1
 8000c4e:	e7ef      	b.n	8000c30 <__ledf2+0x50>
 8000c50:	0031      	movs	r1, r6
 8000c52:	2302      	movs	r3, #2
 8000c54:	4301      	orrs	r1, r0
 8000c56:	d1eb      	bne.n	8000c30 <__ledf2+0x50>
 8000c58:	e7d9      	b.n	8000c0e <__ledf2+0x2e>
 8000c5a:	0039      	movs	r1, r7
 8000c5c:	2302      	movs	r3, #2
 8000c5e:	4311      	orrs	r1, r2
 8000c60:	d1e6      	bne.n	8000c30 <__ledf2+0x50>
 8000c62:	e7d7      	b.n	8000c14 <__ledf2+0x34>
 8000c64:	433a      	orrs	r2, r7
 8000c66:	d1dd      	bne.n	8000c24 <__ledf2+0x44>
 8000c68:	2300      	movs	r3, #0
 8000c6a:	2800      	cmp	r0, #0
 8000c6c:	d0e0      	beq.n	8000c30 <__ledf2+0x50>
 8000c6e:	e7ea      	b.n	8000c46 <__ledf2+0x66>
 8000c70:	433a      	orrs	r2, r7
 8000c72:	d1e6      	bne.n	8000c42 <__ledf2+0x62>
 8000c74:	e7e7      	b.n	8000c46 <__ledf2+0x66>
 8000c76:	42a5      	cmp	r5, r4
 8000c78:	dce5      	bgt.n	8000c46 <__ledf2+0x66>
 8000c7a:	db05      	blt.n	8000c88 <__ledf2+0xa8>
 8000c7c:	42be      	cmp	r6, r7
 8000c7e:	d8e2      	bhi.n	8000c46 <__ledf2+0x66>
 8000c80:	d007      	beq.n	8000c92 <__ledf2+0xb2>
 8000c82:	2300      	movs	r3, #0
 8000c84:	42be      	cmp	r6, r7
 8000c86:	d2d3      	bcs.n	8000c30 <__ledf2+0x50>
 8000c88:	4659      	mov	r1, fp
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	3901      	subs	r1, #1
 8000c8e:	430b      	orrs	r3, r1
 8000c90:	e7ce      	b.n	8000c30 <__ledf2+0x50>
 8000c92:	45c4      	cmp	ip, r8
 8000c94:	d8d7      	bhi.n	8000c46 <__ledf2+0x66>
 8000c96:	2300      	movs	r3, #0
 8000c98:	45c4      	cmp	ip, r8
 8000c9a:	d3f5      	bcc.n	8000c88 <__ledf2+0xa8>
 8000c9c:	e7c8      	b.n	8000c30 <__ledf2+0x50>
 8000c9e:	46c0      	nop			; (mov r8, r8)
 8000ca0:	000007ff 	.word	0x000007ff

08000ca4 <__aeabi_dmul>:
 8000ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ca6:	4657      	mov	r7, sl
 8000ca8:	4645      	mov	r5, r8
 8000caa:	46de      	mov	lr, fp
 8000cac:	464e      	mov	r6, r9
 8000cae:	b5e0      	push	{r5, r6, r7, lr}
 8000cb0:	030c      	lsls	r4, r1, #12
 8000cb2:	4698      	mov	r8, r3
 8000cb4:	004e      	lsls	r6, r1, #1
 8000cb6:	0b23      	lsrs	r3, r4, #12
 8000cb8:	b087      	sub	sp, #28
 8000cba:	0007      	movs	r7, r0
 8000cbc:	4692      	mov	sl, r2
 8000cbe:	469b      	mov	fp, r3
 8000cc0:	0d76      	lsrs	r6, r6, #21
 8000cc2:	0fcd      	lsrs	r5, r1, #31
 8000cc4:	2e00      	cmp	r6, #0
 8000cc6:	d06b      	beq.n	8000da0 <__aeabi_dmul+0xfc>
 8000cc8:	4b6d      	ldr	r3, [pc, #436]	; (8000e80 <__aeabi_dmul+0x1dc>)
 8000cca:	429e      	cmp	r6, r3
 8000ccc:	d035      	beq.n	8000d3a <__aeabi_dmul+0x96>
 8000cce:	2480      	movs	r4, #128	; 0x80
 8000cd0:	465b      	mov	r3, fp
 8000cd2:	0f42      	lsrs	r2, r0, #29
 8000cd4:	0424      	lsls	r4, r4, #16
 8000cd6:	00db      	lsls	r3, r3, #3
 8000cd8:	4314      	orrs	r4, r2
 8000cda:	431c      	orrs	r4, r3
 8000cdc:	00c3      	lsls	r3, r0, #3
 8000cde:	4699      	mov	r9, r3
 8000ce0:	4b68      	ldr	r3, [pc, #416]	; (8000e84 <__aeabi_dmul+0x1e0>)
 8000ce2:	46a3      	mov	fp, r4
 8000ce4:	469c      	mov	ip, r3
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	2700      	movs	r7, #0
 8000cea:	4466      	add	r6, ip
 8000cec:	9302      	str	r3, [sp, #8]
 8000cee:	4643      	mov	r3, r8
 8000cf0:	031c      	lsls	r4, r3, #12
 8000cf2:	005a      	lsls	r2, r3, #1
 8000cf4:	0fdb      	lsrs	r3, r3, #31
 8000cf6:	4650      	mov	r0, sl
 8000cf8:	0b24      	lsrs	r4, r4, #12
 8000cfa:	0d52      	lsrs	r2, r2, #21
 8000cfc:	4698      	mov	r8, r3
 8000cfe:	d100      	bne.n	8000d02 <__aeabi_dmul+0x5e>
 8000d00:	e076      	b.n	8000df0 <__aeabi_dmul+0x14c>
 8000d02:	4b5f      	ldr	r3, [pc, #380]	; (8000e80 <__aeabi_dmul+0x1dc>)
 8000d04:	429a      	cmp	r2, r3
 8000d06:	d06d      	beq.n	8000de4 <__aeabi_dmul+0x140>
 8000d08:	2380      	movs	r3, #128	; 0x80
 8000d0a:	0f41      	lsrs	r1, r0, #29
 8000d0c:	041b      	lsls	r3, r3, #16
 8000d0e:	430b      	orrs	r3, r1
 8000d10:	495c      	ldr	r1, [pc, #368]	; (8000e84 <__aeabi_dmul+0x1e0>)
 8000d12:	00e4      	lsls	r4, r4, #3
 8000d14:	468c      	mov	ip, r1
 8000d16:	431c      	orrs	r4, r3
 8000d18:	00c3      	lsls	r3, r0, #3
 8000d1a:	2000      	movs	r0, #0
 8000d1c:	4462      	add	r2, ip
 8000d1e:	4641      	mov	r1, r8
 8000d20:	18b6      	adds	r6, r6, r2
 8000d22:	4069      	eors	r1, r5
 8000d24:	1c72      	adds	r2, r6, #1
 8000d26:	9101      	str	r1, [sp, #4]
 8000d28:	4694      	mov	ip, r2
 8000d2a:	4307      	orrs	r7, r0
 8000d2c:	2f0f      	cmp	r7, #15
 8000d2e:	d900      	bls.n	8000d32 <__aeabi_dmul+0x8e>
 8000d30:	e0b0      	b.n	8000e94 <__aeabi_dmul+0x1f0>
 8000d32:	4a55      	ldr	r2, [pc, #340]	; (8000e88 <__aeabi_dmul+0x1e4>)
 8000d34:	00bf      	lsls	r7, r7, #2
 8000d36:	59d2      	ldr	r2, [r2, r7]
 8000d38:	4697      	mov	pc, r2
 8000d3a:	465b      	mov	r3, fp
 8000d3c:	4303      	orrs	r3, r0
 8000d3e:	4699      	mov	r9, r3
 8000d40:	d000      	beq.n	8000d44 <__aeabi_dmul+0xa0>
 8000d42:	e087      	b.n	8000e54 <__aeabi_dmul+0x1b0>
 8000d44:	2300      	movs	r3, #0
 8000d46:	469b      	mov	fp, r3
 8000d48:	3302      	adds	r3, #2
 8000d4a:	2708      	movs	r7, #8
 8000d4c:	9302      	str	r3, [sp, #8]
 8000d4e:	e7ce      	b.n	8000cee <__aeabi_dmul+0x4a>
 8000d50:	4642      	mov	r2, r8
 8000d52:	9201      	str	r2, [sp, #4]
 8000d54:	2802      	cmp	r0, #2
 8000d56:	d067      	beq.n	8000e28 <__aeabi_dmul+0x184>
 8000d58:	2803      	cmp	r0, #3
 8000d5a:	d100      	bne.n	8000d5e <__aeabi_dmul+0xba>
 8000d5c:	e20e      	b.n	800117c <__aeabi_dmul+0x4d8>
 8000d5e:	2801      	cmp	r0, #1
 8000d60:	d000      	beq.n	8000d64 <__aeabi_dmul+0xc0>
 8000d62:	e162      	b.n	800102a <__aeabi_dmul+0x386>
 8000d64:	2300      	movs	r3, #0
 8000d66:	2400      	movs	r4, #0
 8000d68:	2200      	movs	r2, #0
 8000d6a:	4699      	mov	r9, r3
 8000d6c:	9901      	ldr	r1, [sp, #4]
 8000d6e:	4001      	ands	r1, r0
 8000d70:	b2cd      	uxtb	r5, r1
 8000d72:	2100      	movs	r1, #0
 8000d74:	0312      	lsls	r2, r2, #12
 8000d76:	0d0b      	lsrs	r3, r1, #20
 8000d78:	0b12      	lsrs	r2, r2, #12
 8000d7a:	051b      	lsls	r3, r3, #20
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	4a43      	ldr	r2, [pc, #268]	; (8000e8c <__aeabi_dmul+0x1e8>)
 8000d80:	0524      	lsls	r4, r4, #20
 8000d82:	4013      	ands	r3, r2
 8000d84:	431c      	orrs	r4, r3
 8000d86:	0064      	lsls	r4, r4, #1
 8000d88:	07ed      	lsls	r5, r5, #31
 8000d8a:	0864      	lsrs	r4, r4, #1
 8000d8c:	432c      	orrs	r4, r5
 8000d8e:	4648      	mov	r0, r9
 8000d90:	0021      	movs	r1, r4
 8000d92:	b007      	add	sp, #28
 8000d94:	bc3c      	pop	{r2, r3, r4, r5}
 8000d96:	4690      	mov	r8, r2
 8000d98:	4699      	mov	r9, r3
 8000d9a:	46a2      	mov	sl, r4
 8000d9c:	46ab      	mov	fp, r5
 8000d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000da0:	4303      	orrs	r3, r0
 8000da2:	4699      	mov	r9, r3
 8000da4:	d04f      	beq.n	8000e46 <__aeabi_dmul+0x1a2>
 8000da6:	465b      	mov	r3, fp
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d100      	bne.n	8000dae <__aeabi_dmul+0x10a>
 8000dac:	e189      	b.n	80010c2 <__aeabi_dmul+0x41e>
 8000dae:	4658      	mov	r0, fp
 8000db0:	f000 fe60 	bl	8001a74 <__clzsi2>
 8000db4:	0003      	movs	r3, r0
 8000db6:	3b0b      	subs	r3, #11
 8000db8:	2b1c      	cmp	r3, #28
 8000dba:	dd00      	ble.n	8000dbe <__aeabi_dmul+0x11a>
 8000dbc:	e17a      	b.n	80010b4 <__aeabi_dmul+0x410>
 8000dbe:	221d      	movs	r2, #29
 8000dc0:	1ad3      	subs	r3, r2, r3
 8000dc2:	003a      	movs	r2, r7
 8000dc4:	0001      	movs	r1, r0
 8000dc6:	465c      	mov	r4, fp
 8000dc8:	40da      	lsrs	r2, r3
 8000dca:	3908      	subs	r1, #8
 8000dcc:	408c      	lsls	r4, r1
 8000dce:	0013      	movs	r3, r2
 8000dd0:	408f      	lsls	r7, r1
 8000dd2:	4323      	orrs	r3, r4
 8000dd4:	469b      	mov	fp, r3
 8000dd6:	46b9      	mov	r9, r7
 8000dd8:	2300      	movs	r3, #0
 8000dda:	4e2d      	ldr	r6, [pc, #180]	; (8000e90 <__aeabi_dmul+0x1ec>)
 8000ddc:	2700      	movs	r7, #0
 8000dde:	1a36      	subs	r6, r6, r0
 8000de0:	9302      	str	r3, [sp, #8]
 8000de2:	e784      	b.n	8000cee <__aeabi_dmul+0x4a>
 8000de4:	4653      	mov	r3, sl
 8000de6:	4323      	orrs	r3, r4
 8000de8:	d12a      	bne.n	8000e40 <__aeabi_dmul+0x19c>
 8000dea:	2400      	movs	r4, #0
 8000dec:	2002      	movs	r0, #2
 8000dee:	e796      	b.n	8000d1e <__aeabi_dmul+0x7a>
 8000df0:	4653      	mov	r3, sl
 8000df2:	4323      	orrs	r3, r4
 8000df4:	d020      	beq.n	8000e38 <__aeabi_dmul+0x194>
 8000df6:	2c00      	cmp	r4, #0
 8000df8:	d100      	bne.n	8000dfc <__aeabi_dmul+0x158>
 8000dfa:	e157      	b.n	80010ac <__aeabi_dmul+0x408>
 8000dfc:	0020      	movs	r0, r4
 8000dfe:	f000 fe39 	bl	8001a74 <__clzsi2>
 8000e02:	0003      	movs	r3, r0
 8000e04:	3b0b      	subs	r3, #11
 8000e06:	2b1c      	cmp	r3, #28
 8000e08:	dd00      	ble.n	8000e0c <__aeabi_dmul+0x168>
 8000e0a:	e149      	b.n	80010a0 <__aeabi_dmul+0x3fc>
 8000e0c:	211d      	movs	r1, #29
 8000e0e:	1acb      	subs	r3, r1, r3
 8000e10:	4651      	mov	r1, sl
 8000e12:	0002      	movs	r2, r0
 8000e14:	40d9      	lsrs	r1, r3
 8000e16:	4653      	mov	r3, sl
 8000e18:	3a08      	subs	r2, #8
 8000e1a:	4094      	lsls	r4, r2
 8000e1c:	4093      	lsls	r3, r2
 8000e1e:	430c      	orrs	r4, r1
 8000e20:	4a1b      	ldr	r2, [pc, #108]	; (8000e90 <__aeabi_dmul+0x1ec>)
 8000e22:	1a12      	subs	r2, r2, r0
 8000e24:	2000      	movs	r0, #0
 8000e26:	e77a      	b.n	8000d1e <__aeabi_dmul+0x7a>
 8000e28:	2501      	movs	r5, #1
 8000e2a:	9b01      	ldr	r3, [sp, #4]
 8000e2c:	4c14      	ldr	r4, [pc, #80]	; (8000e80 <__aeabi_dmul+0x1dc>)
 8000e2e:	401d      	ands	r5, r3
 8000e30:	2300      	movs	r3, #0
 8000e32:	2200      	movs	r2, #0
 8000e34:	4699      	mov	r9, r3
 8000e36:	e79c      	b.n	8000d72 <__aeabi_dmul+0xce>
 8000e38:	2400      	movs	r4, #0
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	2001      	movs	r0, #1
 8000e3e:	e76e      	b.n	8000d1e <__aeabi_dmul+0x7a>
 8000e40:	4653      	mov	r3, sl
 8000e42:	2003      	movs	r0, #3
 8000e44:	e76b      	b.n	8000d1e <__aeabi_dmul+0x7a>
 8000e46:	2300      	movs	r3, #0
 8000e48:	469b      	mov	fp, r3
 8000e4a:	3301      	adds	r3, #1
 8000e4c:	2704      	movs	r7, #4
 8000e4e:	2600      	movs	r6, #0
 8000e50:	9302      	str	r3, [sp, #8]
 8000e52:	e74c      	b.n	8000cee <__aeabi_dmul+0x4a>
 8000e54:	2303      	movs	r3, #3
 8000e56:	4681      	mov	r9, r0
 8000e58:	270c      	movs	r7, #12
 8000e5a:	9302      	str	r3, [sp, #8]
 8000e5c:	e747      	b.n	8000cee <__aeabi_dmul+0x4a>
 8000e5e:	2280      	movs	r2, #128	; 0x80
 8000e60:	2300      	movs	r3, #0
 8000e62:	2500      	movs	r5, #0
 8000e64:	0312      	lsls	r2, r2, #12
 8000e66:	4699      	mov	r9, r3
 8000e68:	4c05      	ldr	r4, [pc, #20]	; (8000e80 <__aeabi_dmul+0x1dc>)
 8000e6a:	e782      	b.n	8000d72 <__aeabi_dmul+0xce>
 8000e6c:	465c      	mov	r4, fp
 8000e6e:	464b      	mov	r3, r9
 8000e70:	9802      	ldr	r0, [sp, #8]
 8000e72:	e76f      	b.n	8000d54 <__aeabi_dmul+0xb0>
 8000e74:	465c      	mov	r4, fp
 8000e76:	464b      	mov	r3, r9
 8000e78:	9501      	str	r5, [sp, #4]
 8000e7a:	9802      	ldr	r0, [sp, #8]
 8000e7c:	e76a      	b.n	8000d54 <__aeabi_dmul+0xb0>
 8000e7e:	46c0      	nop			; (mov r8, r8)
 8000e80:	000007ff 	.word	0x000007ff
 8000e84:	fffffc01 	.word	0xfffffc01
 8000e88:	08004868 	.word	0x08004868
 8000e8c:	800fffff 	.word	0x800fffff
 8000e90:	fffffc0d 	.word	0xfffffc0d
 8000e94:	464a      	mov	r2, r9
 8000e96:	4649      	mov	r1, r9
 8000e98:	0c17      	lsrs	r7, r2, #16
 8000e9a:	0c1a      	lsrs	r2, r3, #16
 8000e9c:	041b      	lsls	r3, r3, #16
 8000e9e:	0c1b      	lsrs	r3, r3, #16
 8000ea0:	0408      	lsls	r0, r1, #16
 8000ea2:	0019      	movs	r1, r3
 8000ea4:	0c00      	lsrs	r0, r0, #16
 8000ea6:	4341      	muls	r1, r0
 8000ea8:	0015      	movs	r5, r2
 8000eaa:	4688      	mov	r8, r1
 8000eac:	0019      	movs	r1, r3
 8000eae:	437d      	muls	r5, r7
 8000eb0:	4379      	muls	r1, r7
 8000eb2:	9503      	str	r5, [sp, #12]
 8000eb4:	4689      	mov	r9, r1
 8000eb6:	0029      	movs	r1, r5
 8000eb8:	0015      	movs	r5, r2
 8000eba:	4345      	muls	r5, r0
 8000ebc:	444d      	add	r5, r9
 8000ebe:	9502      	str	r5, [sp, #8]
 8000ec0:	4645      	mov	r5, r8
 8000ec2:	0c2d      	lsrs	r5, r5, #16
 8000ec4:	46aa      	mov	sl, r5
 8000ec6:	9d02      	ldr	r5, [sp, #8]
 8000ec8:	4455      	add	r5, sl
 8000eca:	45a9      	cmp	r9, r5
 8000ecc:	d906      	bls.n	8000edc <__aeabi_dmul+0x238>
 8000ece:	468a      	mov	sl, r1
 8000ed0:	2180      	movs	r1, #128	; 0x80
 8000ed2:	0249      	lsls	r1, r1, #9
 8000ed4:	4689      	mov	r9, r1
 8000ed6:	44ca      	add	sl, r9
 8000ed8:	4651      	mov	r1, sl
 8000eda:	9103      	str	r1, [sp, #12]
 8000edc:	0c29      	lsrs	r1, r5, #16
 8000ede:	9104      	str	r1, [sp, #16]
 8000ee0:	4641      	mov	r1, r8
 8000ee2:	0409      	lsls	r1, r1, #16
 8000ee4:	042d      	lsls	r5, r5, #16
 8000ee6:	0c09      	lsrs	r1, r1, #16
 8000ee8:	4688      	mov	r8, r1
 8000eea:	0029      	movs	r1, r5
 8000eec:	0c25      	lsrs	r5, r4, #16
 8000eee:	0424      	lsls	r4, r4, #16
 8000ef0:	4441      	add	r1, r8
 8000ef2:	0c24      	lsrs	r4, r4, #16
 8000ef4:	9105      	str	r1, [sp, #20]
 8000ef6:	0021      	movs	r1, r4
 8000ef8:	4341      	muls	r1, r0
 8000efa:	4688      	mov	r8, r1
 8000efc:	0021      	movs	r1, r4
 8000efe:	4379      	muls	r1, r7
 8000f00:	468a      	mov	sl, r1
 8000f02:	4368      	muls	r0, r5
 8000f04:	4641      	mov	r1, r8
 8000f06:	4450      	add	r0, sl
 8000f08:	4681      	mov	r9, r0
 8000f0a:	0c08      	lsrs	r0, r1, #16
 8000f0c:	4448      	add	r0, r9
 8000f0e:	436f      	muls	r7, r5
 8000f10:	4582      	cmp	sl, r0
 8000f12:	d903      	bls.n	8000f1c <__aeabi_dmul+0x278>
 8000f14:	2180      	movs	r1, #128	; 0x80
 8000f16:	0249      	lsls	r1, r1, #9
 8000f18:	4689      	mov	r9, r1
 8000f1a:	444f      	add	r7, r9
 8000f1c:	0c01      	lsrs	r1, r0, #16
 8000f1e:	4689      	mov	r9, r1
 8000f20:	0039      	movs	r1, r7
 8000f22:	4449      	add	r1, r9
 8000f24:	9102      	str	r1, [sp, #8]
 8000f26:	4641      	mov	r1, r8
 8000f28:	040f      	lsls	r7, r1, #16
 8000f2a:	9904      	ldr	r1, [sp, #16]
 8000f2c:	0c3f      	lsrs	r7, r7, #16
 8000f2e:	4688      	mov	r8, r1
 8000f30:	0400      	lsls	r0, r0, #16
 8000f32:	19c0      	adds	r0, r0, r7
 8000f34:	4480      	add	r8, r0
 8000f36:	4641      	mov	r1, r8
 8000f38:	9104      	str	r1, [sp, #16]
 8000f3a:	4659      	mov	r1, fp
 8000f3c:	0c0f      	lsrs	r7, r1, #16
 8000f3e:	0409      	lsls	r1, r1, #16
 8000f40:	0c09      	lsrs	r1, r1, #16
 8000f42:	4688      	mov	r8, r1
 8000f44:	4359      	muls	r1, r3
 8000f46:	468a      	mov	sl, r1
 8000f48:	0039      	movs	r1, r7
 8000f4a:	4351      	muls	r1, r2
 8000f4c:	4689      	mov	r9, r1
 8000f4e:	4641      	mov	r1, r8
 8000f50:	434a      	muls	r2, r1
 8000f52:	4651      	mov	r1, sl
 8000f54:	0c09      	lsrs	r1, r1, #16
 8000f56:	468b      	mov	fp, r1
 8000f58:	437b      	muls	r3, r7
 8000f5a:	18d2      	adds	r2, r2, r3
 8000f5c:	445a      	add	r2, fp
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d903      	bls.n	8000f6a <__aeabi_dmul+0x2c6>
 8000f62:	2380      	movs	r3, #128	; 0x80
 8000f64:	025b      	lsls	r3, r3, #9
 8000f66:	469b      	mov	fp, r3
 8000f68:	44d9      	add	r9, fp
 8000f6a:	4651      	mov	r1, sl
 8000f6c:	0409      	lsls	r1, r1, #16
 8000f6e:	0c09      	lsrs	r1, r1, #16
 8000f70:	468a      	mov	sl, r1
 8000f72:	4641      	mov	r1, r8
 8000f74:	4361      	muls	r1, r4
 8000f76:	437c      	muls	r4, r7
 8000f78:	0c13      	lsrs	r3, r2, #16
 8000f7a:	0412      	lsls	r2, r2, #16
 8000f7c:	444b      	add	r3, r9
 8000f7e:	4452      	add	r2, sl
 8000f80:	46a1      	mov	r9, r4
 8000f82:	468a      	mov	sl, r1
 8000f84:	003c      	movs	r4, r7
 8000f86:	4641      	mov	r1, r8
 8000f88:	436c      	muls	r4, r5
 8000f8a:	434d      	muls	r5, r1
 8000f8c:	4651      	mov	r1, sl
 8000f8e:	444d      	add	r5, r9
 8000f90:	0c0f      	lsrs	r7, r1, #16
 8000f92:	197d      	adds	r5, r7, r5
 8000f94:	45a9      	cmp	r9, r5
 8000f96:	d903      	bls.n	8000fa0 <__aeabi_dmul+0x2fc>
 8000f98:	2180      	movs	r1, #128	; 0x80
 8000f9a:	0249      	lsls	r1, r1, #9
 8000f9c:	4688      	mov	r8, r1
 8000f9e:	4444      	add	r4, r8
 8000fa0:	9f04      	ldr	r7, [sp, #16]
 8000fa2:	9903      	ldr	r1, [sp, #12]
 8000fa4:	46b8      	mov	r8, r7
 8000fa6:	4441      	add	r1, r8
 8000fa8:	468b      	mov	fp, r1
 8000faa:	4583      	cmp	fp, r0
 8000fac:	4180      	sbcs	r0, r0
 8000fae:	4241      	negs	r1, r0
 8000fb0:	4688      	mov	r8, r1
 8000fb2:	4651      	mov	r1, sl
 8000fb4:	0408      	lsls	r0, r1, #16
 8000fb6:	042f      	lsls	r7, r5, #16
 8000fb8:	0c00      	lsrs	r0, r0, #16
 8000fba:	183f      	adds	r7, r7, r0
 8000fbc:	4658      	mov	r0, fp
 8000fbe:	9902      	ldr	r1, [sp, #8]
 8000fc0:	1810      	adds	r0, r2, r0
 8000fc2:	4689      	mov	r9, r1
 8000fc4:	4290      	cmp	r0, r2
 8000fc6:	4192      	sbcs	r2, r2
 8000fc8:	444f      	add	r7, r9
 8000fca:	46ba      	mov	sl, r7
 8000fcc:	4252      	negs	r2, r2
 8000fce:	4699      	mov	r9, r3
 8000fd0:	4693      	mov	fp, r2
 8000fd2:	44c2      	add	sl, r8
 8000fd4:	44d1      	add	r9, sl
 8000fd6:	44cb      	add	fp, r9
 8000fd8:	428f      	cmp	r7, r1
 8000fda:	41bf      	sbcs	r7, r7
 8000fdc:	45c2      	cmp	sl, r8
 8000fde:	4189      	sbcs	r1, r1
 8000fe0:	4599      	cmp	r9, r3
 8000fe2:	419b      	sbcs	r3, r3
 8000fe4:	4593      	cmp	fp, r2
 8000fe6:	4192      	sbcs	r2, r2
 8000fe8:	427f      	negs	r7, r7
 8000fea:	4249      	negs	r1, r1
 8000fec:	0c2d      	lsrs	r5, r5, #16
 8000fee:	4252      	negs	r2, r2
 8000ff0:	430f      	orrs	r7, r1
 8000ff2:	425b      	negs	r3, r3
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	197f      	adds	r7, r7, r5
 8000ff8:	18ff      	adds	r7, r7, r3
 8000ffa:	465b      	mov	r3, fp
 8000ffc:	193c      	adds	r4, r7, r4
 8000ffe:	0ddb      	lsrs	r3, r3, #23
 8001000:	9a05      	ldr	r2, [sp, #20]
 8001002:	0264      	lsls	r4, r4, #9
 8001004:	431c      	orrs	r4, r3
 8001006:	0243      	lsls	r3, r0, #9
 8001008:	4313      	orrs	r3, r2
 800100a:	1e5d      	subs	r5, r3, #1
 800100c:	41ab      	sbcs	r3, r5
 800100e:	465a      	mov	r2, fp
 8001010:	0dc0      	lsrs	r0, r0, #23
 8001012:	4303      	orrs	r3, r0
 8001014:	0252      	lsls	r2, r2, #9
 8001016:	4313      	orrs	r3, r2
 8001018:	01e2      	lsls	r2, r4, #7
 800101a:	d556      	bpl.n	80010ca <__aeabi_dmul+0x426>
 800101c:	2001      	movs	r0, #1
 800101e:	085a      	lsrs	r2, r3, #1
 8001020:	4003      	ands	r3, r0
 8001022:	4313      	orrs	r3, r2
 8001024:	07e2      	lsls	r2, r4, #31
 8001026:	4313      	orrs	r3, r2
 8001028:	0864      	lsrs	r4, r4, #1
 800102a:	485a      	ldr	r0, [pc, #360]	; (8001194 <__aeabi_dmul+0x4f0>)
 800102c:	4460      	add	r0, ip
 800102e:	2800      	cmp	r0, #0
 8001030:	dd4d      	ble.n	80010ce <__aeabi_dmul+0x42a>
 8001032:	075a      	lsls	r2, r3, #29
 8001034:	d009      	beq.n	800104a <__aeabi_dmul+0x3a6>
 8001036:	220f      	movs	r2, #15
 8001038:	401a      	ands	r2, r3
 800103a:	2a04      	cmp	r2, #4
 800103c:	d005      	beq.n	800104a <__aeabi_dmul+0x3a6>
 800103e:	1d1a      	adds	r2, r3, #4
 8001040:	429a      	cmp	r2, r3
 8001042:	419b      	sbcs	r3, r3
 8001044:	425b      	negs	r3, r3
 8001046:	18e4      	adds	r4, r4, r3
 8001048:	0013      	movs	r3, r2
 800104a:	01e2      	lsls	r2, r4, #7
 800104c:	d504      	bpl.n	8001058 <__aeabi_dmul+0x3b4>
 800104e:	2080      	movs	r0, #128	; 0x80
 8001050:	4a51      	ldr	r2, [pc, #324]	; (8001198 <__aeabi_dmul+0x4f4>)
 8001052:	00c0      	lsls	r0, r0, #3
 8001054:	4014      	ands	r4, r2
 8001056:	4460      	add	r0, ip
 8001058:	4a50      	ldr	r2, [pc, #320]	; (800119c <__aeabi_dmul+0x4f8>)
 800105a:	4290      	cmp	r0, r2
 800105c:	dd00      	ble.n	8001060 <__aeabi_dmul+0x3bc>
 800105e:	e6e3      	b.n	8000e28 <__aeabi_dmul+0x184>
 8001060:	2501      	movs	r5, #1
 8001062:	08db      	lsrs	r3, r3, #3
 8001064:	0762      	lsls	r2, r4, #29
 8001066:	431a      	orrs	r2, r3
 8001068:	0264      	lsls	r4, r4, #9
 800106a:	9b01      	ldr	r3, [sp, #4]
 800106c:	4691      	mov	r9, r2
 800106e:	0b22      	lsrs	r2, r4, #12
 8001070:	0544      	lsls	r4, r0, #21
 8001072:	0d64      	lsrs	r4, r4, #21
 8001074:	401d      	ands	r5, r3
 8001076:	e67c      	b.n	8000d72 <__aeabi_dmul+0xce>
 8001078:	2280      	movs	r2, #128	; 0x80
 800107a:	4659      	mov	r1, fp
 800107c:	0312      	lsls	r2, r2, #12
 800107e:	4211      	tst	r1, r2
 8001080:	d008      	beq.n	8001094 <__aeabi_dmul+0x3f0>
 8001082:	4214      	tst	r4, r2
 8001084:	d106      	bne.n	8001094 <__aeabi_dmul+0x3f0>
 8001086:	4322      	orrs	r2, r4
 8001088:	0312      	lsls	r2, r2, #12
 800108a:	0b12      	lsrs	r2, r2, #12
 800108c:	4645      	mov	r5, r8
 800108e:	4699      	mov	r9, r3
 8001090:	4c43      	ldr	r4, [pc, #268]	; (80011a0 <__aeabi_dmul+0x4fc>)
 8001092:	e66e      	b.n	8000d72 <__aeabi_dmul+0xce>
 8001094:	465b      	mov	r3, fp
 8001096:	431a      	orrs	r2, r3
 8001098:	0312      	lsls	r2, r2, #12
 800109a:	0b12      	lsrs	r2, r2, #12
 800109c:	4c40      	ldr	r4, [pc, #256]	; (80011a0 <__aeabi_dmul+0x4fc>)
 800109e:	e668      	b.n	8000d72 <__aeabi_dmul+0xce>
 80010a0:	0003      	movs	r3, r0
 80010a2:	4654      	mov	r4, sl
 80010a4:	3b28      	subs	r3, #40	; 0x28
 80010a6:	409c      	lsls	r4, r3
 80010a8:	2300      	movs	r3, #0
 80010aa:	e6b9      	b.n	8000e20 <__aeabi_dmul+0x17c>
 80010ac:	f000 fce2 	bl	8001a74 <__clzsi2>
 80010b0:	3020      	adds	r0, #32
 80010b2:	e6a6      	b.n	8000e02 <__aeabi_dmul+0x15e>
 80010b4:	0003      	movs	r3, r0
 80010b6:	3b28      	subs	r3, #40	; 0x28
 80010b8:	409f      	lsls	r7, r3
 80010ba:	2300      	movs	r3, #0
 80010bc:	46bb      	mov	fp, r7
 80010be:	4699      	mov	r9, r3
 80010c0:	e68a      	b.n	8000dd8 <__aeabi_dmul+0x134>
 80010c2:	f000 fcd7 	bl	8001a74 <__clzsi2>
 80010c6:	3020      	adds	r0, #32
 80010c8:	e674      	b.n	8000db4 <__aeabi_dmul+0x110>
 80010ca:	46b4      	mov	ip, r6
 80010cc:	e7ad      	b.n	800102a <__aeabi_dmul+0x386>
 80010ce:	2501      	movs	r5, #1
 80010d0:	1a2a      	subs	r2, r5, r0
 80010d2:	2a38      	cmp	r2, #56	; 0x38
 80010d4:	dd06      	ble.n	80010e4 <__aeabi_dmul+0x440>
 80010d6:	9b01      	ldr	r3, [sp, #4]
 80010d8:	2400      	movs	r4, #0
 80010da:	401d      	ands	r5, r3
 80010dc:	2300      	movs	r3, #0
 80010de:	2200      	movs	r2, #0
 80010e0:	4699      	mov	r9, r3
 80010e2:	e646      	b.n	8000d72 <__aeabi_dmul+0xce>
 80010e4:	2a1f      	cmp	r2, #31
 80010e6:	dc21      	bgt.n	800112c <__aeabi_dmul+0x488>
 80010e8:	2520      	movs	r5, #32
 80010ea:	0020      	movs	r0, r4
 80010ec:	1aad      	subs	r5, r5, r2
 80010ee:	001e      	movs	r6, r3
 80010f0:	40ab      	lsls	r3, r5
 80010f2:	40a8      	lsls	r0, r5
 80010f4:	40d6      	lsrs	r6, r2
 80010f6:	1e5d      	subs	r5, r3, #1
 80010f8:	41ab      	sbcs	r3, r5
 80010fa:	4330      	orrs	r0, r6
 80010fc:	4318      	orrs	r0, r3
 80010fe:	40d4      	lsrs	r4, r2
 8001100:	0743      	lsls	r3, r0, #29
 8001102:	d009      	beq.n	8001118 <__aeabi_dmul+0x474>
 8001104:	230f      	movs	r3, #15
 8001106:	4003      	ands	r3, r0
 8001108:	2b04      	cmp	r3, #4
 800110a:	d005      	beq.n	8001118 <__aeabi_dmul+0x474>
 800110c:	0003      	movs	r3, r0
 800110e:	1d18      	adds	r0, r3, #4
 8001110:	4298      	cmp	r0, r3
 8001112:	419b      	sbcs	r3, r3
 8001114:	425b      	negs	r3, r3
 8001116:	18e4      	adds	r4, r4, r3
 8001118:	0223      	lsls	r3, r4, #8
 800111a:	d521      	bpl.n	8001160 <__aeabi_dmul+0x4bc>
 800111c:	2501      	movs	r5, #1
 800111e:	9b01      	ldr	r3, [sp, #4]
 8001120:	2401      	movs	r4, #1
 8001122:	401d      	ands	r5, r3
 8001124:	2300      	movs	r3, #0
 8001126:	2200      	movs	r2, #0
 8001128:	4699      	mov	r9, r3
 800112a:	e622      	b.n	8000d72 <__aeabi_dmul+0xce>
 800112c:	251f      	movs	r5, #31
 800112e:	0021      	movs	r1, r4
 8001130:	426d      	negs	r5, r5
 8001132:	1a28      	subs	r0, r5, r0
 8001134:	40c1      	lsrs	r1, r0
 8001136:	0008      	movs	r0, r1
 8001138:	2a20      	cmp	r2, #32
 800113a:	d01d      	beq.n	8001178 <__aeabi_dmul+0x4d4>
 800113c:	355f      	adds	r5, #95	; 0x5f
 800113e:	1aaa      	subs	r2, r5, r2
 8001140:	4094      	lsls	r4, r2
 8001142:	4323      	orrs	r3, r4
 8001144:	1e5c      	subs	r4, r3, #1
 8001146:	41a3      	sbcs	r3, r4
 8001148:	2507      	movs	r5, #7
 800114a:	4303      	orrs	r3, r0
 800114c:	401d      	ands	r5, r3
 800114e:	2200      	movs	r2, #0
 8001150:	2d00      	cmp	r5, #0
 8001152:	d009      	beq.n	8001168 <__aeabi_dmul+0x4c4>
 8001154:	220f      	movs	r2, #15
 8001156:	2400      	movs	r4, #0
 8001158:	401a      	ands	r2, r3
 800115a:	0018      	movs	r0, r3
 800115c:	2a04      	cmp	r2, #4
 800115e:	d1d6      	bne.n	800110e <__aeabi_dmul+0x46a>
 8001160:	0003      	movs	r3, r0
 8001162:	0765      	lsls	r5, r4, #29
 8001164:	0264      	lsls	r4, r4, #9
 8001166:	0b22      	lsrs	r2, r4, #12
 8001168:	08db      	lsrs	r3, r3, #3
 800116a:	432b      	orrs	r3, r5
 800116c:	2501      	movs	r5, #1
 800116e:	4699      	mov	r9, r3
 8001170:	9b01      	ldr	r3, [sp, #4]
 8001172:	2400      	movs	r4, #0
 8001174:	401d      	ands	r5, r3
 8001176:	e5fc      	b.n	8000d72 <__aeabi_dmul+0xce>
 8001178:	2400      	movs	r4, #0
 800117a:	e7e2      	b.n	8001142 <__aeabi_dmul+0x49e>
 800117c:	2280      	movs	r2, #128	; 0x80
 800117e:	2501      	movs	r5, #1
 8001180:	0312      	lsls	r2, r2, #12
 8001182:	4322      	orrs	r2, r4
 8001184:	9901      	ldr	r1, [sp, #4]
 8001186:	0312      	lsls	r2, r2, #12
 8001188:	0b12      	lsrs	r2, r2, #12
 800118a:	400d      	ands	r5, r1
 800118c:	4699      	mov	r9, r3
 800118e:	4c04      	ldr	r4, [pc, #16]	; (80011a0 <__aeabi_dmul+0x4fc>)
 8001190:	e5ef      	b.n	8000d72 <__aeabi_dmul+0xce>
 8001192:	46c0      	nop			; (mov r8, r8)
 8001194:	000003ff 	.word	0x000003ff
 8001198:	feffffff 	.word	0xfeffffff
 800119c:	000007fe 	.word	0x000007fe
 80011a0:	000007ff 	.word	0x000007ff

080011a4 <__aeabi_dsub>:
 80011a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011a6:	4646      	mov	r6, r8
 80011a8:	46d6      	mov	lr, sl
 80011aa:	464f      	mov	r7, r9
 80011ac:	030c      	lsls	r4, r1, #12
 80011ae:	b5c0      	push	{r6, r7, lr}
 80011b0:	0fcd      	lsrs	r5, r1, #31
 80011b2:	004e      	lsls	r6, r1, #1
 80011b4:	0a61      	lsrs	r1, r4, #9
 80011b6:	0f44      	lsrs	r4, r0, #29
 80011b8:	430c      	orrs	r4, r1
 80011ba:	00c1      	lsls	r1, r0, #3
 80011bc:	0058      	lsls	r0, r3, #1
 80011be:	0d40      	lsrs	r0, r0, #21
 80011c0:	4684      	mov	ip, r0
 80011c2:	468a      	mov	sl, r1
 80011c4:	000f      	movs	r7, r1
 80011c6:	0319      	lsls	r1, r3, #12
 80011c8:	0f50      	lsrs	r0, r2, #29
 80011ca:	0a49      	lsrs	r1, r1, #9
 80011cc:	4301      	orrs	r1, r0
 80011ce:	48c6      	ldr	r0, [pc, #792]	; (80014e8 <__aeabi_dsub+0x344>)
 80011d0:	0d76      	lsrs	r6, r6, #21
 80011d2:	46a8      	mov	r8, r5
 80011d4:	0fdb      	lsrs	r3, r3, #31
 80011d6:	00d2      	lsls	r2, r2, #3
 80011d8:	4584      	cmp	ip, r0
 80011da:	d100      	bne.n	80011de <__aeabi_dsub+0x3a>
 80011dc:	e0d8      	b.n	8001390 <__aeabi_dsub+0x1ec>
 80011de:	2001      	movs	r0, #1
 80011e0:	4043      	eors	r3, r0
 80011e2:	42ab      	cmp	r3, r5
 80011e4:	d100      	bne.n	80011e8 <__aeabi_dsub+0x44>
 80011e6:	e0a6      	b.n	8001336 <__aeabi_dsub+0x192>
 80011e8:	4660      	mov	r0, ip
 80011ea:	1a35      	subs	r5, r6, r0
 80011ec:	2d00      	cmp	r5, #0
 80011ee:	dc00      	bgt.n	80011f2 <__aeabi_dsub+0x4e>
 80011f0:	e105      	b.n	80013fe <__aeabi_dsub+0x25a>
 80011f2:	2800      	cmp	r0, #0
 80011f4:	d110      	bne.n	8001218 <__aeabi_dsub+0x74>
 80011f6:	000b      	movs	r3, r1
 80011f8:	4313      	orrs	r3, r2
 80011fa:	d100      	bne.n	80011fe <__aeabi_dsub+0x5a>
 80011fc:	e0d7      	b.n	80013ae <__aeabi_dsub+0x20a>
 80011fe:	1e6b      	subs	r3, r5, #1
 8001200:	2b00      	cmp	r3, #0
 8001202:	d000      	beq.n	8001206 <__aeabi_dsub+0x62>
 8001204:	e14b      	b.n	800149e <__aeabi_dsub+0x2fa>
 8001206:	4653      	mov	r3, sl
 8001208:	1a9f      	subs	r7, r3, r2
 800120a:	45ba      	cmp	sl, r7
 800120c:	4180      	sbcs	r0, r0
 800120e:	1a64      	subs	r4, r4, r1
 8001210:	4240      	negs	r0, r0
 8001212:	1a24      	subs	r4, r4, r0
 8001214:	2601      	movs	r6, #1
 8001216:	e01e      	b.n	8001256 <__aeabi_dsub+0xb2>
 8001218:	4bb3      	ldr	r3, [pc, #716]	; (80014e8 <__aeabi_dsub+0x344>)
 800121a:	429e      	cmp	r6, r3
 800121c:	d048      	beq.n	80012b0 <__aeabi_dsub+0x10c>
 800121e:	2380      	movs	r3, #128	; 0x80
 8001220:	041b      	lsls	r3, r3, #16
 8001222:	4319      	orrs	r1, r3
 8001224:	2d38      	cmp	r5, #56	; 0x38
 8001226:	dd00      	ble.n	800122a <__aeabi_dsub+0x86>
 8001228:	e119      	b.n	800145e <__aeabi_dsub+0x2ba>
 800122a:	2d1f      	cmp	r5, #31
 800122c:	dd00      	ble.n	8001230 <__aeabi_dsub+0x8c>
 800122e:	e14c      	b.n	80014ca <__aeabi_dsub+0x326>
 8001230:	2320      	movs	r3, #32
 8001232:	000f      	movs	r7, r1
 8001234:	1b5b      	subs	r3, r3, r5
 8001236:	0010      	movs	r0, r2
 8001238:	409a      	lsls	r2, r3
 800123a:	409f      	lsls	r7, r3
 800123c:	40e8      	lsrs	r0, r5
 800123e:	1e53      	subs	r3, r2, #1
 8001240:	419a      	sbcs	r2, r3
 8001242:	40e9      	lsrs	r1, r5
 8001244:	4307      	orrs	r7, r0
 8001246:	4317      	orrs	r7, r2
 8001248:	4653      	mov	r3, sl
 800124a:	1bdf      	subs	r7, r3, r7
 800124c:	1a61      	subs	r1, r4, r1
 800124e:	45ba      	cmp	sl, r7
 8001250:	41a4      	sbcs	r4, r4
 8001252:	4264      	negs	r4, r4
 8001254:	1b0c      	subs	r4, r1, r4
 8001256:	0223      	lsls	r3, r4, #8
 8001258:	d400      	bmi.n	800125c <__aeabi_dsub+0xb8>
 800125a:	e0c5      	b.n	80013e8 <__aeabi_dsub+0x244>
 800125c:	0264      	lsls	r4, r4, #9
 800125e:	0a65      	lsrs	r5, r4, #9
 8001260:	2d00      	cmp	r5, #0
 8001262:	d100      	bne.n	8001266 <__aeabi_dsub+0xc2>
 8001264:	e0f6      	b.n	8001454 <__aeabi_dsub+0x2b0>
 8001266:	0028      	movs	r0, r5
 8001268:	f000 fc04 	bl	8001a74 <__clzsi2>
 800126c:	0003      	movs	r3, r0
 800126e:	3b08      	subs	r3, #8
 8001270:	2b1f      	cmp	r3, #31
 8001272:	dd00      	ble.n	8001276 <__aeabi_dsub+0xd2>
 8001274:	e0e9      	b.n	800144a <__aeabi_dsub+0x2a6>
 8001276:	2220      	movs	r2, #32
 8001278:	003c      	movs	r4, r7
 800127a:	1ad2      	subs	r2, r2, r3
 800127c:	409d      	lsls	r5, r3
 800127e:	40d4      	lsrs	r4, r2
 8001280:	409f      	lsls	r7, r3
 8001282:	4325      	orrs	r5, r4
 8001284:	429e      	cmp	r6, r3
 8001286:	dd00      	ble.n	800128a <__aeabi_dsub+0xe6>
 8001288:	e0db      	b.n	8001442 <__aeabi_dsub+0x29e>
 800128a:	1b9e      	subs	r6, r3, r6
 800128c:	1c73      	adds	r3, r6, #1
 800128e:	2b1f      	cmp	r3, #31
 8001290:	dd00      	ble.n	8001294 <__aeabi_dsub+0xf0>
 8001292:	e10a      	b.n	80014aa <__aeabi_dsub+0x306>
 8001294:	2220      	movs	r2, #32
 8001296:	0038      	movs	r0, r7
 8001298:	1ad2      	subs	r2, r2, r3
 800129a:	0029      	movs	r1, r5
 800129c:	4097      	lsls	r7, r2
 800129e:	002c      	movs	r4, r5
 80012a0:	4091      	lsls	r1, r2
 80012a2:	40d8      	lsrs	r0, r3
 80012a4:	1e7a      	subs	r2, r7, #1
 80012a6:	4197      	sbcs	r7, r2
 80012a8:	40dc      	lsrs	r4, r3
 80012aa:	2600      	movs	r6, #0
 80012ac:	4301      	orrs	r1, r0
 80012ae:	430f      	orrs	r7, r1
 80012b0:	077b      	lsls	r3, r7, #29
 80012b2:	d009      	beq.n	80012c8 <__aeabi_dsub+0x124>
 80012b4:	230f      	movs	r3, #15
 80012b6:	403b      	ands	r3, r7
 80012b8:	2b04      	cmp	r3, #4
 80012ba:	d005      	beq.n	80012c8 <__aeabi_dsub+0x124>
 80012bc:	1d3b      	adds	r3, r7, #4
 80012be:	42bb      	cmp	r3, r7
 80012c0:	41bf      	sbcs	r7, r7
 80012c2:	427f      	negs	r7, r7
 80012c4:	19e4      	adds	r4, r4, r7
 80012c6:	001f      	movs	r7, r3
 80012c8:	0223      	lsls	r3, r4, #8
 80012ca:	d525      	bpl.n	8001318 <__aeabi_dsub+0x174>
 80012cc:	4b86      	ldr	r3, [pc, #536]	; (80014e8 <__aeabi_dsub+0x344>)
 80012ce:	3601      	adds	r6, #1
 80012d0:	429e      	cmp	r6, r3
 80012d2:	d100      	bne.n	80012d6 <__aeabi_dsub+0x132>
 80012d4:	e0af      	b.n	8001436 <__aeabi_dsub+0x292>
 80012d6:	4b85      	ldr	r3, [pc, #532]	; (80014ec <__aeabi_dsub+0x348>)
 80012d8:	2501      	movs	r5, #1
 80012da:	401c      	ands	r4, r3
 80012dc:	4643      	mov	r3, r8
 80012de:	0762      	lsls	r2, r4, #29
 80012e0:	08ff      	lsrs	r7, r7, #3
 80012e2:	0264      	lsls	r4, r4, #9
 80012e4:	0576      	lsls	r6, r6, #21
 80012e6:	4317      	orrs	r7, r2
 80012e8:	0b24      	lsrs	r4, r4, #12
 80012ea:	0d76      	lsrs	r6, r6, #21
 80012ec:	401d      	ands	r5, r3
 80012ee:	2100      	movs	r1, #0
 80012f0:	0324      	lsls	r4, r4, #12
 80012f2:	0b23      	lsrs	r3, r4, #12
 80012f4:	0d0c      	lsrs	r4, r1, #20
 80012f6:	4a7e      	ldr	r2, [pc, #504]	; (80014f0 <__aeabi_dsub+0x34c>)
 80012f8:	0524      	lsls	r4, r4, #20
 80012fa:	431c      	orrs	r4, r3
 80012fc:	4014      	ands	r4, r2
 80012fe:	0533      	lsls	r3, r6, #20
 8001300:	4323      	orrs	r3, r4
 8001302:	005b      	lsls	r3, r3, #1
 8001304:	07ed      	lsls	r5, r5, #31
 8001306:	085b      	lsrs	r3, r3, #1
 8001308:	432b      	orrs	r3, r5
 800130a:	0038      	movs	r0, r7
 800130c:	0019      	movs	r1, r3
 800130e:	bc1c      	pop	{r2, r3, r4}
 8001310:	4690      	mov	r8, r2
 8001312:	4699      	mov	r9, r3
 8001314:	46a2      	mov	sl, r4
 8001316:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001318:	2501      	movs	r5, #1
 800131a:	4643      	mov	r3, r8
 800131c:	0762      	lsls	r2, r4, #29
 800131e:	08ff      	lsrs	r7, r7, #3
 8001320:	4317      	orrs	r7, r2
 8001322:	08e4      	lsrs	r4, r4, #3
 8001324:	401d      	ands	r5, r3
 8001326:	4b70      	ldr	r3, [pc, #448]	; (80014e8 <__aeabi_dsub+0x344>)
 8001328:	429e      	cmp	r6, r3
 800132a:	d036      	beq.n	800139a <__aeabi_dsub+0x1f6>
 800132c:	0324      	lsls	r4, r4, #12
 800132e:	0576      	lsls	r6, r6, #21
 8001330:	0b24      	lsrs	r4, r4, #12
 8001332:	0d76      	lsrs	r6, r6, #21
 8001334:	e7db      	b.n	80012ee <__aeabi_dsub+0x14a>
 8001336:	4663      	mov	r3, ip
 8001338:	1af3      	subs	r3, r6, r3
 800133a:	2b00      	cmp	r3, #0
 800133c:	dc00      	bgt.n	8001340 <__aeabi_dsub+0x19c>
 800133e:	e094      	b.n	800146a <__aeabi_dsub+0x2c6>
 8001340:	4660      	mov	r0, ip
 8001342:	2800      	cmp	r0, #0
 8001344:	d035      	beq.n	80013b2 <__aeabi_dsub+0x20e>
 8001346:	4868      	ldr	r0, [pc, #416]	; (80014e8 <__aeabi_dsub+0x344>)
 8001348:	4286      	cmp	r6, r0
 800134a:	d0b1      	beq.n	80012b0 <__aeabi_dsub+0x10c>
 800134c:	2780      	movs	r7, #128	; 0x80
 800134e:	043f      	lsls	r7, r7, #16
 8001350:	4339      	orrs	r1, r7
 8001352:	2b38      	cmp	r3, #56	; 0x38
 8001354:	dc00      	bgt.n	8001358 <__aeabi_dsub+0x1b4>
 8001356:	e0fd      	b.n	8001554 <__aeabi_dsub+0x3b0>
 8001358:	430a      	orrs	r2, r1
 800135a:	0017      	movs	r7, r2
 800135c:	2100      	movs	r1, #0
 800135e:	1e7a      	subs	r2, r7, #1
 8001360:	4197      	sbcs	r7, r2
 8001362:	4457      	add	r7, sl
 8001364:	4557      	cmp	r7, sl
 8001366:	4180      	sbcs	r0, r0
 8001368:	1909      	adds	r1, r1, r4
 800136a:	4244      	negs	r4, r0
 800136c:	190c      	adds	r4, r1, r4
 800136e:	0223      	lsls	r3, r4, #8
 8001370:	d53a      	bpl.n	80013e8 <__aeabi_dsub+0x244>
 8001372:	4b5d      	ldr	r3, [pc, #372]	; (80014e8 <__aeabi_dsub+0x344>)
 8001374:	3601      	adds	r6, #1
 8001376:	429e      	cmp	r6, r3
 8001378:	d100      	bne.n	800137c <__aeabi_dsub+0x1d8>
 800137a:	e14b      	b.n	8001614 <__aeabi_dsub+0x470>
 800137c:	2201      	movs	r2, #1
 800137e:	4b5b      	ldr	r3, [pc, #364]	; (80014ec <__aeabi_dsub+0x348>)
 8001380:	401c      	ands	r4, r3
 8001382:	087b      	lsrs	r3, r7, #1
 8001384:	4017      	ands	r7, r2
 8001386:	431f      	orrs	r7, r3
 8001388:	07e2      	lsls	r2, r4, #31
 800138a:	4317      	orrs	r7, r2
 800138c:	0864      	lsrs	r4, r4, #1
 800138e:	e78f      	b.n	80012b0 <__aeabi_dsub+0x10c>
 8001390:	0008      	movs	r0, r1
 8001392:	4310      	orrs	r0, r2
 8001394:	d000      	beq.n	8001398 <__aeabi_dsub+0x1f4>
 8001396:	e724      	b.n	80011e2 <__aeabi_dsub+0x3e>
 8001398:	e721      	b.n	80011de <__aeabi_dsub+0x3a>
 800139a:	0023      	movs	r3, r4
 800139c:	433b      	orrs	r3, r7
 800139e:	d100      	bne.n	80013a2 <__aeabi_dsub+0x1fe>
 80013a0:	e1b9      	b.n	8001716 <__aeabi_dsub+0x572>
 80013a2:	2280      	movs	r2, #128	; 0x80
 80013a4:	0312      	lsls	r2, r2, #12
 80013a6:	4314      	orrs	r4, r2
 80013a8:	0324      	lsls	r4, r4, #12
 80013aa:	0b24      	lsrs	r4, r4, #12
 80013ac:	e79f      	b.n	80012ee <__aeabi_dsub+0x14a>
 80013ae:	002e      	movs	r6, r5
 80013b0:	e77e      	b.n	80012b0 <__aeabi_dsub+0x10c>
 80013b2:	0008      	movs	r0, r1
 80013b4:	4310      	orrs	r0, r2
 80013b6:	d100      	bne.n	80013ba <__aeabi_dsub+0x216>
 80013b8:	e0ca      	b.n	8001550 <__aeabi_dsub+0x3ac>
 80013ba:	1e58      	subs	r0, r3, #1
 80013bc:	4684      	mov	ip, r0
 80013be:	2800      	cmp	r0, #0
 80013c0:	d000      	beq.n	80013c4 <__aeabi_dsub+0x220>
 80013c2:	e0e7      	b.n	8001594 <__aeabi_dsub+0x3f0>
 80013c4:	4452      	add	r2, sl
 80013c6:	4552      	cmp	r2, sl
 80013c8:	4180      	sbcs	r0, r0
 80013ca:	1864      	adds	r4, r4, r1
 80013cc:	4240      	negs	r0, r0
 80013ce:	1824      	adds	r4, r4, r0
 80013d0:	0017      	movs	r7, r2
 80013d2:	2601      	movs	r6, #1
 80013d4:	0223      	lsls	r3, r4, #8
 80013d6:	d507      	bpl.n	80013e8 <__aeabi_dsub+0x244>
 80013d8:	2602      	movs	r6, #2
 80013da:	e7cf      	b.n	800137c <__aeabi_dsub+0x1d8>
 80013dc:	4664      	mov	r4, ip
 80013de:	432c      	orrs	r4, r5
 80013e0:	d100      	bne.n	80013e4 <__aeabi_dsub+0x240>
 80013e2:	e1b3      	b.n	800174c <__aeabi_dsub+0x5a8>
 80013e4:	002c      	movs	r4, r5
 80013e6:	4667      	mov	r7, ip
 80013e8:	077b      	lsls	r3, r7, #29
 80013ea:	d000      	beq.n	80013ee <__aeabi_dsub+0x24a>
 80013ec:	e762      	b.n	80012b4 <__aeabi_dsub+0x110>
 80013ee:	0763      	lsls	r3, r4, #29
 80013f0:	08ff      	lsrs	r7, r7, #3
 80013f2:	431f      	orrs	r7, r3
 80013f4:	2501      	movs	r5, #1
 80013f6:	4643      	mov	r3, r8
 80013f8:	08e4      	lsrs	r4, r4, #3
 80013fa:	401d      	ands	r5, r3
 80013fc:	e793      	b.n	8001326 <__aeabi_dsub+0x182>
 80013fe:	2d00      	cmp	r5, #0
 8001400:	d178      	bne.n	80014f4 <__aeabi_dsub+0x350>
 8001402:	1c75      	adds	r5, r6, #1
 8001404:	056d      	lsls	r5, r5, #21
 8001406:	0d6d      	lsrs	r5, r5, #21
 8001408:	2d01      	cmp	r5, #1
 800140a:	dc00      	bgt.n	800140e <__aeabi_dsub+0x26a>
 800140c:	e0f2      	b.n	80015f4 <__aeabi_dsub+0x450>
 800140e:	4650      	mov	r0, sl
 8001410:	1a80      	subs	r0, r0, r2
 8001412:	4582      	cmp	sl, r0
 8001414:	41bf      	sbcs	r7, r7
 8001416:	1a65      	subs	r5, r4, r1
 8001418:	427f      	negs	r7, r7
 800141a:	1bed      	subs	r5, r5, r7
 800141c:	4684      	mov	ip, r0
 800141e:	0228      	lsls	r0, r5, #8
 8001420:	d400      	bmi.n	8001424 <__aeabi_dsub+0x280>
 8001422:	e08c      	b.n	800153e <__aeabi_dsub+0x39a>
 8001424:	4650      	mov	r0, sl
 8001426:	1a17      	subs	r7, r2, r0
 8001428:	42ba      	cmp	r2, r7
 800142a:	4192      	sbcs	r2, r2
 800142c:	1b0c      	subs	r4, r1, r4
 800142e:	4255      	negs	r5, r2
 8001430:	1b65      	subs	r5, r4, r5
 8001432:	4698      	mov	r8, r3
 8001434:	e714      	b.n	8001260 <__aeabi_dsub+0xbc>
 8001436:	2501      	movs	r5, #1
 8001438:	4643      	mov	r3, r8
 800143a:	2400      	movs	r4, #0
 800143c:	401d      	ands	r5, r3
 800143e:	2700      	movs	r7, #0
 8001440:	e755      	b.n	80012ee <__aeabi_dsub+0x14a>
 8001442:	4c2a      	ldr	r4, [pc, #168]	; (80014ec <__aeabi_dsub+0x348>)
 8001444:	1af6      	subs	r6, r6, r3
 8001446:	402c      	ands	r4, r5
 8001448:	e732      	b.n	80012b0 <__aeabi_dsub+0x10c>
 800144a:	003d      	movs	r5, r7
 800144c:	3828      	subs	r0, #40	; 0x28
 800144e:	4085      	lsls	r5, r0
 8001450:	2700      	movs	r7, #0
 8001452:	e717      	b.n	8001284 <__aeabi_dsub+0xe0>
 8001454:	0038      	movs	r0, r7
 8001456:	f000 fb0d 	bl	8001a74 <__clzsi2>
 800145a:	3020      	adds	r0, #32
 800145c:	e706      	b.n	800126c <__aeabi_dsub+0xc8>
 800145e:	430a      	orrs	r2, r1
 8001460:	0017      	movs	r7, r2
 8001462:	2100      	movs	r1, #0
 8001464:	1e7a      	subs	r2, r7, #1
 8001466:	4197      	sbcs	r7, r2
 8001468:	e6ee      	b.n	8001248 <__aeabi_dsub+0xa4>
 800146a:	2b00      	cmp	r3, #0
 800146c:	d000      	beq.n	8001470 <__aeabi_dsub+0x2cc>
 800146e:	e0e5      	b.n	800163c <__aeabi_dsub+0x498>
 8001470:	1c73      	adds	r3, r6, #1
 8001472:	469c      	mov	ip, r3
 8001474:	055b      	lsls	r3, r3, #21
 8001476:	0d5b      	lsrs	r3, r3, #21
 8001478:	2b01      	cmp	r3, #1
 800147a:	dc00      	bgt.n	800147e <__aeabi_dsub+0x2da>
 800147c:	e09f      	b.n	80015be <__aeabi_dsub+0x41a>
 800147e:	4b1a      	ldr	r3, [pc, #104]	; (80014e8 <__aeabi_dsub+0x344>)
 8001480:	459c      	cmp	ip, r3
 8001482:	d100      	bne.n	8001486 <__aeabi_dsub+0x2e2>
 8001484:	e0c5      	b.n	8001612 <__aeabi_dsub+0x46e>
 8001486:	4452      	add	r2, sl
 8001488:	4552      	cmp	r2, sl
 800148a:	4180      	sbcs	r0, r0
 800148c:	1864      	adds	r4, r4, r1
 800148e:	4240      	negs	r0, r0
 8001490:	1824      	adds	r4, r4, r0
 8001492:	07e7      	lsls	r7, r4, #31
 8001494:	0852      	lsrs	r2, r2, #1
 8001496:	4317      	orrs	r7, r2
 8001498:	0864      	lsrs	r4, r4, #1
 800149a:	4666      	mov	r6, ip
 800149c:	e708      	b.n	80012b0 <__aeabi_dsub+0x10c>
 800149e:	4812      	ldr	r0, [pc, #72]	; (80014e8 <__aeabi_dsub+0x344>)
 80014a0:	4285      	cmp	r5, r0
 80014a2:	d100      	bne.n	80014a6 <__aeabi_dsub+0x302>
 80014a4:	e085      	b.n	80015b2 <__aeabi_dsub+0x40e>
 80014a6:	001d      	movs	r5, r3
 80014a8:	e6bc      	b.n	8001224 <__aeabi_dsub+0x80>
 80014aa:	0029      	movs	r1, r5
 80014ac:	3e1f      	subs	r6, #31
 80014ae:	40f1      	lsrs	r1, r6
 80014b0:	2b20      	cmp	r3, #32
 80014b2:	d100      	bne.n	80014b6 <__aeabi_dsub+0x312>
 80014b4:	e07f      	b.n	80015b6 <__aeabi_dsub+0x412>
 80014b6:	2240      	movs	r2, #64	; 0x40
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	409d      	lsls	r5, r3
 80014bc:	432f      	orrs	r7, r5
 80014be:	1e7d      	subs	r5, r7, #1
 80014c0:	41af      	sbcs	r7, r5
 80014c2:	2400      	movs	r4, #0
 80014c4:	430f      	orrs	r7, r1
 80014c6:	2600      	movs	r6, #0
 80014c8:	e78e      	b.n	80013e8 <__aeabi_dsub+0x244>
 80014ca:	002b      	movs	r3, r5
 80014cc:	000f      	movs	r7, r1
 80014ce:	3b20      	subs	r3, #32
 80014d0:	40df      	lsrs	r7, r3
 80014d2:	2d20      	cmp	r5, #32
 80014d4:	d071      	beq.n	80015ba <__aeabi_dsub+0x416>
 80014d6:	2340      	movs	r3, #64	; 0x40
 80014d8:	1b5d      	subs	r5, r3, r5
 80014da:	40a9      	lsls	r1, r5
 80014dc:	430a      	orrs	r2, r1
 80014de:	1e51      	subs	r1, r2, #1
 80014e0:	418a      	sbcs	r2, r1
 80014e2:	2100      	movs	r1, #0
 80014e4:	4317      	orrs	r7, r2
 80014e6:	e6af      	b.n	8001248 <__aeabi_dsub+0xa4>
 80014e8:	000007ff 	.word	0x000007ff
 80014ec:	ff7fffff 	.word	0xff7fffff
 80014f0:	800fffff 	.word	0x800fffff
 80014f4:	2e00      	cmp	r6, #0
 80014f6:	d03e      	beq.n	8001576 <__aeabi_dsub+0x3d2>
 80014f8:	4eb3      	ldr	r6, [pc, #716]	; (80017c8 <__aeabi_dsub+0x624>)
 80014fa:	45b4      	cmp	ip, r6
 80014fc:	d045      	beq.n	800158a <__aeabi_dsub+0x3e6>
 80014fe:	2680      	movs	r6, #128	; 0x80
 8001500:	0436      	lsls	r6, r6, #16
 8001502:	426d      	negs	r5, r5
 8001504:	4334      	orrs	r4, r6
 8001506:	2d38      	cmp	r5, #56	; 0x38
 8001508:	dd00      	ble.n	800150c <__aeabi_dsub+0x368>
 800150a:	e0a8      	b.n	800165e <__aeabi_dsub+0x4ba>
 800150c:	2d1f      	cmp	r5, #31
 800150e:	dd00      	ble.n	8001512 <__aeabi_dsub+0x36e>
 8001510:	e11f      	b.n	8001752 <__aeabi_dsub+0x5ae>
 8001512:	2620      	movs	r6, #32
 8001514:	0027      	movs	r7, r4
 8001516:	4650      	mov	r0, sl
 8001518:	1b76      	subs	r6, r6, r5
 800151a:	40b7      	lsls	r7, r6
 800151c:	40e8      	lsrs	r0, r5
 800151e:	4307      	orrs	r7, r0
 8001520:	4650      	mov	r0, sl
 8001522:	40b0      	lsls	r0, r6
 8001524:	1e46      	subs	r6, r0, #1
 8001526:	41b0      	sbcs	r0, r6
 8001528:	40ec      	lsrs	r4, r5
 800152a:	4338      	orrs	r0, r7
 800152c:	1a17      	subs	r7, r2, r0
 800152e:	42ba      	cmp	r2, r7
 8001530:	4192      	sbcs	r2, r2
 8001532:	1b0c      	subs	r4, r1, r4
 8001534:	4252      	negs	r2, r2
 8001536:	1aa4      	subs	r4, r4, r2
 8001538:	4666      	mov	r6, ip
 800153a:	4698      	mov	r8, r3
 800153c:	e68b      	b.n	8001256 <__aeabi_dsub+0xb2>
 800153e:	4664      	mov	r4, ip
 8001540:	4667      	mov	r7, ip
 8001542:	432c      	orrs	r4, r5
 8001544:	d000      	beq.n	8001548 <__aeabi_dsub+0x3a4>
 8001546:	e68b      	b.n	8001260 <__aeabi_dsub+0xbc>
 8001548:	2500      	movs	r5, #0
 800154a:	2600      	movs	r6, #0
 800154c:	2700      	movs	r7, #0
 800154e:	e6ea      	b.n	8001326 <__aeabi_dsub+0x182>
 8001550:	001e      	movs	r6, r3
 8001552:	e6ad      	b.n	80012b0 <__aeabi_dsub+0x10c>
 8001554:	2b1f      	cmp	r3, #31
 8001556:	dc60      	bgt.n	800161a <__aeabi_dsub+0x476>
 8001558:	2720      	movs	r7, #32
 800155a:	1af8      	subs	r0, r7, r3
 800155c:	000f      	movs	r7, r1
 800155e:	4684      	mov	ip, r0
 8001560:	4087      	lsls	r7, r0
 8001562:	0010      	movs	r0, r2
 8001564:	40d8      	lsrs	r0, r3
 8001566:	4307      	orrs	r7, r0
 8001568:	4660      	mov	r0, ip
 800156a:	4082      	lsls	r2, r0
 800156c:	1e50      	subs	r0, r2, #1
 800156e:	4182      	sbcs	r2, r0
 8001570:	40d9      	lsrs	r1, r3
 8001572:	4317      	orrs	r7, r2
 8001574:	e6f5      	b.n	8001362 <__aeabi_dsub+0x1be>
 8001576:	0026      	movs	r6, r4
 8001578:	4650      	mov	r0, sl
 800157a:	4306      	orrs	r6, r0
 800157c:	d005      	beq.n	800158a <__aeabi_dsub+0x3e6>
 800157e:	43ed      	mvns	r5, r5
 8001580:	2d00      	cmp	r5, #0
 8001582:	d0d3      	beq.n	800152c <__aeabi_dsub+0x388>
 8001584:	4e90      	ldr	r6, [pc, #576]	; (80017c8 <__aeabi_dsub+0x624>)
 8001586:	45b4      	cmp	ip, r6
 8001588:	d1bd      	bne.n	8001506 <__aeabi_dsub+0x362>
 800158a:	000c      	movs	r4, r1
 800158c:	0017      	movs	r7, r2
 800158e:	4666      	mov	r6, ip
 8001590:	4698      	mov	r8, r3
 8001592:	e68d      	b.n	80012b0 <__aeabi_dsub+0x10c>
 8001594:	488c      	ldr	r0, [pc, #560]	; (80017c8 <__aeabi_dsub+0x624>)
 8001596:	4283      	cmp	r3, r0
 8001598:	d00b      	beq.n	80015b2 <__aeabi_dsub+0x40e>
 800159a:	4663      	mov	r3, ip
 800159c:	e6d9      	b.n	8001352 <__aeabi_dsub+0x1ae>
 800159e:	2d00      	cmp	r5, #0
 80015a0:	d000      	beq.n	80015a4 <__aeabi_dsub+0x400>
 80015a2:	e096      	b.n	80016d2 <__aeabi_dsub+0x52e>
 80015a4:	0008      	movs	r0, r1
 80015a6:	4310      	orrs	r0, r2
 80015a8:	d100      	bne.n	80015ac <__aeabi_dsub+0x408>
 80015aa:	e0e2      	b.n	8001772 <__aeabi_dsub+0x5ce>
 80015ac:	000c      	movs	r4, r1
 80015ae:	0017      	movs	r7, r2
 80015b0:	4698      	mov	r8, r3
 80015b2:	4e85      	ldr	r6, [pc, #532]	; (80017c8 <__aeabi_dsub+0x624>)
 80015b4:	e67c      	b.n	80012b0 <__aeabi_dsub+0x10c>
 80015b6:	2500      	movs	r5, #0
 80015b8:	e780      	b.n	80014bc <__aeabi_dsub+0x318>
 80015ba:	2100      	movs	r1, #0
 80015bc:	e78e      	b.n	80014dc <__aeabi_dsub+0x338>
 80015be:	0023      	movs	r3, r4
 80015c0:	4650      	mov	r0, sl
 80015c2:	4303      	orrs	r3, r0
 80015c4:	2e00      	cmp	r6, #0
 80015c6:	d000      	beq.n	80015ca <__aeabi_dsub+0x426>
 80015c8:	e0a8      	b.n	800171c <__aeabi_dsub+0x578>
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d100      	bne.n	80015d0 <__aeabi_dsub+0x42c>
 80015ce:	e0de      	b.n	800178e <__aeabi_dsub+0x5ea>
 80015d0:	000b      	movs	r3, r1
 80015d2:	4313      	orrs	r3, r2
 80015d4:	d100      	bne.n	80015d8 <__aeabi_dsub+0x434>
 80015d6:	e66b      	b.n	80012b0 <__aeabi_dsub+0x10c>
 80015d8:	4452      	add	r2, sl
 80015da:	4552      	cmp	r2, sl
 80015dc:	4180      	sbcs	r0, r0
 80015de:	1864      	adds	r4, r4, r1
 80015e0:	4240      	negs	r0, r0
 80015e2:	1824      	adds	r4, r4, r0
 80015e4:	0017      	movs	r7, r2
 80015e6:	0223      	lsls	r3, r4, #8
 80015e8:	d400      	bmi.n	80015ec <__aeabi_dsub+0x448>
 80015ea:	e6fd      	b.n	80013e8 <__aeabi_dsub+0x244>
 80015ec:	4b77      	ldr	r3, [pc, #476]	; (80017cc <__aeabi_dsub+0x628>)
 80015ee:	4666      	mov	r6, ip
 80015f0:	401c      	ands	r4, r3
 80015f2:	e65d      	b.n	80012b0 <__aeabi_dsub+0x10c>
 80015f4:	0025      	movs	r5, r4
 80015f6:	4650      	mov	r0, sl
 80015f8:	4305      	orrs	r5, r0
 80015fa:	2e00      	cmp	r6, #0
 80015fc:	d1cf      	bne.n	800159e <__aeabi_dsub+0x3fa>
 80015fe:	2d00      	cmp	r5, #0
 8001600:	d14f      	bne.n	80016a2 <__aeabi_dsub+0x4fe>
 8001602:	000c      	movs	r4, r1
 8001604:	4314      	orrs	r4, r2
 8001606:	d100      	bne.n	800160a <__aeabi_dsub+0x466>
 8001608:	e0a0      	b.n	800174c <__aeabi_dsub+0x5a8>
 800160a:	000c      	movs	r4, r1
 800160c:	0017      	movs	r7, r2
 800160e:	4698      	mov	r8, r3
 8001610:	e64e      	b.n	80012b0 <__aeabi_dsub+0x10c>
 8001612:	4666      	mov	r6, ip
 8001614:	2400      	movs	r4, #0
 8001616:	2700      	movs	r7, #0
 8001618:	e685      	b.n	8001326 <__aeabi_dsub+0x182>
 800161a:	001f      	movs	r7, r3
 800161c:	0008      	movs	r0, r1
 800161e:	3f20      	subs	r7, #32
 8001620:	40f8      	lsrs	r0, r7
 8001622:	0007      	movs	r7, r0
 8001624:	2b20      	cmp	r3, #32
 8001626:	d100      	bne.n	800162a <__aeabi_dsub+0x486>
 8001628:	e08e      	b.n	8001748 <__aeabi_dsub+0x5a4>
 800162a:	2040      	movs	r0, #64	; 0x40
 800162c:	1ac3      	subs	r3, r0, r3
 800162e:	4099      	lsls	r1, r3
 8001630:	430a      	orrs	r2, r1
 8001632:	1e51      	subs	r1, r2, #1
 8001634:	418a      	sbcs	r2, r1
 8001636:	2100      	movs	r1, #0
 8001638:	4317      	orrs	r7, r2
 800163a:	e692      	b.n	8001362 <__aeabi_dsub+0x1be>
 800163c:	2e00      	cmp	r6, #0
 800163e:	d114      	bne.n	800166a <__aeabi_dsub+0x4c6>
 8001640:	0026      	movs	r6, r4
 8001642:	4650      	mov	r0, sl
 8001644:	4306      	orrs	r6, r0
 8001646:	d062      	beq.n	800170e <__aeabi_dsub+0x56a>
 8001648:	43db      	mvns	r3, r3
 800164a:	2b00      	cmp	r3, #0
 800164c:	d15c      	bne.n	8001708 <__aeabi_dsub+0x564>
 800164e:	1887      	adds	r7, r0, r2
 8001650:	4297      	cmp	r7, r2
 8001652:	4192      	sbcs	r2, r2
 8001654:	1864      	adds	r4, r4, r1
 8001656:	4252      	negs	r2, r2
 8001658:	18a4      	adds	r4, r4, r2
 800165a:	4666      	mov	r6, ip
 800165c:	e687      	b.n	800136e <__aeabi_dsub+0x1ca>
 800165e:	4650      	mov	r0, sl
 8001660:	4320      	orrs	r0, r4
 8001662:	1e44      	subs	r4, r0, #1
 8001664:	41a0      	sbcs	r0, r4
 8001666:	2400      	movs	r4, #0
 8001668:	e760      	b.n	800152c <__aeabi_dsub+0x388>
 800166a:	4e57      	ldr	r6, [pc, #348]	; (80017c8 <__aeabi_dsub+0x624>)
 800166c:	45b4      	cmp	ip, r6
 800166e:	d04e      	beq.n	800170e <__aeabi_dsub+0x56a>
 8001670:	2680      	movs	r6, #128	; 0x80
 8001672:	0436      	lsls	r6, r6, #16
 8001674:	425b      	negs	r3, r3
 8001676:	4334      	orrs	r4, r6
 8001678:	2b38      	cmp	r3, #56	; 0x38
 800167a:	dd00      	ble.n	800167e <__aeabi_dsub+0x4da>
 800167c:	e07f      	b.n	800177e <__aeabi_dsub+0x5da>
 800167e:	2b1f      	cmp	r3, #31
 8001680:	dd00      	ble.n	8001684 <__aeabi_dsub+0x4e0>
 8001682:	e08b      	b.n	800179c <__aeabi_dsub+0x5f8>
 8001684:	2620      	movs	r6, #32
 8001686:	0027      	movs	r7, r4
 8001688:	4650      	mov	r0, sl
 800168a:	1af6      	subs	r6, r6, r3
 800168c:	40b7      	lsls	r7, r6
 800168e:	40d8      	lsrs	r0, r3
 8001690:	4307      	orrs	r7, r0
 8001692:	4650      	mov	r0, sl
 8001694:	40b0      	lsls	r0, r6
 8001696:	1e46      	subs	r6, r0, #1
 8001698:	41b0      	sbcs	r0, r6
 800169a:	4307      	orrs	r7, r0
 800169c:	40dc      	lsrs	r4, r3
 800169e:	18bf      	adds	r7, r7, r2
 80016a0:	e7d6      	b.n	8001650 <__aeabi_dsub+0x4ac>
 80016a2:	000d      	movs	r5, r1
 80016a4:	4315      	orrs	r5, r2
 80016a6:	d100      	bne.n	80016aa <__aeabi_dsub+0x506>
 80016a8:	e602      	b.n	80012b0 <__aeabi_dsub+0x10c>
 80016aa:	4650      	mov	r0, sl
 80016ac:	1a80      	subs	r0, r0, r2
 80016ae:	4582      	cmp	sl, r0
 80016b0:	41bf      	sbcs	r7, r7
 80016b2:	1a65      	subs	r5, r4, r1
 80016b4:	427f      	negs	r7, r7
 80016b6:	1bed      	subs	r5, r5, r7
 80016b8:	4684      	mov	ip, r0
 80016ba:	0228      	lsls	r0, r5, #8
 80016bc:	d400      	bmi.n	80016c0 <__aeabi_dsub+0x51c>
 80016be:	e68d      	b.n	80013dc <__aeabi_dsub+0x238>
 80016c0:	4650      	mov	r0, sl
 80016c2:	1a17      	subs	r7, r2, r0
 80016c4:	42ba      	cmp	r2, r7
 80016c6:	4192      	sbcs	r2, r2
 80016c8:	1b0c      	subs	r4, r1, r4
 80016ca:	4252      	negs	r2, r2
 80016cc:	1aa4      	subs	r4, r4, r2
 80016ce:	4698      	mov	r8, r3
 80016d0:	e5ee      	b.n	80012b0 <__aeabi_dsub+0x10c>
 80016d2:	000d      	movs	r5, r1
 80016d4:	4315      	orrs	r5, r2
 80016d6:	d100      	bne.n	80016da <__aeabi_dsub+0x536>
 80016d8:	e76b      	b.n	80015b2 <__aeabi_dsub+0x40e>
 80016da:	4650      	mov	r0, sl
 80016dc:	0767      	lsls	r7, r4, #29
 80016de:	08c0      	lsrs	r0, r0, #3
 80016e0:	4307      	orrs	r7, r0
 80016e2:	2080      	movs	r0, #128	; 0x80
 80016e4:	08e4      	lsrs	r4, r4, #3
 80016e6:	0300      	lsls	r0, r0, #12
 80016e8:	4204      	tst	r4, r0
 80016ea:	d007      	beq.n	80016fc <__aeabi_dsub+0x558>
 80016ec:	08cd      	lsrs	r5, r1, #3
 80016ee:	4205      	tst	r5, r0
 80016f0:	d104      	bne.n	80016fc <__aeabi_dsub+0x558>
 80016f2:	002c      	movs	r4, r5
 80016f4:	4698      	mov	r8, r3
 80016f6:	08d7      	lsrs	r7, r2, #3
 80016f8:	0749      	lsls	r1, r1, #29
 80016fa:	430f      	orrs	r7, r1
 80016fc:	0f7b      	lsrs	r3, r7, #29
 80016fe:	00e4      	lsls	r4, r4, #3
 8001700:	431c      	orrs	r4, r3
 8001702:	00ff      	lsls	r7, r7, #3
 8001704:	4e30      	ldr	r6, [pc, #192]	; (80017c8 <__aeabi_dsub+0x624>)
 8001706:	e5d3      	b.n	80012b0 <__aeabi_dsub+0x10c>
 8001708:	4e2f      	ldr	r6, [pc, #188]	; (80017c8 <__aeabi_dsub+0x624>)
 800170a:	45b4      	cmp	ip, r6
 800170c:	d1b4      	bne.n	8001678 <__aeabi_dsub+0x4d4>
 800170e:	000c      	movs	r4, r1
 8001710:	0017      	movs	r7, r2
 8001712:	4666      	mov	r6, ip
 8001714:	e5cc      	b.n	80012b0 <__aeabi_dsub+0x10c>
 8001716:	2700      	movs	r7, #0
 8001718:	2400      	movs	r4, #0
 800171a:	e5e8      	b.n	80012ee <__aeabi_dsub+0x14a>
 800171c:	2b00      	cmp	r3, #0
 800171e:	d039      	beq.n	8001794 <__aeabi_dsub+0x5f0>
 8001720:	000b      	movs	r3, r1
 8001722:	4313      	orrs	r3, r2
 8001724:	d100      	bne.n	8001728 <__aeabi_dsub+0x584>
 8001726:	e744      	b.n	80015b2 <__aeabi_dsub+0x40e>
 8001728:	08c0      	lsrs	r0, r0, #3
 800172a:	0767      	lsls	r7, r4, #29
 800172c:	4307      	orrs	r7, r0
 800172e:	2080      	movs	r0, #128	; 0x80
 8001730:	08e4      	lsrs	r4, r4, #3
 8001732:	0300      	lsls	r0, r0, #12
 8001734:	4204      	tst	r4, r0
 8001736:	d0e1      	beq.n	80016fc <__aeabi_dsub+0x558>
 8001738:	08cb      	lsrs	r3, r1, #3
 800173a:	4203      	tst	r3, r0
 800173c:	d1de      	bne.n	80016fc <__aeabi_dsub+0x558>
 800173e:	08d7      	lsrs	r7, r2, #3
 8001740:	0749      	lsls	r1, r1, #29
 8001742:	430f      	orrs	r7, r1
 8001744:	001c      	movs	r4, r3
 8001746:	e7d9      	b.n	80016fc <__aeabi_dsub+0x558>
 8001748:	2100      	movs	r1, #0
 800174a:	e771      	b.n	8001630 <__aeabi_dsub+0x48c>
 800174c:	2500      	movs	r5, #0
 800174e:	2700      	movs	r7, #0
 8001750:	e5e9      	b.n	8001326 <__aeabi_dsub+0x182>
 8001752:	002e      	movs	r6, r5
 8001754:	0027      	movs	r7, r4
 8001756:	3e20      	subs	r6, #32
 8001758:	40f7      	lsrs	r7, r6
 800175a:	2d20      	cmp	r5, #32
 800175c:	d02f      	beq.n	80017be <__aeabi_dsub+0x61a>
 800175e:	2640      	movs	r6, #64	; 0x40
 8001760:	1b75      	subs	r5, r6, r5
 8001762:	40ac      	lsls	r4, r5
 8001764:	4650      	mov	r0, sl
 8001766:	4320      	orrs	r0, r4
 8001768:	1e44      	subs	r4, r0, #1
 800176a:	41a0      	sbcs	r0, r4
 800176c:	2400      	movs	r4, #0
 800176e:	4338      	orrs	r0, r7
 8001770:	e6dc      	b.n	800152c <__aeabi_dsub+0x388>
 8001772:	2480      	movs	r4, #128	; 0x80
 8001774:	2500      	movs	r5, #0
 8001776:	0324      	lsls	r4, r4, #12
 8001778:	4e13      	ldr	r6, [pc, #76]	; (80017c8 <__aeabi_dsub+0x624>)
 800177a:	2700      	movs	r7, #0
 800177c:	e5d3      	b.n	8001326 <__aeabi_dsub+0x182>
 800177e:	4650      	mov	r0, sl
 8001780:	4320      	orrs	r0, r4
 8001782:	0007      	movs	r7, r0
 8001784:	1e78      	subs	r0, r7, #1
 8001786:	4187      	sbcs	r7, r0
 8001788:	2400      	movs	r4, #0
 800178a:	18bf      	adds	r7, r7, r2
 800178c:	e760      	b.n	8001650 <__aeabi_dsub+0x4ac>
 800178e:	000c      	movs	r4, r1
 8001790:	0017      	movs	r7, r2
 8001792:	e58d      	b.n	80012b0 <__aeabi_dsub+0x10c>
 8001794:	000c      	movs	r4, r1
 8001796:	0017      	movs	r7, r2
 8001798:	4e0b      	ldr	r6, [pc, #44]	; (80017c8 <__aeabi_dsub+0x624>)
 800179a:	e589      	b.n	80012b0 <__aeabi_dsub+0x10c>
 800179c:	001e      	movs	r6, r3
 800179e:	0027      	movs	r7, r4
 80017a0:	3e20      	subs	r6, #32
 80017a2:	40f7      	lsrs	r7, r6
 80017a4:	2b20      	cmp	r3, #32
 80017a6:	d00c      	beq.n	80017c2 <__aeabi_dsub+0x61e>
 80017a8:	2640      	movs	r6, #64	; 0x40
 80017aa:	1af3      	subs	r3, r6, r3
 80017ac:	409c      	lsls	r4, r3
 80017ae:	4650      	mov	r0, sl
 80017b0:	4320      	orrs	r0, r4
 80017b2:	1e44      	subs	r4, r0, #1
 80017b4:	41a0      	sbcs	r0, r4
 80017b6:	4307      	orrs	r7, r0
 80017b8:	2400      	movs	r4, #0
 80017ba:	18bf      	adds	r7, r7, r2
 80017bc:	e748      	b.n	8001650 <__aeabi_dsub+0x4ac>
 80017be:	2400      	movs	r4, #0
 80017c0:	e7d0      	b.n	8001764 <__aeabi_dsub+0x5c0>
 80017c2:	2400      	movs	r4, #0
 80017c4:	e7f3      	b.n	80017ae <__aeabi_dsub+0x60a>
 80017c6:	46c0      	nop			; (mov r8, r8)
 80017c8:	000007ff 	.word	0x000007ff
 80017cc:	ff7fffff 	.word	0xff7fffff

080017d0 <__aeabi_d2iz>:
 80017d0:	b530      	push	{r4, r5, lr}
 80017d2:	4d13      	ldr	r5, [pc, #76]	; (8001820 <__aeabi_d2iz+0x50>)
 80017d4:	030a      	lsls	r2, r1, #12
 80017d6:	004b      	lsls	r3, r1, #1
 80017d8:	0b12      	lsrs	r2, r2, #12
 80017da:	0d5b      	lsrs	r3, r3, #21
 80017dc:	0fc9      	lsrs	r1, r1, #31
 80017de:	2400      	movs	r4, #0
 80017e0:	42ab      	cmp	r3, r5
 80017e2:	dd10      	ble.n	8001806 <__aeabi_d2iz+0x36>
 80017e4:	4c0f      	ldr	r4, [pc, #60]	; (8001824 <__aeabi_d2iz+0x54>)
 80017e6:	42a3      	cmp	r3, r4
 80017e8:	dc0f      	bgt.n	800180a <__aeabi_d2iz+0x3a>
 80017ea:	2480      	movs	r4, #128	; 0x80
 80017ec:	4d0e      	ldr	r5, [pc, #56]	; (8001828 <__aeabi_d2iz+0x58>)
 80017ee:	0364      	lsls	r4, r4, #13
 80017f0:	4322      	orrs	r2, r4
 80017f2:	1aed      	subs	r5, r5, r3
 80017f4:	2d1f      	cmp	r5, #31
 80017f6:	dd0b      	ble.n	8001810 <__aeabi_d2iz+0x40>
 80017f8:	480c      	ldr	r0, [pc, #48]	; (800182c <__aeabi_d2iz+0x5c>)
 80017fa:	1ac3      	subs	r3, r0, r3
 80017fc:	40da      	lsrs	r2, r3
 80017fe:	4254      	negs	r4, r2
 8001800:	2900      	cmp	r1, #0
 8001802:	d100      	bne.n	8001806 <__aeabi_d2iz+0x36>
 8001804:	0014      	movs	r4, r2
 8001806:	0020      	movs	r0, r4
 8001808:	bd30      	pop	{r4, r5, pc}
 800180a:	4b09      	ldr	r3, [pc, #36]	; (8001830 <__aeabi_d2iz+0x60>)
 800180c:	18cc      	adds	r4, r1, r3
 800180e:	e7fa      	b.n	8001806 <__aeabi_d2iz+0x36>
 8001810:	4c08      	ldr	r4, [pc, #32]	; (8001834 <__aeabi_d2iz+0x64>)
 8001812:	40e8      	lsrs	r0, r5
 8001814:	46a4      	mov	ip, r4
 8001816:	4463      	add	r3, ip
 8001818:	409a      	lsls	r2, r3
 800181a:	4302      	orrs	r2, r0
 800181c:	e7ef      	b.n	80017fe <__aeabi_d2iz+0x2e>
 800181e:	46c0      	nop			; (mov r8, r8)
 8001820:	000003fe 	.word	0x000003fe
 8001824:	0000041d 	.word	0x0000041d
 8001828:	00000433 	.word	0x00000433
 800182c:	00000413 	.word	0x00000413
 8001830:	7fffffff 	.word	0x7fffffff
 8001834:	fffffbed 	.word	0xfffffbed

08001838 <__aeabi_i2d>:
 8001838:	b570      	push	{r4, r5, r6, lr}
 800183a:	2800      	cmp	r0, #0
 800183c:	d030      	beq.n	80018a0 <__aeabi_i2d+0x68>
 800183e:	17c3      	asrs	r3, r0, #31
 8001840:	18c4      	adds	r4, r0, r3
 8001842:	405c      	eors	r4, r3
 8001844:	0fc5      	lsrs	r5, r0, #31
 8001846:	0020      	movs	r0, r4
 8001848:	f000 f914 	bl	8001a74 <__clzsi2>
 800184c:	4b17      	ldr	r3, [pc, #92]	; (80018ac <__aeabi_i2d+0x74>)
 800184e:	4a18      	ldr	r2, [pc, #96]	; (80018b0 <__aeabi_i2d+0x78>)
 8001850:	1a1b      	subs	r3, r3, r0
 8001852:	1ad2      	subs	r2, r2, r3
 8001854:	2a1f      	cmp	r2, #31
 8001856:	dd18      	ble.n	800188a <__aeabi_i2d+0x52>
 8001858:	4a16      	ldr	r2, [pc, #88]	; (80018b4 <__aeabi_i2d+0x7c>)
 800185a:	1ad2      	subs	r2, r2, r3
 800185c:	4094      	lsls	r4, r2
 800185e:	2200      	movs	r2, #0
 8001860:	0324      	lsls	r4, r4, #12
 8001862:	055b      	lsls	r3, r3, #21
 8001864:	0b24      	lsrs	r4, r4, #12
 8001866:	0d5b      	lsrs	r3, r3, #21
 8001868:	2100      	movs	r1, #0
 800186a:	0010      	movs	r0, r2
 800186c:	0324      	lsls	r4, r4, #12
 800186e:	0d0a      	lsrs	r2, r1, #20
 8001870:	0b24      	lsrs	r4, r4, #12
 8001872:	0512      	lsls	r2, r2, #20
 8001874:	4322      	orrs	r2, r4
 8001876:	4c10      	ldr	r4, [pc, #64]	; (80018b8 <__aeabi_i2d+0x80>)
 8001878:	051b      	lsls	r3, r3, #20
 800187a:	4022      	ands	r2, r4
 800187c:	4313      	orrs	r3, r2
 800187e:	005b      	lsls	r3, r3, #1
 8001880:	07ed      	lsls	r5, r5, #31
 8001882:	085b      	lsrs	r3, r3, #1
 8001884:	432b      	orrs	r3, r5
 8001886:	0019      	movs	r1, r3
 8001888:	bd70      	pop	{r4, r5, r6, pc}
 800188a:	0021      	movs	r1, r4
 800188c:	4091      	lsls	r1, r2
 800188e:	000a      	movs	r2, r1
 8001890:	210b      	movs	r1, #11
 8001892:	1a08      	subs	r0, r1, r0
 8001894:	40c4      	lsrs	r4, r0
 8001896:	055b      	lsls	r3, r3, #21
 8001898:	0324      	lsls	r4, r4, #12
 800189a:	0b24      	lsrs	r4, r4, #12
 800189c:	0d5b      	lsrs	r3, r3, #21
 800189e:	e7e3      	b.n	8001868 <__aeabi_i2d+0x30>
 80018a0:	2500      	movs	r5, #0
 80018a2:	2300      	movs	r3, #0
 80018a4:	2400      	movs	r4, #0
 80018a6:	2200      	movs	r2, #0
 80018a8:	e7de      	b.n	8001868 <__aeabi_i2d+0x30>
 80018aa:	46c0      	nop			; (mov r8, r8)
 80018ac:	0000041e 	.word	0x0000041e
 80018b0:	00000433 	.word	0x00000433
 80018b4:	00000413 	.word	0x00000413
 80018b8:	800fffff 	.word	0x800fffff

080018bc <__aeabi_f2d>:
 80018bc:	0041      	lsls	r1, r0, #1
 80018be:	0e09      	lsrs	r1, r1, #24
 80018c0:	1c4b      	adds	r3, r1, #1
 80018c2:	b570      	push	{r4, r5, r6, lr}
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	0246      	lsls	r6, r0, #9
 80018c8:	0a75      	lsrs	r5, r6, #9
 80018ca:	0fc4      	lsrs	r4, r0, #31
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	dd14      	ble.n	80018fa <__aeabi_f2d+0x3e>
 80018d0:	23e0      	movs	r3, #224	; 0xe0
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	076d      	lsls	r5, r5, #29
 80018d6:	0b36      	lsrs	r6, r6, #12
 80018d8:	18cb      	adds	r3, r1, r3
 80018da:	2100      	movs	r1, #0
 80018dc:	0d0a      	lsrs	r2, r1, #20
 80018de:	0028      	movs	r0, r5
 80018e0:	0512      	lsls	r2, r2, #20
 80018e2:	4d1c      	ldr	r5, [pc, #112]	; (8001954 <__aeabi_f2d+0x98>)
 80018e4:	4332      	orrs	r2, r6
 80018e6:	055b      	lsls	r3, r3, #21
 80018e8:	402a      	ands	r2, r5
 80018ea:	085b      	lsrs	r3, r3, #1
 80018ec:	4313      	orrs	r3, r2
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	07e4      	lsls	r4, r4, #31
 80018f2:	085b      	lsrs	r3, r3, #1
 80018f4:	4323      	orrs	r3, r4
 80018f6:	0019      	movs	r1, r3
 80018f8:	bd70      	pop	{r4, r5, r6, pc}
 80018fa:	2900      	cmp	r1, #0
 80018fc:	d114      	bne.n	8001928 <__aeabi_f2d+0x6c>
 80018fe:	2d00      	cmp	r5, #0
 8001900:	d01e      	beq.n	8001940 <__aeabi_f2d+0x84>
 8001902:	0028      	movs	r0, r5
 8001904:	f000 f8b6 	bl	8001a74 <__clzsi2>
 8001908:	280a      	cmp	r0, #10
 800190a:	dc1c      	bgt.n	8001946 <__aeabi_f2d+0x8a>
 800190c:	230b      	movs	r3, #11
 800190e:	002a      	movs	r2, r5
 8001910:	1a1b      	subs	r3, r3, r0
 8001912:	40da      	lsrs	r2, r3
 8001914:	0003      	movs	r3, r0
 8001916:	3315      	adds	r3, #21
 8001918:	409d      	lsls	r5, r3
 800191a:	4b0f      	ldr	r3, [pc, #60]	; (8001958 <__aeabi_f2d+0x9c>)
 800191c:	0312      	lsls	r2, r2, #12
 800191e:	1a1b      	subs	r3, r3, r0
 8001920:	055b      	lsls	r3, r3, #21
 8001922:	0b16      	lsrs	r6, r2, #12
 8001924:	0d5b      	lsrs	r3, r3, #21
 8001926:	e7d8      	b.n	80018da <__aeabi_f2d+0x1e>
 8001928:	2d00      	cmp	r5, #0
 800192a:	d006      	beq.n	800193a <__aeabi_f2d+0x7e>
 800192c:	0b32      	lsrs	r2, r6, #12
 800192e:	2680      	movs	r6, #128	; 0x80
 8001930:	0336      	lsls	r6, r6, #12
 8001932:	076d      	lsls	r5, r5, #29
 8001934:	4316      	orrs	r6, r2
 8001936:	4b09      	ldr	r3, [pc, #36]	; (800195c <__aeabi_f2d+0xa0>)
 8001938:	e7cf      	b.n	80018da <__aeabi_f2d+0x1e>
 800193a:	4b08      	ldr	r3, [pc, #32]	; (800195c <__aeabi_f2d+0xa0>)
 800193c:	2600      	movs	r6, #0
 800193e:	e7cc      	b.n	80018da <__aeabi_f2d+0x1e>
 8001940:	2300      	movs	r3, #0
 8001942:	2600      	movs	r6, #0
 8001944:	e7c9      	b.n	80018da <__aeabi_f2d+0x1e>
 8001946:	0003      	movs	r3, r0
 8001948:	002a      	movs	r2, r5
 800194a:	3b0b      	subs	r3, #11
 800194c:	409a      	lsls	r2, r3
 800194e:	2500      	movs	r5, #0
 8001950:	e7e3      	b.n	800191a <__aeabi_f2d+0x5e>
 8001952:	46c0      	nop			; (mov r8, r8)
 8001954:	800fffff 	.word	0x800fffff
 8001958:	00000389 	.word	0x00000389
 800195c:	000007ff 	.word	0x000007ff

08001960 <__aeabi_d2f>:
 8001960:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001962:	004c      	lsls	r4, r1, #1
 8001964:	0d64      	lsrs	r4, r4, #21
 8001966:	030b      	lsls	r3, r1, #12
 8001968:	1c62      	adds	r2, r4, #1
 800196a:	0f45      	lsrs	r5, r0, #29
 800196c:	0a5b      	lsrs	r3, r3, #9
 800196e:	0552      	lsls	r2, r2, #21
 8001970:	432b      	orrs	r3, r5
 8001972:	0fc9      	lsrs	r1, r1, #31
 8001974:	00c5      	lsls	r5, r0, #3
 8001976:	0d52      	lsrs	r2, r2, #21
 8001978:	2a01      	cmp	r2, #1
 800197a:	dd28      	ble.n	80019ce <__aeabi_d2f+0x6e>
 800197c:	4a3a      	ldr	r2, [pc, #232]	; (8001a68 <__aeabi_d2f+0x108>)
 800197e:	18a6      	adds	r6, r4, r2
 8001980:	2efe      	cmp	r6, #254	; 0xfe
 8001982:	dc1b      	bgt.n	80019bc <__aeabi_d2f+0x5c>
 8001984:	2e00      	cmp	r6, #0
 8001986:	dd3e      	ble.n	8001a06 <__aeabi_d2f+0xa6>
 8001988:	0180      	lsls	r0, r0, #6
 800198a:	0002      	movs	r2, r0
 800198c:	1e50      	subs	r0, r2, #1
 800198e:	4182      	sbcs	r2, r0
 8001990:	0f6d      	lsrs	r5, r5, #29
 8001992:	432a      	orrs	r2, r5
 8001994:	00db      	lsls	r3, r3, #3
 8001996:	4313      	orrs	r3, r2
 8001998:	075a      	lsls	r2, r3, #29
 800199a:	d004      	beq.n	80019a6 <__aeabi_d2f+0x46>
 800199c:	220f      	movs	r2, #15
 800199e:	401a      	ands	r2, r3
 80019a0:	2a04      	cmp	r2, #4
 80019a2:	d000      	beq.n	80019a6 <__aeabi_d2f+0x46>
 80019a4:	3304      	adds	r3, #4
 80019a6:	2280      	movs	r2, #128	; 0x80
 80019a8:	04d2      	lsls	r2, r2, #19
 80019aa:	401a      	ands	r2, r3
 80019ac:	d05a      	beq.n	8001a64 <__aeabi_d2f+0x104>
 80019ae:	3601      	adds	r6, #1
 80019b0:	2eff      	cmp	r6, #255	; 0xff
 80019b2:	d003      	beq.n	80019bc <__aeabi_d2f+0x5c>
 80019b4:	019b      	lsls	r3, r3, #6
 80019b6:	0a5b      	lsrs	r3, r3, #9
 80019b8:	b2f4      	uxtb	r4, r6
 80019ba:	e001      	b.n	80019c0 <__aeabi_d2f+0x60>
 80019bc:	24ff      	movs	r4, #255	; 0xff
 80019be:	2300      	movs	r3, #0
 80019c0:	0258      	lsls	r0, r3, #9
 80019c2:	05e4      	lsls	r4, r4, #23
 80019c4:	0a40      	lsrs	r0, r0, #9
 80019c6:	07c9      	lsls	r1, r1, #31
 80019c8:	4320      	orrs	r0, r4
 80019ca:	4308      	orrs	r0, r1
 80019cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019ce:	2c00      	cmp	r4, #0
 80019d0:	d007      	beq.n	80019e2 <__aeabi_d2f+0x82>
 80019d2:	431d      	orrs	r5, r3
 80019d4:	d0f2      	beq.n	80019bc <__aeabi_d2f+0x5c>
 80019d6:	2080      	movs	r0, #128	; 0x80
 80019d8:	00db      	lsls	r3, r3, #3
 80019da:	0480      	lsls	r0, r0, #18
 80019dc:	4303      	orrs	r3, r0
 80019de:	26ff      	movs	r6, #255	; 0xff
 80019e0:	e7da      	b.n	8001998 <__aeabi_d2f+0x38>
 80019e2:	432b      	orrs	r3, r5
 80019e4:	d003      	beq.n	80019ee <__aeabi_d2f+0x8e>
 80019e6:	2305      	movs	r3, #5
 80019e8:	08db      	lsrs	r3, r3, #3
 80019ea:	2cff      	cmp	r4, #255	; 0xff
 80019ec:	d003      	beq.n	80019f6 <__aeabi_d2f+0x96>
 80019ee:	025b      	lsls	r3, r3, #9
 80019f0:	0a5b      	lsrs	r3, r3, #9
 80019f2:	b2e4      	uxtb	r4, r4
 80019f4:	e7e4      	b.n	80019c0 <__aeabi_d2f+0x60>
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d032      	beq.n	8001a60 <__aeabi_d2f+0x100>
 80019fa:	2080      	movs	r0, #128	; 0x80
 80019fc:	03c0      	lsls	r0, r0, #15
 80019fe:	4303      	orrs	r3, r0
 8001a00:	025b      	lsls	r3, r3, #9
 8001a02:	0a5b      	lsrs	r3, r3, #9
 8001a04:	e7dc      	b.n	80019c0 <__aeabi_d2f+0x60>
 8001a06:	0032      	movs	r2, r6
 8001a08:	3217      	adds	r2, #23
 8001a0a:	db14      	blt.n	8001a36 <__aeabi_d2f+0xd6>
 8001a0c:	2280      	movs	r2, #128	; 0x80
 8001a0e:	271e      	movs	r7, #30
 8001a10:	0412      	lsls	r2, r2, #16
 8001a12:	4313      	orrs	r3, r2
 8001a14:	1bbf      	subs	r7, r7, r6
 8001a16:	2f1f      	cmp	r7, #31
 8001a18:	dc0f      	bgt.n	8001a3a <__aeabi_d2f+0xda>
 8001a1a:	4a14      	ldr	r2, [pc, #80]	; (8001a6c <__aeabi_d2f+0x10c>)
 8001a1c:	4694      	mov	ip, r2
 8001a1e:	4464      	add	r4, ip
 8001a20:	002a      	movs	r2, r5
 8001a22:	40a5      	lsls	r5, r4
 8001a24:	002e      	movs	r6, r5
 8001a26:	40a3      	lsls	r3, r4
 8001a28:	1e75      	subs	r5, r6, #1
 8001a2a:	41ae      	sbcs	r6, r5
 8001a2c:	40fa      	lsrs	r2, r7
 8001a2e:	4333      	orrs	r3, r6
 8001a30:	4313      	orrs	r3, r2
 8001a32:	2600      	movs	r6, #0
 8001a34:	e7b0      	b.n	8001998 <__aeabi_d2f+0x38>
 8001a36:	2400      	movs	r4, #0
 8001a38:	e7d5      	b.n	80019e6 <__aeabi_d2f+0x86>
 8001a3a:	2202      	movs	r2, #2
 8001a3c:	4252      	negs	r2, r2
 8001a3e:	1b96      	subs	r6, r2, r6
 8001a40:	001a      	movs	r2, r3
 8001a42:	40f2      	lsrs	r2, r6
 8001a44:	2f20      	cmp	r7, #32
 8001a46:	d009      	beq.n	8001a5c <__aeabi_d2f+0xfc>
 8001a48:	4809      	ldr	r0, [pc, #36]	; (8001a70 <__aeabi_d2f+0x110>)
 8001a4a:	4684      	mov	ip, r0
 8001a4c:	4464      	add	r4, ip
 8001a4e:	40a3      	lsls	r3, r4
 8001a50:	432b      	orrs	r3, r5
 8001a52:	1e5d      	subs	r5, r3, #1
 8001a54:	41ab      	sbcs	r3, r5
 8001a56:	2600      	movs	r6, #0
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	e79d      	b.n	8001998 <__aeabi_d2f+0x38>
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	e7f7      	b.n	8001a50 <__aeabi_d2f+0xf0>
 8001a60:	2300      	movs	r3, #0
 8001a62:	e7ad      	b.n	80019c0 <__aeabi_d2f+0x60>
 8001a64:	0034      	movs	r4, r6
 8001a66:	e7bf      	b.n	80019e8 <__aeabi_d2f+0x88>
 8001a68:	fffffc80 	.word	0xfffffc80
 8001a6c:	fffffc82 	.word	0xfffffc82
 8001a70:	fffffca2 	.word	0xfffffca2

08001a74 <__clzsi2>:
 8001a74:	211c      	movs	r1, #28
 8001a76:	2301      	movs	r3, #1
 8001a78:	041b      	lsls	r3, r3, #16
 8001a7a:	4298      	cmp	r0, r3
 8001a7c:	d301      	bcc.n	8001a82 <__clzsi2+0xe>
 8001a7e:	0c00      	lsrs	r0, r0, #16
 8001a80:	3910      	subs	r1, #16
 8001a82:	0a1b      	lsrs	r3, r3, #8
 8001a84:	4298      	cmp	r0, r3
 8001a86:	d301      	bcc.n	8001a8c <__clzsi2+0x18>
 8001a88:	0a00      	lsrs	r0, r0, #8
 8001a8a:	3908      	subs	r1, #8
 8001a8c:	091b      	lsrs	r3, r3, #4
 8001a8e:	4298      	cmp	r0, r3
 8001a90:	d301      	bcc.n	8001a96 <__clzsi2+0x22>
 8001a92:	0900      	lsrs	r0, r0, #4
 8001a94:	3904      	subs	r1, #4
 8001a96:	a202      	add	r2, pc, #8	; (adr r2, 8001aa0 <__clzsi2+0x2c>)
 8001a98:	5c10      	ldrb	r0, [r2, r0]
 8001a9a:	1840      	adds	r0, r0, r1
 8001a9c:	4770      	bx	lr
 8001a9e:	46c0      	nop			; (mov r8, r8)
 8001aa0:	02020304 	.word	0x02020304
 8001aa4:	01010101 	.word	0x01010101
	...

08001ab0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001ab0:	480d      	ldr	r0, [pc, #52]	; (8001ae8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001ab2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ab4:	480d      	ldr	r0, [pc, #52]	; (8001aec <LoopForever+0x6>)
  ldr r1, =_edata
 8001ab6:	490e      	ldr	r1, [pc, #56]	; (8001af0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ab8:	4a0e      	ldr	r2, [pc, #56]	; (8001af4 <LoopForever+0xe>)
  movs r3, #0
 8001aba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001abc:	e002      	b.n	8001ac4 <LoopCopyDataInit>

08001abe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001abe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ac0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ac2:	3304      	adds	r3, #4

08001ac4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ac4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ac6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ac8:	d3f9      	bcc.n	8001abe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aca:	4a0b      	ldr	r2, [pc, #44]	; (8001af8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001acc:	4c0b      	ldr	r4, [pc, #44]	; (8001afc <LoopForever+0x16>)
  movs r3, #0
 8001ace:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ad0:	e001      	b.n	8001ad6 <LoopFillZerobss>

08001ad2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ad2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ad4:	3204      	adds	r2, #4

08001ad6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ad6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ad8:	d3fb      	bcc.n	8001ad2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001ada:	f000 f8e7 	bl	8001cac <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001ade:	f000 ff25 	bl	800292c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ae2:	f000 f88b 	bl	8001bfc <main>

08001ae6 <LoopForever>:

LoopForever:
    b LoopForever
 8001ae6:	e7fe      	b.n	8001ae6 <LoopForever>
  ldr   r0, =_estack
 8001ae8:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001aec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001af0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001af4:	08004b48 	.word	0x08004b48
  ldr r2, =_sbss
 8001af8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001afc:	20000918 	.word	0x20000918

08001b00 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b00:	e7fe      	b.n	8001b00 <ADC1_IRQHandler>

08001b02 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 8001b02:	b570      	push	{r4, r5, r6, lr}
 8001b04:	000e      	movs	r6, r1
 8001b06:	0015      	movs	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b08:	000c      	movs	r4, r1
 8001b0a:	1ba3      	subs	r3, r4, r6
 8001b0c:	429d      	cmp	r5, r3
 8001b0e:	dc01      	bgt.n	8001b14 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8001b10:	0028      	movs	r0, r5
 8001b12:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8001b14:	e000      	b.n	8001b18 <_read+0x16>
 8001b16:	bf00      	nop
 8001b18:	7020      	strb	r0, [r4, #0]
 8001b1a:	3401      	adds	r4, #1
 8001b1c:	e7f5      	b.n	8001b0a <_read+0x8>

08001b1e <_write>:

int _write(int file, char *ptr, int len)
{
 8001b1e:	b570      	push	{r4, r5, r6, lr}
 8001b20:	000e      	movs	r6, r1
 8001b22:	0015      	movs	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b24:	000c      	movs	r4, r1
 8001b26:	1ba3      	subs	r3, r4, r6
 8001b28:	429d      	cmp	r5, r3
 8001b2a:	dc01      	bgt.n	8001b30 <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 8001b2c:	0028      	movs	r0, r5
 8001b2e:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8001b30:	7820      	ldrb	r0, [r4, #0]
 8001b32:	e000      	b.n	8001b36 <_write+0x18>
 8001b34:	bf00      	nop
 8001b36:	3401      	adds	r4, #1
 8001b38:	e7f5      	b.n	8001b26 <_write+0x8>
	...

08001b3c <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001b3c:	4b0a      	ldr	r3, [pc, #40]	; (8001b68 <_sbrk+0x2c>)
{
 8001b3e:	b510      	push	{r4, lr}
	if (heap_end == 0)
 8001b40:	6819      	ldr	r1, [r3, #0]
{
 8001b42:	0002      	movs	r2, r0
	if (heap_end == 0)
 8001b44:	2900      	cmp	r1, #0
 8001b46:	d101      	bne.n	8001b4c <_sbrk+0x10>
		heap_end = &end;
 8001b48:	4908      	ldr	r1, [pc, #32]	; (8001b6c <_sbrk+0x30>)
 8001b4a:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8001b4c:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8001b4e:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8001b50:	1882      	adds	r2, r0, r2
 8001b52:	428a      	cmp	r2, r1
 8001b54:	d906      	bls.n	8001b64 <_sbrk+0x28>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001b56:	f000 fee3 	bl	8002920 <__errno>
 8001b5a:	230c      	movs	r3, #12
 8001b5c:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001b5e:	2001      	movs	r0, #1
 8001b60:	4240      	negs	r0, r0
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 8001b62:	bd10      	pop	{r4, pc}
	heap_end += incr;
 8001b64:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 8001b66:	e7fc      	b.n	8001b62 <_sbrk+0x26>
 8001b68:	20000084 	.word	0x20000084
 8001b6c:	20000918 	.word	0x20000918

08001b70 <_close>:

int _close(int file)
{
	return -1;
}
 8001b70:	2001      	movs	r0, #1
 8001b72:	4240      	negs	r0, r0
 8001b74:	4770      	bx	lr

08001b76 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001b76:	2380      	movs	r3, #128	; 0x80
 8001b78:	019b      	lsls	r3, r3, #6
	return 0;
}
 8001b7a:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8001b7c:	604b      	str	r3, [r1, #4]
}
 8001b7e:	4770      	bx	lr

08001b80 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001b80:	2001      	movs	r0, #1
 8001b82:	4770      	bx	lr

08001b84 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001b84:	2000      	movs	r0, #0
 8001b86:	4770      	bx	lr

08001b88 <button_init>:
#include "stm32f070xb.h"
#include "stm32f0xx_hal.h"


void button_init()
{
 8001b88:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	//BUTTON ==>  GPIOC - 13. pin
	GPIO_InitTypeDef gpio_init;
	
	// Enable Clock
	__HAL_RCC_GPIOC_CLK_ENABLE();	
 8001b8a:	2080      	movs	r0, #128	; 0x80
 8001b8c:	4a0b      	ldr	r2, [pc, #44]	; (8001bbc <button_init+0x34>)
 8001b8e:	0300      	lsls	r0, r0, #12
 8001b90:	6951      	ldr	r1, [r2, #20]
 8001b92:	4301      	orrs	r1, r0
 8001b94:	6151      	str	r1, [r2, #20]
 8001b96:	6953      	ldr	r3, [r2, #20]
	
	gpio_init.Mode = GPIO_MODE_INPUT;
	gpio_init.Pin = GPIO_PIN_13;
 8001b98:	2280      	movs	r2, #128	; 0x80
	__HAL_RCC_GPIOC_CLK_ENABLE();	
 8001b9a:	4003      	ands	r3, r0
 8001b9c:	9300      	str	r3, [sp, #0]
 8001b9e:	9b00      	ldr	r3, [sp, #0]
	gpio_init.Mode = GPIO_MODE_INPUT;
 8001ba0:	2300      	movs	r3, #0
	gpio_init.Pin = GPIO_PIN_13;
 8001ba2:	0192      	lsls	r2, r2, #6
	gpio_init.Mode = GPIO_MODE_INPUT;
 8001ba4:	9302      	str	r3, [sp, #8]
	gpio_init.Pull = GPIO_NOPULL;
 8001ba6:	9303      	str	r3, [sp, #12]
	gpio_init.Speed = GPIO_SPEED_MEDIUM;

  HAL_GPIO_Init(GPIOC,&gpio_init);	
 8001ba8:	a901      	add	r1, sp, #4
	gpio_init.Speed = GPIO_SPEED_MEDIUM;
 8001baa:	3301      	adds	r3, #1
  HAL_GPIO_Init(GPIOC,&gpio_init);	
 8001bac:	4804      	ldr	r0, [pc, #16]	; (8001bc0 <button_init+0x38>)
	gpio_init.Pin = GPIO_PIN_13;
 8001bae:	9201      	str	r2, [sp, #4]
	gpio_init.Speed = GPIO_SPEED_MEDIUM;
 8001bb0:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(GPIOC,&gpio_init);	
 8001bb2:	f000 f9d9 	bl	8001f68 <HAL_GPIO_Init>
	
}
 8001bb6:	b007      	add	sp, #28
 8001bb8:	bd00      	pop	{pc}
 8001bba:	46c0      	nop			; (mov r8, r8)
 8001bbc:	40021000 	.word	0x40021000
 8001bc0:	48000800 	.word	0x48000800

08001bc4 <user_led_init>:
#include "stm32f070xb.h"
#include "stm32f0xx_hal.h"


void user_led_init()
{
 8001bc4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	//LED2 ==>  GPIOA - 5. pin
	GPIO_InitTypeDef gpio_init;
		
	// Enable Clock
	__HAL_RCC_GPIOA_CLK_ENABLE();	
 8001bc6:	2080      	movs	r0, #128	; 0x80
 8001bc8:	4a0b      	ldr	r2, [pc, #44]	; (8001bf8 <user_led_init+0x34>)
 8001bca:	0280      	lsls	r0, r0, #10
 8001bcc:	6951      	ldr	r1, [r2, #20]
 8001bce:	4301      	orrs	r1, r0
 8001bd0:	6151      	str	r1, [r2, #20]
 8001bd2:	6953      	ldr	r3, [r2, #20]
	gpio_init.Pin = GPIO_PIN_5;
	gpio_init.Mode = GPIO_MODE_OUTPUT_PP;
	gpio_init.Pull = GPIO_NOPULL;
	gpio_init.Speed = GPIO_SPEED_LOW;
	
	HAL_GPIO_Init(GPIOA,&gpio_init);
 8001bd4:	a901      	add	r1, sp, #4
	__HAL_RCC_GPIOA_CLK_ENABLE();	
 8001bd6:	4003      	ands	r3, r0
 8001bd8:	9300      	str	r3, [sp, #0]
 8001bda:	9b00      	ldr	r3, [sp, #0]
	gpio_init.Pin = GPIO_PIN_5;
 8001bdc:	2320      	movs	r3, #32
	HAL_GPIO_Init(GPIOA,&gpio_init);
 8001bde:	2090      	movs	r0, #144	; 0x90
	gpio_init.Pin = GPIO_PIN_5;
 8001be0:	9301      	str	r3, [sp, #4]
	gpio_init.Mode = GPIO_MODE_OUTPUT_PP;
 8001be2:	3b1f      	subs	r3, #31
 8001be4:	9302      	str	r3, [sp, #8]
	gpio_init.Pull = GPIO_NOPULL;
 8001be6:	2300      	movs	r3, #0
	HAL_GPIO_Init(GPIOA,&gpio_init);
 8001be8:	05c0      	lsls	r0, r0, #23
	gpio_init.Pull = GPIO_NOPULL;
 8001bea:	9303      	str	r3, [sp, #12]
	gpio_init.Speed = GPIO_SPEED_LOW;
 8001bec:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOA,&gpio_init);
 8001bee:	f000 f9bb 	bl	8001f68 <HAL_GPIO_Init>
}
 8001bf2:	b007      	add	sp, #28
 8001bf4:	bd00      	pop	{pc}
 8001bf6:	46c0      	nop			; (mov r8, r8)
 8001bf8:	40021000 	.word	0x40021000

08001bfc <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 8001bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bfe:	b091      	sub	sp, #68	; 0x44
	float i = 0.0;
  HAL_Init();
 8001c00:	f000 f934 	bl	8001e6c <HAL_Init>
  RCC_OscInitTypeDef RCC_OscInitStruct;
  
  /* No HSE Oscillator on Nucleo, Activate PLL with HSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState          = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue  = RCC_HSICALIBRATION_DEFAULT;  
 8001c04:	2310      	movs	r3, #16
 8001c06:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c08:	2380      	movs	r3, #128	; 0x80
 8001c0a:	021b      	lsls	r3, r3, #8
 8001c0c:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001c12:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c14:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState          = RCC_HSI_ON;
 8001c16:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001c18:	035b      	lsls	r3, r3, #13
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct)!= HAL_OK)
 8001c1a:	a804      	add	r0, sp, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c1c:	9404      	str	r4, [sp, #16]
  RCC_OscInitStruct.HSIState          = RCC_HSI_ON;
 8001c1e:	9507      	str	r5, [sp, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c20:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001c22:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct)!= HAL_OK)
 8001c24:	f000 fa50 	bl	80020c8 <HAL_RCC_OscConfig>
 8001c28:	2800      	cmp	r0, #0
 8001c2a:	d000      	beq.n	8001c2e <main+0x32>
 8001c2c:	e7fe      	b.n	8001c2c <main+0x30>
  {
    Error_Handler();
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1);
 8001c2e:	2307      	movs	r3, #7
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c30:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c32:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1)!= HAL_OK)
 8001c34:	0029      	movs	r1, r5
 8001c36:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1);
 8001c38:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c3a:	9401      	str	r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1)!= HAL_OK)
 8001c3c:	f000 fc5c 	bl	80024f8 <HAL_RCC_ClockConfig>
 8001c40:	2800      	cmp	r0, #0
 8001c42:	d000      	beq.n	8001c46 <main+0x4a>
 8001c44:	e7fe      	b.n	8001c44 <main+0x48>
	UART_Init();	
 8001c46:	f000 f865 	bl	8001d14 <UART_Init>
	user_led_init();
 8001c4a:	f7ff ffbb 	bl	8001bc4 <user_led_init>
  button_init();
 8001c4e:	f7ff ff9b 	bl	8001b88 <button_init>
    for(i=0.0; i<6.28;i+=0.05)
 8001c52:	247f      	movs	r4, #127	; 0x7f
 8001c54:	2000      	movs	r0, #0
 8001c56:	f7ff fe31 	bl	80018bc <__aeabi_f2d>
 8001c5a:	3c01      	subs	r4, #1
 8001c5c:	0006      	movs	r6, r0
 8001c5e:	000f      	movs	r7, r1
 8001c60:	2c00      	cmp	r4, #0
 8001c62:	d0f6      	beq.n	8001c52 <main+0x56>
			printf("%f \n",sin(i));
 8001c64:	0030      	movs	r0, r6
 8001c66:	0039      	movs	r1, r7
 8001c68:	f001 fdc8 	bl	80037fc <sin>
 8001c6c:	0002      	movs	r2, r0
 8001c6e:	000b      	movs	r3, r1
 8001c70:	4807      	ldr	r0, [pc, #28]	; (8001c90 <main+0x94>)
 8001c72:	f000 fe91 	bl	8002998 <iprintf>
			HAL_Delay(50);
 8001c76:	2032      	movs	r0, #50	; 0x32
 8001c78:	f000 f916 	bl	8001ea8 <HAL_Delay>
    for(i=0.0; i<6.28;i+=0.05)
 8001c7c:	4a05      	ldr	r2, [pc, #20]	; (8001c94 <main+0x98>)
 8001c7e:	4b06      	ldr	r3, [pc, #24]	; (8001c98 <main+0x9c>)
 8001c80:	0030      	movs	r0, r6
 8001c82:	0039      	movs	r1, r7
 8001c84:	f7fe fbfe 	bl	8000484 <__aeabi_dadd>
 8001c88:	f7ff fe6a 	bl	8001960 <__aeabi_d2f>
 8001c8c:	e7e3      	b.n	8001c56 <main+0x5a>
 8001c8e:	46c0      	nop			; (mov r8, r8)
 8001c90:	080048a8 	.word	0x080048a8
 8001c94:	9999999a 	.word	0x9999999a
 8001c98:	3fa99999 	.word	0x3fa99999

08001c9c <NMI_Handler>:
 8001c9c:	4770      	bx	lr

08001c9e <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001c9e:	e7fe      	b.n	8001c9e <HardFault_Handler>

08001ca0 <SVC_Handler>:
 8001ca0:	4770      	bx	lr

08001ca2 <PendSV_Handler>:
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
}
 8001ca2:	4770      	bx	lr

08001ca4 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001ca4:	b510      	push	{r4, lr}
  HAL_IncTick();
 8001ca6:	f000 f8f1 	bl	8001e8c <HAL_IncTick>
}
 8001caa:	bd10      	pop	{r4, pc}

08001cac <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8001cac:	2101      	movs	r1, #1
 8001cae:	4b13      	ldr	r3, [pc, #76]	; (8001cfc <SystemInit+0x50>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8001cb0:	4813      	ldr	r0, [pc, #76]	; (8001d00 <SystemInit+0x54>)
  RCC->CR |= (uint32_t)0x00000001U;
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	430a      	orrs	r2, r1
 8001cb6:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8001cb8:	685a      	ldr	r2, [r3, #4]
 8001cba:	4002      	ands	r2, r0
 8001cbc:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	4810      	ldr	r0, [pc, #64]	; (8001d04 <SystemInit+0x58>)
 8001cc2:	4002      	ands	r2, r0
 8001cc4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	480f      	ldr	r0, [pc, #60]	; (8001d08 <SystemInit+0x5c>)
 8001cca:	4002      	ands	r2, r0
 8001ccc:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8001cce:	685a      	ldr	r2, [r3, #4]
 8001cd0:	480e      	ldr	r0, [pc, #56]	; (8001d0c <SystemInit+0x60>)
 8001cd2:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001cd4:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8001cd6:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001cd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cda:	4382      	bics	r2, r0
 8001cdc:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F042x6) || defined (STM32F048xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFE2CU;
#elif defined (STM32F070x6) || defined (STM32F070xB)
  /* Reset USART1SW[1:0], I2C1SW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFE6CU;
 8001cde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ce0:	480b      	ldr	r0, [pc, #44]	; (8001d10 <SystemInit+0x64>)
 8001ce2:	4002      	ands	r2, r0
 8001ce4:	631a      	str	r2, [r3, #48]	; 0x30
  /* Set default USB clock to PLLCLK, since there is no HSI48 */
  RCC->CFGR3 |= (uint32_t)0x00000080U;  
 8001ce6:	2280      	movs	r2, #128	; 0x80
 8001ce8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001cea:	4302      	orrs	r2, r0
 8001cec:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8001cee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001cf0:	438a      	bics	r2, r1
 8001cf2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	609a      	str	r2, [r3, #8]

}
 8001cf8:	4770      	bx	lr
 8001cfa:	46c0      	nop			; (mov r8, r8)
 8001cfc:	40021000 	.word	0x40021000
 8001d00:	08ffb80c 	.word	0x08ffb80c
 8001d04:	fef6ffff 	.word	0xfef6ffff
 8001d08:	fffbffff 	.word	0xfffbffff
 8001d0c:	ffc0ffff 	.word	0xffc0ffff
 8001d10:	fffffe6c 	.word	0xfffffe6c

08001d14 <UART_Init>:
	
GPIO_InitTypeDef  GPIO_InitStruct;
  
  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */  
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001d14:	2280      	movs	r2, #128	; 0x80
 8001d16:	4b29      	ldr	r3, [pc, #164]	; (8001dbc <UART_Init+0xa8>)
{
 8001d18:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001d1a:	6959      	ldr	r1, [r3, #20]
 8001d1c:	0292      	lsls	r2, r2, #10
 8001d1e:	4311      	orrs	r1, r2
 8001d20:	6159      	str	r1, [r3, #20]
 8001d22:	6959      	ldr	r1, [r3, #20]
{
 8001d24:	b088      	sub	sp, #32
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001d26:	4011      	ands	r1, r2
 8001d28:	9101      	str	r1, [sp, #4]
 8001d2a:	9901      	ldr	r1, [sp, #4]

  /* Enable USARTx clock */
  __HAL_RCC_USART2_CLK_ENABLE(); 
 8001d2c:	69d9      	ldr	r1, [r3, #28]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
  
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d2e:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_USART2_CLK_ENABLE(); 
 8001d30:	4311      	orrs	r1, r2
 8001d32:	61d9      	str	r1, [r3, #28]
 8001d34:	69db      	ldr	r3, [r3, #28]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8001d36:	2501      	movs	r5, #1
  __HAL_RCC_USART2_CLK_ENABLE(); 
 8001d38:	401a      	ands	r2, r3
 8001d3a:	9202      	str	r2, [sp, #8]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001d3c:	2602      	movs	r6, #2
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001d3e:	2403      	movs	r4, #3
  __HAL_RCC_USART2_CLK_ENABLE(); 
 8001d40:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Pin       = GPIO_PIN_2;
 8001d42:	2304      	movs	r3, #4
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d44:	a903      	add	r1, sp, #12
 8001d46:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin       = GPIO_PIN_2;
 8001d48:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001d4a:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001d4c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8001d4e:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001d50:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d52:	f000 f909 	bl	8001f68 <HAL_GPIO_Init>
	
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d56:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001d58:	2308      	movs	r3, #8
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d5a:	05c0      	lsls	r0, r0, #23
 8001d5c:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001d5e:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001d60:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001d62:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8001d64:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001d66:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d68:	f000 f8fe 	bl	8001f68 <HAL_GPIO_Init>
      - Parity = None
      - BaudRate = 9600 baud
      - Hardware flow control disabled (RTS and CTS signals) */
  UartHandle.Instance        = USART2;
	
  UartHandle.Init.BaudRate   = 9600;
 8001d6c:	2396      	movs	r3, #150	; 0x96
  UartHandle.Instance        = USART2;
 8001d6e:	4c14      	ldr	r4, [pc, #80]	; (8001dc0 <UART_Init+0xac>)
  UartHandle.Init.BaudRate   = 9600;
 8001d70:	019b      	lsls	r3, r3, #6
 8001d72:	6063      	str	r3, [r4, #4]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
  UartHandle.Init.Parity     = UART_PARITY_NONE;
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 8001d74:	220c      	movs	r2, #12
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8001d76:	2300      	movs	r3, #0
  UartHandle.Instance        = USART2;
 8001d78:	4e12      	ldr	r6, [pc, #72]	; (8001dc4 <UART_Init+0xb0>)
  UartHandle.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT; 
	
  if(HAL_UART_DeInit(&UartHandle) != HAL_OK)
 8001d7a:	0020      	movs	r0, r4
  UartHandle.Instance        = USART2;
 8001d7c:	6026      	str	r6, [r4, #0]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8001d7e:	60a3      	str	r3, [r4, #8]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 8001d80:	60e3      	str	r3, [r4, #12]
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 8001d82:	6123      	str	r3, [r4, #16]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8001d84:	61a3      	str	r3, [r4, #24]
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 8001d86:	6162      	str	r2, [r4, #20]
  UartHandle.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT; 
 8001d88:	6263      	str	r3, [r4, #36]	; 0x24
  if(HAL_UART_DeInit(&UartHandle) != HAL_OK)
 8001d8a:	f000 fc63 	bl	8002654 <HAL_UART_DeInit>
 8001d8e:	2800      	cmp	r0, #0
 8001d90:	d000      	beq.n	8001d94 <UART_Init+0x80>
 8001d92:	e7fe      	b.n	8001d92 <UART_Init+0x7e>
  {
    //ERROR
		UART_Error_Handler();
  }  
	
  if(HAL_UART_Init(&UartHandle) != HAL_OK)
 8001d94:	0020      	movs	r0, r4
 8001d96:	f000 fd87 	bl	80028a8 <HAL_UART_Init>
 8001d9a:	1e01      	subs	r1, r0, #0
 8001d9c:	d000      	beq.n	8001da0 <UART_Init+0x8c>
 8001d9e:	e7fe      	b.n	8001d9e <UART_Init+0x8a>
		//ERROR
    UART_Error_Handler();
  }
	
/* 4- Enable UART Receive Data Register Not Empty */
   SET_BIT(USART2->CR1, USART_CR1_RXNEIE);
 8001da0:	2320      	movs	r3, #32
 8001da2:	6832      	ldr	r2, [r6, #0]

	
	/* 5 - Enable UART Interrupt in NVIC */
	
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 1);
 8001da4:	201c      	movs	r0, #28
   SET_BIT(USART2->CR1, USART_CR1_RXNEIE);
 8001da6:	4313      	orrs	r3, r2
 8001da8:	6033      	str	r3, [r6, #0]
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 1);
 8001daa:	002a      	movs	r2, r5
 8001dac:	f000 f888 	bl	8001ec0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001db0:	201c      	movs	r0, #28
 8001db2:	f000 f8b5 	bl	8001f20 <HAL_NVIC_EnableIRQ>
}
 8001db6:	b008      	add	sp, #32
 8001db8:	bd70      	pop	{r4, r5, r6, pc}
 8001dba:	46c0      	nop			; (mov r8, r8)
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	20000090 	.word	0x20000090
 8001dc4:	40004400 	.word	0x40004400

08001dc8 <USART2_IRQHandler>:
  uint32_t control_reg1 = USART2->CR1;
  uint32_t rx_data = 0;
	
	
    /* UART in mode Receiver */
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((control_reg1 & USART_CR1_RXNEIE) != RESET))
 8001dc8:	2120      	movs	r1, #32
  uint32_t isrflags = USART2->ISR;
 8001dca:	4b1a      	ldr	r3, [pc, #104]	; (8001e34 <USART2_IRQHandler+0x6c>)
{  
 8001dcc:	b530      	push	{r4, r5, lr}
  uint32_t isrflags = USART2->ISR;
 8001dce:	69dc      	ldr	r4, [r3, #28]
 8001dd0:	0018      	movs	r0, r3
  uint32_t control_reg1 = USART2->CR1;
 8001dd2:	681a      	ldr	r2, [r3, #0]
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((control_reg1 & USART_CR1_RXNEIE) != RESET))
 8001dd4:	420c      	tst	r4, r1
 8001dd6:	d014      	beq.n	8001e02 <USART2_IRQHandler+0x3a>
 8001dd8:	420a      	tst	r2, r1
 8001dda:	d012      	beq.n	8001e02 <USART2_IRQHandler+0x3a>
    {
			rx_data = (uint16_t) USART2->RDR;
			
			/* Read one byte from the receive data register */ 
			
			UART_BufferRX.buffer[UART_BufferRX.head_pointer] = rx_data;
 8001ddc:	2280      	movs	r2, #128	; 0x80
			rx_data = (uint16_t) USART2->RDR;
 8001dde:	8c98      	ldrh	r0, [r3, #36]	; 0x24
			UART_BufferRX.buffer[UART_BufferRX.head_pointer] = rx_data;
 8001de0:	4b15      	ldr	r3, [pc, #84]	; (8001e38 <USART2_IRQHandler+0x70>)
 8001de2:	00d2      	lsls	r2, r2, #3
 8001de4:	5899      	ldr	r1, [r3, r2]
			rx_data = (uint16_t) USART2->RDR;
 8001de6:	b280      	uxth	r0, r0
			UART_BufferRX.buffer[UART_BufferRX.head_pointer] = rx_data;
 8001de8:	0089      	lsls	r1, r1, #2
 8001dea:	50c8      	str	r0, [r1, r3]
			
			UART_BufferRX.head_pointer = UART_BufferRX.head_pointer + 1;
 8001dec:	5899      	ldr	r1, [r3, r2]
 8001dee:	3101      	adds	r1, #1
 8001df0:	5099      	str	r1, [r3, r2]
		if(UART_BufferTX.head_pointer != UART_BufferTX.tail_pointer)
		{
			// Send one byte from Transmit buffer
			USART2->TDR = UART_BufferTX.buffer[UART_BufferTX.tail_pointer++];
			
			if(UART_BufferTX.tail_pointer == BUFFER_SIZE)
 8001df2:	2180      	movs	r1, #128	; 0x80
 8001df4:	5898      	ldr	r0, [r3, r2]
 8001df6:	0049      	lsls	r1, r1, #1
 8001df8:	4288      	cmp	r0, r1
 8001dfa:	d101      	bne.n	8001e00 <USART2_IRQHandler+0x38>
			{
				UART_BufferTX.tail_pointer = 0;
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	5099      	str	r1, [r3, r2]
		}			
		
    return;
  }
	
}
 8001e00:	bd30      	pop	{r4, r5, pc}
  if(((isrflags & USART_ISR_TXE) != RESET) && ((control_reg1 & USART_CR1_TXEIE) != RESET))
 8001e02:	2180      	movs	r1, #128	; 0x80
 8001e04:	420c      	tst	r4, r1
 8001e06:	d0fb      	beq.n	8001e00 <USART2_IRQHandler+0x38>
 8001e08:	420a      	tst	r2, r1
 8001e0a:	d0f9      	beq.n	8001e00 <USART2_IRQHandler+0x38>
		if(UART_BufferTX.head_pointer != UART_BufferTX.tail_pointer)
 8001e0c:	2280      	movs	r2, #128	; 0x80
 8001e0e:	4b0b      	ldr	r3, [pc, #44]	; (8001e3c <USART2_IRQHandler+0x74>)
 8001e10:	00d2      	lsls	r2, r2, #3
 8001e12:	589d      	ldr	r5, [r3, r2]
 8001e14:	4a0a      	ldr	r2, [pc, #40]	; (8001e40 <USART2_IRQHandler+0x78>)
 8001e16:	589c      	ldr	r4, [r3, r2]
 8001e18:	42a5      	cmp	r5, r4
 8001e1a:	d007      	beq.n	8001e2c <USART2_IRQHandler+0x64>
			USART2->TDR = UART_BufferTX.buffer[UART_BufferTX.tail_pointer++];
 8001e1c:	5899      	ldr	r1, [r3, r2]
 8001e1e:	1c4c      	adds	r4, r1, #1
 8001e20:	509c      	str	r4, [r3, r2]
 8001e22:	0089      	lsls	r1, r1, #2
 8001e24:	58c9      	ldr	r1, [r1, r3]
 8001e26:	b289      	uxth	r1, r1
 8001e28:	8501      	strh	r1, [r0, #40]	; 0x28
 8001e2a:	e7e2      	b.n	8001df2 <USART2_IRQHandler+0x2a>
      CLEAR_BIT(USART2->CR1, USART_CR1_TXEIE);
 8001e2c:	6803      	ldr	r3, [r0, #0]
 8001e2e:	438b      	bics	r3, r1
 8001e30:	6003      	str	r3, [r0, #0]
 8001e32:	e7e5      	b.n	8001e00 <USART2_IRQHandler+0x38>
 8001e34:	40004400 	.word	0x40004400
 8001e38:	20000100 	.word	0x20000100
 8001e3c:	20000508 	.word	0x20000508
 8001e40:	00000404 	.word	0x00000404

08001e44 <HAL_MspInit>:
 8001e44:	4770      	bx	lr

08001e46 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e46:	b510      	push	{r4, lr}
 8001e48:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8001e4a:	f000 fbeb 	bl	8002624 <HAL_RCC_GetHCLKFreq>
 8001e4e:	21fa      	movs	r1, #250	; 0xfa
 8001e50:	0089      	lsls	r1, r1, #2
 8001e52:	f7fe f963 	bl	800011c <__udivsi3>
 8001e56:	f000 f86d 	bl	8001f34 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8001e5a:	2001      	movs	r0, #1
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	0021      	movs	r1, r4
 8001e60:	4240      	negs	r0, r0
 8001e62:	f000 f82d 	bl	8001ec0 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8001e66:	2000      	movs	r0, #0
 8001e68:	bd10      	pop	{r4, pc}
	...

08001e6c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e6c:	2310      	movs	r3, #16
 8001e6e:	4a06      	ldr	r2, [pc, #24]	; (8001e88 <HAL_Init+0x1c>)
{
 8001e70:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e72:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e74:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e76:	430b      	orrs	r3, r1
 8001e78:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e7a:	f7ff ffe4 	bl	8001e46 <HAL_InitTick>
  HAL_MspInit();
 8001e7e:	f7ff ffe1 	bl	8001e44 <HAL_MspInit>
}
 8001e82:	2000      	movs	r0, #0
 8001e84:	bd10      	pop	{r4, pc}
 8001e86:	46c0      	nop			; (mov r8, r8)
 8001e88:	40022000 	.word	0x40022000

08001e8c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8001e8c:	4a02      	ldr	r2, [pc, #8]	; (8001e98 <HAL_IncTick+0xc>)
 8001e8e:	6813      	ldr	r3, [r2, #0]
 8001e90:	3301      	adds	r3, #1
 8001e92:	6013      	str	r3, [r2, #0]
}
 8001e94:	4770      	bx	lr
 8001e96:	46c0      	nop			; (mov r8, r8)
 8001e98:	20000910 	.word	0x20000910

08001e9c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001e9c:	4b01      	ldr	r3, [pc, #4]	; (8001ea4 <HAL_GetTick+0x8>)
 8001e9e:	6818      	ldr	r0, [r3, #0]
}
 8001ea0:	4770      	bx	lr
 8001ea2:	46c0      	nop			; (mov r8, r8)
 8001ea4:	20000910 	.word	0x20000910

08001ea8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001ea8:	b513      	push	{r0, r1, r4, lr}
 8001eaa:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0U;
  tickstart = HAL_GetTick();
 8001eac:	f7ff fff6 	bl	8001e9c <HAL_GetTick>
 8001eb0:	0004      	movs	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8001eb2:	f7ff fff3 	bl	8001e9c <HAL_GetTick>
 8001eb6:	9b01      	ldr	r3, [sp, #4]
 8001eb8:	1b00      	subs	r0, r0, r4
 8001eba:	4298      	cmp	r0, r3
 8001ebc:	d3f9      	bcc.n	8001eb2 <HAL_Delay+0xa>
  {
  }
}
 8001ebe:	bd13      	pop	{r0, r1, r4, pc}

08001ec0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ec0:	b570      	push	{r4, r5, r6, lr}
 8001ec2:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8001ec4:	2800      	cmp	r0, #0
 8001ec6:	da14      	bge.n	8001ef2 <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ec8:	230f      	movs	r3, #15
 8001eca:	b2c0      	uxtb	r0, r0
 8001ecc:	4003      	ands	r3, r0
 8001ece:	3b08      	subs	r3, #8
 8001ed0:	4a11      	ldr	r2, [pc, #68]	; (8001f18 <HAL_NVIC_SetPriority+0x58>)
 8001ed2:	089b      	lsrs	r3, r3, #2
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	189b      	adds	r3, r3, r2
 8001ed8:	2203      	movs	r2, #3
 8001eda:	4010      	ands	r0, r2
 8001edc:	4090      	lsls	r0, r2
 8001ede:	32fc      	adds	r2, #252	; 0xfc
 8001ee0:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001ee2:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ee4:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001ee6:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ee8:	69dc      	ldr	r4, [r3, #28]
 8001eea:	43ac      	bics	r4, r5
 8001eec:	4321      	orrs	r1, r4
 8001eee:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8001ef0:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ef2:	2503      	movs	r5, #3
 8001ef4:	0883      	lsrs	r3, r0, #2
 8001ef6:	4028      	ands	r0, r5
 8001ef8:	40a8      	lsls	r0, r5
 8001efa:	35fc      	adds	r5, #252	; 0xfc
 8001efc:	002e      	movs	r6, r5
 8001efe:	4a07      	ldr	r2, [pc, #28]	; (8001f1c <HAL_NVIC_SetPriority+0x5c>)
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	189b      	adds	r3, r3, r2
 8001f04:	22c0      	movs	r2, #192	; 0xc0
 8001f06:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001f08:	4029      	ands	r1, r5
 8001f0a:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f0c:	0092      	lsls	r2, r2, #2
 8001f0e:	589c      	ldr	r4, [r3, r2]
 8001f10:	43b4      	bics	r4, r6
 8001f12:	4321      	orrs	r1, r4
 8001f14:	5099      	str	r1, [r3, r2]
 8001f16:	e7eb      	b.n	8001ef0 <HAL_NVIC_SetPriority+0x30>
 8001f18:	e000ed00 	.word	0xe000ed00
 8001f1c:	e000e100 	.word	0xe000e100

08001f20 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001f20:	231f      	movs	r3, #31
 8001f22:	4018      	ands	r0, r3
 8001f24:	3b1e      	subs	r3, #30
 8001f26:	4083      	lsls	r3, r0
 8001f28:	4a01      	ldr	r2, [pc, #4]	; (8001f30 <HAL_NVIC_EnableIRQ+0x10>)
 8001f2a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001f2c:	4770      	bx	lr
 8001f2e:	46c0      	nop			; (mov r8, r8)
 8001f30:	e000e100 	.word	0xe000e100

08001f34 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f34:	4a09      	ldr	r2, [pc, #36]	; (8001f5c <HAL_SYSTICK_Config+0x28>)
 8001f36:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f38:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d80d      	bhi.n	8001f5a <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f3e:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f40:	4a07      	ldr	r2, [pc, #28]	; (8001f60 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f42:	4808      	ldr	r0, [pc, #32]	; (8001f64 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f44:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f46:	6a03      	ldr	r3, [r0, #32]
 8001f48:	0609      	lsls	r1, r1, #24
 8001f4a:	021b      	lsls	r3, r3, #8
 8001f4c:	0a1b      	lsrs	r3, r3, #8
 8001f4e:	430b      	orrs	r3, r1
 8001f50:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f52:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f54:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f56:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f58:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001f5a:	4770      	bx	lr
 8001f5c:	00ffffff 	.word	0x00ffffff
 8001f60:	e000e010 	.word	0xe000e010
 8001f64:	e000ed00 	.word	0xe000ed00

08001f68 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001f68:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001f6a:	680b      	ldr	r3, [r1, #0]
{ 
 8001f6c:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001f6e:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 8001f70:	2300      	movs	r3, #0
{ 
 8001f72:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001f74:	9a02      	ldr	r2, [sp, #8]
 8001f76:	40da      	lsrs	r2, r3
 8001f78:	d101      	bne.n	8001f7e <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 8001f7a:	b007      	add	sp, #28
 8001f7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001f7e:	2201      	movs	r2, #1
 8001f80:	409a      	lsls	r2, r3
 8001f82:	9203      	str	r2, [sp, #12]
 8001f84:	9903      	ldr	r1, [sp, #12]
 8001f86:	9a02      	ldr	r2, [sp, #8]
 8001f88:	400a      	ands	r2, r1
 8001f8a:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 8001f8c:	d100      	bne.n	8001f90 <HAL_GPIO_Init+0x28>
 8001f8e:	e08c      	b.n	80020aa <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001f90:	9a01      	ldr	r2, [sp, #4]
 8001f92:	2110      	movs	r1, #16
 8001f94:	6852      	ldr	r2, [r2, #4]
 8001f96:	0016      	movs	r6, r2
 8001f98:	438e      	bics	r6, r1
 8001f9a:	2e02      	cmp	r6, #2
 8001f9c:	d10e      	bne.n	8001fbc <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8001f9e:	2507      	movs	r5, #7
 8001fa0:	401d      	ands	r5, r3
 8001fa2:	00ad      	lsls	r5, r5, #2
 8001fa4:	3901      	subs	r1, #1
 8001fa6:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 8001fa8:	08dc      	lsrs	r4, r3, #3
 8001faa:	00a4      	lsls	r4, r4, #2
 8001fac:	1904      	adds	r4, r0, r4
 8001fae:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8001fb0:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8001fb2:	9901      	ldr	r1, [sp, #4]
 8001fb4:	6909      	ldr	r1, [r1, #16]
 8001fb6:	40a9      	lsls	r1, r5
 8001fb8:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 8001fba:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8001fbc:	2403      	movs	r4, #3
 8001fbe:	005f      	lsls	r7, r3, #1
 8001fc0:	40bc      	lsls	r4, r7
 8001fc2:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 8001fc4:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001fc6:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8001fc8:	4025      	ands	r5, r4
 8001fca:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fcc:	2503      	movs	r5, #3
 8001fce:	4015      	ands	r5, r2
 8001fd0:	40bd      	lsls	r5, r7
 8001fd2:	4661      	mov	r1, ip
 8001fd4:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 8001fd6:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001fd8:	2e01      	cmp	r6, #1
 8001fda:	d80f      	bhi.n	8001ffc <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8001fdc:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 8001fde:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8001fe0:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fe2:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8001fe4:	40bd      	lsls	r5, r7
 8001fe6:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8001fe8:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 8001fea:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001fec:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001fee:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001ff0:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001ff2:	2101      	movs	r1, #1
 8001ff4:	400d      	ands	r5, r1
 8001ff6:	409d      	lsls	r5, r3
 8001ff8:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8001ffa:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 8001ffc:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8001ffe:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002000:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8002002:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8002004:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8002006:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8002008:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800200a:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 800200c:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800200e:	420a      	tst	r2, r1
 8002010:	d04b      	beq.n	80020aa <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002012:	2101      	movs	r1, #1
 8002014:	4c26      	ldr	r4, [pc, #152]	; (80020b0 <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8002016:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002018:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800201a:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800201c:	430d      	orrs	r5, r1
 800201e:	61a5      	str	r5, [r4, #24]
 8002020:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 8002022:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002024:	400c      	ands	r4, r1
 8002026:	9405      	str	r4, [sp, #20]
 8002028:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800202a:	240f      	movs	r4, #15
 800202c:	4921      	ldr	r1, [pc, #132]	; (80020b4 <HAL_GPIO_Init+0x14c>)
 800202e:	00ad      	lsls	r5, r5, #2
 8002030:	00b6      	lsls	r6, r6, #2
 8002032:	186d      	adds	r5, r5, r1
 8002034:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002036:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 8002038:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800203a:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800203c:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800203e:	2400      	movs	r4, #0
 8002040:	4288      	cmp	r0, r1
 8002042:	d00c      	beq.n	800205e <HAL_GPIO_Init+0xf6>
 8002044:	491c      	ldr	r1, [pc, #112]	; (80020b8 <HAL_GPIO_Init+0x150>)
 8002046:	3401      	adds	r4, #1
 8002048:	4288      	cmp	r0, r1
 800204a:	d008      	beq.n	800205e <HAL_GPIO_Init+0xf6>
 800204c:	491b      	ldr	r1, [pc, #108]	; (80020bc <HAL_GPIO_Init+0x154>)
 800204e:	3401      	adds	r4, #1
 8002050:	4288      	cmp	r0, r1
 8002052:	d004      	beq.n	800205e <HAL_GPIO_Init+0xf6>
 8002054:	491a      	ldr	r1, [pc, #104]	; (80020c0 <HAL_GPIO_Init+0x158>)
 8002056:	3403      	adds	r4, #3
 8002058:	4288      	cmp	r0, r1
 800205a:	d100      	bne.n	800205e <HAL_GPIO_Init+0xf6>
 800205c:	3c02      	subs	r4, #2
 800205e:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002060:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002062:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 8002064:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 8002066:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 8002068:	4c16      	ldr	r4, [pc, #88]	; (80020c4 <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800206a:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 800206c:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 800206e:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002070:	03d1      	lsls	r1, r2, #15
 8002072:	d401      	bmi.n	8002078 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002074:	003e      	movs	r6, r7
 8002076:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 8002078:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 800207a:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 800207c:	9e00      	ldr	r6, [sp, #0]
 800207e:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002080:	0391      	lsls	r1, r2, #14
 8002082:	d401      	bmi.n	8002088 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8002084:	003e      	movs	r6, r7
 8002086:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 8002088:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 800208a:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 800208c:	9e00      	ldr	r6, [sp, #0]
 800208e:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002090:	02d1      	lsls	r1, r2, #11
 8002092:	d401      	bmi.n	8002098 <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8002094:	003e      	movs	r6, r7
 8002096:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 8002098:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 800209a:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 800209c:	9f00      	ldr	r7, [sp, #0]
 800209e:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020a0:	0292      	lsls	r2, r2, #10
 80020a2:	d401      	bmi.n	80020a8 <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80020a4:	402e      	ands	r6, r5
 80020a6:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 80020a8:	60e7      	str	r7, [r4, #12]
    position++;
 80020aa:	3301      	adds	r3, #1
 80020ac:	e762      	b.n	8001f74 <HAL_GPIO_Init+0xc>
 80020ae:	46c0      	nop			; (mov r8, r8)
 80020b0:	40021000 	.word	0x40021000
 80020b4:	40010000 	.word	0x40010000
 80020b8:	48000400 	.word	0x48000400
 80020bc:	48000800 	.word	0x48000800
 80020c0:	48000c00 	.word	0x48000c00
 80020c4:	40010400 	.word	0x40010400

080020c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020ca:	6803      	ldr	r3, [r0, #0]
{
 80020cc:	b085      	sub	sp, #20
 80020ce:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020d0:	07db      	lsls	r3, r3, #31
 80020d2:	d42f      	bmi.n	8002134 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020d4:	682b      	ldr	r3, [r5, #0]
 80020d6:	079b      	lsls	r3, r3, #30
 80020d8:	d500      	bpl.n	80020dc <HAL_RCC_OscConfig+0x14>
 80020da:	e086      	b.n	80021ea <HAL_RCC_OscConfig+0x122>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020dc:	682b      	ldr	r3, [r5, #0]
 80020de:	071b      	lsls	r3, r3, #28
 80020e0:	d500      	bpl.n	80020e4 <HAL_RCC_OscConfig+0x1c>
 80020e2:	e0c6      	b.n	8002272 <HAL_RCC_OscConfig+0x1aa>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020e4:	682b      	ldr	r3, [r5, #0]
 80020e6:	075b      	lsls	r3, r3, #29
 80020e8:	d500      	bpl.n	80020ec <HAL_RCC_OscConfig+0x24>
 80020ea:	e0e9      	b.n	80022c0 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80020ec:	682b      	ldr	r3, [r5, #0]
 80020ee:	06db      	lsls	r3, r3, #27
 80020f0:	d51a      	bpl.n	8002128 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80020f2:	696a      	ldr	r2, [r5, #20]
 80020f4:	4cba      	ldr	r4, [pc, #744]	; (80023e0 <HAL_RCC_OscConfig+0x318>)
 80020f6:	2304      	movs	r3, #4
 80020f8:	2a01      	cmp	r2, #1
 80020fa:	d000      	beq.n	80020fe <HAL_RCC_OscConfig+0x36>
 80020fc:	e155      	b.n	80023aa <HAL_RCC_OscConfig+0x2e2>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80020fe:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002100:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8002102:	430b      	orrs	r3, r1
 8002104:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8002106:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002108:	431a      	orrs	r2, r3
 800210a:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 800210c:	f7ff fec6 	bl	8001e9c <HAL_GetTick>
 8002110:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002112:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002114:	4233      	tst	r3, r6
 8002116:	d100      	bne.n	800211a <HAL_RCC_OscConfig+0x52>
 8002118:	e140      	b.n	800239c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800211a:	21f8      	movs	r1, #248	; 0xf8
 800211c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800211e:	69ab      	ldr	r3, [r5, #24]
 8002120:	438a      	bics	r2, r1
 8002122:	00db      	lsls	r3, r3, #3
 8002124:	4313      	orrs	r3, r2
 8002126:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002128:	6a29      	ldr	r1, [r5, #32]
 800212a:	2900      	cmp	r1, #0
 800212c:	d000      	beq.n	8002130 <HAL_RCC_OscConfig+0x68>
 800212e:	e163      	b.n	80023f8 <HAL_RCC_OscConfig+0x330>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8002130:	2000      	movs	r0, #0
 8002132:	e018      	b.n	8002166 <HAL_RCC_OscConfig+0x9e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002134:	210c      	movs	r1, #12
 8002136:	4caa      	ldr	r4, [pc, #680]	; (80023e0 <HAL_RCC_OscConfig+0x318>)
 8002138:	6862      	ldr	r2, [r4, #4]
 800213a:	400a      	ands	r2, r1
 800213c:	2a04      	cmp	r2, #4
 800213e:	d00b      	beq.n	8002158 <HAL_RCC_OscConfig+0x90>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002140:	6863      	ldr	r3, [r4, #4]
 8002142:	400b      	ands	r3, r1
 8002144:	2b08      	cmp	r3, #8
 8002146:	d110      	bne.n	800216a <HAL_RCC_OscConfig+0xa2>
 8002148:	22c0      	movs	r2, #192	; 0xc0
 800214a:	6863      	ldr	r3, [r4, #4]
 800214c:	0252      	lsls	r2, r2, #9
 800214e:	4013      	ands	r3, r2
 8002150:	2280      	movs	r2, #128	; 0x80
 8002152:	0252      	lsls	r2, r2, #9
 8002154:	4293      	cmp	r3, r2
 8002156:	d108      	bne.n	800216a <HAL_RCC_OscConfig+0xa2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002158:	6823      	ldr	r3, [r4, #0]
 800215a:	039b      	lsls	r3, r3, #14
 800215c:	d5ba      	bpl.n	80020d4 <HAL_RCC_OscConfig+0xc>
 800215e:	686b      	ldr	r3, [r5, #4]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d1b7      	bne.n	80020d4 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8002164:	2001      	movs	r0, #1
}
 8002166:	b005      	add	sp, #20
 8002168:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800216a:	686b      	ldr	r3, [r5, #4]
 800216c:	2b01      	cmp	r3, #1
 800216e:	d113      	bne.n	8002198 <HAL_RCC_OscConfig+0xd0>
 8002170:	2380      	movs	r3, #128	; 0x80
 8002172:	6822      	ldr	r2, [r4, #0]
 8002174:	025b      	lsls	r3, r3, #9
 8002176:	4313      	orrs	r3, r2
 8002178:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800217a:	f7ff fe8f 	bl	8001e9c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800217e:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8002180:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002182:	02b6      	lsls	r6, r6, #10
 8002184:	6823      	ldr	r3, [r4, #0]
 8002186:	4233      	tst	r3, r6
 8002188:	d1a4      	bne.n	80020d4 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800218a:	f7ff fe87 	bl	8001e9c <HAL_GetTick>
 800218e:	1bc0      	subs	r0, r0, r7
 8002190:	2864      	cmp	r0, #100	; 0x64
 8002192:	d9f7      	bls.n	8002184 <HAL_RCC_OscConfig+0xbc>
            return HAL_TIMEOUT;
 8002194:	2003      	movs	r0, #3
 8002196:	e7e6      	b.n	8002166 <HAL_RCC_OscConfig+0x9e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002198:	2b00      	cmp	r3, #0
 800219a:	d116      	bne.n	80021ca <HAL_RCC_OscConfig+0x102>
 800219c:	6823      	ldr	r3, [r4, #0]
 800219e:	4a91      	ldr	r2, [pc, #580]	; (80023e4 <HAL_RCC_OscConfig+0x31c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021a0:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021a2:	4013      	ands	r3, r2
 80021a4:	6023      	str	r3, [r4, #0]
 80021a6:	6823      	ldr	r3, [r4, #0]
 80021a8:	4a8f      	ldr	r2, [pc, #572]	; (80023e8 <HAL_RCC_OscConfig+0x320>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021aa:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021ac:	4013      	ands	r3, r2
 80021ae:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80021b0:	f7ff fe74 	bl	8001e9c <HAL_GetTick>
 80021b4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021b6:	6823      	ldr	r3, [r4, #0]
 80021b8:	4233      	tst	r3, r6
 80021ba:	d100      	bne.n	80021be <HAL_RCC_OscConfig+0xf6>
 80021bc:	e78a      	b.n	80020d4 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021be:	f7ff fe6d 	bl	8001e9c <HAL_GetTick>
 80021c2:	1bc0      	subs	r0, r0, r7
 80021c4:	2864      	cmp	r0, #100	; 0x64
 80021c6:	d9f6      	bls.n	80021b6 <HAL_RCC_OscConfig+0xee>
 80021c8:	e7e4      	b.n	8002194 <HAL_RCC_OscConfig+0xcc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021ca:	2b05      	cmp	r3, #5
 80021cc:	d105      	bne.n	80021da <HAL_RCC_OscConfig+0x112>
 80021ce:	2380      	movs	r3, #128	; 0x80
 80021d0:	6822      	ldr	r2, [r4, #0]
 80021d2:	02db      	lsls	r3, r3, #11
 80021d4:	4313      	orrs	r3, r2
 80021d6:	6023      	str	r3, [r4, #0]
 80021d8:	e7ca      	b.n	8002170 <HAL_RCC_OscConfig+0xa8>
 80021da:	6823      	ldr	r3, [r4, #0]
 80021dc:	4a81      	ldr	r2, [pc, #516]	; (80023e4 <HAL_RCC_OscConfig+0x31c>)
 80021de:	4013      	ands	r3, r2
 80021e0:	6023      	str	r3, [r4, #0]
 80021e2:	6823      	ldr	r3, [r4, #0]
 80021e4:	4a80      	ldr	r2, [pc, #512]	; (80023e8 <HAL_RCC_OscConfig+0x320>)
 80021e6:	4013      	ands	r3, r2
 80021e8:	e7c6      	b.n	8002178 <HAL_RCC_OscConfig+0xb0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80021ea:	220c      	movs	r2, #12
 80021ec:	4c7c      	ldr	r4, [pc, #496]	; (80023e0 <HAL_RCC_OscConfig+0x318>)
 80021ee:	6863      	ldr	r3, [r4, #4]
 80021f0:	4213      	tst	r3, r2
 80021f2:	d00b      	beq.n	800220c <HAL_RCC_OscConfig+0x144>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80021f4:	6863      	ldr	r3, [r4, #4]
 80021f6:	4013      	ands	r3, r2
 80021f8:	2b08      	cmp	r3, #8
 80021fa:	d115      	bne.n	8002228 <HAL_RCC_OscConfig+0x160>
 80021fc:	22c0      	movs	r2, #192	; 0xc0
 80021fe:	6863      	ldr	r3, [r4, #4]
 8002200:	0252      	lsls	r2, r2, #9
 8002202:	4013      	ands	r3, r2
 8002204:	2280      	movs	r2, #128	; 0x80
 8002206:	0212      	lsls	r2, r2, #8
 8002208:	4293      	cmp	r3, r2
 800220a:	d10d      	bne.n	8002228 <HAL_RCC_OscConfig+0x160>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800220c:	6823      	ldr	r3, [r4, #0]
 800220e:	079b      	lsls	r3, r3, #30
 8002210:	d502      	bpl.n	8002218 <HAL_RCC_OscConfig+0x150>
 8002212:	68eb      	ldr	r3, [r5, #12]
 8002214:	2b01      	cmp	r3, #1
 8002216:	d1a5      	bne.n	8002164 <HAL_RCC_OscConfig+0x9c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002218:	21f8      	movs	r1, #248	; 0xf8
 800221a:	6822      	ldr	r2, [r4, #0]
 800221c:	692b      	ldr	r3, [r5, #16]
 800221e:	438a      	bics	r2, r1
 8002220:	00db      	lsls	r3, r3, #3
 8002222:	4313      	orrs	r3, r2
 8002224:	6023      	str	r3, [r4, #0]
 8002226:	e759      	b.n	80020dc <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002228:	68ea      	ldr	r2, [r5, #12]
 800222a:	2301      	movs	r3, #1
 800222c:	2a00      	cmp	r2, #0
 800222e:	d00f      	beq.n	8002250 <HAL_RCC_OscConfig+0x188>
        __HAL_RCC_HSI_ENABLE();
 8002230:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002232:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8002234:	4313      	orrs	r3, r2
 8002236:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002238:	f7ff fe30 	bl	8001e9c <HAL_GetTick>
 800223c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800223e:	6823      	ldr	r3, [r4, #0]
 8002240:	4233      	tst	r3, r6
 8002242:	d1e9      	bne.n	8002218 <HAL_RCC_OscConfig+0x150>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002244:	f7ff fe2a 	bl	8001e9c <HAL_GetTick>
 8002248:	1bc0      	subs	r0, r0, r7
 800224a:	2802      	cmp	r0, #2
 800224c:	d9f7      	bls.n	800223e <HAL_RCC_OscConfig+0x176>
 800224e:	e7a1      	b.n	8002194 <HAL_RCC_OscConfig+0xcc>
        __HAL_RCC_HSI_DISABLE();
 8002250:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002252:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8002254:	439a      	bics	r2, r3
 8002256:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 8002258:	f7ff fe20 	bl	8001e9c <HAL_GetTick>
 800225c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800225e:	6823      	ldr	r3, [r4, #0]
 8002260:	4233      	tst	r3, r6
 8002262:	d100      	bne.n	8002266 <HAL_RCC_OscConfig+0x19e>
 8002264:	e73a      	b.n	80020dc <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002266:	f7ff fe19 	bl	8001e9c <HAL_GetTick>
 800226a:	1bc0      	subs	r0, r0, r7
 800226c:	2802      	cmp	r0, #2
 800226e:	d9f6      	bls.n	800225e <HAL_RCC_OscConfig+0x196>
 8002270:	e790      	b.n	8002194 <HAL_RCC_OscConfig+0xcc>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002272:	69ea      	ldr	r2, [r5, #28]
 8002274:	2301      	movs	r3, #1
 8002276:	4c5a      	ldr	r4, [pc, #360]	; (80023e0 <HAL_RCC_OscConfig+0x318>)
 8002278:	2a00      	cmp	r2, #0
 800227a:	d010      	beq.n	800229e <HAL_RCC_OscConfig+0x1d6>
      __HAL_RCC_LSI_ENABLE();
 800227c:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800227e:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8002280:	4313      	orrs	r3, r2
 8002282:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8002284:	f7ff fe0a 	bl	8001e9c <HAL_GetTick>
 8002288:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800228a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800228c:	4233      	tst	r3, r6
 800228e:	d000      	beq.n	8002292 <HAL_RCC_OscConfig+0x1ca>
 8002290:	e728      	b.n	80020e4 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002292:	f7ff fe03 	bl	8001e9c <HAL_GetTick>
 8002296:	1bc0      	subs	r0, r0, r7
 8002298:	2802      	cmp	r0, #2
 800229a:	d9f6      	bls.n	800228a <HAL_RCC_OscConfig+0x1c2>
 800229c:	e77a      	b.n	8002194 <HAL_RCC_OscConfig+0xcc>
      __HAL_RCC_LSI_DISABLE();
 800229e:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022a0:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 80022a2:	439a      	bics	r2, r3
 80022a4:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 80022a6:	f7ff fdf9 	bl	8001e9c <HAL_GetTick>
 80022aa:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80022ae:	4233      	tst	r3, r6
 80022b0:	d100      	bne.n	80022b4 <HAL_RCC_OscConfig+0x1ec>
 80022b2:	e717      	b.n	80020e4 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022b4:	f7ff fdf2 	bl	8001e9c <HAL_GetTick>
 80022b8:	1bc0      	subs	r0, r0, r7
 80022ba:	2802      	cmp	r0, #2
 80022bc:	d9f6      	bls.n	80022ac <HAL_RCC_OscConfig+0x1e4>
 80022be:	e769      	b.n	8002194 <HAL_RCC_OscConfig+0xcc>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022c0:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80022c2:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022c4:	4c46      	ldr	r4, [pc, #280]	; (80023e0 <HAL_RCC_OscConfig+0x318>)
 80022c6:	0552      	lsls	r2, r2, #21
 80022c8:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 80022ca:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022cc:	4213      	tst	r3, r2
 80022ce:	d108      	bne.n	80022e2 <HAL_RCC_OscConfig+0x21a>
      __HAL_RCC_PWR_CLK_ENABLE();
 80022d0:	69e3      	ldr	r3, [r4, #28]
 80022d2:	4313      	orrs	r3, r2
 80022d4:	61e3      	str	r3, [r4, #28]
 80022d6:	69e3      	ldr	r3, [r4, #28]
 80022d8:	4013      	ands	r3, r2
 80022da:	9303      	str	r3, [sp, #12]
 80022dc:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80022de:	2301      	movs	r3, #1
 80022e0:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022e2:	2780      	movs	r7, #128	; 0x80
 80022e4:	4e41      	ldr	r6, [pc, #260]	; (80023ec <HAL_RCC_OscConfig+0x324>)
 80022e6:	007f      	lsls	r7, r7, #1
 80022e8:	6833      	ldr	r3, [r6, #0]
 80022ea:	423b      	tst	r3, r7
 80022ec:	d006      	beq.n	80022fc <HAL_RCC_OscConfig+0x234>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022ee:	68ab      	ldr	r3, [r5, #8]
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d113      	bne.n	800231c <HAL_RCC_OscConfig+0x254>
 80022f4:	6a22      	ldr	r2, [r4, #32]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	6223      	str	r3, [r4, #32]
 80022fa:	e030      	b.n	800235e <HAL_RCC_OscConfig+0x296>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022fc:	6833      	ldr	r3, [r6, #0]
 80022fe:	433b      	orrs	r3, r7
 8002300:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002302:	f7ff fdcb 	bl	8001e9c <HAL_GetTick>
 8002306:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002308:	6833      	ldr	r3, [r6, #0]
 800230a:	423b      	tst	r3, r7
 800230c:	d1ef      	bne.n	80022ee <HAL_RCC_OscConfig+0x226>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800230e:	f7ff fdc5 	bl	8001e9c <HAL_GetTick>
 8002312:	9b01      	ldr	r3, [sp, #4]
 8002314:	1ac0      	subs	r0, r0, r3
 8002316:	2864      	cmp	r0, #100	; 0x64
 8002318:	d9f6      	bls.n	8002308 <HAL_RCC_OscConfig+0x240>
 800231a:	e73b      	b.n	8002194 <HAL_RCC_OscConfig+0xcc>
 800231c:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800231e:	2b00      	cmp	r3, #0
 8002320:	d114      	bne.n	800234c <HAL_RCC_OscConfig+0x284>
 8002322:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002324:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002326:	4393      	bics	r3, r2
 8002328:	6223      	str	r3, [r4, #32]
 800232a:	6a23      	ldr	r3, [r4, #32]
 800232c:	3203      	adds	r2, #3
 800232e:	4393      	bics	r3, r2
 8002330:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8002332:	f7ff fdb3 	bl	8001e9c <HAL_GetTick>
 8002336:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002338:	6a23      	ldr	r3, [r4, #32]
 800233a:	423b      	tst	r3, r7
 800233c:	d025      	beq.n	800238a <HAL_RCC_OscConfig+0x2c2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800233e:	f7ff fdad 	bl	8001e9c <HAL_GetTick>
 8002342:	4b2b      	ldr	r3, [pc, #172]	; (80023f0 <HAL_RCC_OscConfig+0x328>)
 8002344:	1b80      	subs	r0, r0, r6
 8002346:	4298      	cmp	r0, r3
 8002348:	d9f6      	bls.n	8002338 <HAL_RCC_OscConfig+0x270>
 800234a:	e723      	b.n	8002194 <HAL_RCC_OscConfig+0xcc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800234c:	2b05      	cmp	r3, #5
 800234e:	d10b      	bne.n	8002368 <HAL_RCC_OscConfig+0x2a0>
 8002350:	6a21      	ldr	r1, [r4, #32]
 8002352:	3b01      	subs	r3, #1
 8002354:	430b      	orrs	r3, r1
 8002356:	6223      	str	r3, [r4, #32]
 8002358:	6a23      	ldr	r3, [r4, #32]
 800235a:	431a      	orrs	r2, r3
 800235c:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 800235e:	f7ff fd9d 	bl	8001e9c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002362:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8002364:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002366:	e00d      	b.n	8002384 <HAL_RCC_OscConfig+0x2bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002368:	6a23      	ldr	r3, [r4, #32]
 800236a:	4393      	bics	r3, r2
 800236c:	2204      	movs	r2, #4
 800236e:	6223      	str	r3, [r4, #32]
 8002370:	6a23      	ldr	r3, [r4, #32]
 8002372:	4393      	bics	r3, r2
 8002374:	e7c0      	b.n	80022f8 <HAL_RCC_OscConfig+0x230>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002376:	f7ff fd91 	bl	8001e9c <HAL_GetTick>
 800237a:	4b1d      	ldr	r3, [pc, #116]	; (80023f0 <HAL_RCC_OscConfig+0x328>)
 800237c:	1b80      	subs	r0, r0, r6
 800237e:	4298      	cmp	r0, r3
 8002380:	d900      	bls.n	8002384 <HAL_RCC_OscConfig+0x2bc>
 8002382:	e707      	b.n	8002194 <HAL_RCC_OscConfig+0xcc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002384:	6a23      	ldr	r3, [r4, #32]
 8002386:	423b      	tst	r3, r7
 8002388:	d0f5      	beq.n	8002376 <HAL_RCC_OscConfig+0x2ae>
    if(pwrclkchanged == SET)
 800238a:	9b00      	ldr	r3, [sp, #0]
 800238c:	2b01      	cmp	r3, #1
 800238e:	d000      	beq.n	8002392 <HAL_RCC_OscConfig+0x2ca>
 8002390:	e6ac      	b.n	80020ec <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002392:	69e3      	ldr	r3, [r4, #28]
 8002394:	4a17      	ldr	r2, [pc, #92]	; (80023f4 <HAL_RCC_OscConfig+0x32c>)
 8002396:	4013      	ands	r3, r2
 8002398:	61e3      	str	r3, [r4, #28]
 800239a:	e6a7      	b.n	80020ec <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800239c:	f7ff fd7e 	bl	8001e9c <HAL_GetTick>
 80023a0:	1bc0      	subs	r0, r0, r7
 80023a2:	2802      	cmp	r0, #2
 80023a4:	d800      	bhi.n	80023a8 <HAL_RCC_OscConfig+0x2e0>
 80023a6:	e6b4      	b.n	8002112 <HAL_RCC_OscConfig+0x4a>
 80023a8:	e6f4      	b.n	8002194 <HAL_RCC_OscConfig+0xcc>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80023aa:	3205      	adds	r2, #5
 80023ac:	d103      	bne.n	80023b6 <HAL_RCC_OscConfig+0x2ee>
      __HAL_RCC_HSI14ADC_ENABLE();
 80023ae:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80023b0:	439a      	bics	r2, r3
 80023b2:	6362      	str	r2, [r4, #52]	; 0x34
 80023b4:	e6b1      	b.n	800211a <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 80023b6:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80023b8:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80023ba:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 80023bc:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 80023be:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 80023c0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80023c2:	4393      	bics	r3, r2
 80023c4:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 80023c6:	f7ff fd69 	bl	8001e9c <HAL_GetTick>
 80023ca:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80023cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80023ce:	4233      	tst	r3, r6
 80023d0:	d100      	bne.n	80023d4 <HAL_RCC_OscConfig+0x30c>
 80023d2:	e6a9      	b.n	8002128 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80023d4:	f7ff fd62 	bl	8001e9c <HAL_GetTick>
 80023d8:	1bc0      	subs	r0, r0, r7
 80023da:	2802      	cmp	r0, #2
 80023dc:	d9f6      	bls.n	80023cc <HAL_RCC_OscConfig+0x304>
 80023de:	e6d9      	b.n	8002194 <HAL_RCC_OscConfig+0xcc>
 80023e0:	40021000 	.word	0x40021000
 80023e4:	fffeffff 	.word	0xfffeffff
 80023e8:	fffbffff 	.word	0xfffbffff
 80023ec:	40007000 	.word	0x40007000
 80023f0:	00001388 	.word	0x00001388
 80023f4:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023f8:	220c      	movs	r2, #12
 80023fa:	4c26      	ldr	r4, [pc, #152]	; (8002494 <HAL_RCC_OscConfig+0x3cc>)
      return HAL_ERROR;
 80023fc:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023fe:	6863      	ldr	r3, [r4, #4]
 8002400:	4013      	ands	r3, r2
 8002402:	2b08      	cmp	r3, #8
 8002404:	d100      	bne.n	8002408 <HAL_RCC_OscConfig+0x340>
 8002406:	e6ae      	b.n	8002166 <HAL_RCC_OscConfig+0x9e>
        __HAL_RCC_PLL_DISABLE();
 8002408:	6823      	ldr	r3, [r4, #0]
 800240a:	4a23      	ldr	r2, [pc, #140]	; (8002498 <HAL_RCC_OscConfig+0x3d0>)
 800240c:	4013      	ands	r3, r2
 800240e:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002410:	2902      	cmp	r1, #2
 8002412:	d12f      	bne.n	8002474 <HAL_RCC_OscConfig+0x3ac>
        tickstart = HAL_GetTick();
 8002414:	f7ff fd42 	bl	8001e9c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002418:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 800241a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800241c:	04b6      	lsls	r6, r6, #18
 800241e:	6823      	ldr	r3, [r4, #0]
 8002420:	4233      	tst	r3, r6
 8002422:	d121      	bne.n	8002468 <HAL_RCC_OscConfig+0x3a0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002424:	220f      	movs	r2, #15
 8002426:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002428:	4393      	bics	r3, r2
 800242a:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800242c:	4313      	orrs	r3, r2
 800242e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002430:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8002432:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8002434:	6862      	ldr	r2, [r4, #4]
 8002436:	430b      	orrs	r3, r1
 8002438:	4918      	ldr	r1, [pc, #96]	; (800249c <HAL_RCC_OscConfig+0x3d4>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800243a:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800243c:	400a      	ands	r2, r1
 800243e:	4313      	orrs	r3, r2
 8002440:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8002442:	2380      	movs	r3, #128	; 0x80
 8002444:	6822      	ldr	r2, [r4, #0]
 8002446:	045b      	lsls	r3, r3, #17
 8002448:	4313      	orrs	r3, r2
 800244a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800244c:	f7ff fd26 	bl	8001e9c <HAL_GetTick>
 8002450:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002452:	04ad      	lsls	r5, r5, #18
 8002454:	6823      	ldr	r3, [r4, #0]
 8002456:	422b      	tst	r3, r5
 8002458:	d000      	beq.n	800245c <HAL_RCC_OscConfig+0x394>
 800245a:	e669      	b.n	8002130 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800245c:	f7ff fd1e 	bl	8001e9c <HAL_GetTick>
 8002460:	1b80      	subs	r0, r0, r6
 8002462:	2802      	cmp	r0, #2
 8002464:	d9f6      	bls.n	8002454 <HAL_RCC_OscConfig+0x38c>
 8002466:	e695      	b.n	8002194 <HAL_RCC_OscConfig+0xcc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002468:	f7ff fd18 	bl	8001e9c <HAL_GetTick>
 800246c:	1bc0      	subs	r0, r0, r7
 800246e:	2802      	cmp	r0, #2
 8002470:	d9d5      	bls.n	800241e <HAL_RCC_OscConfig+0x356>
 8002472:	e68f      	b.n	8002194 <HAL_RCC_OscConfig+0xcc>
        tickstart = HAL_GetTick();
 8002474:	f7ff fd12 	bl	8001e9c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002478:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 800247a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800247c:	04ad      	lsls	r5, r5, #18
 800247e:	6823      	ldr	r3, [r4, #0]
 8002480:	422b      	tst	r3, r5
 8002482:	d100      	bne.n	8002486 <HAL_RCC_OscConfig+0x3be>
 8002484:	e654      	b.n	8002130 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002486:	f7ff fd09 	bl	8001e9c <HAL_GetTick>
 800248a:	1b80      	subs	r0, r0, r6
 800248c:	2802      	cmp	r0, #2
 800248e:	d9f6      	bls.n	800247e <HAL_RCC_OscConfig+0x3b6>
 8002490:	e680      	b.n	8002194 <HAL_RCC_OscConfig+0xcc>
 8002492:	46c0      	nop			; (mov r8, r8)
 8002494:	40021000 	.word	0x40021000
 8002498:	feffffff 	.word	0xfeffffff
 800249c:	ffc27fff 	.word	0xffc27fff

080024a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024a0:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80024a2:	4d12      	ldr	r5, [pc, #72]	; (80024ec <HAL_RCC_GetSysClockFreq+0x4c>)
{
 80024a4:	b089      	sub	sp, #36	; 0x24
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80024a6:	2210      	movs	r2, #16
 80024a8:	0029      	movs	r1, r5
 80024aa:	4668      	mov	r0, sp
 80024ac:	f000 fa62 	bl	8002974 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80024b0:	0029      	movs	r1, r5
 80024b2:	ac04      	add	r4, sp, #16
 80024b4:	3110      	adds	r1, #16
 80024b6:	2210      	movs	r2, #16
 80024b8:	0020      	movs	r0, r4
 80024ba:	f000 fa5b 	bl	8002974 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024be:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 80024c0:	490b      	ldr	r1, [pc, #44]	; (80024f0 <HAL_RCC_GetSysClockFreq+0x50>)
 80024c2:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80024c4:	401a      	ands	r2, r3
 80024c6:	2a08      	cmp	r2, #8
 80024c8:	d10d      	bne.n	80024e6 <HAL_RCC_GetSysClockFreq+0x46>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80024ca:	6aca      	ldr	r2, [r1, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80024cc:	210f      	movs	r1, #15
 80024ce:	4668      	mov	r0, sp
 80024d0:	0c9b      	lsrs	r3, r3, #18
 80024d2:	400b      	ands	r3, r1
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80024d4:	400a      	ands	r2, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80024d6:	5cc5      	ldrb	r5, [r0, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80024d8:	5ca1      	ldrb	r1, [r4, r2]
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80024da:	4806      	ldr	r0, [pc, #24]	; (80024f4 <HAL_RCC_GetSysClockFreq+0x54>)
 80024dc:	f7fd fe1e 	bl	800011c <__udivsi3>
 80024e0:	4368      	muls	r0, r5
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80024e2:	b009      	add	sp, #36	; 0x24
 80024e4:	bd30      	pop	{r4, r5, pc}
      sysclockfreq = HSE_VALUE;
 80024e6:	4803      	ldr	r0, [pc, #12]	; (80024f4 <HAL_RCC_GetSysClockFreq+0x54>)
  return sysclockfreq;
 80024e8:	e7fb      	b.n	80024e2 <HAL_RCC_GetSysClockFreq+0x42>
 80024ea:	46c0      	nop			; (mov r8, r8)
 80024ec:	08004848 	.word	0x08004848
 80024f0:	40021000 	.word	0x40021000
 80024f4:	007a1200 	.word	0x007a1200

080024f8 <HAL_RCC_ClockConfig>:
{
 80024f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80024fa:	2201      	movs	r2, #1
 80024fc:	4c43      	ldr	r4, [pc, #268]	; (800260c <HAL_RCC_ClockConfig+0x114>)
{
 80024fe:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002500:	6823      	ldr	r3, [r4, #0]
{
 8002502:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002504:	4013      	ands	r3, r2
 8002506:	428b      	cmp	r3, r1
 8002508:	d31c      	bcc.n	8002544 <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800250a:	6832      	ldr	r2, [r6, #0]
 800250c:	0793      	lsls	r3, r2, #30
 800250e:	d423      	bmi.n	8002558 <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002510:	07d3      	lsls	r3, r2, #31
 8002512:	d429      	bmi.n	8002568 <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002514:	2301      	movs	r3, #1
 8002516:	6822      	ldr	r2, [r4, #0]
 8002518:	401a      	ands	r2, r3
 800251a:	4297      	cmp	r7, r2
 800251c:	d367      	bcc.n	80025ee <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800251e:	6833      	ldr	r3, [r6, #0]
 8002520:	4c3b      	ldr	r4, [pc, #236]	; (8002610 <HAL_RCC_ClockConfig+0x118>)
 8002522:	075b      	lsls	r3, r3, #29
 8002524:	d46a      	bmi.n	80025fc <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002526:	f7ff ffbb 	bl	80024a0 <HAL_RCC_GetSysClockFreq>
 800252a:	6863      	ldr	r3, [r4, #4]
 800252c:	4a39      	ldr	r2, [pc, #228]	; (8002614 <HAL_RCC_ClockConfig+0x11c>)
 800252e:	061b      	lsls	r3, r3, #24
 8002530:	0f1b      	lsrs	r3, r3, #28
 8002532:	5cd3      	ldrb	r3, [r2, r3]
 8002534:	40d8      	lsrs	r0, r3
 8002536:	4b38      	ldr	r3, [pc, #224]	; (8002618 <HAL_RCC_ClockConfig+0x120>)
 8002538:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800253a:	2003      	movs	r0, #3
 800253c:	f7ff fc83 	bl	8001e46 <HAL_InitTick>
  return HAL_OK;
 8002540:	2000      	movs	r0, #0
 8002542:	e008      	b.n	8002556 <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002544:	6823      	ldr	r3, [r4, #0]
 8002546:	4393      	bics	r3, r2
 8002548:	430b      	orrs	r3, r1
 800254a:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800254c:	6823      	ldr	r3, [r4, #0]
 800254e:	4013      	ands	r3, r2
 8002550:	4299      	cmp	r1, r3
 8002552:	d0da      	beq.n	800250a <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8002554:	2001      	movs	r0, #1
}
 8002556:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002558:	20f0      	movs	r0, #240	; 0xf0
 800255a:	492d      	ldr	r1, [pc, #180]	; (8002610 <HAL_RCC_ClockConfig+0x118>)
 800255c:	684b      	ldr	r3, [r1, #4]
 800255e:	4383      	bics	r3, r0
 8002560:	68b0      	ldr	r0, [r6, #8]
 8002562:	4303      	orrs	r3, r0
 8002564:	604b      	str	r3, [r1, #4]
 8002566:	e7d3      	b.n	8002510 <HAL_RCC_ClockConfig+0x18>
 8002568:	4d29      	ldr	r5, [pc, #164]	; (8002610 <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800256a:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800256c:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800256e:	2a01      	cmp	r2, #1
 8002570:	d11a      	bne.n	80025a8 <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002572:	039b      	lsls	r3, r3, #14
 8002574:	d5ee      	bpl.n	8002554 <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002576:	2103      	movs	r1, #3
 8002578:	686b      	ldr	r3, [r5, #4]
 800257a:	438b      	bics	r3, r1
 800257c:	4313      	orrs	r3, r2
 800257e:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8002580:	f7ff fc8c 	bl	8001e9c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002584:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8002586:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002588:	2b01      	cmp	r3, #1
 800258a:	d115      	bne.n	80025b8 <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800258c:	220c      	movs	r2, #12
 800258e:	686b      	ldr	r3, [r5, #4]
 8002590:	4013      	ands	r3, r2
 8002592:	2b04      	cmp	r3, #4
 8002594:	d0be      	beq.n	8002514 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002596:	f7ff fc81 	bl	8001e9c <HAL_GetTick>
 800259a:	9b01      	ldr	r3, [sp, #4]
 800259c:	1ac0      	subs	r0, r0, r3
 800259e:	4b1f      	ldr	r3, [pc, #124]	; (800261c <HAL_RCC_ClockConfig+0x124>)
 80025a0:	4298      	cmp	r0, r3
 80025a2:	d9f3      	bls.n	800258c <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 80025a4:	2003      	movs	r0, #3
 80025a6:	e7d6      	b.n	8002556 <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025a8:	2a02      	cmp	r2, #2
 80025aa:	d102      	bne.n	80025b2 <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ac:	019b      	lsls	r3, r3, #6
 80025ae:	d4e2      	bmi.n	8002576 <HAL_RCC_ClockConfig+0x7e>
 80025b0:	e7d0      	b.n	8002554 <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025b2:	079b      	lsls	r3, r3, #30
 80025b4:	d4df      	bmi.n	8002576 <HAL_RCC_ClockConfig+0x7e>
 80025b6:	e7cd      	b.n	8002554 <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d012      	beq.n	80025e2 <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80025bc:	220c      	movs	r2, #12
 80025be:	686b      	ldr	r3, [r5, #4]
 80025c0:	4213      	tst	r3, r2
 80025c2:	d0a7      	beq.n	8002514 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025c4:	f7ff fc6a 	bl	8001e9c <HAL_GetTick>
 80025c8:	9b01      	ldr	r3, [sp, #4]
 80025ca:	1ac0      	subs	r0, r0, r3
 80025cc:	4b13      	ldr	r3, [pc, #76]	; (800261c <HAL_RCC_ClockConfig+0x124>)
 80025ce:	4298      	cmp	r0, r3
 80025d0:	d9f4      	bls.n	80025bc <HAL_RCC_ClockConfig+0xc4>
 80025d2:	e7e7      	b.n	80025a4 <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025d4:	f7ff fc62 	bl	8001e9c <HAL_GetTick>
 80025d8:	9b01      	ldr	r3, [sp, #4]
 80025da:	1ac0      	subs	r0, r0, r3
 80025dc:	4b0f      	ldr	r3, [pc, #60]	; (800261c <HAL_RCC_ClockConfig+0x124>)
 80025de:	4298      	cmp	r0, r3
 80025e0:	d8e0      	bhi.n	80025a4 <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025e2:	220c      	movs	r2, #12
 80025e4:	686b      	ldr	r3, [r5, #4]
 80025e6:	4013      	ands	r3, r2
 80025e8:	2b08      	cmp	r3, #8
 80025ea:	d1f3      	bne.n	80025d4 <HAL_RCC_ClockConfig+0xdc>
 80025ec:	e792      	b.n	8002514 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025ee:	6822      	ldr	r2, [r4, #0]
 80025f0:	439a      	bics	r2, r3
 80025f2:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80025f4:	6822      	ldr	r2, [r4, #0]
 80025f6:	421a      	tst	r2, r3
 80025f8:	d1ac      	bne.n	8002554 <HAL_RCC_ClockConfig+0x5c>
 80025fa:	e790      	b.n	800251e <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80025fc:	6863      	ldr	r3, [r4, #4]
 80025fe:	4a08      	ldr	r2, [pc, #32]	; (8002620 <HAL_RCC_ClockConfig+0x128>)
 8002600:	4013      	ands	r3, r2
 8002602:	68f2      	ldr	r2, [r6, #12]
 8002604:	4313      	orrs	r3, r2
 8002606:	6063      	str	r3, [r4, #4]
 8002608:	e78d      	b.n	8002526 <HAL_RCC_ClockConfig+0x2e>
 800260a:	46c0      	nop			; (mov r8, r8)
 800260c:	40022000 	.word	0x40022000
 8002610:	40021000 	.word	0x40021000
 8002614:	080048ad 	.word	0x080048ad
 8002618:	20000000 	.word	0x20000000
 800261c:	00001388 	.word	0x00001388
 8002620:	fffff8ff 	.word	0xfffff8ff

08002624 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8002624:	4b01      	ldr	r3, [pc, #4]	; (800262c <HAL_RCC_GetHCLKFreq+0x8>)
 8002626:	6818      	ldr	r0, [r3, #0]
}
 8002628:	4770      	bx	lr
 800262a:	46c0      	nop			; (mov r8, r8)
 800262c:	20000000 	.word	0x20000000

08002630 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002630:	4b04      	ldr	r3, [pc, #16]	; (8002644 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002632:	4a05      	ldr	r2, [pc, #20]	; (8002648 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	055b      	lsls	r3, r3, #21
 8002638:	0f5b      	lsrs	r3, r3, #29
 800263a:	5cd3      	ldrb	r3, [r2, r3]
 800263c:	4a03      	ldr	r2, [pc, #12]	; (800264c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800263e:	6810      	ldr	r0, [r2, #0]
 8002640:	40d8      	lsrs	r0, r3
}    
 8002642:	4770      	bx	lr
 8002644:	40021000 	.word	0x40021000
 8002648:	080048bd 	.word	0x080048bd
 800264c:	20000000 	.word	0x20000000

08002650 <HAL_UART_MspInit>:
 8002650:	4770      	bx	lr

08002652 <HAL_UART_MspDeInit>:
 8002652:	4770      	bx	lr

08002654 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8002654:	b570      	push	{r4, r5, r6, lr}
 8002656:	0005      	movs	r5, r0
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 8002658:	2001      	movs	r0, #1
  if(huart == NULL)
 800265a:	2d00      	cmp	r5, #0
 800265c:	d016      	beq.n	800268c <HAL_UART_DeInit+0x38>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800265e:	002e      	movs	r6, r5
 8002660:	2324      	movs	r3, #36	; 0x24

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);

  huart->Instance->CR1 = 0x0U;
 8002662:	2400      	movs	r4, #0
  huart->gState = HAL_UART_STATE_BUSY;
 8002664:	3669      	adds	r6, #105	; 0x69
 8002666:	7033      	strb	r3, [r6, #0]
  __HAL_UART_DISABLE(huart);
 8002668:	682b      	ldr	r3, [r5, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	4382      	bics	r2, r0
 800266e:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
  huart->Instance->CR3 = 0x0U;

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8002670:	0028      	movs	r0, r5
  huart->Instance->CR1 = 0x0U;
 8002672:	601c      	str	r4, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8002674:	605c      	str	r4, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8002676:	609c      	str	r4, [r3, #8]
  HAL_UART_MspDeInit(huart);
 8002678:	f7ff ffeb 	bl	8002652 <HAL_UART_MspDeInit>

  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState    = HAL_UART_STATE_RESET;
  huart->RxState   = HAL_UART_STATE_RESET;
 800267c:	002b      	movs	r3, r5

  /* Process Unlock */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 800267e:	0020      	movs	r0, r4
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002680:	66ec      	str	r4, [r5, #108]	; 0x6c
  huart->RxState   = HAL_UART_STATE_RESET;
 8002682:	336a      	adds	r3, #106	; 0x6a
  __HAL_UNLOCK(huart);
 8002684:	3568      	adds	r5, #104	; 0x68
  huart->gState    = HAL_UART_STATE_RESET;
 8002686:	7034      	strb	r4, [r6, #0]
  huart->RxState   = HAL_UART_STATE_RESET;
 8002688:	701c      	strb	r4, [r3, #0]
  __HAL_UNLOCK(huart);
 800268a:	702c      	strb	r4, [r5, #0]
}
 800268c:	bd70      	pop	{r4, r5, r6, pc}
	...

08002690 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002690:	b570      	push	{r4, r5, r6, lr}
 8002692:	0004      	movs	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002694:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002696:	69c2      	ldr	r2, [r0, #28]
 8002698:	6883      	ldr	r3, [r0, #8]
 800269a:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800269c:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800269e:	4303      	orrs	r3, r0
 80026a0:	6960      	ldr	r0, [r4, #20]
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80026a2:	4e42      	ldr	r6, [pc, #264]	; (80027ac <UART_SetConfig+0x11c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80026a4:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80026a6:	4842      	ldr	r0, [pc, #264]	; (80027b0 <UART_SetConfig+0x120>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80026a8:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80026aa:	4001      	ands	r1, r0
 80026ac:	430b      	orrs	r3, r1
 80026ae:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80026b0:	686b      	ldr	r3, [r5, #4]
 80026b2:	4940      	ldr	r1, [pc, #256]	; (80027b4 <UART_SetConfig+0x124>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80026b4:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80026b6:	400b      	ands	r3, r1
 80026b8:	68e1      	ldr	r1, [r4, #12]
 80026ba:	430b      	orrs	r3, r1
 80026bc:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80026be:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80026c0:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80026c2:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80026c4:	483c      	ldr	r0, [pc, #240]	; (80027b8 <UART_SetConfig+0x128>)
 80026c6:	4001      	ands	r1, r0
 80026c8:	430b      	orrs	r3, r1
 80026ca:	60ab      	str	r3, [r5, #8]
 80026cc:	2380      	movs	r3, #128	; 0x80
 80026ce:	021b      	lsls	r3, r3, #8
  UART_GETCLOCKSOURCE(huart, clocksource);
 80026d0:	42b5      	cmp	r5, r6
 80026d2:	d110      	bne.n	80026f6 <UART_SetConfig+0x66>
 80026d4:	2003      	movs	r0, #3
 80026d6:	4939      	ldr	r1, [pc, #228]	; (80027bc <UART_SetConfig+0x12c>)
 80026d8:	6b09      	ldr	r1, [r1, #48]	; 0x30
 80026da:	4001      	ands	r1, r0
 80026dc:	4838      	ldr	r0, [pc, #224]	; (80027c0 <UART_SetConfig+0x130>)
 80026de:	5c40      	ldrb	r0, [r0, r1]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d137      	bne.n	8002754 <UART_SetConfig+0xc4>
  {
    switch (clocksource)
 80026e4:	2808      	cmp	r0, #8
 80026e6:	d832      	bhi.n	800274e <UART_SetConfig+0xbe>
 80026e8:	f7fd fd0e 	bl	8000108 <__gnu_thumb1_case_uqi>
 80026ec:	31163110 	.word	0x31163110
 80026f0:	31313129 	.word	0x31313129
 80026f4:	2c          	.byte	0x2c
 80026f5:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80026f6:	4933      	ldr	r1, [pc, #204]	; (80027c4 <UART_SetConfig+0x134>)
 80026f8:	428d      	cmp	r5, r1
 80026fa:	d005      	beq.n	8002708 <UART_SetConfig+0x78>
 80026fc:	4932      	ldr	r1, [pc, #200]	; (80027c8 <UART_SetConfig+0x138>)
 80026fe:	428d      	cmp	r5, r1
 8002700:	d002      	beq.n	8002708 <UART_SetConfig+0x78>
 8002702:	4932      	ldr	r1, [pc, #200]	; (80027cc <UART_SetConfig+0x13c>)
 8002704:	428d      	cmp	r5, r1
 8002706:	d14c      	bne.n	80027a2 <UART_SetConfig+0x112>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002708:	429a      	cmp	r2, r3
 800270a:	d12c      	bne.n	8002766 <UART_SetConfig+0xd6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800270c:	f7ff ff90 	bl	8002630 <HAL_RCC_GetPCLK1Freq>
        break;
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002710:	6863      	ldr	r3, [r4, #4]
 8002712:	0040      	lsls	r0, r0, #1
 8002714:	085b      	lsrs	r3, r3, #1
 8002716:	e002      	b.n	800271e <UART_SetConfig+0x8e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002718:	6863      	ldr	r3, [r4, #4]
 800271a:	0858      	lsrs	r0, r3, #1
 800271c:	4b2c      	ldr	r3, [pc, #176]	; (80027d0 <UART_SetConfig+0x140>)
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800271e:	18c0      	adds	r0, r0, r3
 8002720:	6861      	ldr	r1, [r4, #4]
 8002722:	f7fd fcfb 	bl	800011c <__udivsi3>
 8002726:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8002728:	2000      	movs	r0, #0
      default:
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 800272a:	220f      	movs	r2, #15
 800272c:	0019      	movs	r1, r3
 800272e:	4391      	bics	r1, r2
 8002730:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002732:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 8002734:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002736:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8002738:	4313      	orrs	r3, r2
 800273a:	60cb      	str	r3, [r1, #12]
    }
  }

  return ret;

}
 800273c:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800273e:	f7ff feaf 	bl	80024a0 <HAL_RCC_GetSysClockFreq>
 8002742:	e7e5      	b.n	8002710 <UART_SetConfig+0x80>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002744:	6863      	ldr	r3, [r4, #4]
 8002746:	0858      	lsrs	r0, r3, #1
 8002748:	2380      	movs	r3, #128	; 0x80
 800274a:	025b      	lsls	r3, r3, #9
 800274c:	e7e7      	b.n	800271e <UART_SetConfig+0x8e>
        ret = HAL_ERROR;
 800274e:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8002750:	2300      	movs	r3, #0
 8002752:	e7ea      	b.n	800272a <UART_SetConfig+0x9a>
    switch (clocksource)
 8002754:	2808      	cmp	r0, #8
 8002756:	d826      	bhi.n	80027a6 <UART_SetConfig+0x116>
 8002758:	f7fd fcd6 	bl	8000108 <__gnu_thumb1_case_uqi>
 800275c:	25102505 	.word	0x25102505
 8002760:	25252519 	.word	0x25252519
 8002764:	1e          	.byte	0x1e
 8002765:	00          	.byte	0x00
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002766:	f7ff ff63 	bl	8002630 <HAL_RCC_GetPCLK1Freq>
 800276a:	6861      	ldr	r1, [r4, #4]
 800276c:	084b      	lsrs	r3, r1, #1
 800276e:	1818      	adds	r0, r3, r0
 8002770:	f7fd fcd4 	bl	800011c <__udivsi3>
 8002774:	b280      	uxth	r0, r0
 8002776:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002778:	2000      	movs	r0, #0
        break;
 800277a:	e7df      	b.n	800273c <UART_SetConfig+0xac>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800277c:	6861      	ldr	r1, [r4, #4]
 800277e:	4b15      	ldr	r3, [pc, #84]	; (80027d4 <UART_SetConfig+0x144>)
 8002780:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002782:	18c0      	adds	r0, r0, r3
 8002784:	f7fd fcca 	bl	800011c <__udivsi3>
 8002788:	b280      	uxth	r0, r0
 800278a:	60f0      	str	r0, [r6, #12]
 800278c:	e7f4      	b.n	8002778 <UART_SetConfig+0xe8>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800278e:	f7ff fe87 	bl	80024a0 <HAL_RCC_GetSysClockFreq>
 8002792:	6861      	ldr	r1, [r4, #4]
 8002794:	084b      	lsrs	r3, r1, #1
 8002796:	e7f4      	b.n	8002782 <UART_SetConfig+0xf2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002798:	2380      	movs	r3, #128	; 0x80
 800279a:	6861      	ldr	r1, [r4, #4]
 800279c:	021b      	lsls	r3, r3, #8
 800279e:	0848      	lsrs	r0, r1, #1
 80027a0:	e7ef      	b.n	8002782 <UART_SetConfig+0xf2>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d0d3      	beq.n	800274e <UART_SetConfig+0xbe>
        ret = HAL_ERROR;
 80027a6:	2001      	movs	r0, #1
  return ret;
 80027a8:	e7c8      	b.n	800273c <UART_SetConfig+0xac>
 80027aa:	46c0      	nop			; (mov r8, r8)
 80027ac:	40013800 	.word	0x40013800
 80027b0:	efff69f3 	.word	0xefff69f3
 80027b4:	ffffcfff 	.word	0xffffcfff
 80027b8:	fffff4ff 	.word	0xfffff4ff
 80027bc:	40021000 	.word	0x40021000
 80027c0:	080048c5 	.word	0x080048c5
 80027c4:	40004400 	.word	0x40004400
 80027c8:	40004800 	.word	0x40004800
 80027cc:	40004c00 	.word	0x40004c00
 80027d0:	00f42400 	.word	0x00f42400
 80027d4:	007a1200 	.word	0x007a1200

080027d8 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80027d8:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80027da:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80027dc:	07da      	lsls	r2, r3, #31
 80027de:	d506      	bpl.n	80027ee <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80027e0:	6801      	ldr	r1, [r0, #0]
 80027e2:	4c28      	ldr	r4, [pc, #160]	; (8002884 <UART_AdvFeatureConfig+0xac>)
 80027e4:	684a      	ldr	r2, [r1, #4]
 80027e6:	4022      	ands	r2, r4
 80027e8:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80027ea:	4322      	orrs	r2, r4
 80027ec:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80027ee:	079a      	lsls	r2, r3, #30
 80027f0:	d506      	bpl.n	8002800 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80027f2:	6801      	ldr	r1, [r0, #0]
 80027f4:	4c24      	ldr	r4, [pc, #144]	; (8002888 <UART_AdvFeatureConfig+0xb0>)
 80027f6:	684a      	ldr	r2, [r1, #4]
 80027f8:	4022      	ands	r2, r4
 80027fa:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80027fc:	4322      	orrs	r2, r4
 80027fe:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002800:	075a      	lsls	r2, r3, #29
 8002802:	d506      	bpl.n	8002812 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002804:	6801      	ldr	r1, [r0, #0]
 8002806:	4c21      	ldr	r4, [pc, #132]	; (800288c <UART_AdvFeatureConfig+0xb4>)
 8002808:	684a      	ldr	r2, [r1, #4]
 800280a:	4022      	ands	r2, r4
 800280c:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800280e:	4322      	orrs	r2, r4
 8002810:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002812:	071a      	lsls	r2, r3, #28
 8002814:	d506      	bpl.n	8002824 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002816:	6801      	ldr	r1, [r0, #0]
 8002818:	4c1d      	ldr	r4, [pc, #116]	; (8002890 <UART_AdvFeatureConfig+0xb8>)
 800281a:	684a      	ldr	r2, [r1, #4]
 800281c:	4022      	ands	r2, r4
 800281e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8002820:	4322      	orrs	r2, r4
 8002822:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002824:	06da      	lsls	r2, r3, #27
 8002826:	d506      	bpl.n	8002836 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002828:	6801      	ldr	r1, [r0, #0]
 800282a:	4c1a      	ldr	r4, [pc, #104]	; (8002894 <UART_AdvFeatureConfig+0xbc>)
 800282c:	688a      	ldr	r2, [r1, #8]
 800282e:	4022      	ands	r2, r4
 8002830:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002832:	4322      	orrs	r2, r4
 8002834:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002836:	069a      	lsls	r2, r3, #26
 8002838:	d506      	bpl.n	8002848 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800283a:	6801      	ldr	r1, [r0, #0]
 800283c:	4c16      	ldr	r4, [pc, #88]	; (8002898 <UART_AdvFeatureConfig+0xc0>)
 800283e:	688a      	ldr	r2, [r1, #8]
 8002840:	4022      	ands	r2, r4
 8002842:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002844:	4322      	orrs	r2, r4
 8002846:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002848:	065a      	lsls	r2, r3, #25
 800284a:	d510      	bpl.n	800286e <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800284c:	6801      	ldr	r1, [r0, #0]
 800284e:	4d13      	ldr	r5, [pc, #76]	; (800289c <UART_AdvFeatureConfig+0xc4>)
 8002850:	684a      	ldr	r2, [r1, #4]
 8002852:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002854:	402a      	ands	r2, r5
 8002856:	4322      	orrs	r2, r4
 8002858:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800285a:	2280      	movs	r2, #128	; 0x80
 800285c:	0352      	lsls	r2, r2, #13
 800285e:	4294      	cmp	r4, r2
 8002860:	d105      	bne.n	800286e <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002862:	684a      	ldr	r2, [r1, #4]
 8002864:	4c0e      	ldr	r4, [pc, #56]	; (80028a0 <UART_AdvFeatureConfig+0xc8>)
 8002866:	4022      	ands	r2, r4
 8002868:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800286a:	4322      	orrs	r2, r4
 800286c:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800286e:	061b      	lsls	r3, r3, #24
 8002870:	d506      	bpl.n	8002880 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002872:	6802      	ldr	r2, [r0, #0]
 8002874:	490b      	ldr	r1, [pc, #44]	; (80028a4 <UART_AdvFeatureConfig+0xcc>)
 8002876:	6853      	ldr	r3, [r2, #4]
 8002878:	400b      	ands	r3, r1
 800287a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800287c:	430b      	orrs	r3, r1
 800287e:	6053      	str	r3, [r2, #4]
  }
}
 8002880:	bd30      	pop	{r4, r5, pc}
 8002882:	46c0      	nop			; (mov r8, r8)
 8002884:	fffdffff 	.word	0xfffdffff
 8002888:	fffeffff 	.word	0xfffeffff
 800288c:	fffbffff 	.word	0xfffbffff
 8002890:	ffff7fff 	.word	0xffff7fff
 8002894:	ffffefff 	.word	0xffffefff
 8002898:	ffffdfff 	.word	0xffffdfff
 800289c:	ffefffff 	.word	0xffefffff
 80028a0:	ff9fffff 	.word	0xff9fffff
 80028a4:	fff7ffff 	.word	0xfff7ffff

080028a8 <HAL_UART_Init>:
{
 80028a8:	b570      	push	{r4, r5, r6, lr}
 80028aa:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 80028ac:	d101      	bne.n	80028b2 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 80028ae:	2001      	movs	r0, #1
}
 80028b0:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 80028b2:	0005      	movs	r5, r0
 80028b4:	3569      	adds	r5, #105	; 0x69
 80028b6:	782b      	ldrb	r3, [r5, #0]
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d104      	bne.n	80028c8 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 80028be:	0002      	movs	r2, r0
 80028c0:	3268      	adds	r2, #104	; 0x68
 80028c2:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80028c4:	f7ff fec4 	bl	8002650 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80028c8:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80028ca:	2101      	movs	r1, #1
 80028cc:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80028ce:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80028d0:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80028d2:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80028d4:	438b      	bics	r3, r1
 80028d6:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80028d8:	f7ff feda 	bl	8002690 <UART_SetConfig>
 80028dc:	2801      	cmp	r0, #1
 80028de:	d0e6      	beq.n	80028ae <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80028e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d002      	beq.n	80028ec <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 80028e6:	0020      	movs	r0, r4
 80028e8:	f7ff ff76 	bl	80027d8 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80028ec:	6823      	ldr	r3, [r4, #0]
 80028ee:	490b      	ldr	r1, [pc, #44]	; (800291c <HAL_UART_Init+0x74>)
 80028f0:	685a      	ldr	r2, [r3, #4]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028f2:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80028f4:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80028f6:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80028f8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80028fa:	689a      	ldr	r2, [r3, #8]
 80028fc:	438a      	bics	r2, r1
 80028fe:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002900:	2201      	movs	r2, #1
 8002902:	6819      	ldr	r1, [r3, #0]
 8002904:	430a      	orrs	r2, r1
 8002906:	601a      	str	r2, [r3, #0]
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
 8002908:	0022      	movs	r2, r4
  huart->gState  = HAL_UART_STATE_READY;
 800290a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800290c:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxState = HAL_UART_STATE_READY;
 800290e:	326a      	adds	r2, #106	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002910:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 8002912:	702b      	strb	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8002914:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 8002916:	7020      	strb	r0, [r4, #0]
  return (UART_CheckIdleState(huart));
 8002918:	e7ca      	b.n	80028b0 <HAL_UART_Init+0x8>
 800291a:	46c0      	nop			; (mov r8, r8)
 800291c:	fffff7ff 	.word	0xfffff7ff

08002920 <__errno>:
 8002920:	4b01      	ldr	r3, [pc, #4]	; (8002928 <__errno+0x8>)
 8002922:	6818      	ldr	r0, [r3, #0]
 8002924:	4770      	bx	lr
 8002926:	46c0      	nop			; (mov r8, r8)
 8002928:	20000004 	.word	0x20000004

0800292c <__libc_init_array>:
 800292c:	b570      	push	{r4, r5, r6, lr}
 800292e:	2600      	movs	r6, #0
 8002930:	4d0c      	ldr	r5, [pc, #48]	; (8002964 <__libc_init_array+0x38>)
 8002932:	4c0d      	ldr	r4, [pc, #52]	; (8002968 <__libc_init_array+0x3c>)
 8002934:	1b64      	subs	r4, r4, r5
 8002936:	10a4      	asrs	r4, r4, #2
 8002938:	42a6      	cmp	r6, r4
 800293a:	d109      	bne.n	8002950 <__libc_init_array+0x24>
 800293c:	2600      	movs	r6, #0
 800293e:	f001 ff77 	bl	8004830 <_init>
 8002942:	4d0a      	ldr	r5, [pc, #40]	; (800296c <__libc_init_array+0x40>)
 8002944:	4c0a      	ldr	r4, [pc, #40]	; (8002970 <__libc_init_array+0x44>)
 8002946:	1b64      	subs	r4, r4, r5
 8002948:	10a4      	asrs	r4, r4, #2
 800294a:	42a6      	cmp	r6, r4
 800294c:	d105      	bne.n	800295a <__libc_init_array+0x2e>
 800294e:	bd70      	pop	{r4, r5, r6, pc}
 8002950:	00b3      	lsls	r3, r6, #2
 8002952:	58eb      	ldr	r3, [r5, r3]
 8002954:	4798      	blx	r3
 8002956:	3601      	adds	r6, #1
 8002958:	e7ee      	b.n	8002938 <__libc_init_array+0xc>
 800295a:	00b3      	lsls	r3, r6, #2
 800295c:	58eb      	ldr	r3, [r5, r3]
 800295e:	4798      	blx	r3
 8002960:	3601      	adds	r6, #1
 8002962:	e7f2      	b.n	800294a <__libc_init_array+0x1e>
 8002964:	08004b40 	.word	0x08004b40
 8002968:	08004b40 	.word	0x08004b40
 800296c:	08004b40 	.word	0x08004b40
 8002970:	08004b44 	.word	0x08004b44

08002974 <memcpy>:
 8002974:	2300      	movs	r3, #0
 8002976:	b510      	push	{r4, lr}
 8002978:	429a      	cmp	r2, r3
 800297a:	d100      	bne.n	800297e <memcpy+0xa>
 800297c:	bd10      	pop	{r4, pc}
 800297e:	5ccc      	ldrb	r4, [r1, r3]
 8002980:	54c4      	strb	r4, [r0, r3]
 8002982:	3301      	adds	r3, #1
 8002984:	e7f8      	b.n	8002978 <memcpy+0x4>

08002986 <memset>:
 8002986:	0003      	movs	r3, r0
 8002988:	1882      	adds	r2, r0, r2
 800298a:	4293      	cmp	r3, r2
 800298c:	d100      	bne.n	8002990 <memset+0xa>
 800298e:	4770      	bx	lr
 8002990:	7019      	strb	r1, [r3, #0]
 8002992:	3301      	adds	r3, #1
 8002994:	e7f9      	b.n	800298a <memset+0x4>
	...

08002998 <iprintf>:
 8002998:	b40f      	push	{r0, r1, r2, r3}
 800299a:	4b0b      	ldr	r3, [pc, #44]	; (80029c8 <iprintf+0x30>)
 800299c:	b513      	push	{r0, r1, r4, lr}
 800299e:	681c      	ldr	r4, [r3, #0]
 80029a0:	2c00      	cmp	r4, #0
 80029a2:	d005      	beq.n	80029b0 <iprintf+0x18>
 80029a4:	69a3      	ldr	r3, [r4, #24]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d102      	bne.n	80029b0 <iprintf+0x18>
 80029aa:	0020      	movs	r0, r4
 80029ac:	f000 f850 	bl	8002a50 <__sinit>
 80029b0:	ab05      	add	r3, sp, #20
 80029b2:	9a04      	ldr	r2, [sp, #16]
 80029b4:	68a1      	ldr	r1, [r4, #8]
 80029b6:	0020      	movs	r0, r4
 80029b8:	9301      	str	r3, [sp, #4]
 80029ba:	f000 f965 	bl	8002c88 <_vfiprintf_r>
 80029be:	bc16      	pop	{r1, r2, r4}
 80029c0:	bc08      	pop	{r3}
 80029c2:	b004      	add	sp, #16
 80029c4:	4718      	bx	r3
 80029c6:	46c0      	nop			; (mov r8, r8)
 80029c8:	20000004 	.word	0x20000004

080029cc <_cleanup_r>:
 80029cc:	b510      	push	{r4, lr}
 80029ce:	4902      	ldr	r1, [pc, #8]	; (80029d8 <_cleanup_r+0xc>)
 80029d0:	f000 f8b2 	bl	8002b38 <_fwalk_reent>
 80029d4:	bd10      	pop	{r4, pc}
 80029d6:	46c0      	nop			; (mov r8, r8)
 80029d8:	08003585 	.word	0x08003585

080029dc <std.isra.0>:
 80029dc:	2300      	movs	r3, #0
 80029de:	b510      	push	{r4, lr}
 80029e0:	0004      	movs	r4, r0
 80029e2:	6003      	str	r3, [r0, #0]
 80029e4:	6043      	str	r3, [r0, #4]
 80029e6:	6083      	str	r3, [r0, #8]
 80029e8:	8181      	strh	r1, [r0, #12]
 80029ea:	6643      	str	r3, [r0, #100]	; 0x64
 80029ec:	81c2      	strh	r2, [r0, #14]
 80029ee:	6103      	str	r3, [r0, #16]
 80029f0:	6143      	str	r3, [r0, #20]
 80029f2:	6183      	str	r3, [r0, #24]
 80029f4:	0019      	movs	r1, r3
 80029f6:	2208      	movs	r2, #8
 80029f8:	305c      	adds	r0, #92	; 0x5c
 80029fa:	f7ff ffc4 	bl	8002986 <memset>
 80029fe:	4b05      	ldr	r3, [pc, #20]	; (8002a14 <std.isra.0+0x38>)
 8002a00:	6224      	str	r4, [r4, #32]
 8002a02:	6263      	str	r3, [r4, #36]	; 0x24
 8002a04:	4b04      	ldr	r3, [pc, #16]	; (8002a18 <std.isra.0+0x3c>)
 8002a06:	62a3      	str	r3, [r4, #40]	; 0x28
 8002a08:	4b04      	ldr	r3, [pc, #16]	; (8002a1c <std.isra.0+0x40>)
 8002a0a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002a0c:	4b04      	ldr	r3, [pc, #16]	; (8002a20 <std.isra.0+0x44>)
 8002a0e:	6323      	str	r3, [r4, #48]	; 0x30
 8002a10:	bd10      	pop	{r4, pc}
 8002a12:	46c0      	nop			; (mov r8, r8)
 8002a14:	080031f5 	.word	0x080031f5
 8002a18:	0800321d 	.word	0x0800321d
 8002a1c:	08003255 	.word	0x08003255
 8002a20:	08003281 	.word	0x08003281

08002a24 <__sfmoreglue>:
 8002a24:	b570      	push	{r4, r5, r6, lr}
 8002a26:	2568      	movs	r5, #104	; 0x68
 8002a28:	1e4a      	subs	r2, r1, #1
 8002a2a:	4355      	muls	r5, r2
 8002a2c:	000e      	movs	r6, r1
 8002a2e:	0029      	movs	r1, r5
 8002a30:	3174      	adds	r1, #116	; 0x74
 8002a32:	f000 f8a3 	bl	8002b7c <_malloc_r>
 8002a36:	1e04      	subs	r4, r0, #0
 8002a38:	d008      	beq.n	8002a4c <__sfmoreglue+0x28>
 8002a3a:	2100      	movs	r1, #0
 8002a3c:	002a      	movs	r2, r5
 8002a3e:	6001      	str	r1, [r0, #0]
 8002a40:	6046      	str	r6, [r0, #4]
 8002a42:	300c      	adds	r0, #12
 8002a44:	60a0      	str	r0, [r4, #8]
 8002a46:	3268      	adds	r2, #104	; 0x68
 8002a48:	f7ff ff9d 	bl	8002986 <memset>
 8002a4c:	0020      	movs	r0, r4
 8002a4e:	bd70      	pop	{r4, r5, r6, pc}

08002a50 <__sinit>:
 8002a50:	6983      	ldr	r3, [r0, #24]
 8002a52:	b513      	push	{r0, r1, r4, lr}
 8002a54:	0004      	movs	r4, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d128      	bne.n	8002aac <__sinit+0x5c>
 8002a5a:	6483      	str	r3, [r0, #72]	; 0x48
 8002a5c:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002a5e:	6503      	str	r3, [r0, #80]	; 0x50
 8002a60:	4b13      	ldr	r3, [pc, #76]	; (8002ab0 <__sinit+0x60>)
 8002a62:	4a14      	ldr	r2, [pc, #80]	; (8002ab4 <__sinit+0x64>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	6282      	str	r2, [r0, #40]	; 0x28
 8002a68:	9301      	str	r3, [sp, #4]
 8002a6a:	4298      	cmp	r0, r3
 8002a6c:	d101      	bne.n	8002a72 <__sinit+0x22>
 8002a6e:	2301      	movs	r3, #1
 8002a70:	6183      	str	r3, [r0, #24]
 8002a72:	0020      	movs	r0, r4
 8002a74:	f000 f820 	bl	8002ab8 <__sfp>
 8002a78:	6060      	str	r0, [r4, #4]
 8002a7a:	0020      	movs	r0, r4
 8002a7c:	f000 f81c 	bl	8002ab8 <__sfp>
 8002a80:	60a0      	str	r0, [r4, #8]
 8002a82:	0020      	movs	r0, r4
 8002a84:	f000 f818 	bl	8002ab8 <__sfp>
 8002a88:	2200      	movs	r2, #0
 8002a8a:	60e0      	str	r0, [r4, #12]
 8002a8c:	2104      	movs	r1, #4
 8002a8e:	6860      	ldr	r0, [r4, #4]
 8002a90:	f7ff ffa4 	bl	80029dc <std.isra.0>
 8002a94:	2201      	movs	r2, #1
 8002a96:	2109      	movs	r1, #9
 8002a98:	68a0      	ldr	r0, [r4, #8]
 8002a9a:	f7ff ff9f 	bl	80029dc <std.isra.0>
 8002a9e:	2202      	movs	r2, #2
 8002aa0:	2112      	movs	r1, #18
 8002aa2:	68e0      	ldr	r0, [r4, #12]
 8002aa4:	f7ff ff9a 	bl	80029dc <std.isra.0>
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	61a3      	str	r3, [r4, #24]
 8002aac:	bd13      	pop	{r0, r1, r4, pc}
 8002aae:	46c0      	nop			; (mov r8, r8)
 8002ab0:	080048cc 	.word	0x080048cc
 8002ab4:	080029cd 	.word	0x080029cd

08002ab8 <__sfp>:
 8002ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aba:	4b1e      	ldr	r3, [pc, #120]	; (8002b34 <__sfp+0x7c>)
 8002abc:	0007      	movs	r7, r0
 8002abe:	681e      	ldr	r6, [r3, #0]
 8002ac0:	69b3      	ldr	r3, [r6, #24]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d102      	bne.n	8002acc <__sfp+0x14>
 8002ac6:	0030      	movs	r0, r6
 8002ac8:	f7ff ffc2 	bl	8002a50 <__sinit>
 8002acc:	3648      	adds	r6, #72	; 0x48
 8002ace:	68b4      	ldr	r4, [r6, #8]
 8002ad0:	6873      	ldr	r3, [r6, #4]
 8002ad2:	3b01      	subs	r3, #1
 8002ad4:	d504      	bpl.n	8002ae0 <__sfp+0x28>
 8002ad6:	6833      	ldr	r3, [r6, #0]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d007      	beq.n	8002aec <__sfp+0x34>
 8002adc:	6836      	ldr	r6, [r6, #0]
 8002ade:	e7f6      	b.n	8002ace <__sfp+0x16>
 8002ae0:	220c      	movs	r2, #12
 8002ae2:	5ea5      	ldrsh	r5, [r4, r2]
 8002ae4:	2d00      	cmp	r5, #0
 8002ae6:	d00d      	beq.n	8002b04 <__sfp+0x4c>
 8002ae8:	3468      	adds	r4, #104	; 0x68
 8002aea:	e7f2      	b.n	8002ad2 <__sfp+0x1a>
 8002aec:	2104      	movs	r1, #4
 8002aee:	0038      	movs	r0, r7
 8002af0:	f7ff ff98 	bl	8002a24 <__sfmoreglue>
 8002af4:	6030      	str	r0, [r6, #0]
 8002af6:	2800      	cmp	r0, #0
 8002af8:	d1f0      	bne.n	8002adc <__sfp+0x24>
 8002afa:	230c      	movs	r3, #12
 8002afc:	0004      	movs	r4, r0
 8002afe:	603b      	str	r3, [r7, #0]
 8002b00:	0020      	movs	r0, r4
 8002b02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b04:	2301      	movs	r3, #1
 8002b06:	0020      	movs	r0, r4
 8002b08:	425b      	negs	r3, r3
 8002b0a:	81e3      	strh	r3, [r4, #14]
 8002b0c:	3302      	adds	r3, #2
 8002b0e:	81a3      	strh	r3, [r4, #12]
 8002b10:	6665      	str	r5, [r4, #100]	; 0x64
 8002b12:	6025      	str	r5, [r4, #0]
 8002b14:	60a5      	str	r5, [r4, #8]
 8002b16:	6065      	str	r5, [r4, #4]
 8002b18:	6125      	str	r5, [r4, #16]
 8002b1a:	6165      	str	r5, [r4, #20]
 8002b1c:	61a5      	str	r5, [r4, #24]
 8002b1e:	2208      	movs	r2, #8
 8002b20:	0029      	movs	r1, r5
 8002b22:	305c      	adds	r0, #92	; 0x5c
 8002b24:	f7ff ff2f 	bl	8002986 <memset>
 8002b28:	6365      	str	r5, [r4, #52]	; 0x34
 8002b2a:	63a5      	str	r5, [r4, #56]	; 0x38
 8002b2c:	64a5      	str	r5, [r4, #72]	; 0x48
 8002b2e:	64e5      	str	r5, [r4, #76]	; 0x4c
 8002b30:	e7e6      	b.n	8002b00 <__sfp+0x48>
 8002b32:	46c0      	nop			; (mov r8, r8)
 8002b34:	080048cc 	.word	0x080048cc

08002b38 <_fwalk_reent>:
 8002b38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b3a:	0004      	movs	r4, r0
 8002b3c:	0007      	movs	r7, r0
 8002b3e:	2600      	movs	r6, #0
 8002b40:	9101      	str	r1, [sp, #4]
 8002b42:	3448      	adds	r4, #72	; 0x48
 8002b44:	2c00      	cmp	r4, #0
 8002b46:	d101      	bne.n	8002b4c <_fwalk_reent+0x14>
 8002b48:	0030      	movs	r0, r6
 8002b4a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002b4c:	6863      	ldr	r3, [r4, #4]
 8002b4e:	68a5      	ldr	r5, [r4, #8]
 8002b50:	9300      	str	r3, [sp, #0]
 8002b52:	9b00      	ldr	r3, [sp, #0]
 8002b54:	3b01      	subs	r3, #1
 8002b56:	9300      	str	r3, [sp, #0]
 8002b58:	d501      	bpl.n	8002b5e <_fwalk_reent+0x26>
 8002b5a:	6824      	ldr	r4, [r4, #0]
 8002b5c:	e7f2      	b.n	8002b44 <_fwalk_reent+0xc>
 8002b5e:	89ab      	ldrh	r3, [r5, #12]
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d908      	bls.n	8002b76 <_fwalk_reent+0x3e>
 8002b64:	220e      	movs	r2, #14
 8002b66:	5eab      	ldrsh	r3, [r5, r2]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	d004      	beq.n	8002b76 <_fwalk_reent+0x3e>
 8002b6c:	0029      	movs	r1, r5
 8002b6e:	0038      	movs	r0, r7
 8002b70:	9b01      	ldr	r3, [sp, #4]
 8002b72:	4798      	blx	r3
 8002b74:	4306      	orrs	r6, r0
 8002b76:	3568      	adds	r5, #104	; 0x68
 8002b78:	e7eb      	b.n	8002b52 <_fwalk_reent+0x1a>
	...

08002b7c <_malloc_r>:
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	b570      	push	{r4, r5, r6, lr}
 8002b80:	1ccd      	adds	r5, r1, #3
 8002b82:	439d      	bics	r5, r3
 8002b84:	3508      	adds	r5, #8
 8002b86:	0006      	movs	r6, r0
 8002b88:	2d0c      	cmp	r5, #12
 8002b8a:	d21e      	bcs.n	8002bca <_malloc_r+0x4e>
 8002b8c:	250c      	movs	r5, #12
 8002b8e:	42a9      	cmp	r1, r5
 8002b90:	d81d      	bhi.n	8002bce <_malloc_r+0x52>
 8002b92:	0030      	movs	r0, r6
 8002b94:	f000 fdad 	bl	80036f2 <__malloc_lock>
 8002b98:	4a25      	ldr	r2, [pc, #148]	; (8002c30 <_malloc_r+0xb4>)
 8002b9a:	6814      	ldr	r4, [r2, #0]
 8002b9c:	0021      	movs	r1, r4
 8002b9e:	2900      	cmp	r1, #0
 8002ba0:	d119      	bne.n	8002bd6 <_malloc_r+0x5a>
 8002ba2:	4c24      	ldr	r4, [pc, #144]	; (8002c34 <_malloc_r+0xb8>)
 8002ba4:	6823      	ldr	r3, [r4, #0]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d103      	bne.n	8002bb2 <_malloc_r+0x36>
 8002baa:	0030      	movs	r0, r6
 8002bac:	f000 fb10 	bl	80031d0 <_sbrk_r>
 8002bb0:	6020      	str	r0, [r4, #0]
 8002bb2:	0029      	movs	r1, r5
 8002bb4:	0030      	movs	r0, r6
 8002bb6:	f000 fb0b 	bl	80031d0 <_sbrk_r>
 8002bba:	1c43      	adds	r3, r0, #1
 8002bbc:	d12c      	bne.n	8002c18 <_malloc_r+0x9c>
 8002bbe:	230c      	movs	r3, #12
 8002bc0:	0030      	movs	r0, r6
 8002bc2:	6033      	str	r3, [r6, #0]
 8002bc4:	f000 fd96 	bl	80036f4 <__malloc_unlock>
 8002bc8:	e003      	b.n	8002bd2 <_malloc_r+0x56>
 8002bca:	2d00      	cmp	r5, #0
 8002bcc:	dadf      	bge.n	8002b8e <_malloc_r+0x12>
 8002bce:	230c      	movs	r3, #12
 8002bd0:	6033      	str	r3, [r6, #0]
 8002bd2:	2000      	movs	r0, #0
 8002bd4:	bd70      	pop	{r4, r5, r6, pc}
 8002bd6:	680b      	ldr	r3, [r1, #0]
 8002bd8:	1b5b      	subs	r3, r3, r5
 8002bda:	d41a      	bmi.n	8002c12 <_malloc_r+0x96>
 8002bdc:	2b0b      	cmp	r3, #11
 8002bde:	d903      	bls.n	8002be8 <_malloc_r+0x6c>
 8002be0:	600b      	str	r3, [r1, #0]
 8002be2:	18cc      	adds	r4, r1, r3
 8002be4:	6025      	str	r5, [r4, #0]
 8002be6:	e003      	b.n	8002bf0 <_malloc_r+0x74>
 8002be8:	428c      	cmp	r4, r1
 8002bea:	d10e      	bne.n	8002c0a <_malloc_r+0x8e>
 8002bec:	6863      	ldr	r3, [r4, #4]
 8002bee:	6013      	str	r3, [r2, #0]
 8002bf0:	0030      	movs	r0, r6
 8002bf2:	f000 fd7f 	bl	80036f4 <__malloc_unlock>
 8002bf6:	0020      	movs	r0, r4
 8002bf8:	2207      	movs	r2, #7
 8002bfa:	300b      	adds	r0, #11
 8002bfc:	1d23      	adds	r3, r4, #4
 8002bfe:	4390      	bics	r0, r2
 8002c00:	1ac3      	subs	r3, r0, r3
 8002c02:	d0e7      	beq.n	8002bd4 <_malloc_r+0x58>
 8002c04:	425a      	negs	r2, r3
 8002c06:	50e2      	str	r2, [r4, r3]
 8002c08:	e7e4      	b.n	8002bd4 <_malloc_r+0x58>
 8002c0a:	684b      	ldr	r3, [r1, #4]
 8002c0c:	6063      	str	r3, [r4, #4]
 8002c0e:	000c      	movs	r4, r1
 8002c10:	e7ee      	b.n	8002bf0 <_malloc_r+0x74>
 8002c12:	000c      	movs	r4, r1
 8002c14:	6849      	ldr	r1, [r1, #4]
 8002c16:	e7c2      	b.n	8002b9e <_malloc_r+0x22>
 8002c18:	2303      	movs	r3, #3
 8002c1a:	1cc4      	adds	r4, r0, #3
 8002c1c:	439c      	bics	r4, r3
 8002c1e:	42a0      	cmp	r0, r4
 8002c20:	d0e0      	beq.n	8002be4 <_malloc_r+0x68>
 8002c22:	1a21      	subs	r1, r4, r0
 8002c24:	0030      	movs	r0, r6
 8002c26:	f000 fad3 	bl	80031d0 <_sbrk_r>
 8002c2a:	1c43      	adds	r3, r0, #1
 8002c2c:	d1da      	bne.n	8002be4 <_malloc_r+0x68>
 8002c2e:	e7c6      	b.n	8002bbe <_malloc_r+0x42>
 8002c30:	20000088 	.word	0x20000088
 8002c34:	2000008c 	.word	0x2000008c

08002c38 <__sfputc_r>:
 8002c38:	6893      	ldr	r3, [r2, #8]
 8002c3a:	b510      	push	{r4, lr}
 8002c3c:	3b01      	subs	r3, #1
 8002c3e:	6093      	str	r3, [r2, #8]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	da05      	bge.n	8002c50 <__sfputc_r+0x18>
 8002c44:	6994      	ldr	r4, [r2, #24]
 8002c46:	42a3      	cmp	r3, r4
 8002c48:	db08      	blt.n	8002c5c <__sfputc_r+0x24>
 8002c4a:	b2cb      	uxtb	r3, r1
 8002c4c:	2b0a      	cmp	r3, #10
 8002c4e:	d005      	beq.n	8002c5c <__sfputc_r+0x24>
 8002c50:	6813      	ldr	r3, [r2, #0]
 8002c52:	1c58      	adds	r0, r3, #1
 8002c54:	6010      	str	r0, [r2, #0]
 8002c56:	7019      	strb	r1, [r3, #0]
 8002c58:	b2c8      	uxtb	r0, r1
 8002c5a:	bd10      	pop	{r4, pc}
 8002c5c:	f000 fb16 	bl	800328c <__swbuf_r>
 8002c60:	e7fb      	b.n	8002c5a <__sfputc_r+0x22>

08002c62 <__sfputs_r>:
 8002c62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c64:	0006      	movs	r6, r0
 8002c66:	000f      	movs	r7, r1
 8002c68:	0014      	movs	r4, r2
 8002c6a:	18d5      	adds	r5, r2, r3
 8002c6c:	42ac      	cmp	r4, r5
 8002c6e:	d101      	bne.n	8002c74 <__sfputs_r+0x12>
 8002c70:	2000      	movs	r0, #0
 8002c72:	e007      	b.n	8002c84 <__sfputs_r+0x22>
 8002c74:	7821      	ldrb	r1, [r4, #0]
 8002c76:	003a      	movs	r2, r7
 8002c78:	0030      	movs	r0, r6
 8002c7a:	f7ff ffdd 	bl	8002c38 <__sfputc_r>
 8002c7e:	3401      	adds	r4, #1
 8002c80:	1c43      	adds	r3, r0, #1
 8002c82:	d1f3      	bne.n	8002c6c <__sfputs_r+0xa>
 8002c84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002c88 <_vfiprintf_r>:
 8002c88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c8a:	b09f      	sub	sp, #124	; 0x7c
 8002c8c:	0006      	movs	r6, r0
 8002c8e:	000f      	movs	r7, r1
 8002c90:	0014      	movs	r4, r2
 8002c92:	9305      	str	r3, [sp, #20]
 8002c94:	2800      	cmp	r0, #0
 8002c96:	d004      	beq.n	8002ca2 <_vfiprintf_r+0x1a>
 8002c98:	6983      	ldr	r3, [r0, #24]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d101      	bne.n	8002ca2 <_vfiprintf_r+0x1a>
 8002c9e:	f7ff fed7 	bl	8002a50 <__sinit>
 8002ca2:	4b7f      	ldr	r3, [pc, #508]	; (8002ea0 <_vfiprintf_r+0x218>)
 8002ca4:	429f      	cmp	r7, r3
 8002ca6:	d15c      	bne.n	8002d62 <_vfiprintf_r+0xda>
 8002ca8:	6877      	ldr	r7, [r6, #4]
 8002caa:	89bb      	ldrh	r3, [r7, #12]
 8002cac:	071b      	lsls	r3, r3, #28
 8002cae:	d562      	bpl.n	8002d76 <_vfiprintf_r+0xee>
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d05f      	beq.n	8002d76 <_vfiprintf_r+0xee>
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	ad06      	add	r5, sp, #24
 8002cba:	616b      	str	r3, [r5, #20]
 8002cbc:	3320      	adds	r3, #32
 8002cbe:	766b      	strb	r3, [r5, #25]
 8002cc0:	3310      	adds	r3, #16
 8002cc2:	76ab      	strb	r3, [r5, #26]
 8002cc4:	9402      	str	r4, [sp, #8]
 8002cc6:	9c02      	ldr	r4, [sp, #8]
 8002cc8:	7823      	ldrb	r3, [r4, #0]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d15d      	bne.n	8002d8a <_vfiprintf_r+0x102>
 8002cce:	9b02      	ldr	r3, [sp, #8]
 8002cd0:	1ae3      	subs	r3, r4, r3
 8002cd2:	9304      	str	r3, [sp, #16]
 8002cd4:	d00d      	beq.n	8002cf2 <_vfiprintf_r+0x6a>
 8002cd6:	9b04      	ldr	r3, [sp, #16]
 8002cd8:	9a02      	ldr	r2, [sp, #8]
 8002cda:	0039      	movs	r1, r7
 8002cdc:	0030      	movs	r0, r6
 8002cde:	f7ff ffc0 	bl	8002c62 <__sfputs_r>
 8002ce2:	1c43      	adds	r3, r0, #1
 8002ce4:	d100      	bne.n	8002ce8 <_vfiprintf_r+0x60>
 8002ce6:	e0cc      	b.n	8002e82 <_vfiprintf_r+0x1fa>
 8002ce8:	696a      	ldr	r2, [r5, #20]
 8002cea:	9b04      	ldr	r3, [sp, #16]
 8002cec:	4694      	mov	ip, r2
 8002cee:	4463      	add	r3, ip
 8002cf0:	616b      	str	r3, [r5, #20]
 8002cf2:	7823      	ldrb	r3, [r4, #0]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d100      	bne.n	8002cfa <_vfiprintf_r+0x72>
 8002cf8:	e0c3      	b.n	8002e82 <_vfiprintf_r+0x1fa>
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	4252      	negs	r2, r2
 8002d00:	606a      	str	r2, [r5, #4]
 8002d02:	a902      	add	r1, sp, #8
 8002d04:	3254      	adds	r2, #84	; 0x54
 8002d06:	1852      	adds	r2, r2, r1
 8002d08:	3401      	adds	r4, #1
 8002d0a:	602b      	str	r3, [r5, #0]
 8002d0c:	60eb      	str	r3, [r5, #12]
 8002d0e:	60ab      	str	r3, [r5, #8]
 8002d10:	7013      	strb	r3, [r2, #0]
 8002d12:	65ab      	str	r3, [r5, #88]	; 0x58
 8002d14:	7821      	ldrb	r1, [r4, #0]
 8002d16:	2205      	movs	r2, #5
 8002d18:	4862      	ldr	r0, [pc, #392]	; (8002ea4 <_vfiprintf_r+0x21c>)
 8002d1a:	f000 fcdf 	bl	80036dc <memchr>
 8002d1e:	1c63      	adds	r3, r4, #1
 8002d20:	469c      	mov	ip, r3
 8002d22:	2800      	cmp	r0, #0
 8002d24:	d135      	bne.n	8002d92 <_vfiprintf_r+0x10a>
 8002d26:	6829      	ldr	r1, [r5, #0]
 8002d28:	06cb      	lsls	r3, r1, #27
 8002d2a:	d504      	bpl.n	8002d36 <_vfiprintf_r+0xae>
 8002d2c:	2353      	movs	r3, #83	; 0x53
 8002d2e:	aa02      	add	r2, sp, #8
 8002d30:	3020      	adds	r0, #32
 8002d32:	189b      	adds	r3, r3, r2
 8002d34:	7018      	strb	r0, [r3, #0]
 8002d36:	070b      	lsls	r3, r1, #28
 8002d38:	d504      	bpl.n	8002d44 <_vfiprintf_r+0xbc>
 8002d3a:	2353      	movs	r3, #83	; 0x53
 8002d3c:	202b      	movs	r0, #43	; 0x2b
 8002d3e:	aa02      	add	r2, sp, #8
 8002d40:	189b      	adds	r3, r3, r2
 8002d42:	7018      	strb	r0, [r3, #0]
 8002d44:	7823      	ldrb	r3, [r4, #0]
 8002d46:	2b2a      	cmp	r3, #42	; 0x2a
 8002d48:	d02c      	beq.n	8002da4 <_vfiprintf_r+0x11c>
 8002d4a:	2000      	movs	r0, #0
 8002d4c:	210a      	movs	r1, #10
 8002d4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d50:	7822      	ldrb	r2, [r4, #0]
 8002d52:	3a30      	subs	r2, #48	; 0x30
 8002d54:	2a09      	cmp	r2, #9
 8002d56:	d800      	bhi.n	8002d5a <_vfiprintf_r+0xd2>
 8002d58:	e06b      	b.n	8002e32 <_vfiprintf_r+0x1aa>
 8002d5a:	2800      	cmp	r0, #0
 8002d5c:	d02a      	beq.n	8002db4 <_vfiprintf_r+0x12c>
 8002d5e:	9309      	str	r3, [sp, #36]	; 0x24
 8002d60:	e028      	b.n	8002db4 <_vfiprintf_r+0x12c>
 8002d62:	4b51      	ldr	r3, [pc, #324]	; (8002ea8 <_vfiprintf_r+0x220>)
 8002d64:	429f      	cmp	r7, r3
 8002d66:	d101      	bne.n	8002d6c <_vfiprintf_r+0xe4>
 8002d68:	68b7      	ldr	r7, [r6, #8]
 8002d6a:	e79e      	b.n	8002caa <_vfiprintf_r+0x22>
 8002d6c:	4b4f      	ldr	r3, [pc, #316]	; (8002eac <_vfiprintf_r+0x224>)
 8002d6e:	429f      	cmp	r7, r3
 8002d70:	d19b      	bne.n	8002caa <_vfiprintf_r+0x22>
 8002d72:	68f7      	ldr	r7, [r6, #12]
 8002d74:	e799      	b.n	8002caa <_vfiprintf_r+0x22>
 8002d76:	0039      	movs	r1, r7
 8002d78:	0030      	movs	r0, r6
 8002d7a:	f000 faf1 	bl	8003360 <__swsetup_r>
 8002d7e:	2800      	cmp	r0, #0
 8002d80:	d099      	beq.n	8002cb6 <_vfiprintf_r+0x2e>
 8002d82:	2001      	movs	r0, #1
 8002d84:	4240      	negs	r0, r0
 8002d86:	b01f      	add	sp, #124	; 0x7c
 8002d88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d8a:	2b25      	cmp	r3, #37	; 0x25
 8002d8c:	d09f      	beq.n	8002cce <_vfiprintf_r+0x46>
 8002d8e:	3401      	adds	r4, #1
 8002d90:	e79a      	b.n	8002cc8 <_vfiprintf_r+0x40>
 8002d92:	4b44      	ldr	r3, [pc, #272]	; (8002ea4 <_vfiprintf_r+0x21c>)
 8002d94:	6829      	ldr	r1, [r5, #0]
 8002d96:	1ac0      	subs	r0, r0, r3
 8002d98:	2301      	movs	r3, #1
 8002d9a:	4083      	lsls	r3, r0
 8002d9c:	430b      	orrs	r3, r1
 8002d9e:	602b      	str	r3, [r5, #0]
 8002da0:	4664      	mov	r4, ip
 8002da2:	e7b7      	b.n	8002d14 <_vfiprintf_r+0x8c>
 8002da4:	9b05      	ldr	r3, [sp, #20]
 8002da6:	1d18      	adds	r0, r3, #4
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	9005      	str	r0, [sp, #20]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	db3a      	blt.n	8002e26 <_vfiprintf_r+0x19e>
 8002db0:	9309      	str	r3, [sp, #36]	; 0x24
 8002db2:	4664      	mov	r4, ip
 8002db4:	7823      	ldrb	r3, [r4, #0]
 8002db6:	2b2e      	cmp	r3, #46	; 0x2e
 8002db8:	d10b      	bne.n	8002dd2 <_vfiprintf_r+0x14a>
 8002dba:	7863      	ldrb	r3, [r4, #1]
 8002dbc:	1c62      	adds	r2, r4, #1
 8002dbe:	2b2a      	cmp	r3, #42	; 0x2a
 8002dc0:	d13f      	bne.n	8002e42 <_vfiprintf_r+0x1ba>
 8002dc2:	9b05      	ldr	r3, [sp, #20]
 8002dc4:	3402      	adds	r4, #2
 8002dc6:	1d1a      	adds	r2, r3, #4
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	9205      	str	r2, [sp, #20]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	db35      	blt.n	8002e3c <_vfiprintf_r+0x1b4>
 8002dd0:	9307      	str	r3, [sp, #28]
 8002dd2:	7821      	ldrb	r1, [r4, #0]
 8002dd4:	2203      	movs	r2, #3
 8002dd6:	4836      	ldr	r0, [pc, #216]	; (8002eb0 <_vfiprintf_r+0x228>)
 8002dd8:	f000 fc80 	bl	80036dc <memchr>
 8002ddc:	2800      	cmp	r0, #0
 8002dde:	d007      	beq.n	8002df0 <_vfiprintf_r+0x168>
 8002de0:	4b33      	ldr	r3, [pc, #204]	; (8002eb0 <_vfiprintf_r+0x228>)
 8002de2:	682a      	ldr	r2, [r5, #0]
 8002de4:	1ac0      	subs	r0, r0, r3
 8002de6:	2340      	movs	r3, #64	; 0x40
 8002de8:	4083      	lsls	r3, r0
 8002dea:	4313      	orrs	r3, r2
 8002dec:	602b      	str	r3, [r5, #0]
 8002dee:	3401      	adds	r4, #1
 8002df0:	7821      	ldrb	r1, [r4, #0]
 8002df2:	1c63      	adds	r3, r4, #1
 8002df4:	2206      	movs	r2, #6
 8002df6:	482f      	ldr	r0, [pc, #188]	; (8002eb4 <_vfiprintf_r+0x22c>)
 8002df8:	9302      	str	r3, [sp, #8]
 8002dfa:	7629      	strb	r1, [r5, #24]
 8002dfc:	f000 fc6e 	bl	80036dc <memchr>
 8002e00:	2800      	cmp	r0, #0
 8002e02:	d044      	beq.n	8002e8e <_vfiprintf_r+0x206>
 8002e04:	4b2c      	ldr	r3, [pc, #176]	; (8002eb8 <_vfiprintf_r+0x230>)
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d12f      	bne.n	8002e6a <_vfiprintf_r+0x1e2>
 8002e0a:	6829      	ldr	r1, [r5, #0]
 8002e0c:	9b05      	ldr	r3, [sp, #20]
 8002e0e:	2207      	movs	r2, #7
 8002e10:	05c9      	lsls	r1, r1, #23
 8002e12:	d528      	bpl.n	8002e66 <_vfiprintf_r+0x1de>
 8002e14:	189b      	adds	r3, r3, r2
 8002e16:	4393      	bics	r3, r2
 8002e18:	3308      	adds	r3, #8
 8002e1a:	9305      	str	r3, [sp, #20]
 8002e1c:	696b      	ldr	r3, [r5, #20]
 8002e1e:	9a03      	ldr	r2, [sp, #12]
 8002e20:	189b      	adds	r3, r3, r2
 8002e22:	616b      	str	r3, [r5, #20]
 8002e24:	e74f      	b.n	8002cc6 <_vfiprintf_r+0x3e>
 8002e26:	425b      	negs	r3, r3
 8002e28:	60eb      	str	r3, [r5, #12]
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	430b      	orrs	r3, r1
 8002e2e:	602b      	str	r3, [r5, #0]
 8002e30:	e7bf      	b.n	8002db2 <_vfiprintf_r+0x12a>
 8002e32:	434b      	muls	r3, r1
 8002e34:	3401      	adds	r4, #1
 8002e36:	189b      	adds	r3, r3, r2
 8002e38:	2001      	movs	r0, #1
 8002e3a:	e789      	b.n	8002d50 <_vfiprintf_r+0xc8>
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	425b      	negs	r3, r3
 8002e40:	e7c6      	b.n	8002dd0 <_vfiprintf_r+0x148>
 8002e42:	2300      	movs	r3, #0
 8002e44:	0014      	movs	r4, r2
 8002e46:	200a      	movs	r0, #10
 8002e48:	001a      	movs	r2, r3
 8002e4a:	606b      	str	r3, [r5, #4]
 8002e4c:	7821      	ldrb	r1, [r4, #0]
 8002e4e:	3930      	subs	r1, #48	; 0x30
 8002e50:	2909      	cmp	r1, #9
 8002e52:	d903      	bls.n	8002e5c <_vfiprintf_r+0x1d4>
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d0bc      	beq.n	8002dd2 <_vfiprintf_r+0x14a>
 8002e58:	9207      	str	r2, [sp, #28]
 8002e5a:	e7ba      	b.n	8002dd2 <_vfiprintf_r+0x14a>
 8002e5c:	4342      	muls	r2, r0
 8002e5e:	3401      	adds	r4, #1
 8002e60:	1852      	adds	r2, r2, r1
 8002e62:	2301      	movs	r3, #1
 8002e64:	e7f2      	b.n	8002e4c <_vfiprintf_r+0x1c4>
 8002e66:	3307      	adds	r3, #7
 8002e68:	e7d5      	b.n	8002e16 <_vfiprintf_r+0x18e>
 8002e6a:	ab05      	add	r3, sp, #20
 8002e6c:	9300      	str	r3, [sp, #0]
 8002e6e:	003a      	movs	r2, r7
 8002e70:	4b12      	ldr	r3, [pc, #72]	; (8002ebc <_vfiprintf_r+0x234>)
 8002e72:	0029      	movs	r1, r5
 8002e74:	0030      	movs	r0, r6
 8002e76:	e000      	b.n	8002e7a <_vfiprintf_r+0x1f2>
 8002e78:	bf00      	nop
 8002e7a:	9003      	str	r0, [sp, #12]
 8002e7c:	9b03      	ldr	r3, [sp, #12]
 8002e7e:	3301      	adds	r3, #1
 8002e80:	d1cc      	bne.n	8002e1c <_vfiprintf_r+0x194>
 8002e82:	89bb      	ldrh	r3, [r7, #12]
 8002e84:	065b      	lsls	r3, r3, #25
 8002e86:	d500      	bpl.n	8002e8a <_vfiprintf_r+0x202>
 8002e88:	e77b      	b.n	8002d82 <_vfiprintf_r+0xfa>
 8002e8a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8002e8c:	e77b      	b.n	8002d86 <_vfiprintf_r+0xfe>
 8002e8e:	ab05      	add	r3, sp, #20
 8002e90:	9300      	str	r3, [sp, #0]
 8002e92:	003a      	movs	r2, r7
 8002e94:	4b09      	ldr	r3, [pc, #36]	; (8002ebc <_vfiprintf_r+0x234>)
 8002e96:	0029      	movs	r1, r5
 8002e98:	0030      	movs	r0, r6
 8002e9a:	f000 f87f 	bl	8002f9c <_printf_i>
 8002e9e:	e7ec      	b.n	8002e7a <_vfiprintf_r+0x1f2>
 8002ea0:	080048f0 	.word	0x080048f0
 8002ea4:	08004930 	.word	0x08004930
 8002ea8:	08004910 	.word	0x08004910
 8002eac:	080048d0 	.word	0x080048d0
 8002eb0:	08004936 	.word	0x08004936
 8002eb4:	0800493a 	.word	0x0800493a
 8002eb8:	00000000 	.word	0x00000000
 8002ebc:	08002c63 	.word	0x08002c63

08002ec0 <_printf_common>:
 8002ec0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002ec2:	0015      	movs	r5, r2
 8002ec4:	9301      	str	r3, [sp, #4]
 8002ec6:	688a      	ldr	r2, [r1, #8]
 8002ec8:	690b      	ldr	r3, [r1, #16]
 8002eca:	9000      	str	r0, [sp, #0]
 8002ecc:	000c      	movs	r4, r1
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	da00      	bge.n	8002ed4 <_printf_common+0x14>
 8002ed2:	0013      	movs	r3, r2
 8002ed4:	0022      	movs	r2, r4
 8002ed6:	602b      	str	r3, [r5, #0]
 8002ed8:	3243      	adds	r2, #67	; 0x43
 8002eda:	7812      	ldrb	r2, [r2, #0]
 8002edc:	2a00      	cmp	r2, #0
 8002ede:	d001      	beq.n	8002ee4 <_printf_common+0x24>
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	602b      	str	r3, [r5, #0]
 8002ee4:	6823      	ldr	r3, [r4, #0]
 8002ee6:	069b      	lsls	r3, r3, #26
 8002ee8:	d502      	bpl.n	8002ef0 <_printf_common+0x30>
 8002eea:	682b      	ldr	r3, [r5, #0]
 8002eec:	3302      	adds	r3, #2
 8002eee:	602b      	str	r3, [r5, #0]
 8002ef0:	2706      	movs	r7, #6
 8002ef2:	6823      	ldr	r3, [r4, #0]
 8002ef4:	401f      	ands	r7, r3
 8002ef6:	d027      	beq.n	8002f48 <_printf_common+0x88>
 8002ef8:	0023      	movs	r3, r4
 8002efa:	3343      	adds	r3, #67	; 0x43
 8002efc:	781b      	ldrb	r3, [r3, #0]
 8002efe:	1e5a      	subs	r2, r3, #1
 8002f00:	4193      	sbcs	r3, r2
 8002f02:	6822      	ldr	r2, [r4, #0]
 8002f04:	0692      	lsls	r2, r2, #26
 8002f06:	d430      	bmi.n	8002f6a <_printf_common+0xaa>
 8002f08:	0022      	movs	r2, r4
 8002f0a:	9901      	ldr	r1, [sp, #4]
 8002f0c:	3243      	adds	r2, #67	; 0x43
 8002f0e:	9800      	ldr	r0, [sp, #0]
 8002f10:	9e08      	ldr	r6, [sp, #32]
 8002f12:	47b0      	blx	r6
 8002f14:	1c43      	adds	r3, r0, #1
 8002f16:	d025      	beq.n	8002f64 <_printf_common+0xa4>
 8002f18:	2306      	movs	r3, #6
 8002f1a:	6820      	ldr	r0, [r4, #0]
 8002f1c:	682a      	ldr	r2, [r5, #0]
 8002f1e:	68e1      	ldr	r1, [r4, #12]
 8002f20:	4003      	ands	r3, r0
 8002f22:	2500      	movs	r5, #0
 8002f24:	2b04      	cmp	r3, #4
 8002f26:	d103      	bne.n	8002f30 <_printf_common+0x70>
 8002f28:	1a8d      	subs	r5, r1, r2
 8002f2a:	43eb      	mvns	r3, r5
 8002f2c:	17db      	asrs	r3, r3, #31
 8002f2e:	401d      	ands	r5, r3
 8002f30:	68a3      	ldr	r3, [r4, #8]
 8002f32:	6922      	ldr	r2, [r4, #16]
 8002f34:	4293      	cmp	r3, r2
 8002f36:	dd01      	ble.n	8002f3c <_printf_common+0x7c>
 8002f38:	1a9b      	subs	r3, r3, r2
 8002f3a:	18ed      	adds	r5, r5, r3
 8002f3c:	2700      	movs	r7, #0
 8002f3e:	42bd      	cmp	r5, r7
 8002f40:	d120      	bne.n	8002f84 <_printf_common+0xc4>
 8002f42:	2000      	movs	r0, #0
 8002f44:	e010      	b.n	8002f68 <_printf_common+0xa8>
 8002f46:	3701      	adds	r7, #1
 8002f48:	68e3      	ldr	r3, [r4, #12]
 8002f4a:	682a      	ldr	r2, [r5, #0]
 8002f4c:	1a9b      	subs	r3, r3, r2
 8002f4e:	429f      	cmp	r7, r3
 8002f50:	dad2      	bge.n	8002ef8 <_printf_common+0x38>
 8002f52:	0022      	movs	r2, r4
 8002f54:	2301      	movs	r3, #1
 8002f56:	3219      	adds	r2, #25
 8002f58:	9901      	ldr	r1, [sp, #4]
 8002f5a:	9800      	ldr	r0, [sp, #0]
 8002f5c:	9e08      	ldr	r6, [sp, #32]
 8002f5e:	47b0      	blx	r6
 8002f60:	1c43      	adds	r3, r0, #1
 8002f62:	d1f0      	bne.n	8002f46 <_printf_common+0x86>
 8002f64:	2001      	movs	r0, #1
 8002f66:	4240      	negs	r0, r0
 8002f68:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002f6a:	2030      	movs	r0, #48	; 0x30
 8002f6c:	18e1      	adds	r1, r4, r3
 8002f6e:	3143      	adds	r1, #67	; 0x43
 8002f70:	7008      	strb	r0, [r1, #0]
 8002f72:	0021      	movs	r1, r4
 8002f74:	1c5a      	adds	r2, r3, #1
 8002f76:	3145      	adds	r1, #69	; 0x45
 8002f78:	7809      	ldrb	r1, [r1, #0]
 8002f7a:	18a2      	adds	r2, r4, r2
 8002f7c:	3243      	adds	r2, #67	; 0x43
 8002f7e:	3302      	adds	r3, #2
 8002f80:	7011      	strb	r1, [r2, #0]
 8002f82:	e7c1      	b.n	8002f08 <_printf_common+0x48>
 8002f84:	0022      	movs	r2, r4
 8002f86:	2301      	movs	r3, #1
 8002f88:	321a      	adds	r2, #26
 8002f8a:	9901      	ldr	r1, [sp, #4]
 8002f8c:	9800      	ldr	r0, [sp, #0]
 8002f8e:	9e08      	ldr	r6, [sp, #32]
 8002f90:	47b0      	blx	r6
 8002f92:	1c43      	adds	r3, r0, #1
 8002f94:	d0e6      	beq.n	8002f64 <_printf_common+0xa4>
 8002f96:	3701      	adds	r7, #1
 8002f98:	e7d1      	b.n	8002f3e <_printf_common+0x7e>
	...

08002f9c <_printf_i>:
 8002f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f9e:	b08b      	sub	sp, #44	; 0x2c
 8002fa0:	9206      	str	r2, [sp, #24]
 8002fa2:	000a      	movs	r2, r1
 8002fa4:	3243      	adds	r2, #67	; 0x43
 8002fa6:	9307      	str	r3, [sp, #28]
 8002fa8:	9005      	str	r0, [sp, #20]
 8002faa:	9204      	str	r2, [sp, #16]
 8002fac:	7e0a      	ldrb	r2, [r1, #24]
 8002fae:	000c      	movs	r4, r1
 8002fb0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002fb2:	2a6e      	cmp	r2, #110	; 0x6e
 8002fb4:	d100      	bne.n	8002fb8 <_printf_i+0x1c>
 8002fb6:	e08f      	b.n	80030d8 <_printf_i+0x13c>
 8002fb8:	d817      	bhi.n	8002fea <_printf_i+0x4e>
 8002fba:	2a63      	cmp	r2, #99	; 0x63
 8002fbc:	d02c      	beq.n	8003018 <_printf_i+0x7c>
 8002fbe:	d808      	bhi.n	8002fd2 <_printf_i+0x36>
 8002fc0:	2a00      	cmp	r2, #0
 8002fc2:	d100      	bne.n	8002fc6 <_printf_i+0x2a>
 8002fc4:	e099      	b.n	80030fa <_printf_i+0x15e>
 8002fc6:	2a58      	cmp	r2, #88	; 0x58
 8002fc8:	d054      	beq.n	8003074 <_printf_i+0xd8>
 8002fca:	0026      	movs	r6, r4
 8002fcc:	3642      	adds	r6, #66	; 0x42
 8002fce:	7032      	strb	r2, [r6, #0]
 8002fd0:	e029      	b.n	8003026 <_printf_i+0x8a>
 8002fd2:	2a64      	cmp	r2, #100	; 0x64
 8002fd4:	d001      	beq.n	8002fda <_printf_i+0x3e>
 8002fd6:	2a69      	cmp	r2, #105	; 0x69
 8002fd8:	d1f7      	bne.n	8002fca <_printf_i+0x2e>
 8002fda:	6821      	ldr	r1, [r4, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	0608      	lsls	r0, r1, #24
 8002fe0:	d523      	bpl.n	800302a <_printf_i+0x8e>
 8002fe2:	1d11      	adds	r1, r2, #4
 8002fe4:	6019      	str	r1, [r3, #0]
 8002fe6:	6815      	ldr	r5, [r2, #0]
 8002fe8:	e025      	b.n	8003036 <_printf_i+0x9a>
 8002fea:	2a73      	cmp	r2, #115	; 0x73
 8002fec:	d100      	bne.n	8002ff0 <_printf_i+0x54>
 8002fee:	e088      	b.n	8003102 <_printf_i+0x166>
 8002ff0:	d808      	bhi.n	8003004 <_printf_i+0x68>
 8002ff2:	2a6f      	cmp	r2, #111	; 0x6f
 8002ff4:	d029      	beq.n	800304a <_printf_i+0xae>
 8002ff6:	2a70      	cmp	r2, #112	; 0x70
 8002ff8:	d1e7      	bne.n	8002fca <_printf_i+0x2e>
 8002ffa:	2220      	movs	r2, #32
 8002ffc:	6809      	ldr	r1, [r1, #0]
 8002ffe:	430a      	orrs	r2, r1
 8003000:	6022      	str	r2, [r4, #0]
 8003002:	e003      	b.n	800300c <_printf_i+0x70>
 8003004:	2a75      	cmp	r2, #117	; 0x75
 8003006:	d020      	beq.n	800304a <_printf_i+0xae>
 8003008:	2a78      	cmp	r2, #120	; 0x78
 800300a:	d1de      	bne.n	8002fca <_printf_i+0x2e>
 800300c:	0022      	movs	r2, r4
 800300e:	2178      	movs	r1, #120	; 0x78
 8003010:	3245      	adds	r2, #69	; 0x45
 8003012:	7011      	strb	r1, [r2, #0]
 8003014:	4a6c      	ldr	r2, [pc, #432]	; (80031c8 <_printf_i+0x22c>)
 8003016:	e030      	b.n	800307a <_printf_i+0xde>
 8003018:	000e      	movs	r6, r1
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	3642      	adds	r6, #66	; 0x42
 800301e:	1d11      	adds	r1, r2, #4
 8003020:	6019      	str	r1, [r3, #0]
 8003022:	6813      	ldr	r3, [r2, #0]
 8003024:	7033      	strb	r3, [r6, #0]
 8003026:	2301      	movs	r3, #1
 8003028:	e079      	b.n	800311e <_printf_i+0x182>
 800302a:	0649      	lsls	r1, r1, #25
 800302c:	d5d9      	bpl.n	8002fe2 <_printf_i+0x46>
 800302e:	1d11      	adds	r1, r2, #4
 8003030:	6019      	str	r1, [r3, #0]
 8003032:	2300      	movs	r3, #0
 8003034:	5ed5      	ldrsh	r5, [r2, r3]
 8003036:	2d00      	cmp	r5, #0
 8003038:	da03      	bge.n	8003042 <_printf_i+0xa6>
 800303a:	232d      	movs	r3, #45	; 0x2d
 800303c:	9a04      	ldr	r2, [sp, #16]
 800303e:	426d      	negs	r5, r5
 8003040:	7013      	strb	r3, [r2, #0]
 8003042:	4b62      	ldr	r3, [pc, #392]	; (80031cc <_printf_i+0x230>)
 8003044:	270a      	movs	r7, #10
 8003046:	9303      	str	r3, [sp, #12]
 8003048:	e02f      	b.n	80030aa <_printf_i+0x10e>
 800304a:	6820      	ldr	r0, [r4, #0]
 800304c:	6819      	ldr	r1, [r3, #0]
 800304e:	0605      	lsls	r5, r0, #24
 8003050:	d503      	bpl.n	800305a <_printf_i+0xbe>
 8003052:	1d08      	adds	r0, r1, #4
 8003054:	6018      	str	r0, [r3, #0]
 8003056:	680d      	ldr	r5, [r1, #0]
 8003058:	e005      	b.n	8003066 <_printf_i+0xca>
 800305a:	0640      	lsls	r0, r0, #25
 800305c:	d5f9      	bpl.n	8003052 <_printf_i+0xb6>
 800305e:	680d      	ldr	r5, [r1, #0]
 8003060:	1d08      	adds	r0, r1, #4
 8003062:	6018      	str	r0, [r3, #0]
 8003064:	b2ad      	uxth	r5, r5
 8003066:	4b59      	ldr	r3, [pc, #356]	; (80031cc <_printf_i+0x230>)
 8003068:	2708      	movs	r7, #8
 800306a:	9303      	str	r3, [sp, #12]
 800306c:	2a6f      	cmp	r2, #111	; 0x6f
 800306e:	d018      	beq.n	80030a2 <_printf_i+0x106>
 8003070:	270a      	movs	r7, #10
 8003072:	e016      	b.n	80030a2 <_printf_i+0x106>
 8003074:	3145      	adds	r1, #69	; 0x45
 8003076:	700a      	strb	r2, [r1, #0]
 8003078:	4a54      	ldr	r2, [pc, #336]	; (80031cc <_printf_i+0x230>)
 800307a:	9203      	str	r2, [sp, #12]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	6821      	ldr	r1, [r4, #0]
 8003080:	1d10      	adds	r0, r2, #4
 8003082:	6018      	str	r0, [r3, #0]
 8003084:	6815      	ldr	r5, [r2, #0]
 8003086:	0608      	lsls	r0, r1, #24
 8003088:	d522      	bpl.n	80030d0 <_printf_i+0x134>
 800308a:	07cb      	lsls	r3, r1, #31
 800308c:	d502      	bpl.n	8003094 <_printf_i+0xf8>
 800308e:	2320      	movs	r3, #32
 8003090:	4319      	orrs	r1, r3
 8003092:	6021      	str	r1, [r4, #0]
 8003094:	2710      	movs	r7, #16
 8003096:	2d00      	cmp	r5, #0
 8003098:	d103      	bne.n	80030a2 <_printf_i+0x106>
 800309a:	2320      	movs	r3, #32
 800309c:	6822      	ldr	r2, [r4, #0]
 800309e:	439a      	bics	r2, r3
 80030a0:	6022      	str	r2, [r4, #0]
 80030a2:	0023      	movs	r3, r4
 80030a4:	2200      	movs	r2, #0
 80030a6:	3343      	adds	r3, #67	; 0x43
 80030a8:	701a      	strb	r2, [r3, #0]
 80030aa:	6863      	ldr	r3, [r4, #4]
 80030ac:	60a3      	str	r3, [r4, #8]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	db5c      	blt.n	800316c <_printf_i+0x1d0>
 80030b2:	2204      	movs	r2, #4
 80030b4:	6821      	ldr	r1, [r4, #0]
 80030b6:	4391      	bics	r1, r2
 80030b8:	6021      	str	r1, [r4, #0]
 80030ba:	2d00      	cmp	r5, #0
 80030bc:	d158      	bne.n	8003170 <_printf_i+0x1d4>
 80030be:	9e04      	ldr	r6, [sp, #16]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d064      	beq.n	800318e <_printf_i+0x1f2>
 80030c4:	0026      	movs	r6, r4
 80030c6:	9b03      	ldr	r3, [sp, #12]
 80030c8:	3642      	adds	r6, #66	; 0x42
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	7033      	strb	r3, [r6, #0]
 80030ce:	e05e      	b.n	800318e <_printf_i+0x1f2>
 80030d0:	0648      	lsls	r0, r1, #25
 80030d2:	d5da      	bpl.n	800308a <_printf_i+0xee>
 80030d4:	b2ad      	uxth	r5, r5
 80030d6:	e7d8      	b.n	800308a <_printf_i+0xee>
 80030d8:	6809      	ldr	r1, [r1, #0]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	0608      	lsls	r0, r1, #24
 80030de:	d505      	bpl.n	80030ec <_printf_i+0x150>
 80030e0:	1d11      	adds	r1, r2, #4
 80030e2:	6019      	str	r1, [r3, #0]
 80030e4:	6813      	ldr	r3, [r2, #0]
 80030e6:	6962      	ldr	r2, [r4, #20]
 80030e8:	601a      	str	r2, [r3, #0]
 80030ea:	e006      	b.n	80030fa <_printf_i+0x15e>
 80030ec:	0649      	lsls	r1, r1, #25
 80030ee:	d5f7      	bpl.n	80030e0 <_printf_i+0x144>
 80030f0:	1d11      	adds	r1, r2, #4
 80030f2:	6019      	str	r1, [r3, #0]
 80030f4:	6813      	ldr	r3, [r2, #0]
 80030f6:	8aa2      	ldrh	r2, [r4, #20]
 80030f8:	801a      	strh	r2, [r3, #0]
 80030fa:	2300      	movs	r3, #0
 80030fc:	9e04      	ldr	r6, [sp, #16]
 80030fe:	6123      	str	r3, [r4, #16]
 8003100:	e054      	b.n	80031ac <_printf_i+0x210>
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	1d11      	adds	r1, r2, #4
 8003106:	6019      	str	r1, [r3, #0]
 8003108:	6816      	ldr	r6, [r2, #0]
 800310a:	2100      	movs	r1, #0
 800310c:	6862      	ldr	r2, [r4, #4]
 800310e:	0030      	movs	r0, r6
 8003110:	f000 fae4 	bl	80036dc <memchr>
 8003114:	2800      	cmp	r0, #0
 8003116:	d001      	beq.n	800311c <_printf_i+0x180>
 8003118:	1b80      	subs	r0, r0, r6
 800311a:	6060      	str	r0, [r4, #4]
 800311c:	6863      	ldr	r3, [r4, #4]
 800311e:	6123      	str	r3, [r4, #16]
 8003120:	2300      	movs	r3, #0
 8003122:	9a04      	ldr	r2, [sp, #16]
 8003124:	7013      	strb	r3, [r2, #0]
 8003126:	e041      	b.n	80031ac <_printf_i+0x210>
 8003128:	6923      	ldr	r3, [r4, #16]
 800312a:	0032      	movs	r2, r6
 800312c:	9906      	ldr	r1, [sp, #24]
 800312e:	9805      	ldr	r0, [sp, #20]
 8003130:	9d07      	ldr	r5, [sp, #28]
 8003132:	47a8      	blx	r5
 8003134:	1c43      	adds	r3, r0, #1
 8003136:	d043      	beq.n	80031c0 <_printf_i+0x224>
 8003138:	6823      	ldr	r3, [r4, #0]
 800313a:	2500      	movs	r5, #0
 800313c:	079b      	lsls	r3, r3, #30
 800313e:	d40f      	bmi.n	8003160 <_printf_i+0x1c4>
 8003140:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003142:	68e0      	ldr	r0, [r4, #12]
 8003144:	4298      	cmp	r0, r3
 8003146:	da3d      	bge.n	80031c4 <_printf_i+0x228>
 8003148:	0018      	movs	r0, r3
 800314a:	e03b      	b.n	80031c4 <_printf_i+0x228>
 800314c:	0022      	movs	r2, r4
 800314e:	2301      	movs	r3, #1
 8003150:	3219      	adds	r2, #25
 8003152:	9906      	ldr	r1, [sp, #24]
 8003154:	9805      	ldr	r0, [sp, #20]
 8003156:	9e07      	ldr	r6, [sp, #28]
 8003158:	47b0      	blx	r6
 800315a:	1c43      	adds	r3, r0, #1
 800315c:	d030      	beq.n	80031c0 <_printf_i+0x224>
 800315e:	3501      	adds	r5, #1
 8003160:	68e3      	ldr	r3, [r4, #12]
 8003162:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003164:	1a9b      	subs	r3, r3, r2
 8003166:	429d      	cmp	r5, r3
 8003168:	dbf0      	blt.n	800314c <_printf_i+0x1b0>
 800316a:	e7e9      	b.n	8003140 <_printf_i+0x1a4>
 800316c:	2d00      	cmp	r5, #0
 800316e:	d0a9      	beq.n	80030c4 <_printf_i+0x128>
 8003170:	9e04      	ldr	r6, [sp, #16]
 8003172:	0028      	movs	r0, r5
 8003174:	0039      	movs	r1, r7
 8003176:	f7fd f857 	bl	8000228 <__aeabi_uidivmod>
 800317a:	9b03      	ldr	r3, [sp, #12]
 800317c:	3e01      	subs	r6, #1
 800317e:	5c5b      	ldrb	r3, [r3, r1]
 8003180:	0028      	movs	r0, r5
 8003182:	7033      	strb	r3, [r6, #0]
 8003184:	0039      	movs	r1, r7
 8003186:	f7fc ffc9 	bl	800011c <__udivsi3>
 800318a:	1e05      	subs	r5, r0, #0
 800318c:	d1f1      	bne.n	8003172 <_printf_i+0x1d6>
 800318e:	2f08      	cmp	r7, #8
 8003190:	d109      	bne.n	80031a6 <_printf_i+0x20a>
 8003192:	6823      	ldr	r3, [r4, #0]
 8003194:	07db      	lsls	r3, r3, #31
 8003196:	d506      	bpl.n	80031a6 <_printf_i+0x20a>
 8003198:	6863      	ldr	r3, [r4, #4]
 800319a:	6922      	ldr	r2, [r4, #16]
 800319c:	4293      	cmp	r3, r2
 800319e:	dc02      	bgt.n	80031a6 <_printf_i+0x20a>
 80031a0:	2330      	movs	r3, #48	; 0x30
 80031a2:	3e01      	subs	r6, #1
 80031a4:	7033      	strb	r3, [r6, #0]
 80031a6:	9b04      	ldr	r3, [sp, #16]
 80031a8:	1b9b      	subs	r3, r3, r6
 80031aa:	6123      	str	r3, [r4, #16]
 80031ac:	9b07      	ldr	r3, [sp, #28]
 80031ae:	aa09      	add	r2, sp, #36	; 0x24
 80031b0:	9300      	str	r3, [sp, #0]
 80031b2:	0021      	movs	r1, r4
 80031b4:	9b06      	ldr	r3, [sp, #24]
 80031b6:	9805      	ldr	r0, [sp, #20]
 80031b8:	f7ff fe82 	bl	8002ec0 <_printf_common>
 80031bc:	1c43      	adds	r3, r0, #1
 80031be:	d1b3      	bne.n	8003128 <_printf_i+0x18c>
 80031c0:	2001      	movs	r0, #1
 80031c2:	4240      	negs	r0, r0
 80031c4:	b00b      	add	sp, #44	; 0x2c
 80031c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031c8:	08004952 	.word	0x08004952
 80031cc:	08004941 	.word	0x08004941

080031d0 <_sbrk_r>:
 80031d0:	2300      	movs	r3, #0
 80031d2:	b570      	push	{r4, r5, r6, lr}
 80031d4:	4c06      	ldr	r4, [pc, #24]	; (80031f0 <_sbrk_r+0x20>)
 80031d6:	0005      	movs	r5, r0
 80031d8:	0008      	movs	r0, r1
 80031da:	6023      	str	r3, [r4, #0]
 80031dc:	f7fe fcae 	bl	8001b3c <_sbrk>
 80031e0:	1c43      	adds	r3, r0, #1
 80031e2:	d103      	bne.n	80031ec <_sbrk_r+0x1c>
 80031e4:	6823      	ldr	r3, [r4, #0]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d000      	beq.n	80031ec <_sbrk_r+0x1c>
 80031ea:	602b      	str	r3, [r5, #0]
 80031ec:	bd70      	pop	{r4, r5, r6, pc}
 80031ee:	46c0      	nop			; (mov r8, r8)
 80031f0:	20000914 	.word	0x20000914

080031f4 <__sread>:
 80031f4:	b570      	push	{r4, r5, r6, lr}
 80031f6:	000c      	movs	r4, r1
 80031f8:	250e      	movs	r5, #14
 80031fa:	5f49      	ldrsh	r1, [r1, r5]
 80031fc:	f000 fac6 	bl	800378c <_read_r>
 8003200:	2800      	cmp	r0, #0
 8003202:	db03      	blt.n	800320c <__sread+0x18>
 8003204:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003206:	181b      	adds	r3, r3, r0
 8003208:	6563      	str	r3, [r4, #84]	; 0x54
 800320a:	bd70      	pop	{r4, r5, r6, pc}
 800320c:	89a3      	ldrh	r3, [r4, #12]
 800320e:	4a02      	ldr	r2, [pc, #8]	; (8003218 <__sread+0x24>)
 8003210:	4013      	ands	r3, r2
 8003212:	81a3      	strh	r3, [r4, #12]
 8003214:	e7f9      	b.n	800320a <__sread+0x16>
 8003216:	46c0      	nop			; (mov r8, r8)
 8003218:	ffffefff 	.word	0xffffefff

0800321c <__swrite>:
 800321c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800321e:	001f      	movs	r7, r3
 8003220:	898b      	ldrh	r3, [r1, #12]
 8003222:	0005      	movs	r5, r0
 8003224:	000c      	movs	r4, r1
 8003226:	0016      	movs	r6, r2
 8003228:	05db      	lsls	r3, r3, #23
 800322a:	d505      	bpl.n	8003238 <__swrite+0x1c>
 800322c:	230e      	movs	r3, #14
 800322e:	5ec9      	ldrsh	r1, [r1, r3]
 8003230:	2200      	movs	r2, #0
 8003232:	2302      	movs	r3, #2
 8003234:	f000 f9d2 	bl	80035dc <_lseek_r>
 8003238:	89a3      	ldrh	r3, [r4, #12]
 800323a:	4a05      	ldr	r2, [pc, #20]	; (8003250 <__swrite+0x34>)
 800323c:	0028      	movs	r0, r5
 800323e:	4013      	ands	r3, r2
 8003240:	81a3      	strh	r3, [r4, #12]
 8003242:	0032      	movs	r2, r6
 8003244:	230e      	movs	r3, #14
 8003246:	5ee1      	ldrsh	r1, [r4, r3]
 8003248:	003b      	movs	r3, r7
 800324a:	f000 f875 	bl	8003338 <_write_r>
 800324e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003250:	ffffefff 	.word	0xffffefff

08003254 <__sseek>:
 8003254:	b570      	push	{r4, r5, r6, lr}
 8003256:	000c      	movs	r4, r1
 8003258:	250e      	movs	r5, #14
 800325a:	5f49      	ldrsh	r1, [r1, r5]
 800325c:	f000 f9be 	bl	80035dc <_lseek_r>
 8003260:	89a3      	ldrh	r3, [r4, #12]
 8003262:	1c42      	adds	r2, r0, #1
 8003264:	d103      	bne.n	800326e <__sseek+0x1a>
 8003266:	4a05      	ldr	r2, [pc, #20]	; (800327c <__sseek+0x28>)
 8003268:	4013      	ands	r3, r2
 800326a:	81a3      	strh	r3, [r4, #12]
 800326c:	bd70      	pop	{r4, r5, r6, pc}
 800326e:	2280      	movs	r2, #128	; 0x80
 8003270:	0152      	lsls	r2, r2, #5
 8003272:	4313      	orrs	r3, r2
 8003274:	81a3      	strh	r3, [r4, #12]
 8003276:	6560      	str	r0, [r4, #84]	; 0x54
 8003278:	e7f8      	b.n	800326c <__sseek+0x18>
 800327a:	46c0      	nop			; (mov r8, r8)
 800327c:	ffffefff 	.word	0xffffefff

08003280 <__sclose>:
 8003280:	b510      	push	{r4, lr}
 8003282:	230e      	movs	r3, #14
 8003284:	5ec9      	ldrsh	r1, [r1, r3]
 8003286:	f000 f8e1 	bl	800344c <_close_r>
 800328a:	bd10      	pop	{r4, pc}

0800328c <__swbuf_r>:
 800328c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800328e:	0005      	movs	r5, r0
 8003290:	000e      	movs	r6, r1
 8003292:	0014      	movs	r4, r2
 8003294:	2800      	cmp	r0, #0
 8003296:	d004      	beq.n	80032a2 <__swbuf_r+0x16>
 8003298:	6983      	ldr	r3, [r0, #24]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d101      	bne.n	80032a2 <__swbuf_r+0x16>
 800329e:	f7ff fbd7 	bl	8002a50 <__sinit>
 80032a2:	4b22      	ldr	r3, [pc, #136]	; (800332c <__swbuf_r+0xa0>)
 80032a4:	429c      	cmp	r4, r3
 80032a6:	d12d      	bne.n	8003304 <__swbuf_r+0x78>
 80032a8:	686c      	ldr	r4, [r5, #4]
 80032aa:	69a3      	ldr	r3, [r4, #24]
 80032ac:	60a3      	str	r3, [r4, #8]
 80032ae:	89a3      	ldrh	r3, [r4, #12]
 80032b0:	071b      	lsls	r3, r3, #28
 80032b2:	d531      	bpl.n	8003318 <__swbuf_r+0x8c>
 80032b4:	6923      	ldr	r3, [r4, #16]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d02e      	beq.n	8003318 <__swbuf_r+0x8c>
 80032ba:	6823      	ldr	r3, [r4, #0]
 80032bc:	6922      	ldr	r2, [r4, #16]
 80032be:	b2f7      	uxtb	r7, r6
 80032c0:	1a98      	subs	r0, r3, r2
 80032c2:	6963      	ldr	r3, [r4, #20]
 80032c4:	b2f6      	uxtb	r6, r6
 80032c6:	4298      	cmp	r0, r3
 80032c8:	db05      	blt.n	80032d6 <__swbuf_r+0x4a>
 80032ca:	0021      	movs	r1, r4
 80032cc:	0028      	movs	r0, r5
 80032ce:	f000 f959 	bl	8003584 <_fflush_r>
 80032d2:	2800      	cmp	r0, #0
 80032d4:	d126      	bne.n	8003324 <__swbuf_r+0x98>
 80032d6:	68a3      	ldr	r3, [r4, #8]
 80032d8:	3001      	adds	r0, #1
 80032da:	3b01      	subs	r3, #1
 80032dc:	60a3      	str	r3, [r4, #8]
 80032de:	6823      	ldr	r3, [r4, #0]
 80032e0:	1c5a      	adds	r2, r3, #1
 80032e2:	6022      	str	r2, [r4, #0]
 80032e4:	701f      	strb	r7, [r3, #0]
 80032e6:	6963      	ldr	r3, [r4, #20]
 80032e8:	4298      	cmp	r0, r3
 80032ea:	d004      	beq.n	80032f6 <__swbuf_r+0x6a>
 80032ec:	89a3      	ldrh	r3, [r4, #12]
 80032ee:	07db      	lsls	r3, r3, #31
 80032f0:	d51a      	bpl.n	8003328 <__swbuf_r+0x9c>
 80032f2:	2e0a      	cmp	r6, #10
 80032f4:	d118      	bne.n	8003328 <__swbuf_r+0x9c>
 80032f6:	0021      	movs	r1, r4
 80032f8:	0028      	movs	r0, r5
 80032fa:	f000 f943 	bl	8003584 <_fflush_r>
 80032fe:	2800      	cmp	r0, #0
 8003300:	d012      	beq.n	8003328 <__swbuf_r+0x9c>
 8003302:	e00f      	b.n	8003324 <__swbuf_r+0x98>
 8003304:	4b0a      	ldr	r3, [pc, #40]	; (8003330 <__swbuf_r+0xa4>)
 8003306:	429c      	cmp	r4, r3
 8003308:	d101      	bne.n	800330e <__swbuf_r+0x82>
 800330a:	68ac      	ldr	r4, [r5, #8]
 800330c:	e7cd      	b.n	80032aa <__swbuf_r+0x1e>
 800330e:	4b09      	ldr	r3, [pc, #36]	; (8003334 <__swbuf_r+0xa8>)
 8003310:	429c      	cmp	r4, r3
 8003312:	d1ca      	bne.n	80032aa <__swbuf_r+0x1e>
 8003314:	68ec      	ldr	r4, [r5, #12]
 8003316:	e7c8      	b.n	80032aa <__swbuf_r+0x1e>
 8003318:	0021      	movs	r1, r4
 800331a:	0028      	movs	r0, r5
 800331c:	f000 f820 	bl	8003360 <__swsetup_r>
 8003320:	2800      	cmp	r0, #0
 8003322:	d0ca      	beq.n	80032ba <__swbuf_r+0x2e>
 8003324:	2601      	movs	r6, #1
 8003326:	4276      	negs	r6, r6
 8003328:	0030      	movs	r0, r6
 800332a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800332c:	080048f0 	.word	0x080048f0
 8003330:	08004910 	.word	0x08004910
 8003334:	080048d0 	.word	0x080048d0

08003338 <_write_r>:
 8003338:	b570      	push	{r4, r5, r6, lr}
 800333a:	0005      	movs	r5, r0
 800333c:	0008      	movs	r0, r1
 800333e:	0011      	movs	r1, r2
 8003340:	2200      	movs	r2, #0
 8003342:	4c06      	ldr	r4, [pc, #24]	; (800335c <_write_r+0x24>)
 8003344:	6022      	str	r2, [r4, #0]
 8003346:	001a      	movs	r2, r3
 8003348:	f7fe fbe9 	bl	8001b1e <_write>
 800334c:	1c43      	adds	r3, r0, #1
 800334e:	d103      	bne.n	8003358 <_write_r+0x20>
 8003350:	6823      	ldr	r3, [r4, #0]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d000      	beq.n	8003358 <_write_r+0x20>
 8003356:	602b      	str	r3, [r5, #0]
 8003358:	bd70      	pop	{r4, r5, r6, pc}
 800335a:	46c0      	nop			; (mov r8, r8)
 800335c:	20000914 	.word	0x20000914

08003360 <__swsetup_r>:
 8003360:	4b36      	ldr	r3, [pc, #216]	; (800343c <__swsetup_r+0xdc>)
 8003362:	b570      	push	{r4, r5, r6, lr}
 8003364:	681d      	ldr	r5, [r3, #0]
 8003366:	0006      	movs	r6, r0
 8003368:	000c      	movs	r4, r1
 800336a:	2d00      	cmp	r5, #0
 800336c:	d005      	beq.n	800337a <__swsetup_r+0x1a>
 800336e:	69ab      	ldr	r3, [r5, #24]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d102      	bne.n	800337a <__swsetup_r+0x1a>
 8003374:	0028      	movs	r0, r5
 8003376:	f7ff fb6b 	bl	8002a50 <__sinit>
 800337a:	4b31      	ldr	r3, [pc, #196]	; (8003440 <__swsetup_r+0xe0>)
 800337c:	429c      	cmp	r4, r3
 800337e:	d10f      	bne.n	80033a0 <__swsetup_r+0x40>
 8003380:	686c      	ldr	r4, [r5, #4]
 8003382:	230c      	movs	r3, #12
 8003384:	5ee2      	ldrsh	r2, [r4, r3]
 8003386:	b293      	uxth	r3, r2
 8003388:	0719      	lsls	r1, r3, #28
 800338a:	d42d      	bmi.n	80033e8 <__swsetup_r+0x88>
 800338c:	06d9      	lsls	r1, r3, #27
 800338e:	d411      	bmi.n	80033b4 <__swsetup_r+0x54>
 8003390:	2309      	movs	r3, #9
 8003392:	2001      	movs	r0, #1
 8003394:	6033      	str	r3, [r6, #0]
 8003396:	3337      	adds	r3, #55	; 0x37
 8003398:	4313      	orrs	r3, r2
 800339a:	81a3      	strh	r3, [r4, #12]
 800339c:	4240      	negs	r0, r0
 800339e:	bd70      	pop	{r4, r5, r6, pc}
 80033a0:	4b28      	ldr	r3, [pc, #160]	; (8003444 <__swsetup_r+0xe4>)
 80033a2:	429c      	cmp	r4, r3
 80033a4:	d101      	bne.n	80033aa <__swsetup_r+0x4a>
 80033a6:	68ac      	ldr	r4, [r5, #8]
 80033a8:	e7eb      	b.n	8003382 <__swsetup_r+0x22>
 80033aa:	4b27      	ldr	r3, [pc, #156]	; (8003448 <__swsetup_r+0xe8>)
 80033ac:	429c      	cmp	r4, r3
 80033ae:	d1e8      	bne.n	8003382 <__swsetup_r+0x22>
 80033b0:	68ec      	ldr	r4, [r5, #12]
 80033b2:	e7e6      	b.n	8003382 <__swsetup_r+0x22>
 80033b4:	075b      	lsls	r3, r3, #29
 80033b6:	d513      	bpl.n	80033e0 <__swsetup_r+0x80>
 80033b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80033ba:	2900      	cmp	r1, #0
 80033bc:	d008      	beq.n	80033d0 <__swsetup_r+0x70>
 80033be:	0023      	movs	r3, r4
 80033c0:	3344      	adds	r3, #68	; 0x44
 80033c2:	4299      	cmp	r1, r3
 80033c4:	d002      	beq.n	80033cc <__swsetup_r+0x6c>
 80033c6:	0030      	movs	r0, r6
 80033c8:	f000 f996 	bl	80036f8 <_free_r>
 80033cc:	2300      	movs	r3, #0
 80033ce:	6363      	str	r3, [r4, #52]	; 0x34
 80033d0:	2224      	movs	r2, #36	; 0x24
 80033d2:	89a3      	ldrh	r3, [r4, #12]
 80033d4:	4393      	bics	r3, r2
 80033d6:	81a3      	strh	r3, [r4, #12]
 80033d8:	2300      	movs	r3, #0
 80033da:	6063      	str	r3, [r4, #4]
 80033dc:	6923      	ldr	r3, [r4, #16]
 80033de:	6023      	str	r3, [r4, #0]
 80033e0:	2308      	movs	r3, #8
 80033e2:	89a2      	ldrh	r2, [r4, #12]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	81a3      	strh	r3, [r4, #12]
 80033e8:	6923      	ldr	r3, [r4, #16]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d10b      	bne.n	8003406 <__swsetup_r+0xa6>
 80033ee:	21a0      	movs	r1, #160	; 0xa0
 80033f0:	2280      	movs	r2, #128	; 0x80
 80033f2:	89a3      	ldrh	r3, [r4, #12]
 80033f4:	0089      	lsls	r1, r1, #2
 80033f6:	0092      	lsls	r2, r2, #2
 80033f8:	400b      	ands	r3, r1
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d003      	beq.n	8003406 <__swsetup_r+0xa6>
 80033fe:	0021      	movs	r1, r4
 8003400:	0030      	movs	r0, r6
 8003402:	f000 f927 	bl	8003654 <__smakebuf_r>
 8003406:	2301      	movs	r3, #1
 8003408:	89a2      	ldrh	r2, [r4, #12]
 800340a:	4013      	ands	r3, r2
 800340c:	d011      	beq.n	8003432 <__swsetup_r+0xd2>
 800340e:	2300      	movs	r3, #0
 8003410:	60a3      	str	r3, [r4, #8]
 8003412:	6963      	ldr	r3, [r4, #20]
 8003414:	425b      	negs	r3, r3
 8003416:	61a3      	str	r3, [r4, #24]
 8003418:	2000      	movs	r0, #0
 800341a:	6923      	ldr	r3, [r4, #16]
 800341c:	4283      	cmp	r3, r0
 800341e:	d1be      	bne.n	800339e <__swsetup_r+0x3e>
 8003420:	230c      	movs	r3, #12
 8003422:	5ee2      	ldrsh	r2, [r4, r3]
 8003424:	0613      	lsls	r3, r2, #24
 8003426:	d5ba      	bpl.n	800339e <__swsetup_r+0x3e>
 8003428:	2340      	movs	r3, #64	; 0x40
 800342a:	4313      	orrs	r3, r2
 800342c:	81a3      	strh	r3, [r4, #12]
 800342e:	3801      	subs	r0, #1
 8003430:	e7b5      	b.n	800339e <__swsetup_r+0x3e>
 8003432:	0792      	lsls	r2, r2, #30
 8003434:	d400      	bmi.n	8003438 <__swsetup_r+0xd8>
 8003436:	6963      	ldr	r3, [r4, #20]
 8003438:	60a3      	str	r3, [r4, #8]
 800343a:	e7ed      	b.n	8003418 <__swsetup_r+0xb8>
 800343c:	20000004 	.word	0x20000004
 8003440:	080048f0 	.word	0x080048f0
 8003444:	08004910 	.word	0x08004910
 8003448:	080048d0 	.word	0x080048d0

0800344c <_close_r>:
 800344c:	2300      	movs	r3, #0
 800344e:	b570      	push	{r4, r5, r6, lr}
 8003450:	4c06      	ldr	r4, [pc, #24]	; (800346c <_close_r+0x20>)
 8003452:	0005      	movs	r5, r0
 8003454:	0008      	movs	r0, r1
 8003456:	6023      	str	r3, [r4, #0]
 8003458:	f7fe fb8a 	bl	8001b70 <_close>
 800345c:	1c43      	adds	r3, r0, #1
 800345e:	d103      	bne.n	8003468 <_close_r+0x1c>
 8003460:	6823      	ldr	r3, [r4, #0]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d000      	beq.n	8003468 <_close_r+0x1c>
 8003466:	602b      	str	r3, [r5, #0]
 8003468:	bd70      	pop	{r4, r5, r6, pc}
 800346a:	46c0      	nop			; (mov r8, r8)
 800346c:	20000914 	.word	0x20000914

08003470 <__sflush_r>:
 8003470:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003472:	898a      	ldrh	r2, [r1, #12]
 8003474:	0005      	movs	r5, r0
 8003476:	000c      	movs	r4, r1
 8003478:	0713      	lsls	r3, r2, #28
 800347a:	d460      	bmi.n	800353e <__sflush_r+0xce>
 800347c:	684b      	ldr	r3, [r1, #4]
 800347e:	2b00      	cmp	r3, #0
 8003480:	dc04      	bgt.n	800348c <__sflush_r+0x1c>
 8003482:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003484:	2b00      	cmp	r3, #0
 8003486:	dc01      	bgt.n	800348c <__sflush_r+0x1c>
 8003488:	2000      	movs	r0, #0
 800348a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800348c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800348e:	2f00      	cmp	r7, #0
 8003490:	d0fa      	beq.n	8003488 <__sflush_r+0x18>
 8003492:	2300      	movs	r3, #0
 8003494:	682e      	ldr	r6, [r5, #0]
 8003496:	602b      	str	r3, [r5, #0]
 8003498:	2380      	movs	r3, #128	; 0x80
 800349a:	015b      	lsls	r3, r3, #5
 800349c:	401a      	ands	r2, r3
 800349e:	d034      	beq.n	800350a <__sflush_r+0x9a>
 80034a0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80034a2:	89a3      	ldrh	r3, [r4, #12]
 80034a4:	075b      	lsls	r3, r3, #29
 80034a6:	d506      	bpl.n	80034b6 <__sflush_r+0x46>
 80034a8:	6863      	ldr	r3, [r4, #4]
 80034aa:	1ac0      	subs	r0, r0, r3
 80034ac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d001      	beq.n	80034b6 <__sflush_r+0x46>
 80034b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80034b4:	1ac0      	subs	r0, r0, r3
 80034b6:	0002      	movs	r2, r0
 80034b8:	6a21      	ldr	r1, [r4, #32]
 80034ba:	2300      	movs	r3, #0
 80034bc:	0028      	movs	r0, r5
 80034be:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80034c0:	47b8      	blx	r7
 80034c2:	89a1      	ldrh	r1, [r4, #12]
 80034c4:	1c43      	adds	r3, r0, #1
 80034c6:	d106      	bne.n	80034d6 <__sflush_r+0x66>
 80034c8:	682b      	ldr	r3, [r5, #0]
 80034ca:	2b1d      	cmp	r3, #29
 80034cc:	d831      	bhi.n	8003532 <__sflush_r+0xc2>
 80034ce:	4a2c      	ldr	r2, [pc, #176]	; (8003580 <__sflush_r+0x110>)
 80034d0:	40da      	lsrs	r2, r3
 80034d2:	07d3      	lsls	r3, r2, #31
 80034d4:	d52d      	bpl.n	8003532 <__sflush_r+0xc2>
 80034d6:	2300      	movs	r3, #0
 80034d8:	6063      	str	r3, [r4, #4]
 80034da:	6923      	ldr	r3, [r4, #16]
 80034dc:	6023      	str	r3, [r4, #0]
 80034de:	04cb      	lsls	r3, r1, #19
 80034e0:	d505      	bpl.n	80034ee <__sflush_r+0x7e>
 80034e2:	1c43      	adds	r3, r0, #1
 80034e4:	d102      	bne.n	80034ec <__sflush_r+0x7c>
 80034e6:	682b      	ldr	r3, [r5, #0]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d100      	bne.n	80034ee <__sflush_r+0x7e>
 80034ec:	6560      	str	r0, [r4, #84]	; 0x54
 80034ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80034f0:	602e      	str	r6, [r5, #0]
 80034f2:	2900      	cmp	r1, #0
 80034f4:	d0c8      	beq.n	8003488 <__sflush_r+0x18>
 80034f6:	0023      	movs	r3, r4
 80034f8:	3344      	adds	r3, #68	; 0x44
 80034fa:	4299      	cmp	r1, r3
 80034fc:	d002      	beq.n	8003504 <__sflush_r+0x94>
 80034fe:	0028      	movs	r0, r5
 8003500:	f000 f8fa 	bl	80036f8 <_free_r>
 8003504:	2000      	movs	r0, #0
 8003506:	6360      	str	r0, [r4, #52]	; 0x34
 8003508:	e7bf      	b.n	800348a <__sflush_r+0x1a>
 800350a:	2301      	movs	r3, #1
 800350c:	6a21      	ldr	r1, [r4, #32]
 800350e:	0028      	movs	r0, r5
 8003510:	47b8      	blx	r7
 8003512:	1c43      	adds	r3, r0, #1
 8003514:	d1c5      	bne.n	80034a2 <__sflush_r+0x32>
 8003516:	682b      	ldr	r3, [r5, #0]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d0c2      	beq.n	80034a2 <__sflush_r+0x32>
 800351c:	2b1d      	cmp	r3, #29
 800351e:	d001      	beq.n	8003524 <__sflush_r+0xb4>
 8003520:	2b16      	cmp	r3, #22
 8003522:	d101      	bne.n	8003528 <__sflush_r+0xb8>
 8003524:	602e      	str	r6, [r5, #0]
 8003526:	e7af      	b.n	8003488 <__sflush_r+0x18>
 8003528:	2340      	movs	r3, #64	; 0x40
 800352a:	89a2      	ldrh	r2, [r4, #12]
 800352c:	4313      	orrs	r3, r2
 800352e:	81a3      	strh	r3, [r4, #12]
 8003530:	e7ab      	b.n	800348a <__sflush_r+0x1a>
 8003532:	2340      	movs	r3, #64	; 0x40
 8003534:	430b      	orrs	r3, r1
 8003536:	2001      	movs	r0, #1
 8003538:	81a3      	strh	r3, [r4, #12]
 800353a:	4240      	negs	r0, r0
 800353c:	e7a5      	b.n	800348a <__sflush_r+0x1a>
 800353e:	690f      	ldr	r7, [r1, #16]
 8003540:	2f00      	cmp	r7, #0
 8003542:	d0a1      	beq.n	8003488 <__sflush_r+0x18>
 8003544:	680b      	ldr	r3, [r1, #0]
 8003546:	600f      	str	r7, [r1, #0]
 8003548:	1bdb      	subs	r3, r3, r7
 800354a:	9301      	str	r3, [sp, #4]
 800354c:	2300      	movs	r3, #0
 800354e:	0792      	lsls	r2, r2, #30
 8003550:	d100      	bne.n	8003554 <__sflush_r+0xe4>
 8003552:	694b      	ldr	r3, [r1, #20]
 8003554:	60a3      	str	r3, [r4, #8]
 8003556:	9b01      	ldr	r3, [sp, #4]
 8003558:	2b00      	cmp	r3, #0
 800355a:	dc00      	bgt.n	800355e <__sflush_r+0xee>
 800355c:	e794      	b.n	8003488 <__sflush_r+0x18>
 800355e:	9b01      	ldr	r3, [sp, #4]
 8003560:	003a      	movs	r2, r7
 8003562:	6a21      	ldr	r1, [r4, #32]
 8003564:	0028      	movs	r0, r5
 8003566:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003568:	47b0      	blx	r6
 800356a:	2800      	cmp	r0, #0
 800356c:	dc03      	bgt.n	8003576 <__sflush_r+0x106>
 800356e:	2340      	movs	r3, #64	; 0x40
 8003570:	89a2      	ldrh	r2, [r4, #12]
 8003572:	4313      	orrs	r3, r2
 8003574:	e7df      	b.n	8003536 <__sflush_r+0xc6>
 8003576:	9b01      	ldr	r3, [sp, #4]
 8003578:	183f      	adds	r7, r7, r0
 800357a:	1a1b      	subs	r3, r3, r0
 800357c:	9301      	str	r3, [sp, #4]
 800357e:	e7ea      	b.n	8003556 <__sflush_r+0xe6>
 8003580:	20400001 	.word	0x20400001

08003584 <_fflush_r>:
 8003584:	690b      	ldr	r3, [r1, #16]
 8003586:	b570      	push	{r4, r5, r6, lr}
 8003588:	0005      	movs	r5, r0
 800358a:	000c      	movs	r4, r1
 800358c:	2b00      	cmp	r3, #0
 800358e:	d101      	bne.n	8003594 <_fflush_r+0x10>
 8003590:	2000      	movs	r0, #0
 8003592:	bd70      	pop	{r4, r5, r6, pc}
 8003594:	2800      	cmp	r0, #0
 8003596:	d004      	beq.n	80035a2 <_fflush_r+0x1e>
 8003598:	6983      	ldr	r3, [r0, #24]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d101      	bne.n	80035a2 <_fflush_r+0x1e>
 800359e:	f7ff fa57 	bl	8002a50 <__sinit>
 80035a2:	4b0b      	ldr	r3, [pc, #44]	; (80035d0 <_fflush_r+0x4c>)
 80035a4:	429c      	cmp	r4, r3
 80035a6:	d109      	bne.n	80035bc <_fflush_r+0x38>
 80035a8:	686c      	ldr	r4, [r5, #4]
 80035aa:	220c      	movs	r2, #12
 80035ac:	5ea3      	ldrsh	r3, [r4, r2]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d0ee      	beq.n	8003590 <_fflush_r+0xc>
 80035b2:	0021      	movs	r1, r4
 80035b4:	0028      	movs	r0, r5
 80035b6:	f7ff ff5b 	bl	8003470 <__sflush_r>
 80035ba:	e7ea      	b.n	8003592 <_fflush_r+0xe>
 80035bc:	4b05      	ldr	r3, [pc, #20]	; (80035d4 <_fflush_r+0x50>)
 80035be:	429c      	cmp	r4, r3
 80035c0:	d101      	bne.n	80035c6 <_fflush_r+0x42>
 80035c2:	68ac      	ldr	r4, [r5, #8]
 80035c4:	e7f1      	b.n	80035aa <_fflush_r+0x26>
 80035c6:	4b04      	ldr	r3, [pc, #16]	; (80035d8 <_fflush_r+0x54>)
 80035c8:	429c      	cmp	r4, r3
 80035ca:	d1ee      	bne.n	80035aa <_fflush_r+0x26>
 80035cc:	68ec      	ldr	r4, [r5, #12]
 80035ce:	e7ec      	b.n	80035aa <_fflush_r+0x26>
 80035d0:	080048f0 	.word	0x080048f0
 80035d4:	08004910 	.word	0x08004910
 80035d8:	080048d0 	.word	0x080048d0

080035dc <_lseek_r>:
 80035dc:	b570      	push	{r4, r5, r6, lr}
 80035de:	0005      	movs	r5, r0
 80035e0:	0008      	movs	r0, r1
 80035e2:	0011      	movs	r1, r2
 80035e4:	2200      	movs	r2, #0
 80035e6:	4c06      	ldr	r4, [pc, #24]	; (8003600 <_lseek_r+0x24>)
 80035e8:	6022      	str	r2, [r4, #0]
 80035ea:	001a      	movs	r2, r3
 80035ec:	f7fe faca 	bl	8001b84 <_lseek>
 80035f0:	1c43      	adds	r3, r0, #1
 80035f2:	d103      	bne.n	80035fc <_lseek_r+0x20>
 80035f4:	6823      	ldr	r3, [r4, #0]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d000      	beq.n	80035fc <_lseek_r+0x20>
 80035fa:	602b      	str	r3, [r5, #0]
 80035fc:	bd70      	pop	{r4, r5, r6, pc}
 80035fe:	46c0      	nop			; (mov r8, r8)
 8003600:	20000914 	.word	0x20000914

08003604 <__swhatbuf_r>:
 8003604:	b570      	push	{r4, r5, r6, lr}
 8003606:	000e      	movs	r6, r1
 8003608:	001d      	movs	r5, r3
 800360a:	230e      	movs	r3, #14
 800360c:	5ec9      	ldrsh	r1, [r1, r3]
 800360e:	b090      	sub	sp, #64	; 0x40
 8003610:	0014      	movs	r4, r2
 8003612:	2900      	cmp	r1, #0
 8003614:	da07      	bge.n	8003626 <__swhatbuf_r+0x22>
 8003616:	2300      	movs	r3, #0
 8003618:	602b      	str	r3, [r5, #0]
 800361a:	89b3      	ldrh	r3, [r6, #12]
 800361c:	061b      	lsls	r3, r3, #24
 800361e:	d411      	bmi.n	8003644 <__swhatbuf_r+0x40>
 8003620:	2380      	movs	r3, #128	; 0x80
 8003622:	00db      	lsls	r3, r3, #3
 8003624:	e00f      	b.n	8003646 <__swhatbuf_r+0x42>
 8003626:	aa01      	add	r2, sp, #4
 8003628:	f000 f8c4 	bl	80037b4 <_fstat_r>
 800362c:	2800      	cmp	r0, #0
 800362e:	dbf2      	blt.n	8003616 <__swhatbuf_r+0x12>
 8003630:	22f0      	movs	r2, #240	; 0xf0
 8003632:	9b02      	ldr	r3, [sp, #8]
 8003634:	0212      	lsls	r2, r2, #8
 8003636:	4013      	ands	r3, r2
 8003638:	4a05      	ldr	r2, [pc, #20]	; (8003650 <__swhatbuf_r+0x4c>)
 800363a:	189b      	adds	r3, r3, r2
 800363c:	425a      	negs	r2, r3
 800363e:	4153      	adcs	r3, r2
 8003640:	602b      	str	r3, [r5, #0]
 8003642:	e7ed      	b.n	8003620 <__swhatbuf_r+0x1c>
 8003644:	2340      	movs	r3, #64	; 0x40
 8003646:	2000      	movs	r0, #0
 8003648:	6023      	str	r3, [r4, #0]
 800364a:	b010      	add	sp, #64	; 0x40
 800364c:	bd70      	pop	{r4, r5, r6, pc}
 800364e:	46c0      	nop			; (mov r8, r8)
 8003650:	ffffe000 	.word	0xffffe000

08003654 <__smakebuf_r>:
 8003654:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003656:	2602      	movs	r6, #2
 8003658:	898b      	ldrh	r3, [r1, #12]
 800365a:	0005      	movs	r5, r0
 800365c:	000c      	movs	r4, r1
 800365e:	4233      	tst	r3, r6
 8003660:	d006      	beq.n	8003670 <__smakebuf_r+0x1c>
 8003662:	0023      	movs	r3, r4
 8003664:	3347      	adds	r3, #71	; 0x47
 8003666:	6023      	str	r3, [r4, #0]
 8003668:	6123      	str	r3, [r4, #16]
 800366a:	2301      	movs	r3, #1
 800366c:	6163      	str	r3, [r4, #20]
 800366e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8003670:	ab01      	add	r3, sp, #4
 8003672:	466a      	mov	r2, sp
 8003674:	f7ff ffc6 	bl	8003604 <__swhatbuf_r>
 8003678:	9900      	ldr	r1, [sp, #0]
 800367a:	0007      	movs	r7, r0
 800367c:	0028      	movs	r0, r5
 800367e:	f7ff fa7d 	bl	8002b7c <_malloc_r>
 8003682:	2800      	cmp	r0, #0
 8003684:	d108      	bne.n	8003698 <__smakebuf_r+0x44>
 8003686:	220c      	movs	r2, #12
 8003688:	5ea3      	ldrsh	r3, [r4, r2]
 800368a:	059a      	lsls	r2, r3, #22
 800368c:	d4ef      	bmi.n	800366e <__smakebuf_r+0x1a>
 800368e:	2203      	movs	r2, #3
 8003690:	4393      	bics	r3, r2
 8003692:	431e      	orrs	r6, r3
 8003694:	81a6      	strh	r6, [r4, #12]
 8003696:	e7e4      	b.n	8003662 <__smakebuf_r+0xe>
 8003698:	4b0f      	ldr	r3, [pc, #60]	; (80036d8 <__smakebuf_r+0x84>)
 800369a:	62ab      	str	r3, [r5, #40]	; 0x28
 800369c:	2380      	movs	r3, #128	; 0x80
 800369e:	89a2      	ldrh	r2, [r4, #12]
 80036a0:	6020      	str	r0, [r4, #0]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	81a3      	strh	r3, [r4, #12]
 80036a6:	9b00      	ldr	r3, [sp, #0]
 80036a8:	6120      	str	r0, [r4, #16]
 80036aa:	6163      	str	r3, [r4, #20]
 80036ac:	9b01      	ldr	r3, [sp, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d00d      	beq.n	80036ce <__smakebuf_r+0x7a>
 80036b2:	230e      	movs	r3, #14
 80036b4:	5ee1      	ldrsh	r1, [r4, r3]
 80036b6:	0028      	movs	r0, r5
 80036b8:	f000 f88e 	bl	80037d8 <_isatty_r>
 80036bc:	2800      	cmp	r0, #0
 80036be:	d006      	beq.n	80036ce <__smakebuf_r+0x7a>
 80036c0:	2203      	movs	r2, #3
 80036c2:	89a3      	ldrh	r3, [r4, #12]
 80036c4:	4393      	bics	r3, r2
 80036c6:	001a      	movs	r2, r3
 80036c8:	2301      	movs	r3, #1
 80036ca:	4313      	orrs	r3, r2
 80036cc:	81a3      	strh	r3, [r4, #12]
 80036ce:	89a0      	ldrh	r0, [r4, #12]
 80036d0:	4338      	orrs	r0, r7
 80036d2:	81a0      	strh	r0, [r4, #12]
 80036d4:	e7cb      	b.n	800366e <__smakebuf_r+0x1a>
 80036d6:	46c0      	nop			; (mov r8, r8)
 80036d8:	080029cd 	.word	0x080029cd

080036dc <memchr>:
 80036dc:	b2c9      	uxtb	r1, r1
 80036de:	1882      	adds	r2, r0, r2
 80036e0:	4290      	cmp	r0, r2
 80036e2:	d101      	bne.n	80036e8 <memchr+0xc>
 80036e4:	2000      	movs	r0, #0
 80036e6:	4770      	bx	lr
 80036e8:	7803      	ldrb	r3, [r0, #0]
 80036ea:	428b      	cmp	r3, r1
 80036ec:	d0fb      	beq.n	80036e6 <memchr+0xa>
 80036ee:	3001      	adds	r0, #1
 80036f0:	e7f6      	b.n	80036e0 <memchr+0x4>

080036f2 <__malloc_lock>:
 80036f2:	4770      	bx	lr

080036f4 <__malloc_unlock>:
 80036f4:	4770      	bx	lr
	...

080036f8 <_free_r>:
 80036f8:	b570      	push	{r4, r5, r6, lr}
 80036fa:	0005      	movs	r5, r0
 80036fc:	2900      	cmp	r1, #0
 80036fe:	d010      	beq.n	8003722 <_free_r+0x2a>
 8003700:	1f0c      	subs	r4, r1, #4
 8003702:	6823      	ldr	r3, [r4, #0]
 8003704:	2b00      	cmp	r3, #0
 8003706:	da00      	bge.n	800370a <_free_r+0x12>
 8003708:	18e4      	adds	r4, r4, r3
 800370a:	0028      	movs	r0, r5
 800370c:	f7ff fff1 	bl	80036f2 <__malloc_lock>
 8003710:	4a1d      	ldr	r2, [pc, #116]	; (8003788 <_free_r+0x90>)
 8003712:	6813      	ldr	r3, [r2, #0]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d105      	bne.n	8003724 <_free_r+0x2c>
 8003718:	6063      	str	r3, [r4, #4]
 800371a:	6014      	str	r4, [r2, #0]
 800371c:	0028      	movs	r0, r5
 800371e:	f7ff ffe9 	bl	80036f4 <__malloc_unlock>
 8003722:	bd70      	pop	{r4, r5, r6, pc}
 8003724:	42a3      	cmp	r3, r4
 8003726:	d909      	bls.n	800373c <_free_r+0x44>
 8003728:	6821      	ldr	r1, [r4, #0]
 800372a:	1860      	adds	r0, r4, r1
 800372c:	4283      	cmp	r3, r0
 800372e:	d1f3      	bne.n	8003718 <_free_r+0x20>
 8003730:	6818      	ldr	r0, [r3, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	1841      	adds	r1, r0, r1
 8003736:	6021      	str	r1, [r4, #0]
 8003738:	e7ee      	b.n	8003718 <_free_r+0x20>
 800373a:	0013      	movs	r3, r2
 800373c:	685a      	ldr	r2, [r3, #4]
 800373e:	2a00      	cmp	r2, #0
 8003740:	d001      	beq.n	8003746 <_free_r+0x4e>
 8003742:	42a2      	cmp	r2, r4
 8003744:	d9f9      	bls.n	800373a <_free_r+0x42>
 8003746:	6819      	ldr	r1, [r3, #0]
 8003748:	1858      	adds	r0, r3, r1
 800374a:	42a0      	cmp	r0, r4
 800374c:	d10b      	bne.n	8003766 <_free_r+0x6e>
 800374e:	6820      	ldr	r0, [r4, #0]
 8003750:	1809      	adds	r1, r1, r0
 8003752:	1858      	adds	r0, r3, r1
 8003754:	6019      	str	r1, [r3, #0]
 8003756:	4282      	cmp	r2, r0
 8003758:	d1e0      	bne.n	800371c <_free_r+0x24>
 800375a:	6810      	ldr	r0, [r2, #0]
 800375c:	6852      	ldr	r2, [r2, #4]
 800375e:	1841      	adds	r1, r0, r1
 8003760:	6019      	str	r1, [r3, #0]
 8003762:	605a      	str	r2, [r3, #4]
 8003764:	e7da      	b.n	800371c <_free_r+0x24>
 8003766:	42a0      	cmp	r0, r4
 8003768:	d902      	bls.n	8003770 <_free_r+0x78>
 800376a:	230c      	movs	r3, #12
 800376c:	602b      	str	r3, [r5, #0]
 800376e:	e7d5      	b.n	800371c <_free_r+0x24>
 8003770:	6821      	ldr	r1, [r4, #0]
 8003772:	1860      	adds	r0, r4, r1
 8003774:	4282      	cmp	r2, r0
 8003776:	d103      	bne.n	8003780 <_free_r+0x88>
 8003778:	6810      	ldr	r0, [r2, #0]
 800377a:	6852      	ldr	r2, [r2, #4]
 800377c:	1841      	adds	r1, r0, r1
 800377e:	6021      	str	r1, [r4, #0]
 8003780:	6062      	str	r2, [r4, #4]
 8003782:	605c      	str	r4, [r3, #4]
 8003784:	e7ca      	b.n	800371c <_free_r+0x24>
 8003786:	46c0      	nop			; (mov r8, r8)
 8003788:	20000088 	.word	0x20000088

0800378c <_read_r>:
 800378c:	b570      	push	{r4, r5, r6, lr}
 800378e:	0005      	movs	r5, r0
 8003790:	0008      	movs	r0, r1
 8003792:	0011      	movs	r1, r2
 8003794:	2200      	movs	r2, #0
 8003796:	4c06      	ldr	r4, [pc, #24]	; (80037b0 <_read_r+0x24>)
 8003798:	6022      	str	r2, [r4, #0]
 800379a:	001a      	movs	r2, r3
 800379c:	f7fe f9b1 	bl	8001b02 <_read>
 80037a0:	1c43      	adds	r3, r0, #1
 80037a2:	d103      	bne.n	80037ac <_read_r+0x20>
 80037a4:	6823      	ldr	r3, [r4, #0]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d000      	beq.n	80037ac <_read_r+0x20>
 80037aa:	602b      	str	r3, [r5, #0]
 80037ac:	bd70      	pop	{r4, r5, r6, pc}
 80037ae:	46c0      	nop			; (mov r8, r8)
 80037b0:	20000914 	.word	0x20000914

080037b4 <_fstat_r>:
 80037b4:	2300      	movs	r3, #0
 80037b6:	b570      	push	{r4, r5, r6, lr}
 80037b8:	4c06      	ldr	r4, [pc, #24]	; (80037d4 <_fstat_r+0x20>)
 80037ba:	0005      	movs	r5, r0
 80037bc:	0008      	movs	r0, r1
 80037be:	0011      	movs	r1, r2
 80037c0:	6023      	str	r3, [r4, #0]
 80037c2:	f7fe f9d8 	bl	8001b76 <_fstat>
 80037c6:	1c43      	adds	r3, r0, #1
 80037c8:	d103      	bne.n	80037d2 <_fstat_r+0x1e>
 80037ca:	6823      	ldr	r3, [r4, #0]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d000      	beq.n	80037d2 <_fstat_r+0x1e>
 80037d0:	602b      	str	r3, [r5, #0]
 80037d2:	bd70      	pop	{r4, r5, r6, pc}
 80037d4:	20000914 	.word	0x20000914

080037d8 <_isatty_r>:
 80037d8:	2300      	movs	r3, #0
 80037da:	b570      	push	{r4, r5, r6, lr}
 80037dc:	4c06      	ldr	r4, [pc, #24]	; (80037f8 <_isatty_r+0x20>)
 80037de:	0005      	movs	r5, r0
 80037e0:	0008      	movs	r0, r1
 80037e2:	6023      	str	r3, [r4, #0]
 80037e4:	f7fe f9cc 	bl	8001b80 <_isatty>
 80037e8:	1c43      	adds	r3, r0, #1
 80037ea:	d103      	bne.n	80037f4 <_isatty_r+0x1c>
 80037ec:	6823      	ldr	r3, [r4, #0]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d000      	beq.n	80037f4 <_isatty_r+0x1c>
 80037f2:	602b      	str	r3, [r5, #0]
 80037f4:	bd70      	pop	{r4, r5, r6, pc}
 80037f6:	46c0      	nop			; (mov r8, r8)
 80037f8:	20000914 	.word	0x20000914

080037fc <sin>:
 80037fc:	b530      	push	{r4, r5, lr}
 80037fe:	4a20      	ldr	r2, [pc, #128]	; (8003880 <sin+0x84>)
 8003800:	004b      	lsls	r3, r1, #1
 8003802:	b087      	sub	sp, #28
 8003804:	085b      	lsrs	r3, r3, #1
 8003806:	4293      	cmp	r3, r2
 8003808:	dc06      	bgt.n	8003818 <sin+0x1c>
 800380a:	2300      	movs	r3, #0
 800380c:	2200      	movs	r2, #0
 800380e:	9300      	str	r3, [sp, #0]
 8003810:	2300      	movs	r3, #0
 8003812:	f000 fe6d 	bl	80044f0 <__kernel_sin>
 8003816:	e006      	b.n	8003826 <sin+0x2a>
 8003818:	4a1a      	ldr	r2, [pc, #104]	; (8003884 <sin+0x88>)
 800381a:	4293      	cmp	r3, r2
 800381c:	dd05      	ble.n	800382a <sin+0x2e>
 800381e:	0002      	movs	r2, r0
 8003820:	000b      	movs	r3, r1
 8003822:	f7fd fcbf 	bl	80011a4 <__aeabi_dsub>
 8003826:	b007      	add	sp, #28
 8003828:	bd30      	pop	{r4, r5, pc}
 800382a:	aa02      	add	r2, sp, #8
 800382c:	f000 f82c 	bl	8003888 <__ieee754_rem_pio2>
 8003830:	9c04      	ldr	r4, [sp, #16]
 8003832:	9d05      	ldr	r5, [sp, #20]
 8003834:	2303      	movs	r3, #3
 8003836:	4003      	ands	r3, r0
 8003838:	2b01      	cmp	r3, #1
 800383a:	d00a      	beq.n	8003852 <sin+0x56>
 800383c:	9802      	ldr	r0, [sp, #8]
 800383e:	9903      	ldr	r1, [sp, #12]
 8003840:	2b02      	cmp	r3, #2
 8003842:	d00d      	beq.n	8003860 <sin+0x64>
 8003844:	2b00      	cmp	r3, #0
 8003846:	d115      	bne.n	8003874 <sin+0x78>
 8003848:	3301      	adds	r3, #1
 800384a:	9300      	str	r3, [sp, #0]
 800384c:	0022      	movs	r2, r4
 800384e:	002b      	movs	r3, r5
 8003850:	e7df      	b.n	8003812 <sin+0x16>
 8003852:	0022      	movs	r2, r4
 8003854:	9802      	ldr	r0, [sp, #8]
 8003856:	9903      	ldr	r1, [sp, #12]
 8003858:	002b      	movs	r3, r5
 800385a:	f000 f9f9 	bl	8003c50 <__kernel_cos>
 800385e:	e7e2      	b.n	8003826 <sin+0x2a>
 8003860:	2301      	movs	r3, #1
 8003862:	0022      	movs	r2, r4
 8003864:	9300      	str	r3, [sp, #0]
 8003866:	002b      	movs	r3, r5
 8003868:	f000 fe42 	bl	80044f0 <__kernel_sin>
 800386c:	2380      	movs	r3, #128	; 0x80
 800386e:	061b      	lsls	r3, r3, #24
 8003870:	18c9      	adds	r1, r1, r3
 8003872:	e7d8      	b.n	8003826 <sin+0x2a>
 8003874:	0022      	movs	r2, r4
 8003876:	002b      	movs	r3, r5
 8003878:	f000 f9ea 	bl	8003c50 <__kernel_cos>
 800387c:	e7f6      	b.n	800386c <sin+0x70>
 800387e:	46c0      	nop			; (mov r8, r8)
 8003880:	3fe921fb 	.word	0x3fe921fb
 8003884:	7fefffff 	.word	0x7fefffff

08003888 <__ieee754_rem_pio2>:
 8003888:	b5f0      	push	{r4, r5, r6, r7, lr}
 800388a:	004b      	lsls	r3, r1, #1
 800388c:	b091      	sub	sp, #68	; 0x44
 800388e:	085b      	lsrs	r3, r3, #1
 8003890:	9304      	str	r3, [sp, #16]
 8003892:	0017      	movs	r7, r2
 8003894:	4bda      	ldr	r3, [pc, #872]	; (8003c00 <__ieee754_rem_pio2+0x378>)
 8003896:	9a04      	ldr	r2, [sp, #16]
 8003898:	9108      	str	r1, [sp, #32]
 800389a:	429a      	cmp	r2, r3
 800389c:	dc09      	bgt.n	80038b2 <__ieee754_rem_pio2+0x2a>
 800389e:	0002      	movs	r2, r0
 80038a0:	000b      	movs	r3, r1
 80038a2:	603a      	str	r2, [r7, #0]
 80038a4:	607b      	str	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	2300      	movs	r3, #0
 80038aa:	60ba      	str	r2, [r7, #8]
 80038ac:	60fb      	str	r3, [r7, #12]
 80038ae:	2600      	movs	r6, #0
 80038b0:	e022      	b.n	80038f8 <__ieee754_rem_pio2+0x70>
 80038b2:	4bd4      	ldr	r3, [pc, #848]	; (8003c04 <__ieee754_rem_pio2+0x37c>)
 80038b4:	9a04      	ldr	r2, [sp, #16]
 80038b6:	429a      	cmp	r2, r3
 80038b8:	dc6a      	bgt.n	8003990 <__ieee754_rem_pio2+0x108>
 80038ba:	4ed3      	ldr	r6, [pc, #844]	; (8003c08 <__ieee754_rem_pio2+0x380>)
 80038bc:	4ad3      	ldr	r2, [pc, #844]	; (8003c0c <__ieee754_rem_pio2+0x384>)
 80038be:	2900      	cmp	r1, #0
 80038c0:	dd33      	ble.n	800392a <__ieee754_rem_pio2+0xa2>
 80038c2:	4bd1      	ldr	r3, [pc, #836]	; (8003c08 <__ieee754_rem_pio2+0x380>)
 80038c4:	f7fd fc6e 	bl	80011a4 <__aeabi_dsub>
 80038c8:	9b04      	ldr	r3, [sp, #16]
 80038ca:	0004      	movs	r4, r0
 80038cc:	000d      	movs	r5, r1
 80038ce:	42b3      	cmp	r3, r6
 80038d0:	d015      	beq.n	80038fe <__ieee754_rem_pio2+0x76>
 80038d2:	4acf      	ldr	r2, [pc, #828]	; (8003c10 <__ieee754_rem_pio2+0x388>)
 80038d4:	4bcf      	ldr	r3, [pc, #828]	; (8003c14 <__ieee754_rem_pio2+0x38c>)
 80038d6:	f7fd fc65 	bl	80011a4 <__aeabi_dsub>
 80038da:	0002      	movs	r2, r0
 80038dc:	000b      	movs	r3, r1
 80038de:	0020      	movs	r0, r4
 80038e0:	603a      	str	r2, [r7, #0]
 80038e2:	607b      	str	r3, [r7, #4]
 80038e4:	0029      	movs	r1, r5
 80038e6:	f7fd fc5d 	bl	80011a4 <__aeabi_dsub>
 80038ea:	4ac9      	ldr	r2, [pc, #804]	; (8003c10 <__ieee754_rem_pio2+0x388>)
 80038ec:	4bc9      	ldr	r3, [pc, #804]	; (8003c14 <__ieee754_rem_pio2+0x38c>)
 80038ee:	f7fd fc59 	bl	80011a4 <__aeabi_dsub>
 80038f2:	2601      	movs	r6, #1
 80038f4:	60b8      	str	r0, [r7, #8]
 80038f6:	60f9      	str	r1, [r7, #12]
 80038f8:	0030      	movs	r0, r6
 80038fa:	b011      	add	sp, #68	; 0x44
 80038fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038fe:	22d3      	movs	r2, #211	; 0xd3
 8003900:	4bc4      	ldr	r3, [pc, #784]	; (8003c14 <__ieee754_rem_pio2+0x38c>)
 8003902:	0552      	lsls	r2, r2, #21
 8003904:	f7fd fc4e 	bl	80011a4 <__aeabi_dsub>
 8003908:	4ac3      	ldr	r2, [pc, #780]	; (8003c18 <__ieee754_rem_pio2+0x390>)
 800390a:	4bc4      	ldr	r3, [pc, #784]	; (8003c1c <__ieee754_rem_pio2+0x394>)
 800390c:	0004      	movs	r4, r0
 800390e:	000d      	movs	r5, r1
 8003910:	f7fd fc48 	bl	80011a4 <__aeabi_dsub>
 8003914:	0002      	movs	r2, r0
 8003916:	000b      	movs	r3, r1
 8003918:	0020      	movs	r0, r4
 800391a:	603a      	str	r2, [r7, #0]
 800391c:	607b      	str	r3, [r7, #4]
 800391e:	0029      	movs	r1, r5
 8003920:	f7fd fc40 	bl	80011a4 <__aeabi_dsub>
 8003924:	4abc      	ldr	r2, [pc, #752]	; (8003c18 <__ieee754_rem_pio2+0x390>)
 8003926:	4bbd      	ldr	r3, [pc, #756]	; (8003c1c <__ieee754_rem_pio2+0x394>)
 8003928:	e7e1      	b.n	80038ee <__ieee754_rem_pio2+0x66>
 800392a:	4bb7      	ldr	r3, [pc, #732]	; (8003c08 <__ieee754_rem_pio2+0x380>)
 800392c:	f7fc fdaa 	bl	8000484 <__aeabi_dadd>
 8003930:	9b04      	ldr	r3, [sp, #16]
 8003932:	0004      	movs	r4, r0
 8003934:	000d      	movs	r5, r1
 8003936:	42b3      	cmp	r3, r6
 8003938:	d014      	beq.n	8003964 <__ieee754_rem_pio2+0xdc>
 800393a:	4ab5      	ldr	r2, [pc, #724]	; (8003c10 <__ieee754_rem_pio2+0x388>)
 800393c:	4bb5      	ldr	r3, [pc, #724]	; (8003c14 <__ieee754_rem_pio2+0x38c>)
 800393e:	f7fc fda1 	bl	8000484 <__aeabi_dadd>
 8003942:	0002      	movs	r2, r0
 8003944:	000b      	movs	r3, r1
 8003946:	0020      	movs	r0, r4
 8003948:	603a      	str	r2, [r7, #0]
 800394a:	607b      	str	r3, [r7, #4]
 800394c:	0029      	movs	r1, r5
 800394e:	f7fd fc29 	bl	80011a4 <__aeabi_dsub>
 8003952:	4aaf      	ldr	r2, [pc, #700]	; (8003c10 <__ieee754_rem_pio2+0x388>)
 8003954:	4baf      	ldr	r3, [pc, #700]	; (8003c14 <__ieee754_rem_pio2+0x38c>)
 8003956:	f7fc fd95 	bl	8000484 <__aeabi_dadd>
 800395a:	2601      	movs	r6, #1
 800395c:	60b8      	str	r0, [r7, #8]
 800395e:	60f9      	str	r1, [r7, #12]
 8003960:	4276      	negs	r6, r6
 8003962:	e7c9      	b.n	80038f8 <__ieee754_rem_pio2+0x70>
 8003964:	22d3      	movs	r2, #211	; 0xd3
 8003966:	4bab      	ldr	r3, [pc, #684]	; (8003c14 <__ieee754_rem_pio2+0x38c>)
 8003968:	0552      	lsls	r2, r2, #21
 800396a:	f7fc fd8b 	bl	8000484 <__aeabi_dadd>
 800396e:	4aaa      	ldr	r2, [pc, #680]	; (8003c18 <__ieee754_rem_pio2+0x390>)
 8003970:	4baa      	ldr	r3, [pc, #680]	; (8003c1c <__ieee754_rem_pio2+0x394>)
 8003972:	0004      	movs	r4, r0
 8003974:	000d      	movs	r5, r1
 8003976:	f7fc fd85 	bl	8000484 <__aeabi_dadd>
 800397a:	0002      	movs	r2, r0
 800397c:	000b      	movs	r3, r1
 800397e:	0020      	movs	r0, r4
 8003980:	603a      	str	r2, [r7, #0]
 8003982:	607b      	str	r3, [r7, #4]
 8003984:	0029      	movs	r1, r5
 8003986:	f7fd fc0d 	bl	80011a4 <__aeabi_dsub>
 800398a:	4aa3      	ldr	r2, [pc, #652]	; (8003c18 <__ieee754_rem_pio2+0x390>)
 800398c:	4ba3      	ldr	r3, [pc, #652]	; (8003c1c <__ieee754_rem_pio2+0x394>)
 800398e:	e7e2      	b.n	8003956 <__ieee754_rem_pio2+0xce>
 8003990:	4ba3      	ldr	r3, [pc, #652]	; (8003c20 <__ieee754_rem_pio2+0x398>)
 8003992:	9a04      	ldr	r2, [sp, #16]
 8003994:	429a      	cmp	r2, r3
 8003996:	dd00      	ble.n	800399a <__ieee754_rem_pio2+0x112>
 8003998:	e0d2      	b.n	8003b40 <__ieee754_rem_pio2+0x2b8>
 800399a:	f000 fe57 	bl	800464c <fabs>
 800399e:	4aa1      	ldr	r2, [pc, #644]	; (8003c24 <__ieee754_rem_pio2+0x39c>)
 80039a0:	4ba1      	ldr	r3, [pc, #644]	; (8003c28 <__ieee754_rem_pio2+0x3a0>)
 80039a2:	0004      	movs	r4, r0
 80039a4:	000d      	movs	r5, r1
 80039a6:	f7fd f97d 	bl	8000ca4 <__aeabi_dmul>
 80039aa:	2200      	movs	r2, #0
 80039ac:	4b9f      	ldr	r3, [pc, #636]	; (8003c2c <__ieee754_rem_pio2+0x3a4>)
 80039ae:	f7fc fd69 	bl	8000484 <__aeabi_dadd>
 80039b2:	f7fd ff0d 	bl	80017d0 <__aeabi_d2iz>
 80039b6:	0006      	movs	r6, r0
 80039b8:	f7fd ff3e 	bl	8001838 <__aeabi_i2d>
 80039bc:	4a93      	ldr	r2, [pc, #588]	; (8003c0c <__ieee754_rem_pio2+0x384>)
 80039be:	4b92      	ldr	r3, [pc, #584]	; (8003c08 <__ieee754_rem_pio2+0x380>)
 80039c0:	9006      	str	r0, [sp, #24]
 80039c2:	9107      	str	r1, [sp, #28]
 80039c4:	f7fd f96e 	bl	8000ca4 <__aeabi_dmul>
 80039c8:	0002      	movs	r2, r0
 80039ca:	000b      	movs	r3, r1
 80039cc:	0020      	movs	r0, r4
 80039ce:	0029      	movs	r1, r5
 80039d0:	f7fd fbe8 	bl	80011a4 <__aeabi_dsub>
 80039d4:	4a8e      	ldr	r2, [pc, #568]	; (8003c10 <__ieee754_rem_pio2+0x388>)
 80039d6:	9002      	str	r0, [sp, #8]
 80039d8:	9103      	str	r1, [sp, #12]
 80039da:	9806      	ldr	r0, [sp, #24]
 80039dc:	9907      	ldr	r1, [sp, #28]
 80039de:	4b8d      	ldr	r3, [pc, #564]	; (8003c14 <__ieee754_rem_pio2+0x38c>)
 80039e0:	f7fd f960 	bl	8000ca4 <__aeabi_dmul>
 80039e4:	0004      	movs	r4, r0
 80039e6:	000d      	movs	r5, r1
 80039e8:	2e1f      	cmp	r6, #31
 80039ea:	dc30      	bgt.n	8003a4e <__ieee754_rem_pio2+0x1c6>
 80039ec:	4a90      	ldr	r2, [pc, #576]	; (8003c30 <__ieee754_rem_pio2+0x3a8>)
 80039ee:	1e73      	subs	r3, r6, #1
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	589b      	ldr	r3, [r3, r2]
 80039f4:	9a04      	ldr	r2, [sp, #16]
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d029      	beq.n	8003a4e <__ieee754_rem_pio2+0x1c6>
 80039fa:	9802      	ldr	r0, [sp, #8]
 80039fc:	9903      	ldr	r1, [sp, #12]
 80039fe:	0022      	movs	r2, r4
 8003a00:	002b      	movs	r3, r5
 8003a02:	f7fd fbcf 	bl	80011a4 <__aeabi_dsub>
 8003a06:	6038      	str	r0, [r7, #0]
 8003a08:	6079      	str	r1, [r7, #4]
 8003a0a:	9802      	ldr	r0, [sp, #8]
 8003a0c:	9903      	ldr	r1, [sp, #12]
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	9304      	str	r3, [sp, #16]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	9a04      	ldr	r2, [sp, #16]
 8003a16:	9306      	str	r3, [sp, #24]
 8003a18:	9b06      	ldr	r3, [sp, #24]
 8003a1a:	f7fd fbc3 	bl	80011a4 <__aeabi_dsub>
 8003a1e:	0022      	movs	r2, r4
 8003a20:	002b      	movs	r3, r5
 8003a22:	f7fd fbbf 	bl	80011a4 <__aeabi_dsub>
 8003a26:	000b      	movs	r3, r1
 8003a28:	0002      	movs	r2, r0
 8003a2a:	60ba      	str	r2, [r7, #8]
 8003a2c:	60fb      	str	r3, [r7, #12]
 8003a2e:	9b08      	ldr	r3, [sp, #32]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	db00      	blt.n	8003a36 <__ieee754_rem_pio2+0x1ae>
 8003a34:	e760      	b.n	80038f8 <__ieee754_rem_pio2+0x70>
 8003a36:	2280      	movs	r2, #128	; 0x80
 8003a38:	0612      	lsls	r2, r2, #24
 8003a3a:	4694      	mov	ip, r2
 8003a3c:	9b04      	ldr	r3, [sp, #16]
 8003a3e:	1889      	adds	r1, r1, r2
 8003a40:	603b      	str	r3, [r7, #0]
 8003a42:	9b06      	ldr	r3, [sp, #24]
 8003a44:	60b8      	str	r0, [r7, #8]
 8003a46:	4463      	add	r3, ip
 8003a48:	607b      	str	r3, [r7, #4]
 8003a4a:	60f9      	str	r1, [r7, #12]
 8003a4c:	e788      	b.n	8003960 <__ieee754_rem_pio2+0xd8>
 8003a4e:	0022      	movs	r2, r4
 8003a50:	9802      	ldr	r0, [sp, #8]
 8003a52:	9903      	ldr	r1, [sp, #12]
 8003a54:	002b      	movs	r3, r5
 8003a56:	f7fd fba5 	bl	80011a4 <__aeabi_dsub>
 8003a5a:	000b      	movs	r3, r1
 8003a5c:	0002      	movs	r2, r0
 8003a5e:	603a      	str	r2, [r7, #0]
 8003a60:	607b      	str	r3, [r7, #4]
 8003a62:	9b04      	ldr	r3, [sp, #16]
 8003a64:	0049      	lsls	r1, r1, #1
 8003a66:	151b      	asrs	r3, r3, #20
 8003a68:	0d49      	lsrs	r1, r1, #21
 8003a6a:	9309      	str	r3, [sp, #36]	; 0x24
 8003a6c:	1a59      	subs	r1, r3, r1
 8003a6e:	2910      	cmp	r1, #16
 8003a70:	ddcb      	ble.n	8003a0a <__ieee754_rem_pio2+0x182>
 8003a72:	9806      	ldr	r0, [sp, #24]
 8003a74:	9907      	ldr	r1, [sp, #28]
 8003a76:	22d3      	movs	r2, #211	; 0xd3
 8003a78:	4b66      	ldr	r3, [pc, #408]	; (8003c14 <__ieee754_rem_pio2+0x38c>)
 8003a7a:	0552      	lsls	r2, r2, #21
 8003a7c:	f7fd f912 	bl	8000ca4 <__aeabi_dmul>
 8003a80:	0004      	movs	r4, r0
 8003a82:	000d      	movs	r5, r1
 8003a84:	0002      	movs	r2, r0
 8003a86:	000b      	movs	r3, r1
 8003a88:	9802      	ldr	r0, [sp, #8]
 8003a8a:	9903      	ldr	r1, [sp, #12]
 8003a8c:	f7fd fb8a 	bl	80011a4 <__aeabi_dsub>
 8003a90:	0002      	movs	r2, r0
 8003a92:	000b      	movs	r3, r1
 8003a94:	9004      	str	r0, [sp, #16]
 8003a96:	9105      	str	r1, [sp, #20]
 8003a98:	9802      	ldr	r0, [sp, #8]
 8003a9a:	9903      	ldr	r1, [sp, #12]
 8003a9c:	f7fd fb82 	bl	80011a4 <__aeabi_dsub>
 8003aa0:	0022      	movs	r2, r4
 8003aa2:	002b      	movs	r3, r5
 8003aa4:	f7fd fb7e 	bl	80011a4 <__aeabi_dsub>
 8003aa8:	0004      	movs	r4, r0
 8003aaa:	000d      	movs	r5, r1
 8003aac:	9806      	ldr	r0, [sp, #24]
 8003aae:	9907      	ldr	r1, [sp, #28]
 8003ab0:	4a59      	ldr	r2, [pc, #356]	; (8003c18 <__ieee754_rem_pio2+0x390>)
 8003ab2:	4b5a      	ldr	r3, [pc, #360]	; (8003c1c <__ieee754_rem_pio2+0x394>)
 8003ab4:	f7fd f8f6 	bl	8000ca4 <__aeabi_dmul>
 8003ab8:	0022      	movs	r2, r4
 8003aba:	002b      	movs	r3, r5
 8003abc:	f7fd fb72 	bl	80011a4 <__aeabi_dsub>
 8003ac0:	0002      	movs	r2, r0
 8003ac2:	000b      	movs	r3, r1
 8003ac4:	0004      	movs	r4, r0
 8003ac6:	000d      	movs	r5, r1
 8003ac8:	9804      	ldr	r0, [sp, #16]
 8003aca:	9905      	ldr	r1, [sp, #20]
 8003acc:	f7fd fb6a 	bl	80011a4 <__aeabi_dsub>
 8003ad0:	000b      	movs	r3, r1
 8003ad2:	0002      	movs	r2, r0
 8003ad4:	0049      	lsls	r1, r1, #1
 8003ad6:	603a      	str	r2, [r7, #0]
 8003ad8:	607b      	str	r3, [r7, #4]
 8003ada:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003adc:	0d49      	lsrs	r1, r1, #21
 8003ade:	1a59      	subs	r1, r3, r1
 8003ae0:	9a04      	ldr	r2, [sp, #16]
 8003ae2:	9b05      	ldr	r3, [sp, #20]
 8003ae4:	9202      	str	r2, [sp, #8]
 8003ae6:	9303      	str	r3, [sp, #12]
 8003ae8:	2931      	cmp	r1, #49	; 0x31
 8003aea:	dd8e      	ble.n	8003a0a <__ieee754_rem_pio2+0x182>
 8003aec:	9806      	ldr	r0, [sp, #24]
 8003aee:	9907      	ldr	r1, [sp, #28]
 8003af0:	22b8      	movs	r2, #184	; 0xb8
 8003af2:	4b4a      	ldr	r3, [pc, #296]	; (8003c1c <__ieee754_rem_pio2+0x394>)
 8003af4:	0592      	lsls	r2, r2, #22
 8003af6:	f7fd f8d5 	bl	8000ca4 <__aeabi_dmul>
 8003afa:	0004      	movs	r4, r0
 8003afc:	000d      	movs	r5, r1
 8003afe:	0002      	movs	r2, r0
 8003b00:	000b      	movs	r3, r1
 8003b02:	9802      	ldr	r0, [sp, #8]
 8003b04:	9903      	ldr	r1, [sp, #12]
 8003b06:	f7fd fb4d 	bl	80011a4 <__aeabi_dsub>
 8003b0a:	0002      	movs	r2, r0
 8003b0c:	000b      	movs	r3, r1
 8003b0e:	9002      	str	r0, [sp, #8]
 8003b10:	9103      	str	r1, [sp, #12]
 8003b12:	9804      	ldr	r0, [sp, #16]
 8003b14:	9905      	ldr	r1, [sp, #20]
 8003b16:	f7fd fb45 	bl	80011a4 <__aeabi_dsub>
 8003b1a:	0022      	movs	r2, r4
 8003b1c:	002b      	movs	r3, r5
 8003b1e:	f7fd fb41 	bl	80011a4 <__aeabi_dsub>
 8003b22:	0004      	movs	r4, r0
 8003b24:	000d      	movs	r5, r1
 8003b26:	9806      	ldr	r0, [sp, #24]
 8003b28:	9907      	ldr	r1, [sp, #28]
 8003b2a:	4a42      	ldr	r2, [pc, #264]	; (8003c34 <__ieee754_rem_pio2+0x3ac>)
 8003b2c:	4b42      	ldr	r3, [pc, #264]	; (8003c38 <__ieee754_rem_pio2+0x3b0>)
 8003b2e:	f7fd f8b9 	bl	8000ca4 <__aeabi_dmul>
 8003b32:	0022      	movs	r2, r4
 8003b34:	002b      	movs	r3, r5
 8003b36:	f7fd fb35 	bl	80011a4 <__aeabi_dsub>
 8003b3a:	0004      	movs	r4, r0
 8003b3c:	000d      	movs	r5, r1
 8003b3e:	e75c      	b.n	80039fa <__ieee754_rem_pio2+0x172>
 8003b40:	4b3e      	ldr	r3, [pc, #248]	; (8003c3c <__ieee754_rem_pio2+0x3b4>)
 8003b42:	9a04      	ldr	r2, [sp, #16]
 8003b44:	429a      	cmp	r2, r3
 8003b46:	dd08      	ble.n	8003b5a <__ieee754_rem_pio2+0x2d2>
 8003b48:	0002      	movs	r2, r0
 8003b4a:	000b      	movs	r3, r1
 8003b4c:	f7fd fb2a 	bl	80011a4 <__aeabi_dsub>
 8003b50:	60b8      	str	r0, [r7, #8]
 8003b52:	60f9      	str	r1, [r7, #12]
 8003b54:	6038      	str	r0, [r7, #0]
 8003b56:	6079      	str	r1, [r7, #4]
 8003b58:	e6a9      	b.n	80038ae <__ieee754_rem_pio2+0x26>
 8003b5a:	9a04      	ldr	r2, [sp, #16]
 8003b5c:	4938      	ldr	r1, [pc, #224]	; (8003c40 <__ieee754_rem_pio2+0x3b8>)
 8003b5e:	1512      	asrs	r2, r2, #20
 8003b60:	1852      	adds	r2, r2, r1
 8003b62:	0513      	lsls	r3, r2, #20
 8003b64:	9202      	str	r2, [sp, #8]
 8003b66:	9a04      	ldr	r2, [sp, #16]
 8003b68:	0004      	movs	r4, r0
 8003b6a:	1ad5      	subs	r5, r2, r3
 8003b6c:	0029      	movs	r1, r5
 8003b6e:	f7fd fe2f 	bl	80017d0 <__aeabi_d2iz>
 8003b72:	f7fd fe61 	bl	8001838 <__aeabi_i2d>
 8003b76:	0002      	movs	r2, r0
 8003b78:	000b      	movs	r3, r1
 8003b7a:	0020      	movs	r0, r4
 8003b7c:	0029      	movs	r1, r5
 8003b7e:	920a      	str	r2, [sp, #40]	; 0x28
 8003b80:	930b      	str	r3, [sp, #44]	; 0x2c
 8003b82:	f7fd fb0f 	bl	80011a4 <__aeabi_dsub>
 8003b86:	2200      	movs	r2, #0
 8003b88:	4b2e      	ldr	r3, [pc, #184]	; (8003c44 <__ieee754_rem_pio2+0x3bc>)
 8003b8a:	f7fd f88b 	bl	8000ca4 <__aeabi_dmul>
 8003b8e:	0004      	movs	r4, r0
 8003b90:	000d      	movs	r5, r1
 8003b92:	f7fd fe1d 	bl	80017d0 <__aeabi_d2iz>
 8003b96:	f7fd fe4f 	bl	8001838 <__aeabi_i2d>
 8003b9a:	0002      	movs	r2, r0
 8003b9c:	000b      	movs	r3, r1
 8003b9e:	ae0a      	add	r6, sp, #40	; 0x28
 8003ba0:	60b2      	str	r2, [r6, #8]
 8003ba2:	60f3      	str	r3, [r6, #12]
 8003ba4:	0020      	movs	r0, r4
 8003ba6:	0029      	movs	r1, r5
 8003ba8:	f7fd fafc 	bl	80011a4 <__aeabi_dsub>
 8003bac:	2200      	movs	r2, #0
 8003bae:	4b25      	ldr	r3, [pc, #148]	; (8003c44 <__ieee754_rem_pio2+0x3bc>)
 8003bb0:	f7fd f878 	bl	8000ca4 <__aeabi_dmul>
 8003bb4:	2403      	movs	r4, #3
 8003bb6:	6130      	str	r0, [r6, #16]
 8003bb8:	6171      	str	r1, [r6, #20]
 8003bba:	1e65      	subs	r5, r4, #1
 8003bbc:	00eb      	lsls	r3, r5, #3
 8003bbe:	18f3      	adds	r3, r6, r3
 8003bc0:	6818      	ldr	r0, [r3, #0]
 8003bc2:	6859      	ldr	r1, [r3, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	f7fc fc2e 	bl	8000428 <__aeabi_dcmpeq>
 8003bcc:	2800      	cmp	r0, #0
 8003bce:	d13d      	bne.n	8003c4c <__ieee754_rem_pio2+0x3c4>
 8003bd0:	4b1d      	ldr	r3, [pc, #116]	; (8003c48 <__ieee754_rem_pio2+0x3c0>)
 8003bd2:	0030      	movs	r0, r6
 8003bd4:	9301      	str	r3, [sp, #4]
 8003bd6:	2302      	movs	r3, #2
 8003bd8:	9a02      	ldr	r2, [sp, #8]
 8003bda:	9300      	str	r3, [sp, #0]
 8003bdc:	0039      	movs	r1, r7
 8003bde:	0023      	movs	r3, r4
 8003be0:	f000 f912 	bl	8003e08 <__kernel_rem_pio2>
 8003be4:	9b08      	ldr	r3, [sp, #32]
 8003be6:	0006      	movs	r6, r0
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	db00      	blt.n	8003bee <__ieee754_rem_pio2+0x366>
 8003bec:	e684      	b.n	80038f8 <__ieee754_rem_pio2+0x70>
 8003bee:	2280      	movs	r2, #128	; 0x80
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	0612      	lsls	r2, r2, #24
 8003bf4:	189b      	adds	r3, r3, r2
 8003bf6:	607b      	str	r3, [r7, #4]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	189b      	adds	r3, r3, r2
 8003bfc:	60fb      	str	r3, [r7, #12]
 8003bfe:	e6af      	b.n	8003960 <__ieee754_rem_pio2+0xd8>
 8003c00:	3fe921fb 	.word	0x3fe921fb
 8003c04:	4002d97b 	.word	0x4002d97b
 8003c08:	3ff921fb 	.word	0x3ff921fb
 8003c0c:	54400000 	.word	0x54400000
 8003c10:	1a626331 	.word	0x1a626331
 8003c14:	3dd0b461 	.word	0x3dd0b461
 8003c18:	2e037073 	.word	0x2e037073
 8003c1c:	3ba3198a 	.word	0x3ba3198a
 8003c20:	413921fb 	.word	0x413921fb
 8003c24:	6dc9c883 	.word	0x6dc9c883
 8003c28:	3fe45f30 	.word	0x3fe45f30
 8003c2c:	3fe00000 	.word	0x3fe00000
 8003c30:	08004964 	.word	0x08004964
 8003c34:	252049c1 	.word	0x252049c1
 8003c38:	397b839a 	.word	0x397b839a
 8003c3c:	7fefffff 	.word	0x7fefffff
 8003c40:	fffffbea 	.word	0xfffffbea
 8003c44:	41700000 	.word	0x41700000
 8003c48:	080049e4 	.word	0x080049e4
 8003c4c:	002c      	movs	r4, r5
 8003c4e:	e7b4      	b.n	8003bba <__ieee754_rem_pio2+0x332>

08003c50 <__kernel_cos>:
 8003c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c52:	b08b      	sub	sp, #44	; 0x2c
 8003c54:	9204      	str	r2, [sp, #16]
 8003c56:	9305      	str	r3, [sp, #20]
 8003c58:	4b58      	ldr	r3, [pc, #352]	; (8003dbc <__kernel_cos+0x16c>)
 8003c5a:	004d      	lsls	r5, r1, #1
 8003c5c:	9001      	str	r0, [sp, #4]
 8003c5e:	9100      	str	r1, [sp, #0]
 8003c60:	086d      	lsrs	r5, r5, #1
 8003c62:	429d      	cmp	r5, r3
 8003c64:	dc06      	bgt.n	8003c74 <__kernel_cos+0x24>
 8003c66:	9801      	ldr	r0, [sp, #4]
 8003c68:	9900      	ldr	r1, [sp, #0]
 8003c6a:	f7fd fdb1 	bl	80017d0 <__aeabi_d2iz>
 8003c6e:	2800      	cmp	r0, #0
 8003c70:	d100      	bne.n	8003c74 <__kernel_cos+0x24>
 8003c72:	e0a0      	b.n	8003db6 <__kernel_cos+0x166>
 8003c74:	9a01      	ldr	r2, [sp, #4]
 8003c76:	9b00      	ldr	r3, [sp, #0]
 8003c78:	9801      	ldr	r0, [sp, #4]
 8003c7a:	9900      	ldr	r1, [sp, #0]
 8003c7c:	f7fd f812 	bl	8000ca4 <__aeabi_dmul>
 8003c80:	0006      	movs	r6, r0
 8003c82:	000f      	movs	r7, r1
 8003c84:	4a4e      	ldr	r2, [pc, #312]	; (8003dc0 <__kernel_cos+0x170>)
 8003c86:	4b4f      	ldr	r3, [pc, #316]	; (8003dc4 <__kernel_cos+0x174>)
 8003c88:	f7fd f80c 	bl	8000ca4 <__aeabi_dmul>
 8003c8c:	4a4e      	ldr	r2, [pc, #312]	; (8003dc8 <__kernel_cos+0x178>)
 8003c8e:	4b4f      	ldr	r3, [pc, #316]	; (8003dcc <__kernel_cos+0x17c>)
 8003c90:	f7fc fbf8 	bl	8000484 <__aeabi_dadd>
 8003c94:	0032      	movs	r2, r6
 8003c96:	003b      	movs	r3, r7
 8003c98:	f7fd f804 	bl	8000ca4 <__aeabi_dmul>
 8003c9c:	4a4c      	ldr	r2, [pc, #304]	; (8003dd0 <__kernel_cos+0x180>)
 8003c9e:	4b4d      	ldr	r3, [pc, #308]	; (8003dd4 <__kernel_cos+0x184>)
 8003ca0:	f7fd fa80 	bl	80011a4 <__aeabi_dsub>
 8003ca4:	0032      	movs	r2, r6
 8003ca6:	003b      	movs	r3, r7
 8003ca8:	f7fc fffc 	bl	8000ca4 <__aeabi_dmul>
 8003cac:	4a4a      	ldr	r2, [pc, #296]	; (8003dd8 <__kernel_cos+0x188>)
 8003cae:	4b4b      	ldr	r3, [pc, #300]	; (8003ddc <__kernel_cos+0x18c>)
 8003cb0:	f7fc fbe8 	bl	8000484 <__aeabi_dadd>
 8003cb4:	0032      	movs	r2, r6
 8003cb6:	003b      	movs	r3, r7
 8003cb8:	f7fc fff4 	bl	8000ca4 <__aeabi_dmul>
 8003cbc:	4a48      	ldr	r2, [pc, #288]	; (8003de0 <__kernel_cos+0x190>)
 8003cbe:	4b49      	ldr	r3, [pc, #292]	; (8003de4 <__kernel_cos+0x194>)
 8003cc0:	f7fd fa70 	bl	80011a4 <__aeabi_dsub>
 8003cc4:	0032      	movs	r2, r6
 8003cc6:	003b      	movs	r3, r7
 8003cc8:	f7fc ffec 	bl	8000ca4 <__aeabi_dmul>
 8003ccc:	4a46      	ldr	r2, [pc, #280]	; (8003de8 <__kernel_cos+0x198>)
 8003cce:	4b47      	ldr	r3, [pc, #284]	; (8003dec <__kernel_cos+0x19c>)
 8003cd0:	f7fc fbd8 	bl	8000484 <__aeabi_dadd>
 8003cd4:	003b      	movs	r3, r7
 8003cd6:	0032      	movs	r2, r6
 8003cd8:	f7fc ffe4 	bl	8000ca4 <__aeabi_dmul>
 8003cdc:	4b44      	ldr	r3, [pc, #272]	; (8003df0 <__kernel_cos+0x1a0>)
 8003cde:	9002      	str	r0, [sp, #8]
 8003ce0:	9103      	str	r1, [sp, #12]
 8003ce2:	429d      	cmp	r5, r3
 8003ce4:	dc29      	bgt.n	8003d3a <__kernel_cos+0xea>
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	4b42      	ldr	r3, [pc, #264]	; (8003df4 <__kernel_cos+0x1a4>)
 8003cea:	0030      	movs	r0, r6
 8003cec:	0039      	movs	r1, r7
 8003cee:	f7fc ffd9 	bl	8000ca4 <__aeabi_dmul>
 8003cf2:	9a02      	ldr	r2, [sp, #8]
 8003cf4:	9b03      	ldr	r3, [sp, #12]
 8003cf6:	9006      	str	r0, [sp, #24]
 8003cf8:	9107      	str	r1, [sp, #28]
 8003cfa:	0030      	movs	r0, r6
 8003cfc:	0039      	movs	r1, r7
 8003cfe:	f7fc ffd1 	bl	8000ca4 <__aeabi_dmul>
 8003d02:	9a04      	ldr	r2, [sp, #16]
 8003d04:	9b05      	ldr	r3, [sp, #20]
 8003d06:	0004      	movs	r4, r0
 8003d08:	000d      	movs	r5, r1
 8003d0a:	9801      	ldr	r0, [sp, #4]
 8003d0c:	9900      	ldr	r1, [sp, #0]
 8003d0e:	f7fc ffc9 	bl	8000ca4 <__aeabi_dmul>
 8003d12:	0002      	movs	r2, r0
 8003d14:	000b      	movs	r3, r1
 8003d16:	0020      	movs	r0, r4
 8003d18:	0029      	movs	r1, r5
 8003d1a:	f7fd fa43 	bl	80011a4 <__aeabi_dsub>
 8003d1e:	0002      	movs	r2, r0
 8003d20:	000b      	movs	r3, r1
 8003d22:	9806      	ldr	r0, [sp, #24]
 8003d24:	9907      	ldr	r1, [sp, #28]
 8003d26:	f7fd fa3d 	bl	80011a4 <__aeabi_dsub>
 8003d2a:	0002      	movs	r2, r0
 8003d2c:	2000      	movs	r0, #0
 8003d2e:	000b      	movs	r3, r1
 8003d30:	4931      	ldr	r1, [pc, #196]	; (8003df8 <__kernel_cos+0x1a8>)
 8003d32:	f7fd fa37 	bl	80011a4 <__aeabi_dsub>
 8003d36:	b00b      	add	sp, #44	; 0x2c
 8003d38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d3a:	4b30      	ldr	r3, [pc, #192]	; (8003dfc <__kernel_cos+0x1ac>)
 8003d3c:	429d      	cmp	r5, r3
 8003d3e:	dc37      	bgt.n	8003db0 <__kernel_cos+0x160>
 8003d40:	2200      	movs	r2, #0
 8003d42:	492f      	ldr	r1, [pc, #188]	; (8003e00 <__kernel_cos+0x1b0>)
 8003d44:	0014      	movs	r4, r2
 8003d46:	186b      	adds	r3, r5, r1
 8003d48:	001d      	movs	r5, r3
 8003d4a:	0022      	movs	r2, r4
 8003d4c:	002b      	movs	r3, r5
 8003d4e:	2000      	movs	r0, #0
 8003d50:	4929      	ldr	r1, [pc, #164]	; (8003df8 <__kernel_cos+0x1a8>)
 8003d52:	f7fd fa27 	bl	80011a4 <__aeabi_dsub>
 8003d56:	2200      	movs	r2, #0
 8003d58:	9006      	str	r0, [sp, #24]
 8003d5a:	9107      	str	r1, [sp, #28]
 8003d5c:	4b25      	ldr	r3, [pc, #148]	; (8003df4 <__kernel_cos+0x1a4>)
 8003d5e:	0030      	movs	r0, r6
 8003d60:	0039      	movs	r1, r7
 8003d62:	f7fc ff9f 	bl	8000ca4 <__aeabi_dmul>
 8003d66:	0022      	movs	r2, r4
 8003d68:	002b      	movs	r3, r5
 8003d6a:	f7fd fa1b 	bl	80011a4 <__aeabi_dsub>
 8003d6e:	9a02      	ldr	r2, [sp, #8]
 8003d70:	9b03      	ldr	r3, [sp, #12]
 8003d72:	9008      	str	r0, [sp, #32]
 8003d74:	9109      	str	r1, [sp, #36]	; 0x24
 8003d76:	0030      	movs	r0, r6
 8003d78:	0039      	movs	r1, r7
 8003d7a:	f7fc ff93 	bl	8000ca4 <__aeabi_dmul>
 8003d7e:	9a04      	ldr	r2, [sp, #16]
 8003d80:	9b05      	ldr	r3, [sp, #20]
 8003d82:	0004      	movs	r4, r0
 8003d84:	000d      	movs	r5, r1
 8003d86:	9801      	ldr	r0, [sp, #4]
 8003d88:	9900      	ldr	r1, [sp, #0]
 8003d8a:	f7fc ff8b 	bl	8000ca4 <__aeabi_dmul>
 8003d8e:	0002      	movs	r2, r0
 8003d90:	000b      	movs	r3, r1
 8003d92:	0020      	movs	r0, r4
 8003d94:	0029      	movs	r1, r5
 8003d96:	f7fd fa05 	bl	80011a4 <__aeabi_dsub>
 8003d9a:	0002      	movs	r2, r0
 8003d9c:	000b      	movs	r3, r1
 8003d9e:	9808      	ldr	r0, [sp, #32]
 8003da0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003da2:	f7fd f9ff 	bl	80011a4 <__aeabi_dsub>
 8003da6:	0002      	movs	r2, r0
 8003da8:	000b      	movs	r3, r1
 8003daa:	9806      	ldr	r0, [sp, #24]
 8003dac:	9907      	ldr	r1, [sp, #28]
 8003dae:	e7c0      	b.n	8003d32 <__kernel_cos+0xe2>
 8003db0:	2400      	movs	r4, #0
 8003db2:	4d14      	ldr	r5, [pc, #80]	; (8003e04 <__kernel_cos+0x1b4>)
 8003db4:	e7c9      	b.n	8003d4a <__kernel_cos+0xfa>
 8003db6:	2000      	movs	r0, #0
 8003db8:	490f      	ldr	r1, [pc, #60]	; (8003df8 <__kernel_cos+0x1a8>)
 8003dba:	e7bc      	b.n	8003d36 <__kernel_cos+0xe6>
 8003dbc:	3e3fffff 	.word	0x3e3fffff
 8003dc0:	be8838d4 	.word	0xbe8838d4
 8003dc4:	bda8fae9 	.word	0xbda8fae9
 8003dc8:	bdb4b1c4 	.word	0xbdb4b1c4
 8003dcc:	3e21ee9e 	.word	0x3e21ee9e
 8003dd0:	809c52ad 	.word	0x809c52ad
 8003dd4:	3e927e4f 	.word	0x3e927e4f
 8003dd8:	19cb1590 	.word	0x19cb1590
 8003ddc:	3efa01a0 	.word	0x3efa01a0
 8003de0:	16c15177 	.word	0x16c15177
 8003de4:	3f56c16c 	.word	0x3f56c16c
 8003de8:	5555554c 	.word	0x5555554c
 8003dec:	3fa55555 	.word	0x3fa55555
 8003df0:	3fd33332 	.word	0x3fd33332
 8003df4:	3fe00000 	.word	0x3fe00000
 8003df8:	3ff00000 	.word	0x3ff00000
 8003dfc:	3fe90000 	.word	0x3fe90000
 8003e00:	ffe00000 	.word	0xffe00000
 8003e04:	3fd20000 	.word	0x3fd20000

08003e08 <__kernel_rem_pio2>:
 8003e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e0a:	0015      	movs	r5, r2
 8003e0c:	4cd4      	ldr	r4, [pc, #848]	; (8004160 <__kernel_rem_pio2+0x358>)
 8003e0e:	44a5      	add	sp, r4
 8003e10:	930c      	str	r3, [sp, #48]	; 0x30
 8003e12:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8003e14:	900d      	str	r0, [sp, #52]	; 0x34
 8003e16:	009a      	lsls	r2, r3, #2
 8003e18:	4bd2      	ldr	r3, [pc, #840]	; (8004164 <__kernel_rem_pio2+0x35c>)
 8003e1a:	9106      	str	r1, [sp, #24]
 8003e1c:	58d3      	ldr	r3, [r2, r3]
 8003e1e:	1ee8      	subs	r0, r5, #3
 8003e20:	9308      	str	r3, [sp, #32]
 8003e22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003e24:	2118      	movs	r1, #24
 8003e26:	3b01      	subs	r3, #1
 8003e28:	930a      	str	r3, [sp, #40]	; 0x28
 8003e2a:	f7fc fa01 	bl	8000230 <__divsi3>
 8003e2e:	43c3      	mvns	r3, r0
 8003e30:	0004      	movs	r4, r0
 8003e32:	17db      	asrs	r3, r3, #31
 8003e34:	401c      	ands	r4, r3
 8003e36:	2318      	movs	r3, #24
 8003e38:	1c62      	adds	r2, r4, #1
 8003e3a:	425b      	negs	r3, r3
 8003e3c:	4353      	muls	r3, r2
 8003e3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003e40:	195b      	adds	r3, r3, r5
 8003e42:	4694      	mov	ip, r2
 8003e44:	2500      	movs	r5, #0
 8003e46:	9302      	str	r3, [sp, #8]
 8003e48:	9b08      	ldr	r3, [sp, #32]
 8003e4a:	1aa7      	subs	r7, r4, r2
 8003e4c:	4463      	add	r3, ip
 8003e4e:	9300      	str	r3, [sp, #0]
 8003e50:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8003e52:	00be      	lsls	r6, r7, #2
 8003e54:	199e      	adds	r6, r3, r6
 8003e56:	9b00      	ldr	r3, [sp, #0]
 8003e58:	429d      	cmp	r5, r3
 8003e5a:	dd0b      	ble.n	8003e74 <__kernel_rem_pio2+0x6c>
 8003e5c:	2500      	movs	r5, #0
 8003e5e:	9b08      	ldr	r3, [sp, #32]
 8003e60:	429d      	cmp	r5, r3
 8003e62:	dc3c      	bgt.n	8003ede <__kernel_rem_pio2+0xd6>
 8003e64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003e66:	2600      	movs	r6, #0
 8003e68:	195f      	adds	r7, r3, r5
 8003e6a:	00fb      	lsls	r3, r7, #3
 8003e6c:	9304      	str	r3, [sp, #16]
 8003e6e:	2700      	movs	r7, #0
 8003e70:	2300      	movs	r3, #0
 8003e72:	e028      	b.n	8003ec6 <__kernel_rem_pio2+0xbe>
 8003e74:	42ef      	cmn	r7, r5
 8003e76:	d40a      	bmi.n	8003e8e <__kernel_rem_pio2+0x86>
 8003e78:	00ab      	lsls	r3, r5, #2
 8003e7a:	58f0      	ldr	r0, [r6, r3]
 8003e7c:	f7fd fcdc 	bl	8001838 <__aeabi_i2d>
 8003e80:	00eb      	lsls	r3, r5, #3
 8003e82:	aa26      	add	r2, sp, #152	; 0x98
 8003e84:	18d3      	adds	r3, r2, r3
 8003e86:	6018      	str	r0, [r3, #0]
 8003e88:	6059      	str	r1, [r3, #4]
 8003e8a:	3501      	adds	r5, #1
 8003e8c:	e7e3      	b.n	8003e56 <__kernel_rem_pio2+0x4e>
 8003e8e:	2000      	movs	r0, #0
 8003e90:	2100      	movs	r1, #0
 8003e92:	e7f5      	b.n	8003e80 <__kernel_rem_pio2+0x78>
 8003e94:	9b00      	ldr	r3, [sp, #0]
 8003e96:	9a04      	ldr	r2, [sp, #16]
 8003e98:	00db      	lsls	r3, r3, #3
 8003e9a:	1ad1      	subs	r1, r2, r3
 8003e9c:	3908      	subs	r1, #8
 8003e9e:	aa26      	add	r2, sp, #152	; 0x98
 8003ea0:	1851      	adds	r1, r2, r1
 8003ea2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003ea4:	6808      	ldr	r0, [r1, #0]
 8003ea6:	6849      	ldr	r1, [r1, #4]
 8003ea8:	18d3      	adds	r3, r2, r3
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f7fc fef9 	bl	8000ca4 <__aeabi_dmul>
 8003eb2:	000b      	movs	r3, r1
 8003eb4:	0002      	movs	r2, r0
 8003eb6:	0039      	movs	r1, r7
 8003eb8:	0030      	movs	r0, r6
 8003eba:	f7fc fae3 	bl	8000484 <__aeabi_dadd>
 8003ebe:	0006      	movs	r6, r0
 8003ec0:	000f      	movs	r7, r1
 8003ec2:	9b00      	ldr	r3, [sp, #0]
 8003ec4:	3301      	adds	r3, #1
 8003ec6:	9300      	str	r3, [sp, #0]
 8003ec8:	9b00      	ldr	r3, [sp, #0]
 8003eca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	dde1      	ble.n	8003e94 <__kernel_rem_pio2+0x8c>
 8003ed0:	00eb      	lsls	r3, r5, #3
 8003ed2:	aa76      	add	r2, sp, #472	; 0x1d8
 8003ed4:	18d3      	adds	r3, r2, r3
 8003ed6:	601e      	str	r6, [r3, #0]
 8003ed8:	605f      	str	r7, [r3, #4]
 8003eda:	3501      	adds	r5, #1
 8003edc:	e7bf      	b.n	8003e5e <__kernel_rem_pio2+0x56>
 8003ede:	9b08      	ldr	r3, [sp, #32]
 8003ee0:	aa12      	add	r2, sp, #72	; 0x48
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	189b      	adds	r3, r3, r2
 8003ee6:	9310      	str	r3, [sp, #64]	; 0x40
 8003ee8:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8003eea:	00a4      	lsls	r4, r4, #2
 8003eec:	191b      	adds	r3, r3, r4
 8003eee:	930f      	str	r3, [sp, #60]	; 0x3c
 8003ef0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003ef2:	00db      	lsls	r3, r3, #3
 8003ef4:	425b      	negs	r3, r3
 8003ef6:	930e      	str	r3, [sp, #56]	; 0x38
 8003ef8:	9b08      	ldr	r3, [sp, #32]
 8003efa:	9300      	str	r3, [sp, #0]
 8003efc:	9b00      	ldr	r3, [sp, #0]
 8003efe:	aa76      	add	r2, sp, #472	; 0x1d8
 8003f00:	00db      	lsls	r3, r3, #3
 8003f02:	18d3      	adds	r3, r2, r3
 8003f04:	681e      	ldr	r6, [r3, #0]
 8003f06:	685f      	ldr	r7, [r3, #4]
 8003f08:	9b00      	ldr	r3, [sp, #0]
 8003f0a:	a912      	add	r1, sp, #72	; 0x48
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	185b      	adds	r3, r3, r1
 8003f10:	9c00      	ldr	r4, [sp, #0]
 8003f12:	9307      	str	r3, [sp, #28]
 8003f14:	9211      	str	r2, [sp, #68]	; 0x44
 8003f16:	2c00      	cmp	r4, #0
 8003f18:	dc73      	bgt.n	8004002 <__kernel_rem_pio2+0x1fa>
 8003f1a:	9a02      	ldr	r2, [sp, #8]
 8003f1c:	0030      	movs	r0, r6
 8003f1e:	0039      	movs	r1, r7
 8003f20:	f000 fc1a 	bl	8004758 <scalbn>
 8003f24:	23ff      	movs	r3, #255	; 0xff
 8003f26:	2200      	movs	r2, #0
 8003f28:	059b      	lsls	r3, r3, #22
 8003f2a:	0004      	movs	r4, r0
 8003f2c:	000d      	movs	r5, r1
 8003f2e:	f7fc feb9 	bl	8000ca4 <__aeabi_dmul>
 8003f32:	f000 fb8f 	bl	8004654 <floor>
 8003f36:	2200      	movs	r2, #0
 8003f38:	4b8b      	ldr	r3, [pc, #556]	; (8004168 <__kernel_rem_pio2+0x360>)
 8003f3a:	f7fc feb3 	bl	8000ca4 <__aeabi_dmul>
 8003f3e:	0002      	movs	r2, r0
 8003f40:	000b      	movs	r3, r1
 8003f42:	0020      	movs	r0, r4
 8003f44:	0029      	movs	r1, r5
 8003f46:	f7fd f92d 	bl	80011a4 <__aeabi_dsub>
 8003f4a:	000d      	movs	r5, r1
 8003f4c:	0004      	movs	r4, r0
 8003f4e:	f7fd fc3f 	bl	80017d0 <__aeabi_d2iz>
 8003f52:	9007      	str	r0, [sp, #28]
 8003f54:	f7fd fc70 	bl	8001838 <__aeabi_i2d>
 8003f58:	000b      	movs	r3, r1
 8003f5a:	0002      	movs	r2, r0
 8003f5c:	0029      	movs	r1, r5
 8003f5e:	0020      	movs	r0, r4
 8003f60:	f7fd f920 	bl	80011a4 <__aeabi_dsub>
 8003f64:	9b02      	ldr	r3, [sp, #8]
 8003f66:	0006      	movs	r6, r0
 8003f68:	000f      	movs	r7, r1
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	dd72      	ble.n	8004054 <__kernel_rem_pio2+0x24c>
 8003f6e:	2118      	movs	r1, #24
 8003f70:	9b00      	ldr	r3, [sp, #0]
 8003f72:	aa12      	add	r2, sp, #72	; 0x48
 8003f74:	3b01      	subs	r3, #1
 8003f76:	009b      	lsls	r3, r3, #2
 8003f78:	589a      	ldr	r2, [r3, r2]
 8003f7a:	9802      	ldr	r0, [sp, #8]
 8003f7c:	9c07      	ldr	r4, [sp, #28]
 8003f7e:	1a09      	subs	r1, r1, r0
 8003f80:	0010      	movs	r0, r2
 8003f82:	4108      	asrs	r0, r1
 8003f84:	1824      	adds	r4, r4, r0
 8003f86:	4088      	lsls	r0, r1
 8003f88:	1a10      	subs	r0, r2, r0
 8003f8a:	aa12      	add	r2, sp, #72	; 0x48
 8003f8c:	5098      	str	r0, [r3, r2]
 8003f8e:	2317      	movs	r3, #23
 8003f90:	9a02      	ldr	r2, [sp, #8]
 8003f92:	9407      	str	r4, [sp, #28]
 8003f94:	1a9b      	subs	r3, r3, r2
 8003f96:	4118      	asrs	r0, r3
 8003f98:	9004      	str	r0, [sp, #16]
 8003f9a:	9b04      	ldr	r3, [sp, #16]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	dd6b      	ble.n	8004078 <__kernel_rem_pio2+0x270>
 8003fa0:	9b07      	ldr	r3, [sp, #28]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	3301      	adds	r3, #1
 8003fa6:	9307      	str	r3, [sp, #28]
 8003fa8:	2301      	movs	r3, #1
 8003faa:	2580      	movs	r5, #128	; 0x80
 8003fac:	0014      	movs	r4, r2
 8003fae:	469c      	mov	ip, r3
 8003fb0:	046d      	lsls	r5, r5, #17
 8003fb2:	9b00      	ldr	r3, [sp, #0]
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	dd00      	ble.n	8003fba <__kernel_rem_pio2+0x1b2>
 8003fb8:	e0a3      	b.n	8004102 <__kernel_rem_pio2+0x2fa>
 8003fba:	9b02      	ldr	r3, [sp, #8]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	dd05      	ble.n	8003fcc <__kernel_rem_pio2+0x1c4>
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d100      	bne.n	8003fc6 <__kernel_rem_pio2+0x1be>
 8003fc4:	e0b1      	b.n	800412a <__kernel_rem_pio2+0x322>
 8003fc6:	2b02      	cmp	r3, #2
 8003fc8:	d100      	bne.n	8003fcc <__kernel_rem_pio2+0x1c4>
 8003fca:	e0b9      	b.n	8004140 <__kernel_rem_pio2+0x338>
 8003fcc:	9b04      	ldr	r3, [sp, #16]
 8003fce:	2b02      	cmp	r3, #2
 8003fd0:	d152      	bne.n	8004078 <__kernel_rem_pio2+0x270>
 8003fd2:	0032      	movs	r2, r6
 8003fd4:	003b      	movs	r3, r7
 8003fd6:	2000      	movs	r0, #0
 8003fd8:	4964      	ldr	r1, [pc, #400]	; (800416c <__kernel_rem_pio2+0x364>)
 8003fda:	f7fd f8e3 	bl	80011a4 <__aeabi_dsub>
 8003fde:	0006      	movs	r6, r0
 8003fe0:	000f      	movs	r7, r1
 8003fe2:	2c00      	cmp	r4, #0
 8003fe4:	d048      	beq.n	8004078 <__kernel_rem_pio2+0x270>
 8003fe6:	9a02      	ldr	r2, [sp, #8]
 8003fe8:	2000      	movs	r0, #0
 8003fea:	4960      	ldr	r1, [pc, #384]	; (800416c <__kernel_rem_pio2+0x364>)
 8003fec:	f000 fbb4 	bl	8004758 <scalbn>
 8003ff0:	0002      	movs	r2, r0
 8003ff2:	000b      	movs	r3, r1
 8003ff4:	0030      	movs	r0, r6
 8003ff6:	0039      	movs	r1, r7
 8003ff8:	f7fd f8d4 	bl	80011a4 <__aeabi_dsub>
 8003ffc:	0006      	movs	r6, r0
 8003ffe:	000f      	movs	r7, r1
 8004000:	e03a      	b.n	8004078 <__kernel_rem_pio2+0x270>
 8004002:	2200      	movs	r2, #0
 8004004:	4b5a      	ldr	r3, [pc, #360]	; (8004170 <__kernel_rem_pio2+0x368>)
 8004006:	0030      	movs	r0, r6
 8004008:	0039      	movs	r1, r7
 800400a:	f7fc fe4b 	bl	8000ca4 <__aeabi_dmul>
 800400e:	f7fd fbdf 	bl	80017d0 <__aeabi_d2iz>
 8004012:	f7fd fc11 	bl	8001838 <__aeabi_i2d>
 8004016:	2200      	movs	r2, #0
 8004018:	4b56      	ldr	r3, [pc, #344]	; (8004174 <__kernel_rem_pio2+0x36c>)
 800401a:	9004      	str	r0, [sp, #16]
 800401c:	9105      	str	r1, [sp, #20]
 800401e:	f7fc fe41 	bl	8000ca4 <__aeabi_dmul>
 8004022:	0002      	movs	r2, r0
 8004024:	000b      	movs	r3, r1
 8004026:	0030      	movs	r0, r6
 8004028:	0039      	movs	r1, r7
 800402a:	f7fd f8bb 	bl	80011a4 <__aeabi_dsub>
 800402e:	f7fd fbcf 	bl	80017d0 <__aeabi_d2iz>
 8004032:	00a5      	lsls	r5, r4, #2
 8004034:	9b07      	ldr	r3, [sp, #28]
 8004036:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004038:	426d      	negs	r5, r5
 800403a:	3c01      	subs	r4, #1
 800403c:	5158      	str	r0, [r3, r5]
 800403e:	00e3      	lsls	r3, r4, #3
 8004040:	18d3      	adds	r3, r2, r3
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	9804      	ldr	r0, [sp, #16]
 8004048:	9905      	ldr	r1, [sp, #20]
 800404a:	f7fc fa1b 	bl	8000484 <__aeabi_dadd>
 800404e:	0006      	movs	r6, r0
 8004050:	000f      	movs	r7, r1
 8004052:	e760      	b.n	8003f16 <__kernel_rem_pio2+0x10e>
 8004054:	9b02      	ldr	r3, [sp, #8]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d107      	bne.n	800406a <__kernel_rem_pio2+0x262>
 800405a:	9b00      	ldr	r3, [sp, #0]
 800405c:	aa12      	add	r2, sp, #72	; 0x48
 800405e:	3b01      	subs	r3, #1
 8004060:	009b      	lsls	r3, r3, #2
 8004062:	5898      	ldr	r0, [r3, r2]
 8004064:	15c3      	asrs	r3, r0, #23
 8004066:	9304      	str	r3, [sp, #16]
 8004068:	e797      	b.n	8003f9a <__kernel_rem_pio2+0x192>
 800406a:	2200      	movs	r2, #0
 800406c:	4b42      	ldr	r3, [pc, #264]	; (8004178 <__kernel_rem_pio2+0x370>)
 800406e:	f7fc f9ff 	bl	8000470 <__aeabi_dcmpge>
 8004072:	2800      	cmp	r0, #0
 8004074:	d142      	bne.n	80040fc <__kernel_rem_pio2+0x2f4>
 8004076:	9004      	str	r0, [sp, #16]
 8004078:	2200      	movs	r2, #0
 800407a:	2300      	movs	r3, #0
 800407c:	0030      	movs	r0, r6
 800407e:	0039      	movs	r1, r7
 8004080:	f7fc f9d2 	bl	8000428 <__aeabi_dcmpeq>
 8004084:	2800      	cmp	r0, #0
 8004086:	d100      	bne.n	800408a <__kernel_rem_pio2+0x282>
 8004088:	e0b4      	b.n	80041f4 <__kernel_rem_pio2+0x3ec>
 800408a:	2200      	movs	r2, #0
 800408c:	9b00      	ldr	r3, [sp, #0]
 800408e:	1e59      	subs	r1, r3, #1
 8004090:	9808      	ldr	r0, [sp, #32]
 8004092:	3b01      	subs	r3, #1
 8004094:	4298      	cmp	r0, r3
 8004096:	dd5c      	ble.n	8004152 <__kernel_rem_pio2+0x34a>
 8004098:	2a00      	cmp	r2, #0
 800409a:	d000      	beq.n	800409e <__kernel_rem_pio2+0x296>
 800409c:	e084      	b.n	80041a8 <__kernel_rem_pio2+0x3a0>
 800409e:	2301      	movs	r3, #1
 80040a0:	009a      	lsls	r2, r3, #2
 80040a2:	9910      	ldr	r1, [sp, #64]	; 0x40
 80040a4:	4252      	negs	r2, r2
 80040a6:	588a      	ldr	r2, [r1, r2]
 80040a8:	2a00      	cmp	r2, #0
 80040aa:	d057      	beq.n	800415c <__kernel_rem_pio2+0x354>
 80040ac:	9a00      	ldr	r2, [sp, #0]
 80040ae:	9900      	ldr	r1, [sp, #0]
 80040b0:	1c57      	adds	r7, r2, #1
 80040b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80040b4:	18cb      	adds	r3, r1, r3
 80040b6:	1854      	adds	r4, r2, r1
 80040b8:	00e4      	lsls	r4, r4, #3
 80040ba:	9304      	str	r3, [sp, #16]
 80040bc:	9b04      	ldr	r3, [sp, #16]
 80040be:	429f      	cmp	r7, r3
 80040c0:	dd00      	ble.n	80040c4 <__kernel_rem_pio2+0x2bc>
 80040c2:	e71a      	b.n	8003efa <__kernel_rem_pio2+0xf2>
 80040c4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80040c6:	ab26      	add	r3, sp, #152	; 0x98
 80040c8:	191e      	adds	r6, r3, r4
 80040ca:	00bb      	lsls	r3, r7, #2
 80040cc:	58d0      	ldr	r0, [r2, r3]
 80040ce:	f7fd fbb3 	bl	8001838 <__aeabi_i2d>
 80040d2:	2200      	movs	r2, #0
 80040d4:	2300      	movs	r3, #0
 80040d6:	2500      	movs	r5, #0
 80040d8:	6030      	str	r0, [r6, #0]
 80040da:	6071      	str	r1, [r6, #4]
 80040dc:	9200      	str	r2, [sp, #0]
 80040de:	9301      	str	r3, [sp, #4]
 80040e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040e2:	429d      	cmp	r5, r3
 80040e4:	dd4c      	ble.n	8004180 <__kernel_rem_pio2+0x378>
 80040e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80040e8:	aa76      	add	r2, sp, #472	; 0x1d8
 80040ea:	18e3      	adds	r3, r4, r3
 80040ec:	18d3      	adds	r3, r2, r3
 80040ee:	3701      	adds	r7, #1
 80040f0:	9900      	ldr	r1, [sp, #0]
 80040f2:	9a01      	ldr	r2, [sp, #4]
 80040f4:	3408      	adds	r4, #8
 80040f6:	6099      	str	r1, [r3, #8]
 80040f8:	60da      	str	r2, [r3, #12]
 80040fa:	e7df      	b.n	80040bc <__kernel_rem_pio2+0x2b4>
 80040fc:	2302      	movs	r3, #2
 80040fe:	9304      	str	r3, [sp, #16]
 8004100:	e74e      	b.n	8003fa0 <__kernel_rem_pio2+0x198>
 8004102:	0091      	lsls	r1, r2, #2
 8004104:	ab12      	add	r3, sp, #72	; 0x48
 8004106:	58cb      	ldr	r3, [r1, r3]
 8004108:	2c00      	cmp	r4, #0
 800410a:	d108      	bne.n	800411e <__kernel_rem_pio2+0x316>
 800410c:	2b00      	cmp	r3, #0
 800410e:	d003      	beq.n	8004118 <__kernel_rem_pio2+0x310>
 8004110:	1aeb      	subs	r3, r5, r3
 8004112:	ac12      	add	r4, sp, #72	; 0x48
 8004114:	510b      	str	r3, [r1, r4]
 8004116:	4663      	mov	r3, ip
 8004118:	3201      	adds	r2, #1
 800411a:	001c      	movs	r4, r3
 800411c:	e749      	b.n	8003fb2 <__kernel_rem_pio2+0x1aa>
 800411e:	4817      	ldr	r0, [pc, #92]	; (800417c <__kernel_rem_pio2+0x374>)
 8004120:	1ac3      	subs	r3, r0, r3
 8004122:	a812      	add	r0, sp, #72	; 0x48
 8004124:	500b      	str	r3, [r1, r0]
 8004126:	0023      	movs	r3, r4
 8004128:	e7f6      	b.n	8004118 <__kernel_rem_pio2+0x310>
 800412a:	9b00      	ldr	r3, [sp, #0]
 800412c:	aa12      	add	r2, sp, #72	; 0x48
 800412e:	3b01      	subs	r3, #1
 8004130:	009b      	lsls	r3, r3, #2
 8004132:	589a      	ldr	r2, [r3, r2]
 8004134:	9211      	str	r2, [sp, #68]	; 0x44
 8004136:	0252      	lsls	r2, r2, #9
 8004138:	0a52      	lsrs	r2, r2, #9
 800413a:	a912      	add	r1, sp, #72	; 0x48
 800413c:	505a      	str	r2, [r3, r1]
 800413e:	e745      	b.n	8003fcc <__kernel_rem_pio2+0x1c4>
 8004140:	9b00      	ldr	r3, [sp, #0]
 8004142:	aa12      	add	r2, sp, #72	; 0x48
 8004144:	3b01      	subs	r3, #1
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	589a      	ldr	r2, [r3, r2]
 800414a:	9211      	str	r2, [sp, #68]	; 0x44
 800414c:	0292      	lsls	r2, r2, #10
 800414e:	0a92      	lsrs	r2, r2, #10
 8004150:	e7f3      	b.n	800413a <__kernel_rem_pio2+0x332>
 8004152:	0098      	lsls	r0, r3, #2
 8004154:	ac12      	add	r4, sp, #72	; 0x48
 8004156:	5900      	ldr	r0, [r0, r4]
 8004158:	4302      	orrs	r2, r0
 800415a:	e799      	b.n	8004090 <__kernel_rem_pio2+0x288>
 800415c:	3301      	adds	r3, #1
 800415e:	e79f      	b.n	80040a0 <__kernel_rem_pio2+0x298>
 8004160:	fffffd84 	.word	0xfffffd84
 8004164:	08004b30 	.word	0x08004b30
 8004168:	40200000 	.word	0x40200000
 800416c:	3ff00000 	.word	0x3ff00000
 8004170:	3e700000 	.word	0x3e700000
 8004174:	41700000 	.word	0x41700000
 8004178:	3fe00000 	.word	0x3fe00000
 800417c:	00ffffff 	.word	0x00ffffff
 8004180:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004182:	00eb      	lsls	r3, r5, #3
 8004184:	18d1      	adds	r1, r2, r3
 8004186:	1af3      	subs	r3, r6, r3
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	6808      	ldr	r0, [r1, #0]
 800418e:	6849      	ldr	r1, [r1, #4]
 8004190:	f7fc fd88 	bl	8000ca4 <__aeabi_dmul>
 8004194:	0002      	movs	r2, r0
 8004196:	000b      	movs	r3, r1
 8004198:	9800      	ldr	r0, [sp, #0]
 800419a:	9901      	ldr	r1, [sp, #4]
 800419c:	f7fc f972 	bl	8000484 <__aeabi_dadd>
 80041a0:	3501      	adds	r5, #1
 80041a2:	9000      	str	r0, [sp, #0]
 80041a4:	9101      	str	r1, [sp, #4]
 80041a6:	e79b      	b.n	80040e0 <__kernel_rem_pio2+0x2d8>
 80041a8:	9b02      	ldr	r3, [sp, #8]
 80041aa:	9100      	str	r1, [sp, #0]
 80041ac:	3b18      	subs	r3, #24
 80041ae:	9302      	str	r3, [sp, #8]
 80041b0:	9b00      	ldr	r3, [sp, #0]
 80041b2:	aa12      	add	r2, sp, #72	; 0x48
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	589b      	ldr	r3, [r3, r2]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d014      	beq.n	80041e6 <__kernel_rem_pio2+0x3de>
 80041bc:	9a02      	ldr	r2, [sp, #8]
 80041be:	2000      	movs	r0, #0
 80041c0:	49c7      	ldr	r1, [pc, #796]	; (80044e0 <__kernel_rem_pio2+0x6d8>)
 80041c2:	f000 fac9 	bl	8004758 <scalbn>
 80041c6:	0006      	movs	r6, r0
 80041c8:	000f      	movs	r7, r1
 80041ca:	9c00      	ldr	r4, [sp, #0]
 80041cc:	2c00      	cmp	r4, #0
 80041ce:	da4e      	bge.n	800426e <__kernel_rem_pio2+0x466>
 80041d0:	2500      	movs	r5, #0
 80041d2:	9b00      	ldr	r3, [sp, #0]
 80041d4:	1b5b      	subs	r3, r3, r5
 80041d6:	d500      	bpl.n	80041da <__kernel_rem_pio2+0x3d2>
 80041d8:	e083      	b.n	80042e2 <__kernel_rem_pio2+0x4da>
 80041da:	00db      	lsls	r3, r3, #3
 80041dc:	9302      	str	r3, [sp, #8]
 80041de:	2600      	movs	r6, #0
 80041e0:	2700      	movs	r7, #0
 80041e2:	2400      	movs	r4, #0
 80041e4:	e071      	b.n	80042ca <__kernel_rem_pio2+0x4c2>
 80041e6:	9b00      	ldr	r3, [sp, #0]
 80041e8:	3b01      	subs	r3, #1
 80041ea:	9300      	str	r3, [sp, #0]
 80041ec:	9b02      	ldr	r3, [sp, #8]
 80041ee:	3b18      	subs	r3, #24
 80041f0:	9302      	str	r3, [sp, #8]
 80041f2:	e7dd      	b.n	80041b0 <__kernel_rem_pio2+0x3a8>
 80041f4:	9b02      	ldr	r3, [sp, #8]
 80041f6:	0030      	movs	r0, r6
 80041f8:	425a      	negs	r2, r3
 80041fa:	0039      	movs	r1, r7
 80041fc:	f000 faac 	bl	8004758 <scalbn>
 8004200:	2200      	movs	r2, #0
 8004202:	4bb8      	ldr	r3, [pc, #736]	; (80044e4 <__kernel_rem_pio2+0x6dc>)
 8004204:	0004      	movs	r4, r0
 8004206:	000d      	movs	r5, r1
 8004208:	f7fc f932 	bl	8000470 <__aeabi_dcmpge>
 800420c:	2800      	cmp	r0, #0
 800420e:	d025      	beq.n	800425c <__kernel_rem_pio2+0x454>
 8004210:	2200      	movs	r2, #0
 8004212:	4bb5      	ldr	r3, [pc, #724]	; (80044e8 <__kernel_rem_pio2+0x6e0>)
 8004214:	0020      	movs	r0, r4
 8004216:	0029      	movs	r1, r5
 8004218:	f7fc fd44 	bl	8000ca4 <__aeabi_dmul>
 800421c:	f7fd fad8 	bl	80017d0 <__aeabi_d2iz>
 8004220:	9b00      	ldr	r3, [sp, #0]
 8004222:	0006      	movs	r6, r0
 8004224:	009f      	lsls	r7, r3, #2
 8004226:	f7fd fb07 	bl	8001838 <__aeabi_i2d>
 800422a:	2200      	movs	r2, #0
 800422c:	4bad      	ldr	r3, [pc, #692]	; (80044e4 <__kernel_rem_pio2+0x6dc>)
 800422e:	f7fc fd39 	bl	8000ca4 <__aeabi_dmul>
 8004232:	0002      	movs	r2, r0
 8004234:	000b      	movs	r3, r1
 8004236:	0020      	movs	r0, r4
 8004238:	0029      	movs	r1, r5
 800423a:	f7fc ffb3 	bl	80011a4 <__aeabi_dsub>
 800423e:	f7fd fac7 	bl	80017d0 <__aeabi_d2iz>
 8004242:	ab12      	add	r3, sp, #72	; 0x48
 8004244:	50f8      	str	r0, [r7, r3]
 8004246:	9b00      	ldr	r3, [sp, #0]
 8004248:	aa12      	add	r2, sp, #72	; 0x48
 800424a:	3301      	adds	r3, #1
 800424c:	9300      	str	r3, [sp, #0]
 800424e:	9b02      	ldr	r3, [sp, #8]
 8004250:	3318      	adds	r3, #24
 8004252:	9302      	str	r3, [sp, #8]
 8004254:	9b00      	ldr	r3, [sp, #0]
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	509e      	str	r6, [r3, r2]
 800425a:	e7af      	b.n	80041bc <__kernel_rem_pio2+0x3b4>
 800425c:	9b00      	ldr	r3, [sp, #0]
 800425e:	0020      	movs	r0, r4
 8004260:	0029      	movs	r1, r5
 8004262:	009e      	lsls	r6, r3, #2
 8004264:	f7fd fab4 	bl	80017d0 <__aeabi_d2iz>
 8004268:	ab12      	add	r3, sp, #72	; 0x48
 800426a:	50f0      	str	r0, [r6, r3]
 800426c:	e7a6      	b.n	80041bc <__kernel_rem_pio2+0x3b4>
 800426e:	00e5      	lsls	r5, r4, #3
 8004270:	ab76      	add	r3, sp, #472	; 0x1d8
 8004272:	aa12      	add	r2, sp, #72	; 0x48
 8004274:	195d      	adds	r5, r3, r5
 8004276:	00a3      	lsls	r3, r4, #2
 8004278:	5898      	ldr	r0, [r3, r2]
 800427a:	f7fd fadd 	bl	8001838 <__aeabi_i2d>
 800427e:	0032      	movs	r2, r6
 8004280:	003b      	movs	r3, r7
 8004282:	f7fc fd0f 	bl	8000ca4 <__aeabi_dmul>
 8004286:	2200      	movs	r2, #0
 8004288:	6028      	str	r0, [r5, #0]
 800428a:	6069      	str	r1, [r5, #4]
 800428c:	4b96      	ldr	r3, [pc, #600]	; (80044e8 <__kernel_rem_pio2+0x6e0>)
 800428e:	0030      	movs	r0, r6
 8004290:	0039      	movs	r1, r7
 8004292:	f7fc fd07 	bl	8000ca4 <__aeabi_dmul>
 8004296:	3c01      	subs	r4, #1
 8004298:	0006      	movs	r6, r0
 800429a:	000f      	movs	r7, r1
 800429c:	e796      	b.n	80041cc <__kernel_rem_pio2+0x3c4>
 800429e:	9a02      	ldr	r2, [sp, #8]
 80042a0:	00e3      	lsls	r3, r4, #3
 80042a2:	1899      	adds	r1, r3, r2
 80042a4:	aa76      	add	r2, sp, #472	; 0x1d8
 80042a6:	1851      	adds	r1, r2, r1
 80042a8:	4a90      	ldr	r2, [pc, #576]	; (80044ec <__kernel_rem_pio2+0x6e4>)
 80042aa:	6808      	ldr	r0, [r1, #0]
 80042ac:	6849      	ldr	r1, [r1, #4]
 80042ae:	18d3      	adds	r3, r2, r3
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	f7fc fcf6 	bl	8000ca4 <__aeabi_dmul>
 80042b8:	0002      	movs	r2, r0
 80042ba:	000b      	movs	r3, r1
 80042bc:	0030      	movs	r0, r6
 80042be:	0039      	movs	r1, r7
 80042c0:	f7fc f8e0 	bl	8000484 <__aeabi_dadd>
 80042c4:	0006      	movs	r6, r0
 80042c6:	000f      	movs	r7, r1
 80042c8:	3401      	adds	r4, #1
 80042ca:	9b08      	ldr	r3, [sp, #32]
 80042cc:	429c      	cmp	r4, r3
 80042ce:	dc01      	bgt.n	80042d4 <__kernel_rem_pio2+0x4cc>
 80042d0:	42ac      	cmp	r4, r5
 80042d2:	dde4      	ble.n	800429e <__kernel_rem_pio2+0x496>
 80042d4:	00eb      	lsls	r3, r5, #3
 80042d6:	aa4e      	add	r2, sp, #312	; 0x138
 80042d8:	18d3      	adds	r3, r2, r3
 80042da:	601e      	str	r6, [r3, #0]
 80042dc:	605f      	str	r7, [r3, #4]
 80042de:	3501      	adds	r5, #1
 80042e0:	e777      	b.n	80041d2 <__kernel_rem_pio2+0x3ca>
 80042e2:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80042e4:	2b03      	cmp	r3, #3
 80042e6:	d83d      	bhi.n	8004364 <__kernel_rem_pio2+0x55c>
 80042e8:	0018      	movs	r0, r3
 80042ea:	f7fb ff0d 	bl	8000108 <__gnu_thumb1_case_uqi>
 80042ee:	022b      	.short	0x022b
 80042f0:	4302      	.short	0x4302
 80042f2:	2600      	movs	r6, #0
 80042f4:	0035      	movs	r5, r6
 80042f6:	9c00      	ldr	r4, [sp, #0]
 80042f8:	2c00      	cmp	r4, #0
 80042fa:	db00      	blt.n	80042fe <__kernel_rem_pio2+0x4f6>
 80042fc:	e073      	b.n	80043e6 <__kernel_rem_pio2+0x5de>
 80042fe:	9b04      	ldr	r3, [sp, #16]
 8004300:	0029      	movs	r1, r5
 8004302:	2b00      	cmp	r3, #0
 8004304:	d002      	beq.n	800430c <__kernel_rem_pio2+0x504>
 8004306:	2380      	movs	r3, #128	; 0x80
 8004308:	061b      	lsls	r3, r3, #24
 800430a:	18e9      	adds	r1, r5, r3
 800430c:	000b      	movs	r3, r1
 800430e:	0032      	movs	r2, r6
 8004310:	9906      	ldr	r1, [sp, #24]
 8004312:	2401      	movs	r4, #1
 8004314:	600a      	str	r2, [r1, #0]
 8004316:	604b      	str	r3, [r1, #4]
 8004318:	984e      	ldr	r0, [sp, #312]	; 0x138
 800431a:	994f      	ldr	r1, [sp, #316]	; 0x13c
 800431c:	0032      	movs	r2, r6
 800431e:	002b      	movs	r3, r5
 8004320:	f7fc ff40 	bl	80011a4 <__aeabi_dsub>
 8004324:	9b00      	ldr	r3, [sp, #0]
 8004326:	42a3      	cmp	r3, r4
 8004328:	db00      	blt.n	800432c <__kernel_rem_pio2+0x524>
 800432a:	e069      	b.n	8004400 <__kernel_rem_pio2+0x5f8>
 800432c:	9b04      	ldr	r3, [sp, #16]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d002      	beq.n	8004338 <__kernel_rem_pio2+0x530>
 8004332:	2380      	movs	r3, #128	; 0x80
 8004334:	061b      	lsls	r3, r3, #24
 8004336:	18c9      	adds	r1, r1, r3
 8004338:	000b      	movs	r3, r1
 800433a:	0002      	movs	r2, r0
 800433c:	9906      	ldr	r1, [sp, #24]
 800433e:	608a      	str	r2, [r1, #8]
 8004340:	60cb      	str	r3, [r1, #12]
 8004342:	e00f      	b.n	8004364 <__kernel_rem_pio2+0x55c>
 8004344:	2500      	movs	r5, #0
 8004346:	002c      	movs	r4, r5
 8004348:	9b00      	ldr	r3, [sp, #0]
 800434a:	2b00      	cmp	r3, #0
 800434c:	da3b      	bge.n	80043c6 <__kernel_rem_pio2+0x5be>
 800434e:	9b04      	ldr	r3, [sp, #16]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d002      	beq.n	800435a <__kernel_rem_pio2+0x552>
 8004354:	2380      	movs	r3, #128	; 0x80
 8004356:	061b      	lsls	r3, r3, #24
 8004358:	18e4      	adds	r4, r4, r3
 800435a:	002a      	movs	r2, r5
 800435c:	0023      	movs	r3, r4
 800435e:	9906      	ldr	r1, [sp, #24]
 8004360:	600a      	str	r2, [r1, #0]
 8004362:	604b      	str	r3, [r1, #4]
 8004364:	2007      	movs	r0, #7
 8004366:	9b07      	ldr	r3, [sp, #28]
 8004368:	4003      	ands	r3, r0
 800436a:	0018      	movs	r0, r3
 800436c:	239f      	movs	r3, #159	; 0x9f
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	449d      	add	sp, r3
 8004372:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004374:	9b00      	ldr	r3, [sp, #0]
 8004376:	00dc      	lsls	r4, r3, #3
 8004378:	ab4e      	add	r3, sp, #312	; 0x138
 800437a:	191c      	adds	r4, r3, r4
 800437c:	0025      	movs	r5, r4
 800437e:	9b00      	ldr	r3, [sp, #0]
 8004380:	9302      	str	r3, [sp, #8]
 8004382:	9b02      	ldr	r3, [sp, #8]
 8004384:	3d08      	subs	r5, #8
 8004386:	2b00      	cmp	r3, #0
 8004388:	dc43      	bgt.n	8004412 <__kernel_rem_pio2+0x60a>
 800438a:	9d00      	ldr	r5, [sp, #0]
 800438c:	3c08      	subs	r4, #8
 800438e:	2d01      	cmp	r5, #1
 8004390:	dc5f      	bgt.n	8004452 <__kernel_rem_pio2+0x64a>
 8004392:	2500      	movs	r5, #0
 8004394:	002c      	movs	r4, r5
 8004396:	9b00      	ldr	r3, [sp, #0]
 8004398:	2b01      	cmp	r3, #1
 800439a:	dd00      	ble.n	800439e <__kernel_rem_pio2+0x596>
 800439c:	e077      	b.n	800448e <__kernel_rem_pio2+0x686>
 800439e:	9b04      	ldr	r3, [sp, #16]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d000      	beq.n	80043a6 <__kernel_rem_pio2+0x59e>
 80043a4:	e083      	b.n	80044ae <__kernel_rem_pio2+0x6a6>
 80043a6:	9a4e      	ldr	r2, [sp, #312]	; 0x138
 80043a8:	9b4f      	ldr	r3, [sp, #316]	; 0x13c
 80043aa:	9906      	ldr	r1, [sp, #24]
 80043ac:	600a      	str	r2, [r1, #0]
 80043ae:	604b      	str	r3, [r1, #4]
 80043b0:	9a50      	ldr	r2, [sp, #320]	; 0x140
 80043b2:	9b51      	ldr	r3, [sp, #324]	; 0x144
 80043b4:	9200      	str	r2, [sp, #0]
 80043b6:	9301      	str	r3, [sp, #4]
 80043b8:	608a      	str	r2, [r1, #8]
 80043ba:	60cb      	str	r3, [r1, #12]
 80043bc:	002a      	movs	r2, r5
 80043be:	0023      	movs	r3, r4
 80043c0:	610a      	str	r2, [r1, #16]
 80043c2:	614b      	str	r3, [r1, #20]
 80043c4:	e7ce      	b.n	8004364 <__kernel_rem_pio2+0x55c>
 80043c6:	9b00      	ldr	r3, [sp, #0]
 80043c8:	aa4e      	add	r2, sp, #312	; 0x138
 80043ca:	00db      	lsls	r3, r3, #3
 80043cc:	18d3      	adds	r3, r2, r3
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	0028      	movs	r0, r5
 80043d4:	0021      	movs	r1, r4
 80043d6:	f7fc f855 	bl	8000484 <__aeabi_dadd>
 80043da:	9b00      	ldr	r3, [sp, #0]
 80043dc:	0005      	movs	r5, r0
 80043de:	3b01      	subs	r3, #1
 80043e0:	000c      	movs	r4, r1
 80043e2:	9300      	str	r3, [sp, #0]
 80043e4:	e7b0      	b.n	8004348 <__kernel_rem_pio2+0x540>
 80043e6:	00e3      	lsls	r3, r4, #3
 80043e8:	aa4e      	add	r2, sp, #312	; 0x138
 80043ea:	18d3      	adds	r3, r2, r3
 80043ec:	0030      	movs	r0, r6
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	0029      	movs	r1, r5
 80043f4:	f7fc f846 	bl	8000484 <__aeabi_dadd>
 80043f8:	3c01      	subs	r4, #1
 80043fa:	0006      	movs	r6, r0
 80043fc:	000d      	movs	r5, r1
 80043fe:	e77b      	b.n	80042f8 <__kernel_rem_pio2+0x4f0>
 8004400:	00e3      	lsls	r3, r4, #3
 8004402:	aa4e      	add	r2, sp, #312	; 0x138
 8004404:	18d3      	adds	r3, r2, r3
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f7fc f83b 	bl	8000484 <__aeabi_dadd>
 800440e:	3401      	adds	r4, #1
 8004410:	e788      	b.n	8004324 <__kernel_rem_pio2+0x51c>
 8004412:	9b02      	ldr	r3, [sp, #8]
 8004414:	3b01      	subs	r3, #1
 8004416:	9302      	str	r3, [sp, #8]
 8004418:	682a      	ldr	r2, [r5, #0]
 800441a:	686b      	ldr	r3, [r5, #4]
 800441c:	9208      	str	r2, [sp, #32]
 800441e:	9309      	str	r3, [sp, #36]	; 0x24
 8004420:	9808      	ldr	r0, [sp, #32]
 8004422:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004424:	68aa      	ldr	r2, [r5, #8]
 8004426:	68eb      	ldr	r3, [r5, #12]
 8004428:	920a      	str	r2, [sp, #40]	; 0x28
 800442a:	930b      	str	r3, [sp, #44]	; 0x2c
 800442c:	f7fc f82a 	bl	8000484 <__aeabi_dadd>
 8004430:	0002      	movs	r2, r0
 8004432:	000b      	movs	r3, r1
 8004434:	0006      	movs	r6, r0
 8004436:	000f      	movs	r7, r1
 8004438:	9808      	ldr	r0, [sp, #32]
 800443a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800443c:	f7fc feb2 	bl	80011a4 <__aeabi_dsub>
 8004440:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004442:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004444:	f7fc f81e 	bl	8000484 <__aeabi_dadd>
 8004448:	602e      	str	r6, [r5, #0]
 800444a:	606f      	str	r7, [r5, #4]
 800444c:	60a8      	str	r0, [r5, #8]
 800444e:	60e9      	str	r1, [r5, #12]
 8004450:	e797      	b.n	8004382 <__kernel_rem_pio2+0x57a>
 8004452:	6826      	ldr	r6, [r4, #0]
 8004454:	6867      	ldr	r7, [r4, #4]
 8004456:	68a2      	ldr	r2, [r4, #8]
 8004458:	68e3      	ldr	r3, [r4, #12]
 800445a:	0030      	movs	r0, r6
 800445c:	0039      	movs	r1, r7
 800445e:	9202      	str	r2, [sp, #8]
 8004460:	9303      	str	r3, [sp, #12]
 8004462:	f7fc f80f 	bl	8000484 <__aeabi_dadd>
 8004466:	9008      	str	r0, [sp, #32]
 8004468:	9109      	str	r1, [sp, #36]	; 0x24
 800446a:	0002      	movs	r2, r0
 800446c:	000b      	movs	r3, r1
 800446e:	0030      	movs	r0, r6
 8004470:	0039      	movs	r1, r7
 8004472:	f7fc fe97 	bl	80011a4 <__aeabi_dsub>
 8004476:	9a02      	ldr	r2, [sp, #8]
 8004478:	9b03      	ldr	r3, [sp, #12]
 800447a:	f7fc f803 	bl	8000484 <__aeabi_dadd>
 800447e:	9a08      	ldr	r2, [sp, #32]
 8004480:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004482:	3d01      	subs	r5, #1
 8004484:	60a0      	str	r0, [r4, #8]
 8004486:	60e1      	str	r1, [r4, #12]
 8004488:	6022      	str	r2, [r4, #0]
 800448a:	6063      	str	r3, [r4, #4]
 800448c:	e77e      	b.n	800438c <__kernel_rem_pio2+0x584>
 800448e:	9b00      	ldr	r3, [sp, #0]
 8004490:	aa4e      	add	r2, sp, #312	; 0x138
 8004492:	00db      	lsls	r3, r3, #3
 8004494:	18d3      	adds	r3, r2, r3
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	0028      	movs	r0, r5
 800449c:	0021      	movs	r1, r4
 800449e:	f7fb fff1 	bl	8000484 <__aeabi_dadd>
 80044a2:	9b00      	ldr	r3, [sp, #0]
 80044a4:	0005      	movs	r5, r0
 80044a6:	3b01      	subs	r3, #1
 80044a8:	000c      	movs	r4, r1
 80044aa:	9300      	str	r3, [sp, #0]
 80044ac:	e773      	b.n	8004396 <__kernel_rem_pio2+0x58e>
 80044ae:	9b06      	ldr	r3, [sp, #24]
 80044b0:	9a4e      	ldr	r2, [sp, #312]	; 0x138
 80044b2:	601a      	str	r2, [r3, #0]
 80044b4:	2280      	movs	r2, #128	; 0x80
 80044b6:	0612      	lsls	r2, r2, #24
 80044b8:	4694      	mov	ip, r2
 80044ba:	9b4f      	ldr	r3, [sp, #316]	; 0x13c
 80044bc:	9a06      	ldr	r2, [sp, #24]
 80044be:	4463      	add	r3, ip
 80044c0:	6053      	str	r3, [r2, #4]
 80044c2:	9b50      	ldr	r3, [sp, #320]	; 0x140
 80044c4:	9300      	str	r3, [sp, #0]
 80044c6:	0013      	movs	r3, r2
 80044c8:	9a00      	ldr	r2, [sp, #0]
 80044ca:	609a      	str	r2, [r3, #8]
 80044cc:	4662      	mov	r2, ip
 80044ce:	9b51      	ldr	r3, [sp, #324]	; 0x144
 80044d0:	189b      	adds	r3, r3, r2
 80044d2:	9a06      	ldr	r2, [sp, #24]
 80044d4:	60d3      	str	r3, [r2, #12]
 80044d6:	4663      	mov	r3, ip
 80044d8:	18e4      	adds	r4, r4, r3
 80044da:	6115      	str	r5, [r2, #16]
 80044dc:	6154      	str	r4, [r2, #20]
 80044de:	e741      	b.n	8004364 <__kernel_rem_pio2+0x55c>
 80044e0:	3ff00000 	.word	0x3ff00000
 80044e4:	41700000 	.word	0x41700000
 80044e8:	3e700000 	.word	0x3e700000
 80044ec:	08004af0 	.word	0x08004af0

080044f0 <__kernel_sin>:
 80044f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044f2:	b089      	sub	sp, #36	; 0x24
 80044f4:	9202      	str	r2, [sp, #8]
 80044f6:	9303      	str	r3, [sp, #12]
 80044f8:	4a46      	ldr	r2, [pc, #280]	; (8004614 <__kernel_sin+0x124>)
 80044fa:	004b      	lsls	r3, r1, #1
 80044fc:	0005      	movs	r5, r0
 80044fe:	000c      	movs	r4, r1
 8004500:	085b      	lsrs	r3, r3, #1
 8004502:	4293      	cmp	r3, r2
 8004504:	dc03      	bgt.n	800450e <__kernel_sin+0x1e>
 8004506:	f7fd f963 	bl	80017d0 <__aeabi_d2iz>
 800450a:	2800      	cmp	r0, #0
 800450c:	d04c      	beq.n	80045a8 <__kernel_sin+0xb8>
 800450e:	002a      	movs	r2, r5
 8004510:	0023      	movs	r3, r4
 8004512:	0028      	movs	r0, r5
 8004514:	0021      	movs	r1, r4
 8004516:	f7fc fbc5 	bl	8000ca4 <__aeabi_dmul>
 800451a:	0006      	movs	r6, r0
 800451c:	000f      	movs	r7, r1
 800451e:	0002      	movs	r2, r0
 8004520:	000b      	movs	r3, r1
 8004522:	0028      	movs	r0, r5
 8004524:	0021      	movs	r1, r4
 8004526:	f7fc fbbd 	bl	8000ca4 <__aeabi_dmul>
 800452a:	4a3b      	ldr	r2, [pc, #236]	; (8004618 <__kernel_sin+0x128>)
 800452c:	9000      	str	r0, [sp, #0]
 800452e:	9101      	str	r1, [sp, #4]
 8004530:	4b3a      	ldr	r3, [pc, #232]	; (800461c <__kernel_sin+0x12c>)
 8004532:	0030      	movs	r0, r6
 8004534:	0039      	movs	r1, r7
 8004536:	f7fc fbb5 	bl	8000ca4 <__aeabi_dmul>
 800453a:	4a39      	ldr	r2, [pc, #228]	; (8004620 <__kernel_sin+0x130>)
 800453c:	4b39      	ldr	r3, [pc, #228]	; (8004624 <__kernel_sin+0x134>)
 800453e:	f7fc fe31 	bl	80011a4 <__aeabi_dsub>
 8004542:	0032      	movs	r2, r6
 8004544:	003b      	movs	r3, r7
 8004546:	f7fc fbad 	bl	8000ca4 <__aeabi_dmul>
 800454a:	4a37      	ldr	r2, [pc, #220]	; (8004628 <__kernel_sin+0x138>)
 800454c:	4b37      	ldr	r3, [pc, #220]	; (800462c <__kernel_sin+0x13c>)
 800454e:	f7fb ff99 	bl	8000484 <__aeabi_dadd>
 8004552:	0032      	movs	r2, r6
 8004554:	003b      	movs	r3, r7
 8004556:	f7fc fba5 	bl	8000ca4 <__aeabi_dmul>
 800455a:	4a35      	ldr	r2, [pc, #212]	; (8004630 <__kernel_sin+0x140>)
 800455c:	4b35      	ldr	r3, [pc, #212]	; (8004634 <__kernel_sin+0x144>)
 800455e:	f7fc fe21 	bl	80011a4 <__aeabi_dsub>
 8004562:	0032      	movs	r2, r6
 8004564:	003b      	movs	r3, r7
 8004566:	f7fc fb9d 	bl	8000ca4 <__aeabi_dmul>
 800456a:	4b33      	ldr	r3, [pc, #204]	; (8004638 <__kernel_sin+0x148>)
 800456c:	4a33      	ldr	r2, [pc, #204]	; (800463c <__kernel_sin+0x14c>)
 800456e:	f7fb ff89 	bl	8000484 <__aeabi_dadd>
 8004572:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004574:	9004      	str	r0, [sp, #16]
 8004576:	9105      	str	r1, [sp, #20]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d119      	bne.n	80045b0 <__kernel_sin+0xc0>
 800457c:	0002      	movs	r2, r0
 800457e:	000b      	movs	r3, r1
 8004580:	0030      	movs	r0, r6
 8004582:	0039      	movs	r1, r7
 8004584:	f7fc fb8e 	bl	8000ca4 <__aeabi_dmul>
 8004588:	4a2d      	ldr	r2, [pc, #180]	; (8004640 <__kernel_sin+0x150>)
 800458a:	4b2e      	ldr	r3, [pc, #184]	; (8004644 <__kernel_sin+0x154>)
 800458c:	f7fc fe0a 	bl	80011a4 <__aeabi_dsub>
 8004590:	9a00      	ldr	r2, [sp, #0]
 8004592:	9b01      	ldr	r3, [sp, #4]
 8004594:	f7fc fb86 	bl	8000ca4 <__aeabi_dmul>
 8004598:	0002      	movs	r2, r0
 800459a:	000b      	movs	r3, r1
 800459c:	0028      	movs	r0, r5
 800459e:	0021      	movs	r1, r4
 80045a0:	f7fb ff70 	bl	8000484 <__aeabi_dadd>
 80045a4:	0005      	movs	r5, r0
 80045a6:	000c      	movs	r4, r1
 80045a8:	0028      	movs	r0, r5
 80045aa:	0021      	movs	r1, r4
 80045ac:	b009      	add	sp, #36	; 0x24
 80045ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045b0:	2200      	movs	r2, #0
 80045b2:	9802      	ldr	r0, [sp, #8]
 80045b4:	9903      	ldr	r1, [sp, #12]
 80045b6:	4b24      	ldr	r3, [pc, #144]	; (8004648 <__kernel_sin+0x158>)
 80045b8:	f7fc fb74 	bl	8000ca4 <__aeabi_dmul>
 80045bc:	9a04      	ldr	r2, [sp, #16]
 80045be:	9b05      	ldr	r3, [sp, #20]
 80045c0:	9006      	str	r0, [sp, #24]
 80045c2:	9107      	str	r1, [sp, #28]
 80045c4:	9800      	ldr	r0, [sp, #0]
 80045c6:	9901      	ldr	r1, [sp, #4]
 80045c8:	f7fc fb6c 	bl	8000ca4 <__aeabi_dmul>
 80045cc:	0002      	movs	r2, r0
 80045ce:	000b      	movs	r3, r1
 80045d0:	9806      	ldr	r0, [sp, #24]
 80045d2:	9907      	ldr	r1, [sp, #28]
 80045d4:	f7fc fde6 	bl	80011a4 <__aeabi_dsub>
 80045d8:	0032      	movs	r2, r6
 80045da:	003b      	movs	r3, r7
 80045dc:	f7fc fb62 	bl	8000ca4 <__aeabi_dmul>
 80045e0:	9a02      	ldr	r2, [sp, #8]
 80045e2:	9b03      	ldr	r3, [sp, #12]
 80045e4:	f7fc fdde 	bl	80011a4 <__aeabi_dsub>
 80045e8:	4a15      	ldr	r2, [pc, #84]	; (8004640 <__kernel_sin+0x150>)
 80045ea:	0006      	movs	r6, r0
 80045ec:	000f      	movs	r7, r1
 80045ee:	9800      	ldr	r0, [sp, #0]
 80045f0:	9901      	ldr	r1, [sp, #4]
 80045f2:	4b14      	ldr	r3, [pc, #80]	; (8004644 <__kernel_sin+0x154>)
 80045f4:	f7fc fb56 	bl	8000ca4 <__aeabi_dmul>
 80045f8:	0002      	movs	r2, r0
 80045fa:	000b      	movs	r3, r1
 80045fc:	0030      	movs	r0, r6
 80045fe:	0039      	movs	r1, r7
 8004600:	f7fb ff40 	bl	8000484 <__aeabi_dadd>
 8004604:	0002      	movs	r2, r0
 8004606:	000b      	movs	r3, r1
 8004608:	0028      	movs	r0, r5
 800460a:	0021      	movs	r1, r4
 800460c:	f7fc fdca 	bl	80011a4 <__aeabi_dsub>
 8004610:	e7c8      	b.n	80045a4 <__kernel_sin+0xb4>
 8004612:	46c0      	nop			; (mov r8, r8)
 8004614:	3e3fffff 	.word	0x3e3fffff
 8004618:	5acfd57c 	.word	0x5acfd57c
 800461c:	3de5d93a 	.word	0x3de5d93a
 8004620:	8a2b9ceb 	.word	0x8a2b9ceb
 8004624:	3e5ae5e6 	.word	0x3e5ae5e6
 8004628:	57b1fe7d 	.word	0x57b1fe7d
 800462c:	3ec71de3 	.word	0x3ec71de3
 8004630:	19c161d5 	.word	0x19c161d5
 8004634:	3f2a01a0 	.word	0x3f2a01a0
 8004638:	3f811111 	.word	0x3f811111
 800463c:	1110f8a6 	.word	0x1110f8a6
 8004640:	55555549 	.word	0x55555549
 8004644:	3fc55555 	.word	0x3fc55555
 8004648:	3fe00000 	.word	0x3fe00000

0800464c <fabs>:
 800464c:	0049      	lsls	r1, r1, #1
 800464e:	084b      	lsrs	r3, r1, #1
 8004650:	0019      	movs	r1, r3
 8004652:	4770      	bx	lr

08004654 <floor>:
 8004654:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004656:	004b      	lsls	r3, r1, #1
 8004658:	4a39      	ldr	r2, [pc, #228]	; (8004740 <floor+0xec>)
 800465a:	0d5b      	lsrs	r3, r3, #21
 800465c:	b085      	sub	sp, #20
 800465e:	189e      	adds	r6, r3, r2
 8004660:	9003      	str	r0, [sp, #12]
 8004662:	000c      	movs	r4, r1
 8004664:	0005      	movs	r5, r0
 8004666:	2e13      	cmp	r6, #19
 8004668:	dc34      	bgt.n	80046d4 <floor+0x80>
 800466a:	2e00      	cmp	r6, #0
 800466c:	da15      	bge.n	800469a <floor+0x46>
 800466e:	4a35      	ldr	r2, [pc, #212]	; (8004744 <floor+0xf0>)
 8004670:	4b35      	ldr	r3, [pc, #212]	; (8004748 <floor+0xf4>)
 8004672:	f7fb ff07 	bl	8000484 <__aeabi_dadd>
 8004676:	2200      	movs	r2, #0
 8004678:	2300      	movs	r3, #0
 800467a:	f7fb feef 	bl	800045c <__aeabi_dcmpgt>
 800467e:	2800      	cmp	r0, #0
 8004680:	d008      	beq.n	8004694 <floor+0x40>
 8004682:	2c00      	cmp	r4, #0
 8004684:	da59      	bge.n	800473a <floor+0xe6>
 8004686:	0063      	lsls	r3, r4, #1
 8004688:	085b      	lsrs	r3, r3, #1
 800468a:	432b      	orrs	r3, r5
 800468c:	2500      	movs	r5, #0
 800468e:	42ab      	cmp	r3, r5
 8004690:	d000      	beq.n	8004694 <floor+0x40>
 8004692:	4c2e      	ldr	r4, [pc, #184]	; (800474c <floor+0xf8>)
 8004694:	0028      	movs	r0, r5
 8004696:	0021      	movs	r1, r4
 8004698:	e026      	b.n	80046e8 <floor+0x94>
 800469a:	4f2d      	ldr	r7, [pc, #180]	; (8004750 <floor+0xfc>)
 800469c:	4137      	asrs	r7, r6
 800469e:	003b      	movs	r3, r7
 80046a0:	400b      	ands	r3, r1
 80046a2:	4303      	orrs	r3, r0
 80046a4:	d020      	beq.n	80046e8 <floor+0x94>
 80046a6:	9000      	str	r0, [sp, #0]
 80046a8:	9101      	str	r1, [sp, #4]
 80046aa:	4a26      	ldr	r2, [pc, #152]	; (8004744 <floor+0xf0>)
 80046ac:	4b26      	ldr	r3, [pc, #152]	; (8004748 <floor+0xf4>)
 80046ae:	9800      	ldr	r0, [sp, #0]
 80046b0:	9901      	ldr	r1, [sp, #4]
 80046b2:	f7fb fee7 	bl	8000484 <__aeabi_dadd>
 80046b6:	2200      	movs	r2, #0
 80046b8:	2300      	movs	r3, #0
 80046ba:	f7fb fecf 	bl	800045c <__aeabi_dcmpgt>
 80046be:	2800      	cmp	r0, #0
 80046c0:	d0e8      	beq.n	8004694 <floor+0x40>
 80046c2:	2c00      	cmp	r4, #0
 80046c4:	da03      	bge.n	80046ce <floor+0x7a>
 80046c6:	2380      	movs	r3, #128	; 0x80
 80046c8:	035b      	lsls	r3, r3, #13
 80046ca:	4133      	asrs	r3, r6
 80046cc:	18e4      	adds	r4, r4, r3
 80046ce:	43bc      	bics	r4, r7
 80046d0:	2500      	movs	r5, #0
 80046d2:	e7df      	b.n	8004694 <floor+0x40>
 80046d4:	2e33      	cmp	r6, #51	; 0x33
 80046d6:	dd09      	ble.n	80046ec <floor+0x98>
 80046d8:	2380      	movs	r3, #128	; 0x80
 80046da:	00db      	lsls	r3, r3, #3
 80046dc:	429e      	cmp	r6, r3
 80046de:	d103      	bne.n	80046e8 <floor+0x94>
 80046e0:	0002      	movs	r2, r0
 80046e2:	000b      	movs	r3, r1
 80046e4:	f7fb fece 	bl	8000484 <__aeabi_dadd>
 80046e8:	b005      	add	sp, #20
 80046ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046ec:	2701      	movs	r7, #1
 80046ee:	4a19      	ldr	r2, [pc, #100]	; (8004754 <floor+0x100>)
 80046f0:	427f      	negs	r7, r7
 80046f2:	189b      	adds	r3, r3, r2
 80046f4:	40df      	lsrs	r7, r3
 80046f6:	4207      	tst	r7, r0
 80046f8:	d0f6      	beq.n	80046e8 <floor+0x94>
 80046fa:	9000      	str	r0, [sp, #0]
 80046fc:	9101      	str	r1, [sp, #4]
 80046fe:	4a11      	ldr	r2, [pc, #68]	; (8004744 <floor+0xf0>)
 8004700:	4b11      	ldr	r3, [pc, #68]	; (8004748 <floor+0xf4>)
 8004702:	9800      	ldr	r0, [sp, #0]
 8004704:	9901      	ldr	r1, [sp, #4]
 8004706:	f7fb febd 	bl	8000484 <__aeabi_dadd>
 800470a:	2200      	movs	r2, #0
 800470c:	2300      	movs	r3, #0
 800470e:	f7fb fea5 	bl	800045c <__aeabi_dcmpgt>
 8004712:	2800      	cmp	r0, #0
 8004714:	d0be      	beq.n	8004694 <floor+0x40>
 8004716:	2c00      	cmp	r4, #0
 8004718:	da02      	bge.n	8004720 <floor+0xcc>
 800471a:	2e14      	cmp	r6, #20
 800471c:	d102      	bne.n	8004724 <floor+0xd0>
 800471e:	3401      	adds	r4, #1
 8004720:	43bd      	bics	r5, r7
 8004722:	e7b7      	b.n	8004694 <floor+0x40>
 8004724:	2334      	movs	r3, #52	; 0x34
 8004726:	1b9e      	subs	r6, r3, r6
 8004728:	3b33      	subs	r3, #51	; 0x33
 800472a:	40b3      	lsls	r3, r6
 800472c:	18ed      	adds	r5, r5, r3
 800472e:	9b03      	ldr	r3, [sp, #12]
 8004730:	429d      	cmp	r5, r3
 8004732:	419b      	sbcs	r3, r3
 8004734:	425b      	negs	r3, r3
 8004736:	18e4      	adds	r4, r4, r3
 8004738:	e7f2      	b.n	8004720 <floor+0xcc>
 800473a:	2500      	movs	r5, #0
 800473c:	002c      	movs	r4, r5
 800473e:	e7a9      	b.n	8004694 <floor+0x40>
 8004740:	fffffc01 	.word	0xfffffc01
 8004744:	8800759c 	.word	0x8800759c
 8004748:	7e37e43c 	.word	0x7e37e43c
 800474c:	bff00000 	.word	0xbff00000
 8004750:	000fffff 	.word	0x000fffff
 8004754:	fffffbed 	.word	0xfffffbed

08004758 <scalbn>:
 8004758:	004b      	lsls	r3, r1, #1
 800475a:	b570      	push	{r4, r5, r6, lr}
 800475c:	0d5b      	lsrs	r3, r3, #21
 800475e:	0014      	movs	r4, r2
 8004760:	000a      	movs	r2, r1
 8004762:	2b00      	cmp	r3, #0
 8004764:	d10e      	bne.n	8004784 <scalbn+0x2c>
 8004766:	004b      	lsls	r3, r1, #1
 8004768:	085b      	lsrs	r3, r3, #1
 800476a:	4303      	orrs	r3, r0
 800476c:	d011      	beq.n	8004792 <scalbn+0x3a>
 800476e:	2200      	movs	r2, #0
 8004770:	4b20      	ldr	r3, [pc, #128]	; (80047f4 <scalbn+0x9c>)
 8004772:	f7fc fa97 	bl	8000ca4 <__aeabi_dmul>
 8004776:	4b20      	ldr	r3, [pc, #128]	; (80047f8 <scalbn+0xa0>)
 8004778:	000a      	movs	r2, r1
 800477a:	429c      	cmp	r4, r3
 800477c:	da0a      	bge.n	8004794 <scalbn+0x3c>
 800477e:	4a1f      	ldr	r2, [pc, #124]	; (80047fc <scalbn+0xa4>)
 8004780:	4b1f      	ldr	r3, [pc, #124]	; (8004800 <scalbn+0xa8>)
 8004782:	e016      	b.n	80047b2 <scalbn+0x5a>
 8004784:	4d1f      	ldr	r5, [pc, #124]	; (8004804 <scalbn+0xac>)
 8004786:	42ab      	cmp	r3, r5
 8004788:	d107      	bne.n	800479a <scalbn+0x42>
 800478a:	0002      	movs	r2, r0
 800478c:	000b      	movs	r3, r1
 800478e:	f7fb fe79 	bl	8000484 <__aeabi_dadd>
 8004792:	bd70      	pop	{r4, r5, r6, pc}
 8004794:	004b      	lsls	r3, r1, #1
 8004796:	0d5b      	lsrs	r3, r3, #21
 8004798:	3b36      	subs	r3, #54	; 0x36
 800479a:	4d1b      	ldr	r5, [pc, #108]	; (8004808 <scalbn+0xb0>)
 800479c:	18e3      	adds	r3, r4, r3
 800479e:	42ab      	cmp	r3, r5
 80047a0:	dd0a      	ble.n	80047b8 <scalbn+0x60>
 80047a2:	0002      	movs	r2, r0
 80047a4:	000b      	movs	r3, r1
 80047a6:	4819      	ldr	r0, [pc, #100]	; (800480c <scalbn+0xb4>)
 80047a8:	4919      	ldr	r1, [pc, #100]	; (8004810 <scalbn+0xb8>)
 80047aa:	f000 f839 	bl	8004820 <copysign>
 80047ae:	4a17      	ldr	r2, [pc, #92]	; (800480c <scalbn+0xb4>)
 80047b0:	4b17      	ldr	r3, [pc, #92]	; (8004810 <scalbn+0xb8>)
 80047b2:	f7fc fa77 	bl	8000ca4 <__aeabi_dmul>
 80047b6:	e7ec      	b.n	8004792 <scalbn+0x3a>
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	dd05      	ble.n	80047c8 <scalbn+0x70>
 80047bc:	4c15      	ldr	r4, [pc, #84]	; (8004814 <scalbn+0xbc>)
 80047be:	051b      	lsls	r3, r3, #20
 80047c0:	4022      	ands	r2, r4
 80047c2:	431a      	orrs	r2, r3
 80047c4:	0011      	movs	r1, r2
 80047c6:	e7e4      	b.n	8004792 <scalbn+0x3a>
 80047c8:	001d      	movs	r5, r3
 80047ca:	3535      	adds	r5, #53	; 0x35
 80047cc:	da09      	bge.n	80047e2 <scalbn+0x8a>
 80047ce:	4b12      	ldr	r3, [pc, #72]	; (8004818 <scalbn+0xc0>)
 80047d0:	0002      	movs	r2, r0
 80047d2:	429c      	cmp	r4, r3
 80047d4:	dce6      	bgt.n	80047a4 <scalbn+0x4c>
 80047d6:	000b      	movs	r3, r1
 80047d8:	4808      	ldr	r0, [pc, #32]	; (80047fc <scalbn+0xa4>)
 80047da:	4909      	ldr	r1, [pc, #36]	; (8004800 <scalbn+0xa8>)
 80047dc:	f000 f820 	bl	8004820 <copysign>
 80047e0:	e7cd      	b.n	800477e <scalbn+0x26>
 80047e2:	4c0c      	ldr	r4, [pc, #48]	; (8004814 <scalbn+0xbc>)
 80047e4:	3336      	adds	r3, #54	; 0x36
 80047e6:	4022      	ands	r2, r4
 80047e8:	051b      	lsls	r3, r3, #20
 80047ea:	4313      	orrs	r3, r2
 80047ec:	0019      	movs	r1, r3
 80047ee:	2200      	movs	r2, #0
 80047f0:	4b0a      	ldr	r3, [pc, #40]	; (800481c <scalbn+0xc4>)
 80047f2:	e7de      	b.n	80047b2 <scalbn+0x5a>
 80047f4:	43500000 	.word	0x43500000
 80047f8:	ffff3cb0 	.word	0xffff3cb0
 80047fc:	c2f8f359 	.word	0xc2f8f359
 8004800:	01a56e1f 	.word	0x01a56e1f
 8004804:	000007ff 	.word	0x000007ff
 8004808:	000007fe 	.word	0x000007fe
 800480c:	8800759c 	.word	0x8800759c
 8004810:	7e37e43c 	.word	0x7e37e43c
 8004814:	800fffff 	.word	0x800fffff
 8004818:	0000c350 	.word	0x0000c350
 800481c:	3c900000 	.word	0x3c900000

08004820 <copysign>:
 8004820:	b530      	push	{r4, r5, lr}
 8004822:	004a      	lsls	r2, r1, #1
 8004824:	0fdb      	lsrs	r3, r3, #31
 8004826:	07db      	lsls	r3, r3, #31
 8004828:	0852      	lsrs	r2, r2, #1
 800482a:	431a      	orrs	r2, r3
 800482c:	0011      	movs	r1, r2
 800482e:	bd30      	pop	{r4, r5, pc}

08004830 <_init>:
 8004830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004832:	46c0      	nop			; (mov r8, r8)
 8004834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004836:	bc08      	pop	{r3}
 8004838:	469e      	mov	lr, r3
 800483a:	4770      	bx	lr

0800483c <_fini>:
 800483c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800483e:	46c0      	nop			; (mov r8, r8)
 8004840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004842:	bc08      	pop	{r3}
 8004844:	469e      	mov	lr, r3
 8004846:	4770      	bx	lr
