Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec  8 02:18:34 2017
| Host         : LAPTOP-07004HLV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab1_6_1_timing_summary_routed.rpt -rpx lab1_6_1_timing_summary_routed.rpx
| Design       : lab1_6_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 14 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 15 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.593        0.000                      0                   28        0.063        0.000                      0                   28        3.000        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        195.593        0.000                      0                   28        0.381        0.000                      0                   28       13.360        0.000                       0                    17  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      195.622        0.000                      0                   28        0.381        0.000                      0                   28       13.360        0.000                       0                    17  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        195.593        0.000                      0                   28        0.063        0.000                      0                   28  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      195.593        0.000                      0                   28        0.063        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.593ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.235%)  route 2.956ns (80.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.790     2.830    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X1Y102         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                195.593    

Slack (MET) :             195.593ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.235%)  route 2.956ns (80.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.790     2.830    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X1Y102         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                195.593    

Slack (MET) :             195.593ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.235%)  route 2.956ns (80.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.790     2.830    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X1Y102         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                195.593    

Slack (MET) :             195.593ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.235%)  route 2.956ns (80.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.790     2.830    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[3]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X1Y102         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                195.593    

Slack (MET) :             195.757ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.704ns (20.284%)  route 2.767ns (79.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.600     2.641    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                195.757    

Slack (MET) :             195.757ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.704ns (20.284%)  route 2.767ns (79.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.600     2.641    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                195.757    

Slack (MET) :             195.757ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.704ns (20.284%)  route 2.767ns (79.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.600     2.641    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[6]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                195.757    

Slack (MET) :             195.757ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.704ns (20.284%)  route 2.767ns (79.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.600     2.641    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[7]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                195.757    

Slack (MET) :             195.858ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.704ns (20.894%)  route 2.665ns (79.106%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.499     2.539    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  bcd7seg/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y105         FDRE                                         r  bcd7seg/counter_reg[12]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y105         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                195.858    

Slack (MET) :             195.996ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.704ns (21.789%)  route 2.527ns (78.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.361     2.401    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[10]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y104         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[10]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                195.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/an_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.232ns (46.294%)  route 0.269ns (53.706%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  bcd7seg/counter_reg[4]/Q
                         net (fo=2, routed)           0.112    -0.313    bcd7seg/counter_reg[4]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  bcd7seg/an_s[1]_i_4/O
                         net (fo=3, routed)           0.157    -0.111    bcd7seg/an_s[1]_i_4_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.046    -0.065 r  bcd7seg/an_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    bcd7seg/an_s[1]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/an_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/an_s_reg[1]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.107    -0.446    bcd7seg/an_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/an_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.231ns (46.076%)  route 0.270ns (53.924%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[8]/Q
                         net (fo=2, routed)           0.111    -0.314    bcd7seg/counter_reg[8]
    SLICE_X0Y104         LUT3 (Prop_lut3_I2_O)        0.045    -0.269 r  bcd7seg/an_s[1]_i_3/O
                         net (fo=3, routed)           0.159    -0.110    bcd7seg/an_s[1]_i_3_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I2_O)        0.045    -0.065 r  bcd7seg/an_s[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    bcd7seg/an_s[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/an_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/an_s_reg[0]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.091    -0.459    bcd7seg/an_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.252ns (40.741%)  route 0.367ns (59.259%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.367    -0.058    bcd7seg/counter_reg[2]
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.053 r  bcd7seg/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.053    bcd7seg/counter_reg[0]_i_2_n_5
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105    -0.460    bcd7seg/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.115%)  route 0.375ns (59.885%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[5]/Q
                         net (fo=2, routed)           0.375    -0.050    bcd7seg/counter_reg[5]
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.060 r  bcd7seg/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.060    bcd7seg/counter_reg[4]_i_1_n_6
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.105    -0.461    bcd7seg/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.251ns (39.983%)  route 0.377ns (60.017%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[1]/Q
                         net (fo=2, routed)           0.377    -0.047    bcd7seg/counter_reg[1]
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.063 r  bcd7seg/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.063    bcd7seg/counter_reg[0]_i_2_n_6
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105    -0.460    bcd7seg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.251ns (39.983%)  route 0.377ns (60.017%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[9]/Q
                         net (fo=2, routed)           0.377    -0.048    bcd7seg/counter_reg[9]
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.062 r  bcd7seg/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.062    bcd7seg/counter_reg[8]_i_1_n_6
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[9]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    bcd7seg/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.285ns (43.742%)  route 0.367ns (56.258%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.367    -0.058    bcd7seg/counter_reg[2]
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.086 r  bcd7seg/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.086    bcd7seg/counter_reg[0]_i_2_n_4
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[3]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105    -0.460    bcd7seg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.074%)  route 0.318ns (57.926%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  bcd7seg/counter_reg[4]/Q
                         net (fo=2, routed)           0.112    -0.313    bcd7seg/counter_reg[4]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  bcd7seg/an_s[1]_i_4/O
                         net (fo=3, routed)           0.069    -0.199    bcd7seg/an_s[1]_i_4_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.045    -0.154 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.137    -0.017    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[10]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X1Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.568    bcd7seg/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.074%)  route 0.318ns (57.926%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  bcd7seg/counter_reg[4]/Q
                         net (fo=2, routed)           0.112    -0.313    bcd7seg/counter_reg[4]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  bcd7seg/an_s[1]_i_4/O
                         net (fo=3, routed)           0.069    -0.199    bcd7seg/an_s[1]_i_4_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.045    -0.154 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.137    -0.017    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[11]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X1Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.568    bcd7seg/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.074%)  route 0.318ns (57.926%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  bcd7seg/counter_reg[4]/Q
                         net (fo=2, routed)           0.112    -0.313    bcd7seg/counter_reg[4]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  bcd7seg/an_s[1]_i_4/O
                         net (fo=3, routed)           0.069    -0.199    bcd7seg/an_s[1]_i_4_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.045    -0.154 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.137    -0.017    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[8]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X1Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.568    bcd7seg/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.551    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   reloj/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y103     bcd7seg/an_s_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y103     bcd7seg/an_s_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y102     bcd7seg/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y104     bcd7seg/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y104     bcd7seg/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y105     bcd7seg/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y102     bcd7seg/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y102     bcd7seg/counter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/an_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/an_s_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y102     bcd7seg/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y104     bcd7seg/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y104     bcd7seg/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y105     bcd7seg/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y102     bcd7seg/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y102     bcd7seg/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y102     bcd7seg/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     bcd7seg/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/an_s_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/an_s_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/an_s_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/an_s_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y104     bcd7seg/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y104     bcd7seg/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y104     bcd7seg/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y104     bcd7seg/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y105     bcd7seg/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y105     bcd7seg/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      195.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.622ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.235%)  route 2.956ns (80.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.790     2.830    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.289   198.881    
    SLICE_X1Y102         FDRE (Setup_fdre_C_R)       -0.429   198.452    bcd7seg/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        198.452    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                195.622    

Slack (MET) :             195.622ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.235%)  route 2.956ns (80.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.790     2.830    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.289   198.881    
    SLICE_X1Y102         FDRE (Setup_fdre_C_R)       -0.429   198.452    bcd7seg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.452    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                195.622    

Slack (MET) :             195.622ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.235%)  route 2.956ns (80.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.790     2.830    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.289   198.881    
    SLICE_X1Y102         FDRE (Setup_fdre_C_R)       -0.429   198.452    bcd7seg/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.452    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                195.622    

Slack (MET) :             195.622ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.235%)  route 2.956ns (80.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.790     2.830    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[3]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.289   198.881    
    SLICE_X1Y102         FDRE (Setup_fdre_C_R)       -0.429   198.452    bcd7seg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        198.452    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                195.622    

Slack (MET) :             195.785ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.704ns (20.284%)  route 2.767ns (79.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.600     2.641    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.289   198.855    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429   198.426    bcd7seg/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        198.426    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                195.785    

Slack (MET) :             195.785ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.704ns (20.284%)  route 2.767ns (79.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.600     2.641    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.289   198.855    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429   198.426    bcd7seg/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.426    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                195.785    

Slack (MET) :             195.785ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.704ns (20.284%)  route 2.767ns (79.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.600     2.641    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[6]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.289   198.855    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429   198.426    bcd7seg/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        198.426    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                195.785    

Slack (MET) :             195.785ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.704ns (20.284%)  route 2.767ns (79.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.600     2.641    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[7]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.289   198.855    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429   198.426    bcd7seg/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        198.426    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                195.785    

Slack (MET) :             195.886ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.704ns (20.894%)  route 2.665ns (79.106%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.499     2.539    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  bcd7seg/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y105         FDRE                                         r  bcd7seg/counter_reg[12]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.289   198.855    
    SLICE_X1Y105         FDRE (Setup_fdre_C_R)       -0.429   198.426    bcd7seg/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.426    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                195.886    

Slack (MET) :             196.025ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.704ns (21.789%)  route 2.527ns (78.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.361     2.401    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[10]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.289   198.855    
    SLICE_X1Y104         FDRE (Setup_fdre_C_R)       -0.429   198.426    bcd7seg/counter_reg[10]
  -------------------------------------------------------------------
                         required time                        198.426    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                196.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/an_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.232ns (46.294%)  route 0.269ns (53.706%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  bcd7seg/counter_reg[4]/Q
                         net (fo=2, routed)           0.112    -0.313    bcd7seg/counter_reg[4]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  bcd7seg/an_s[1]_i_4/O
                         net (fo=3, routed)           0.157    -0.111    bcd7seg/an_s[1]_i_4_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.046    -0.065 r  bcd7seg/an_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    bcd7seg/an_s[1]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/an_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/an_s_reg[1]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.107    -0.446    bcd7seg/an_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/an_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.231ns (46.076%)  route 0.270ns (53.924%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[8]/Q
                         net (fo=2, routed)           0.111    -0.314    bcd7seg/counter_reg[8]
    SLICE_X0Y104         LUT3 (Prop_lut3_I2_O)        0.045    -0.269 r  bcd7seg/an_s[1]_i_3/O
                         net (fo=3, routed)           0.159    -0.110    bcd7seg/an_s[1]_i_3_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I2_O)        0.045    -0.065 r  bcd7seg/an_s[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    bcd7seg/an_s[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/an_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/an_s_reg[0]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.091    -0.459    bcd7seg/an_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.252ns (40.741%)  route 0.367ns (59.259%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.367    -0.058    bcd7seg/counter_reg[2]
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.053 r  bcd7seg/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.053    bcd7seg/counter_reg[0]_i_2_n_5
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105    -0.460    bcd7seg/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.115%)  route 0.375ns (59.885%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[5]/Q
                         net (fo=2, routed)           0.375    -0.050    bcd7seg/counter_reg[5]
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.060 r  bcd7seg/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.060    bcd7seg/counter_reg[4]_i_1_n_6
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.105    -0.461    bcd7seg/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.251ns (39.983%)  route 0.377ns (60.017%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[1]/Q
                         net (fo=2, routed)           0.377    -0.047    bcd7seg/counter_reg[1]
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.063 r  bcd7seg/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.063    bcd7seg/counter_reg[0]_i_2_n_6
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105    -0.460    bcd7seg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.251ns (39.983%)  route 0.377ns (60.017%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[9]/Q
                         net (fo=2, routed)           0.377    -0.048    bcd7seg/counter_reg[9]
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.062 r  bcd7seg/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.062    bcd7seg/counter_reg[8]_i_1_n_6
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[9]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    bcd7seg/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.285ns (43.742%)  route 0.367ns (56.258%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.367    -0.058    bcd7seg/counter_reg[2]
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.086 r  bcd7seg/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.086    bcd7seg/counter_reg[0]_i_2_n_4
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[3]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105    -0.460    bcd7seg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.074%)  route 0.318ns (57.926%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  bcd7seg/counter_reg[4]/Q
                         net (fo=2, routed)           0.112    -0.313    bcd7seg/counter_reg[4]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  bcd7seg/an_s[1]_i_4/O
                         net (fo=3, routed)           0.069    -0.199    bcd7seg/an_s[1]_i_4_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.045    -0.154 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.137    -0.017    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[10]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X1Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.568    bcd7seg/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.074%)  route 0.318ns (57.926%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  bcd7seg/counter_reg[4]/Q
                         net (fo=2, routed)           0.112    -0.313    bcd7seg/counter_reg[4]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  bcd7seg/an_s[1]_i_4/O
                         net (fo=3, routed)           0.069    -0.199    bcd7seg/an_s[1]_i_4_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.045    -0.154 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.137    -0.017    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[11]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X1Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.568    bcd7seg/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.074%)  route 0.318ns (57.926%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  bcd7seg/counter_reg[4]/Q
                         net (fo=2, routed)           0.112    -0.313    bcd7seg/counter_reg[4]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  bcd7seg/an_s[1]_i_4/O
                         net (fo=3, routed)           0.069    -0.199    bcd7seg/an_s[1]_i_4_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.045    -0.154 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.137    -0.017    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[8]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X1Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.568    bcd7seg/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.551    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   reloj/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y103     bcd7seg/an_s_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y103     bcd7seg/an_s_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y102     bcd7seg/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y104     bcd7seg/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y104     bcd7seg/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y105     bcd7seg/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y102     bcd7seg/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y102     bcd7seg/counter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/an_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/an_s_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y102     bcd7seg/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y104     bcd7seg/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y104     bcd7seg/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y105     bcd7seg/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y102     bcd7seg/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y102     bcd7seg/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y102     bcd7seg/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     bcd7seg/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/an_s_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/an_s_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/an_s_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/an_s_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y104     bcd7seg/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y104     bcd7seg/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y104     bcd7seg/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y104     bcd7seg/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y105     bcd7seg/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y105     bcd7seg/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.593ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.235%)  route 2.956ns (80.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.790     2.830    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X1Y102         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                195.593    

Slack (MET) :             195.593ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.235%)  route 2.956ns (80.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.790     2.830    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X1Y102         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                195.593    

Slack (MET) :             195.593ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.235%)  route 2.956ns (80.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.790     2.830    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X1Y102         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                195.593    

Slack (MET) :             195.593ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.235%)  route 2.956ns (80.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.790     2.830    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[3]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X1Y102         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                195.593    

Slack (MET) :             195.757ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.704ns (20.284%)  route 2.767ns (79.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.600     2.641    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                195.757    

Slack (MET) :             195.757ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.704ns (20.284%)  route 2.767ns (79.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.600     2.641    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                195.757    

Slack (MET) :             195.757ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.704ns (20.284%)  route 2.767ns (79.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.600     2.641    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[6]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                195.757    

Slack (MET) :             195.757ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.704ns (20.284%)  route 2.767ns (79.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.600     2.641    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[7]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                195.757    

Slack (MET) :             195.858ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.704ns (20.894%)  route 2.665ns (79.106%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.499     2.539    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  bcd7seg/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y105         FDRE                                         r  bcd7seg/counter_reg[12]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y105         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                195.858    

Slack (MET) :             195.996ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.704ns (21.789%)  route 2.527ns (78.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.361     2.401    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[10]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y104         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[10]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                195.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/an_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.232ns (46.294%)  route 0.269ns (53.706%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  bcd7seg/counter_reg[4]/Q
                         net (fo=2, routed)           0.112    -0.313    bcd7seg/counter_reg[4]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  bcd7seg/an_s[1]_i_4/O
                         net (fo=3, routed)           0.157    -0.111    bcd7seg/an_s[1]_i_4_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.046    -0.065 r  bcd7seg/an_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    bcd7seg/an_s[1]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/an_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/an_s_reg[1]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.318    -0.235    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.107    -0.128    bcd7seg/an_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/an_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.231ns (46.076%)  route 0.270ns (53.924%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[8]/Q
                         net (fo=2, routed)           0.111    -0.314    bcd7seg/counter_reg[8]
    SLICE_X0Y104         LUT3 (Prop_lut3_I2_O)        0.045    -0.269 r  bcd7seg/an_s[1]_i_3/O
                         net (fo=3, routed)           0.159    -0.110    bcd7seg/an_s[1]_i_3_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I2_O)        0.045    -0.065 r  bcd7seg/an_s[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    bcd7seg/an_s[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/an_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/an_s_reg[0]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.318    -0.232    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.091    -0.141    bcd7seg/an_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.252ns (40.741%)  route 0.367ns (59.259%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.367    -0.058    bcd7seg/counter_reg[2]
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.053 r  bcd7seg/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.053    bcd7seg/counter_reg[0]_i_2_n_5
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105    -0.142    bcd7seg/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.115%)  route 0.375ns (59.885%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[5]/Q
                         net (fo=2, routed)           0.375    -0.050    bcd7seg/counter_reg[5]
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.060 r  bcd7seg/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.060    bcd7seg/counter_reg[4]_i_1_n_6
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.105    -0.143    bcd7seg/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.251ns (39.983%)  route 0.377ns (60.017%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[1]/Q
                         net (fo=2, routed)           0.377    -0.047    bcd7seg/counter_reg[1]
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.063 r  bcd7seg/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.063    bcd7seg/counter_reg[0]_i_2_n_6
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105    -0.142    bcd7seg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.251ns (39.983%)  route 0.377ns (60.017%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[9]/Q
                         net (fo=2, routed)           0.377    -0.048    bcd7seg/counter_reg[9]
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.062 r  bcd7seg/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.062    bcd7seg/counter_reg[8]_i_1_n_6
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[9]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.105    -0.143    bcd7seg/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.285ns (43.742%)  route 0.367ns (56.258%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.367    -0.058    bcd7seg/counter_reg[2]
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.086 r  bcd7seg/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.086    bcd7seg/counter_reg[0]_i_2_n_4
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[3]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105    -0.142    bcd7seg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.074%)  route 0.318ns (57.926%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  bcd7seg/counter_reg[4]/Q
                         net (fo=2, routed)           0.112    -0.313    bcd7seg/counter_reg[4]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  bcd7seg/an_s[1]_i_4/O
                         net (fo=3, routed)           0.069    -0.199    bcd7seg/an_s[1]_i_4_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.045    -0.154 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.137    -0.017    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[10]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.318    -0.232    
    SLICE_X1Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.250    bcd7seg/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.074%)  route 0.318ns (57.926%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  bcd7seg/counter_reg[4]/Q
                         net (fo=2, routed)           0.112    -0.313    bcd7seg/counter_reg[4]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  bcd7seg/an_s[1]_i_4/O
                         net (fo=3, routed)           0.069    -0.199    bcd7seg/an_s[1]_i_4_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.045    -0.154 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.137    -0.017    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[11]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.318    -0.232    
    SLICE_X1Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.250    bcd7seg/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.074%)  route 0.318ns (57.926%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  bcd7seg/counter_reg[4]/Q
                         net (fo=2, routed)           0.112    -0.313    bcd7seg/counter_reg[4]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  bcd7seg/an_s[1]_i_4/O
                         net (fo=3, routed)           0.069    -0.199    bcd7seg/an_s[1]_i_4_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.045    -0.154 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.137    -0.017    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[8]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.318    -0.232    
    SLICE_X1Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.250    bcd7seg/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      195.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.593ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.235%)  route 2.956ns (80.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.790     2.830    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X1Y102         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                195.593    

Slack (MET) :             195.593ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.235%)  route 2.956ns (80.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.790     2.830    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X1Y102         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                195.593    

Slack (MET) :             195.593ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.235%)  route 2.956ns (80.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.790     2.830    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X1Y102         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                195.593    

Slack (MET) :             195.593ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.235%)  route 2.956ns (80.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.790     2.830    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[3]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X1Y102         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                195.593    

Slack (MET) :             195.757ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.704ns (20.284%)  route 2.767ns (79.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.600     2.641    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                195.757    

Slack (MET) :             195.757ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.704ns (20.284%)  route 2.767ns (79.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.600     2.641    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                195.757    

Slack (MET) :             195.757ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.704ns (20.284%)  route 2.767ns (79.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.600     2.641    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[6]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                195.757    

Slack (MET) :             195.757ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.704ns (20.284%)  route 2.767ns (79.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.600     2.641    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[7]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                195.757    

Slack (MET) :             195.858ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.704ns (20.894%)  route 2.665ns (79.106%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.499     2.539    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  bcd7seg/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y105         FDRE                                         r  bcd7seg/counter_reg[12]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y105         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                195.858    

Slack (MET) :             195.996ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.704ns (21.789%)  route 2.527ns (78.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  bcd7seg/counter_reg[0]/Q
                         net (fo=2, routed)           1.359     0.985    bcd7seg/counter_reg[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.124     1.109 r  bcd7seg/an_s[1]_i_2/O
                         net (fo=3, routed)           0.807     1.916    bcd7seg/an_s[1]_i_2_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124     2.040 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.361     2.401    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[10]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X1Y104         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[10]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                195.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/an_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.232ns (46.294%)  route 0.269ns (53.706%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  bcd7seg/counter_reg[4]/Q
                         net (fo=2, routed)           0.112    -0.313    bcd7seg/counter_reg[4]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  bcd7seg/an_s[1]_i_4/O
                         net (fo=3, routed)           0.157    -0.111    bcd7seg/an_s[1]_i_4_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.046    -0.065 r  bcd7seg/an_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    bcd7seg/an_s[1]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/an_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/an_s_reg[1]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.318    -0.235    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.107    -0.128    bcd7seg/an_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/an_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.231ns (46.076%)  route 0.270ns (53.924%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[8]/Q
                         net (fo=2, routed)           0.111    -0.314    bcd7seg/counter_reg[8]
    SLICE_X0Y104         LUT3 (Prop_lut3_I2_O)        0.045    -0.269 r  bcd7seg/an_s[1]_i_3/O
                         net (fo=3, routed)           0.159    -0.110    bcd7seg/an_s[1]_i_3_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I2_O)        0.045    -0.065 r  bcd7seg/an_s[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    bcd7seg/an_s[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/an_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/an_s_reg[0]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.318    -0.232    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.091    -0.141    bcd7seg/an_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.252ns (40.741%)  route 0.367ns (59.259%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.367    -0.058    bcd7seg/counter_reg[2]
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.053 r  bcd7seg/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.053    bcd7seg/counter_reg[0]_i_2_n_5
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105    -0.142    bcd7seg/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.115%)  route 0.375ns (59.885%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[5]/Q
                         net (fo=2, routed)           0.375    -0.050    bcd7seg/counter_reg[5]
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.060 r  bcd7seg/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.060    bcd7seg/counter_reg[4]_i_1_n_6
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[5]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.105    -0.143    bcd7seg/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.251ns (39.983%)  route 0.377ns (60.017%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[1]/Q
                         net (fo=2, routed)           0.377    -0.047    bcd7seg/counter_reg[1]
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.063 r  bcd7seg/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.063    bcd7seg/counter_reg[0]_i_2_n_6
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[1]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105    -0.142    bcd7seg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.251ns (39.983%)  route 0.377ns (60.017%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[9]/Q
                         net (fo=2, routed)           0.377    -0.048    bcd7seg/counter_reg[9]
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.062 r  bcd7seg/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.062    bcd7seg/counter_reg[8]_i_1_n_6
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[9]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.105    -0.143    bcd7seg/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.285ns (43.742%)  route 0.367ns (56.258%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.367    -0.058    bcd7seg/counter_reg[2]
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.086 r  bcd7seg/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.086    bcd7seg/counter_reg[0]_i_2_n_4
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X1Y102         FDRE                                         r  bcd7seg/counter_reg[3]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105    -0.142    bcd7seg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.074%)  route 0.318ns (57.926%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  bcd7seg/counter_reg[4]/Q
                         net (fo=2, routed)           0.112    -0.313    bcd7seg/counter_reg[4]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  bcd7seg/an_s[1]_i_4/O
                         net (fo=3, routed)           0.069    -0.199    bcd7seg/an_s[1]_i_4_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.045    -0.154 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.137    -0.017    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[10]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.318    -0.232    
    SLICE_X1Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.250    bcd7seg/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.074%)  route 0.318ns (57.926%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  bcd7seg/counter_reg[4]/Q
                         net (fo=2, routed)           0.112    -0.313    bcd7seg/counter_reg[4]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  bcd7seg/an_s[1]_i_4/O
                         net (fo=3, routed)           0.069    -0.199    bcd7seg/an_s[1]_i_4_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.045    -0.154 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.137    -0.017    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[11]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.318    -0.232    
    SLICE_X1Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.250    bcd7seg/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.074%)  route 0.318ns (57.926%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X1Y103         FDRE                                         r  bcd7seg/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  bcd7seg/counter_reg[4]/Q
                         net (fo=2, routed)           0.112    -0.313    bcd7seg/counter_reg[4]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  bcd7seg/an_s[1]_i_4/O
                         net (fo=3, routed)           0.069    -0.199    bcd7seg/an_s[1]_i_4_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.045    -0.154 r  bcd7seg/counter[0]_i_1/O
                         net (fo=13, routed)          0.137    -0.017    bcd7seg/counter[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=15, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X1Y104         FDRE                                         r  bcd7seg/counter_reg[8]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.318    -0.232    
    SLICE_X1Y104         FDRE (Hold_fdre_C_R)        -0.018    -0.250    bcd7seg/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.233    





