

================================================================
== Vivado HLS Report for 'operator_double_div7'
================================================================
* Date:           Fri Aug 31 15:30:13 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div7
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     3.024|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   68|   68|   68|   68|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div7_chunk_fu_146  |lut_div7_chunk  |    1|    1|    1|    1|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     459|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|    1058|     913|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     333|
|Register         |        -|      -|     441|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|    1499|    1705|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |grp_lut_div7_chunk_fu_146  |lut_div7_chunk        |        0|      0|   14|   39|
    |operator_double_dbkb_U9    |operator_double_dbkb  |        0|      0|  522|  437|
    |operator_double_dcud_U10   |operator_double_dcud  |        0|      0|  522|  437|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|      0| 1058|  913|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_244_p2          |     +    |      0|  0|  18|           2|          11|
    |xf_V_8_fu_373_p2             |     +    |      0|  0|  63|           2|          56|
    |new_exp_V_fu_253_p2          |     -    |      0|  0|  18|          11|          11|
    |shift_V_fu_239_p2            |     -    |      0|  0|  18|           1|          11|
    |sel_tmp3_fu_267_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp7_fu_290_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp_fu_216_p2               |   icmp   |      0|  0|  13|          10|           1|
    |tmp_1_fu_249_p2              |   icmp   |      0|  0|  13|          11|          11|
    |tmp_2_fu_302_p2              |   icmp   |      0|  0|  13|          11|           2|
    |tmp_3_fu_229_p2              |   icmp   |      0|  0|  13|          11|           1|
    |tmp_4_fu_234_p2              |   icmp   |      0|  0|  13|          11|          11|
    |tmp_fu_200_p2                |   icmp   |      0|  0|  29|          52|          52|
    |sel_tmp2_demorgan_fu_257_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_6_fu_315_p2              |    or    |      0|  0|   6|           1|           1|
    |p_Repl2_1_fu_321_p3          |  select  |      0|  0|  11|           1|          11|
    |p_Repl2_s_fu_666_p3          |  select  |      0|  0|  52|           1|          52|
    |p_s_fu_307_p3                |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_272_p3          |  select  |      0|  0|  11|           1|          11|
    |shift_V_3_fu_278_p3          |  select  |      0|  0|  11|           1|           1|
    |shift_V_4_fu_295_p3          |  select  |      0|  0|  11|           1|          11|
    |shift_V_cast_cast_fu_222_p3  |  select  |      0|  0|   2|           1|           2|
    |xf_V_5_fu_367_p3             |  select  |      0|  0|  56|           1|          56|
    |xf_V_7_fu_352_p3             |  select  |      0|  0|  56|           1|          56|
    |sel_tmp2_fu_261_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp6_fu_285_p2           |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 459|         137|         377|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  221|         51|    1|         51|
    |grp_lut_div7_chunk_fu_146_d_V     |   97|         20|    3|         60|
    |grp_lut_div7_chunk_fu_146_r_in_V  |   15|          3|    3|          9|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  333|         74|    7|        120|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  50|   0|   50|          0|
    |call_ret10_i_i_reg_936_0                |   3|   0|    3|          0|
    |call_ret11_i_i_reg_941_0                |   3|   0|    3|          0|
    |call_ret12_i_i_reg_946_0                |   3|   0|    3|          0|
    |call_ret13_i_i_reg_951_0                |   3|   0|    3|          0|
    |call_ret14_i_i_reg_956_0                |   3|   0|    3|          0|
    |call_ret15_i_i_reg_961_0                |   3|   0|    3|          0|
    |call_ret16_i_i_reg_966_0                |   3|   0|    3|          0|
    |call_ret17_i_i_reg_971_0                |   3|   0|    3|          0|
    |call_ret18_i_i_reg_976_0                |   3|   0|    3|          0|
    |call_ret2_i_i_reg_896_0                 |   3|   0|    3|          0|
    |call_ret3_i_i_reg_901_0                 |   3|   0|    3|          0|
    |call_ret4_i_i_reg_906_0                 |   3|   0|    3|          0|
    |call_ret5_i_i_reg_911_0                 |   3|   0|    3|          0|
    |call_ret6_i_i_reg_916_0                 |   3|   0|    3|          0|
    |call_ret7_i_i_reg_921_0                 |   3|   0|    3|          0|
    |call_ret8_i_i_reg_926_0                 |   3|   0|    3|          0|
    |call_ret9_i_i_reg_931_0                 |   3|   0|    3|          0|
    |d_chunk_V_10_reg_846                    |   3|   0|    3|          0|
    |d_chunk_V_11_reg_851                    |   3|   0|    3|          0|
    |d_chunk_V_12_reg_856                    |   3|   0|    3|          0|
    |d_chunk_V_13_reg_861                    |   3|   0|    3|          0|
    |d_chunk_V_14_reg_866                    |   3|   0|    3|          0|
    |d_chunk_V_15_reg_871                    |   3|   0|    3|          0|
    |d_chunk_V_16_reg_876                    |   3|   0|    3|          0|
    |d_chunk_V_17_reg_881                    |   3|   0|    3|          0|
    |d_chunk_V_18_reg_886                    |   3|   0|    3|          0|
    |d_chunk_V_1_reg_801                     |   3|   0|    3|          0|
    |d_chunk_V_2_reg_806                     |   3|   0|    3|          0|
    |d_chunk_V_3_reg_811                     |   3|   0|    3|          0|
    |d_chunk_V_4_reg_816                     |   3|   0|    3|          0|
    |d_chunk_V_5_reg_821                     |   3|   0|    3|          0|
    |d_chunk_V_6_reg_826                     |   3|   0|    3|          0|
    |d_chunk_V_7_reg_831                     |   3|   0|    3|          0|
    |d_chunk_V_8_reg_836                     |   3|   0|    3|          0|
    |d_chunk_V_9_reg_841                     |   3|   0|    3|          0|
    |d_chunk_V_reg_891                       |   2|   0|    3|          1|
    |grp_lut_div7_chunk_fu_146_ap_start_reg  |   1|   0|    1|          0|
    |icmp_reg_712                            |   1|   0|    1|          0|
    |new_exp_V_1_reg_689                     |  11|   0|   11|          0|
    |new_mant_V_1_reg_700                    |  52|   0|   52|          0|
    |p_Repl2_1_reg_760                       |  11|   0|   11|          0|
    |p_Repl2_2_reg_684                       |   1|   0|    1|          0|
    |p_Result_i_i_reg_796                    |   2|   0|    2|          0|
    |r_V_20_reg_780                          |  52|   0|   52|          0|
    |r_V_21_reg_785                          |  56|   0|   56|          0|
    |reg_169                                 |   3|   0|    3|          0|
    |shift_V_1_reg_744                       |  11|   0|   11|          0|
    |shift_V_4_reg_749                       |  11|   0|   11|          0|
    |shift_V_cast_cast_reg_718               |   1|   0|   11|         10|
    |shift_V_reg_739                         |  11|   0|   11|          0|
    |tmp_2_reg_755                           |   1|   0|    1|          0|
    |tmp_3_reg_725                           |   1|   0|    1|          0|
    |tmp_4_reg_733                           |   1|   0|    1|          0|
    |tmp_reg_707                             |   1|   0|    1|          0|
    |xf_V_7_reg_790                          |  56|   0|   56|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 441|   0|  452|         11|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div7 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div7 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div7 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div7 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div7 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div7 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div7 | return value |
|in_r       |  in |   64|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.74>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind"   --->   Operation 51 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_read to i64" [test.cpp:69->test.cpp:692]   --->   Operation 52 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [test.cpp:70->test.cpp:692]   --->   Operation 53 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%new_exp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [test.cpp:71->test.cpp:692]   --->   Operation 54 'partselect' 'new_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i64 %p_Val2_s to i52" [test.cpp:72->test.cpp:692]   --->   Operation 55 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.74ns)   --->   "%tmp = icmp ult i52 %new_mant_V_1, -1125899906842624" [test.cpp:698]   --->   Operation 56 'icmp' 'tmp' <Predicate = true> <Delay = 1.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)" [test.cpp:708]   --->   Operation 57 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.29ns)   --->   "%icmp = icmp eq i10 %tmp_8, 0" [test.cpp:708]   --->   Operation 58 'icmp' 'icmp' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.98>
ST_2 : Operation 59 [1/1] (0.65ns)   --->   "%shift_V_cast_cast = select i1 %tmp, i11 3, i11 2" [test.cpp:698]   --->   Operation 59 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.32ns)   --->   "%tmp_3 = icmp eq i11 %new_exp_V_1, 0" [test.cpp:704]   --->   Operation 60 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.32ns)   --->   "%tmp_4 = icmp ult i11 %shift_V_cast_cast, %new_exp_V_1" [test.cpp:707]   --->   Operation 61 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.42ns)   --->   "%shift_V = sub i11 1, %new_exp_V_1" [test.cpp:709]   --->   Operation 62 'sub' 'shift_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.42ns)   --->   "%shift_V_1 = add i11 -1, %new_exp_V_1" [test.cpp:711]   --->   Operation 63 'add' 'shift_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.06>
ST_3 : Operation 64 [1/1] (1.32ns)   --->   "%tmp_1 = icmp ugt i11 %shift_V_cast_cast, %new_exp_V_1" [test.cpp:700]   --->   Operation 64 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.42ns)   --->   "%new_exp_V = sub i11 %new_exp_V_1, %shift_V_cast_cast" [test.cpp:703]   --->   Operation 65 'sub' 'new_exp_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2_demorgan = or i1 %tmp_3, %tmp_4" [test.cpp:704]   --->   Operation 66 'or' 'sel_tmp2_demorgan' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2 = xor i1 %sel_tmp2_demorgan, true" [test.cpp:704]   --->   Operation 67 'xor' 'sel_tmp2' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = and i1 %icmp, %sel_tmp2" [test.cpp:708]   --->   Operation 68 'and' 'sel_tmp3' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp3, i11 %shift_V, i11 %shift_V_1" [test.cpp:708]   --->   Operation 69 'select' 'shift_V_2' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_3, i11 0, i11 %shift_V_2" [test.cpp:704]   --->   Operation 70 'select' 'shift_V_3' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = xor i1 %tmp_3, true" [test.cpp:704]   --->   Operation 71 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = and i1 %tmp_4, %sel_tmp6" [test.cpp:707]   --->   Operation 72 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp7, i11 %shift_V_cast_cast, i11 %shift_V_3" [test.cpp:707]   --->   Operation 73 'select' 'shift_V_4' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.32ns)   --->   "%tmp_2 = icmp eq i11 %new_exp_V_1, -1" [test.cpp:722]   --->   Operation 74 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_s = select i1 %tmp_2, i11 -1, i11 0" [test.cpp:722]   --->   Operation 75 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_6 = or i1 %tmp_2, %tmp_1" [test.cpp:722]   --->   Operation 76 'or' 'tmp_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_6, i11 %p_s, i11 %new_exp_V" [test.cpp:722]   --->   Operation 77 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%xf_V = zext i52 %new_mant_V_1 to i56" [test.cpp:697]   --->   Operation 78 'zext' 'xf_V' <Predicate = (!icmp)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_9 = zext i11 %shift_V_4 to i56" [test.cpp:715]   --->   Operation 79 'zext' 'tmp_9' <Predicate = (!icmp)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i11 %shift_V_4 to i52" [test.cpp:715]   --->   Operation 80 'zext' 'tmp_9_cast' <Predicate = (icmp)> <Delay = 0.00>
ST_4 : Operation 81 [7/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:715]   --->   Operation 81 'lshr' 'r_V_20' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [7/7] (2.29ns)   --->   "%r_V_21 = shl i56 %xf_V, %tmp_9" [test.cpp:717]   --->   Operation 82 'shl' 'r_V_21' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 83 [6/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:715]   --->   Operation 83 'lshr' 'r_V_20' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [6/7] (2.29ns)   --->   "%r_V_21 = shl i56 %xf_V, %tmp_9" [test.cpp:717]   --->   Operation 84 'shl' 'r_V_21' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 85 [5/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:715]   --->   Operation 85 'lshr' 'r_V_20' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [5/7] (2.29ns)   --->   "%r_V_21 = shl i56 %xf_V, %tmp_9" [test.cpp:717]   --->   Operation 86 'shl' 'r_V_21' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 87 [4/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:715]   --->   Operation 87 'lshr' 'r_V_20' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [4/7] (2.29ns)   --->   "%r_V_21 = shl i56 %xf_V, %tmp_9" [test.cpp:717]   --->   Operation 88 'shl' 'r_V_21' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 89 [3/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:715]   --->   Operation 89 'lshr' 'r_V_20' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [3/7] (2.29ns)   --->   "%r_V_21 = shl i56 %xf_V, %tmp_9" [test.cpp:717]   --->   Operation 90 'shl' 'r_V_21' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.29>
ST_9 : Operation 91 [2/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:715]   --->   Operation 91 'lshr' 'r_V_20' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [2/7] (2.29ns)   --->   "%r_V_21 = shl i56 %xf_V, %tmp_9" [test.cpp:717]   --->   Operation 92 'shl' 'r_V_21' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.29>
ST_10 : Operation 93 [1/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:715]   --->   Operation 93 'lshr' 'r_V_20' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/7] (2.29ns)   --->   "%r_V_21 = shl i56 %xf_V, %tmp_9" [test.cpp:717]   --->   Operation 94 'shl' 'r_V_21' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.68>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%r_V_18_cast = zext i52 %r_V_20 to i56" [test.cpp:715]   --->   Operation 95 'zext' 'r_V_18_cast' <Predicate = (icmp)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.68ns)   --->   "%xf_V_7 = select i1 %icmp, i56 %r_V_18_cast, i56 %r_V_21" [test.cpp:714]   --->   Operation 96 'select' 'xf_V_7' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.88>
ST_12 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node xf_V_8)   --->   "%p_Result_s = call i56 @_ssdm_op_BitSet.i56.i56.i32.i1(i56 %xf_V_7, i32 52, i1 true)" [test.cpp:719]   --->   Operation 97 'bitset' 'p_Result_s' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node xf_V_8)   --->   "%xf_V_5 = select i1 %tmp_3, i56 %xf_V_7, i56 %p_Result_s" [test.cpp:704]   --->   Operation 98 'select' 'xf_V_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 99 [1/1] (1.88ns) (out node of the LUT)   --->   "%xf_V_8 = add i56 3, %xf_V_5" [test.cpp:720]   --->   Operation 99 'add' 'xf_V_8' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i2 @_ssdm_op_PartSelect.i2.i56.i32.i32(i56 %xf_V_8, i32 54, i32 55) nounwind" [test.cpp:616->test.cpp:677->test.cpp:721]   --->   Operation 100 'partselect' 'p_Result_i_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%d_chunk_V_1 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 51, i32 53) nounwind" [test.cpp:619->test.cpp:677->test.cpp:721]   --->   Operation 101 'partselect' 'd_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%d_chunk_V_2 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 48, i32 50) nounwind" [test.cpp:622->test.cpp:677->test.cpp:721]   --->   Operation 102 'partselect' 'd_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%d_chunk_V_3 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 45, i32 47) nounwind" [test.cpp:625->test.cpp:677->test.cpp:721]   --->   Operation 103 'partselect' 'd_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%d_chunk_V_4 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 42, i32 44) nounwind" [test.cpp:628->test.cpp:677->test.cpp:721]   --->   Operation 104 'partselect' 'd_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%d_chunk_V_5 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 39, i32 41) nounwind" [test.cpp:631->test.cpp:677->test.cpp:721]   --->   Operation 105 'partselect' 'd_chunk_V_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%d_chunk_V_6 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 36, i32 38) nounwind" [test.cpp:634->test.cpp:677->test.cpp:721]   --->   Operation 106 'partselect' 'd_chunk_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%d_chunk_V_7 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 33, i32 35) nounwind" [test.cpp:637->test.cpp:677->test.cpp:721]   --->   Operation 107 'partselect' 'd_chunk_V_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%d_chunk_V_8 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 30, i32 32) nounwind" [test.cpp:640->test.cpp:677->test.cpp:721]   --->   Operation 108 'partselect' 'd_chunk_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%d_chunk_V_9 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 27, i32 29) nounwind" [test.cpp:643->test.cpp:677->test.cpp:721]   --->   Operation 109 'partselect' 'd_chunk_V_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%d_chunk_V_10 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 24, i32 26) nounwind" [test.cpp:646->test.cpp:677->test.cpp:721]   --->   Operation 110 'partselect' 'd_chunk_V_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%d_chunk_V_11 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 21, i32 23) nounwind" [test.cpp:649->test.cpp:677->test.cpp:721]   --->   Operation 111 'partselect' 'd_chunk_V_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%d_chunk_V_12 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 18, i32 20) nounwind" [test.cpp:652->test.cpp:677->test.cpp:721]   --->   Operation 112 'partselect' 'd_chunk_V_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%d_chunk_V_13 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 15, i32 17) nounwind" [test.cpp:655->test.cpp:677->test.cpp:721]   --->   Operation 113 'partselect' 'd_chunk_V_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%d_chunk_V_14 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 12, i32 14) nounwind" [test.cpp:658->test.cpp:677->test.cpp:721]   --->   Operation 114 'partselect' 'd_chunk_V_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%d_chunk_V_15 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 9, i32 11) nounwind" [test.cpp:661->test.cpp:677->test.cpp:721]   --->   Operation 115 'partselect' 'd_chunk_V_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%d_chunk_V_16 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 6, i32 8) nounwind" [test.cpp:664->test.cpp:677->test.cpp:721]   --->   Operation 116 'partselect' 'd_chunk_V_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%d_chunk_V_17 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 3, i32 5) nounwind" [test.cpp:667->test.cpp:677->test.cpp:721]   --->   Operation 117 'partselect' 'd_chunk_V_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%d_chunk_V_18 = trunc i56 %xf_V_8 to i3" [test.cpp:670->test.cpp:677->test.cpp:721]   --->   Operation 118 'trunc' 'd_chunk_V_18' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.02>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i2 %p_Result_i_i to i3" [test.cpp:616->test.cpp:677->test.cpp:721]   --->   Operation 119 'zext' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [2/2] (3.02ns)   --->   "%call_ret1_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:617->test.cpp:677->test.cpp:721]   --->   Operation 120 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.33>
ST_14 : Operation 121 [1/2] (1.33ns)   --->   "%call_ret1_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:617->test.cpp:677->test.cpp:721]   --->   Operation 121 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i3, i3 } %call_ret1_i_i, 1" [test.cpp:617->test.cpp:677->test.cpp:721]   --->   Operation 122 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 3.02>
ST_15 : Operation 123 [2/2] (3.02ns)   --->   "%call_ret2_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_1, i3 %r_V) nounwind" [test.cpp:620->test.cpp:677->test.cpp:721]   --->   Operation 123 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.33>
ST_16 : Operation 124 [1/2] (1.33ns)   --->   "%call_ret2_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_1, i3 %r_V) nounwind" [test.cpp:620->test.cpp:677->test.cpp:721]   --->   Operation 124 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%r_V_1 = extractvalue { i3, i3 } %call_ret2_i_i, 1" [test.cpp:620->test.cpp:677->test.cpp:721]   --->   Operation 125 'extractvalue' 'r_V_1' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.02>
ST_17 : Operation 126 [2/2] (3.02ns)   --->   "%call_ret3_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_2, i3 %r_V_1) nounwind" [test.cpp:623->test.cpp:677->test.cpp:721]   --->   Operation 126 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.33>
ST_18 : Operation 127 [1/2] (1.33ns)   --->   "%call_ret3_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_2, i3 %r_V_1) nounwind" [test.cpp:623->test.cpp:677->test.cpp:721]   --->   Operation 127 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%r_V_2 = extractvalue { i3, i3 } %call_ret3_i_i, 1" [test.cpp:623->test.cpp:677->test.cpp:721]   --->   Operation 128 'extractvalue' 'r_V_2' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 3.02>
ST_19 : Operation 129 [2/2] (3.02ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_3, i3 %r_V_2) nounwind" [test.cpp:626->test.cpp:677->test.cpp:721]   --->   Operation 129 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.33>
ST_20 : Operation 130 [1/2] (1.33ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_3, i3 %r_V_2) nounwind" [test.cpp:626->test.cpp:677->test.cpp:721]   --->   Operation 130 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%r_V_3 = extractvalue { i3, i3 } %call_ret4_i_i, 1" [test.cpp:626->test.cpp:677->test.cpp:721]   --->   Operation 131 'extractvalue' 'r_V_3' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 3.02>
ST_21 : Operation 132 [2/2] (3.02ns)   --->   "%call_ret5_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_4, i3 %r_V_3) nounwind" [test.cpp:629->test.cpp:677->test.cpp:721]   --->   Operation 132 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.33>
ST_22 : Operation 133 [1/2] (1.33ns)   --->   "%call_ret5_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_4, i3 %r_V_3) nounwind" [test.cpp:629->test.cpp:677->test.cpp:721]   --->   Operation 133 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%r_V_4 = extractvalue { i3, i3 } %call_ret5_i_i, 1" [test.cpp:629->test.cpp:677->test.cpp:721]   --->   Operation 134 'extractvalue' 'r_V_4' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 3.02>
ST_23 : Operation 135 [2/2] (3.02ns)   --->   "%call_ret6_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_5, i3 %r_V_4) nounwind" [test.cpp:632->test.cpp:677->test.cpp:721]   --->   Operation 135 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 1.33>
ST_24 : Operation 136 [1/2] (1.33ns)   --->   "%call_ret6_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_5, i3 %r_V_4) nounwind" [test.cpp:632->test.cpp:677->test.cpp:721]   --->   Operation 136 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 137 [1/1] (0.00ns)   --->   "%r_V_5 = extractvalue { i3, i3 } %call_ret6_i_i, 1" [test.cpp:632->test.cpp:677->test.cpp:721]   --->   Operation 137 'extractvalue' 'r_V_5' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 3.02>
ST_25 : Operation 138 [2/2] (3.02ns)   --->   "%call_ret7_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_6, i3 %r_V_5) nounwind" [test.cpp:635->test.cpp:677->test.cpp:721]   --->   Operation 138 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 1.33>
ST_26 : Operation 139 [1/2] (1.33ns)   --->   "%call_ret7_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_6, i3 %r_V_5) nounwind" [test.cpp:635->test.cpp:677->test.cpp:721]   --->   Operation 139 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 140 [1/1] (0.00ns)   --->   "%r_V_6 = extractvalue { i3, i3 } %call_ret7_i_i, 1" [test.cpp:635->test.cpp:677->test.cpp:721]   --->   Operation 140 'extractvalue' 'r_V_6' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 3.02>
ST_27 : Operation 141 [2/2] (3.02ns)   --->   "%call_ret8_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_7, i3 %r_V_6) nounwind" [test.cpp:638->test.cpp:677->test.cpp:721]   --->   Operation 141 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 1.33>
ST_28 : Operation 142 [1/2] (1.33ns)   --->   "%call_ret8_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_7, i3 %r_V_6) nounwind" [test.cpp:638->test.cpp:677->test.cpp:721]   --->   Operation 142 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 143 [1/1] (0.00ns)   --->   "%r_V_7 = extractvalue { i3, i3 } %call_ret8_i_i, 1" [test.cpp:638->test.cpp:677->test.cpp:721]   --->   Operation 143 'extractvalue' 'r_V_7' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 3.02>
ST_29 : Operation 144 [2/2] (3.02ns)   --->   "%call_ret9_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_8, i3 %r_V_7) nounwind" [test.cpp:641->test.cpp:677->test.cpp:721]   --->   Operation 144 'call' 'call_ret9_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 1.33>
ST_30 : Operation 145 [1/2] (1.33ns)   --->   "%call_ret9_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_8, i3 %r_V_7) nounwind" [test.cpp:641->test.cpp:677->test.cpp:721]   --->   Operation 145 'call' 'call_ret9_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 146 [1/1] (0.00ns)   --->   "%r_V_8 = extractvalue { i3, i3 } %call_ret9_i_i, 1" [test.cpp:641->test.cpp:677->test.cpp:721]   --->   Operation 146 'extractvalue' 'r_V_8' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 3.02>
ST_31 : Operation 147 [2/2] (3.02ns)   --->   "%call_ret10_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_9, i3 %r_V_8) nounwind" [test.cpp:644->test.cpp:677->test.cpp:721]   --->   Operation 147 'call' 'call_ret10_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.33>
ST_32 : Operation 148 [1/2] (1.33ns)   --->   "%call_ret10_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_9, i3 %r_V_8) nounwind" [test.cpp:644->test.cpp:677->test.cpp:721]   --->   Operation 148 'call' 'call_ret10_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 149 [1/1] (0.00ns)   --->   "%r_V_9 = extractvalue { i3, i3 } %call_ret10_i_i, 1" [test.cpp:644->test.cpp:677->test.cpp:721]   --->   Operation 149 'extractvalue' 'r_V_9' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 3.02>
ST_33 : Operation 150 [2/2] (3.02ns)   --->   "%call_ret11_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_10, i3 %r_V_9) nounwind" [test.cpp:647->test.cpp:677->test.cpp:721]   --->   Operation 150 'call' 'call_ret11_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 1.33>
ST_34 : Operation 151 [1/2] (1.33ns)   --->   "%call_ret11_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_10, i3 %r_V_9) nounwind" [test.cpp:647->test.cpp:677->test.cpp:721]   --->   Operation 151 'call' 'call_ret11_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 152 [1/1] (0.00ns)   --->   "%r_V_12 = extractvalue { i3, i3 } %call_ret11_i_i, 1" [test.cpp:647->test.cpp:677->test.cpp:721]   --->   Operation 152 'extractvalue' 'r_V_12' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 3.02>
ST_35 : Operation 153 [2/2] (3.02ns)   --->   "%call_ret12_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_11, i3 %r_V_12) nounwind" [test.cpp:650->test.cpp:677->test.cpp:721]   --->   Operation 153 'call' 'call_ret12_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 1.33>
ST_36 : Operation 154 [1/2] (1.33ns)   --->   "%call_ret12_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_11, i3 %r_V_12) nounwind" [test.cpp:650->test.cpp:677->test.cpp:721]   --->   Operation 154 'call' 'call_ret12_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 155 [1/1] (0.00ns)   --->   "%r_V_13 = extractvalue { i3, i3 } %call_ret12_i_i, 1" [test.cpp:650->test.cpp:677->test.cpp:721]   --->   Operation 155 'extractvalue' 'r_V_13' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 3.02>
ST_37 : Operation 156 [2/2] (3.02ns)   --->   "%call_ret13_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_12, i3 %r_V_13) nounwind" [test.cpp:653->test.cpp:677->test.cpp:721]   --->   Operation 156 'call' 'call_ret13_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 1.33>
ST_38 : Operation 157 [1/2] (1.33ns)   --->   "%call_ret13_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_12, i3 %r_V_13) nounwind" [test.cpp:653->test.cpp:677->test.cpp:721]   --->   Operation 157 'call' 'call_ret13_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 158 [1/1] (0.00ns)   --->   "%r_V_14 = extractvalue { i3, i3 } %call_ret13_i_i, 1" [test.cpp:653->test.cpp:677->test.cpp:721]   --->   Operation 158 'extractvalue' 'r_V_14' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 3.02>
ST_39 : Operation 159 [2/2] (3.02ns)   --->   "%call_ret14_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_13, i3 %r_V_14) nounwind" [test.cpp:656->test.cpp:677->test.cpp:721]   --->   Operation 159 'call' 'call_ret14_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 1.33>
ST_40 : Operation 160 [1/2] (1.33ns)   --->   "%call_ret14_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_13, i3 %r_V_14) nounwind" [test.cpp:656->test.cpp:677->test.cpp:721]   --->   Operation 160 'call' 'call_ret14_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 161 [1/1] (0.00ns)   --->   "%r_V_15 = extractvalue { i3, i3 } %call_ret14_i_i, 1" [test.cpp:656->test.cpp:677->test.cpp:721]   --->   Operation 161 'extractvalue' 'r_V_15' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 3.02>
ST_41 : Operation 162 [2/2] (3.02ns)   --->   "%call_ret15_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_14, i3 %r_V_15) nounwind" [test.cpp:659->test.cpp:677->test.cpp:721]   --->   Operation 162 'call' 'call_ret15_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 1.33>
ST_42 : Operation 163 [1/2] (1.33ns)   --->   "%call_ret15_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_14, i3 %r_V_15) nounwind" [test.cpp:659->test.cpp:677->test.cpp:721]   --->   Operation 163 'call' 'call_ret15_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 164 [1/1] (0.00ns)   --->   "%r_V_16 = extractvalue { i3, i3 } %call_ret15_i_i, 1" [test.cpp:659->test.cpp:677->test.cpp:721]   --->   Operation 164 'extractvalue' 'r_V_16' <Predicate = true> <Delay = 0.00>

State 43 <SV = 42> <Delay = 3.02>
ST_43 : Operation 165 [2/2] (3.02ns)   --->   "%call_ret16_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_15, i3 %r_V_16) nounwind" [test.cpp:662->test.cpp:677->test.cpp:721]   --->   Operation 165 'call' 'call_ret16_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 1.33>
ST_44 : Operation 166 [1/2] (1.33ns)   --->   "%call_ret16_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_15, i3 %r_V_16) nounwind" [test.cpp:662->test.cpp:677->test.cpp:721]   --->   Operation 166 'call' 'call_ret16_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 167 [1/1] (0.00ns)   --->   "%r_V_17 = extractvalue { i3, i3 } %call_ret16_i_i, 1" [test.cpp:662->test.cpp:677->test.cpp:721]   --->   Operation 167 'extractvalue' 'r_V_17' <Predicate = true> <Delay = 0.00>

State 45 <SV = 44> <Delay = 3.02>
ST_45 : Operation 168 [2/2] (3.02ns)   --->   "%call_ret17_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_16, i3 %r_V_17) nounwind" [test.cpp:665->test.cpp:677->test.cpp:721]   --->   Operation 168 'call' 'call_ret17_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 1.33>
ST_46 : Operation 169 [1/2] (1.33ns)   --->   "%call_ret17_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_16, i3 %r_V_17) nounwind" [test.cpp:665->test.cpp:677->test.cpp:721]   --->   Operation 169 'call' 'call_ret17_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 170 [1/1] (0.00ns)   --->   "%r_V_18 = extractvalue { i3, i3 } %call_ret17_i_i, 1" [test.cpp:665->test.cpp:677->test.cpp:721]   --->   Operation 170 'extractvalue' 'r_V_18' <Predicate = true> <Delay = 0.00>

State 47 <SV = 46> <Delay = 3.02>
ST_47 : Operation 171 [2/2] (3.02ns)   --->   "%call_ret18_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_17, i3 %r_V_18) nounwind" [test.cpp:668->test.cpp:677->test.cpp:721]   --->   Operation 171 'call' 'call_ret18_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 1.33>
ST_48 : Operation 172 [1/2] (1.33ns)   --->   "%call_ret18_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_17, i3 %r_V_18) nounwind" [test.cpp:668->test.cpp:677->test.cpp:721]   --->   Operation 172 'call' 'call_ret18_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 173 [1/1] (0.00ns)   --->   "%r_V_19 = extractvalue { i3, i3 } %call_ret18_i_i, 1" [test.cpp:668->test.cpp:677->test.cpp:721]   --->   Operation 173 'extractvalue' 'r_V_19' <Predicate = true> <Delay = 0.00>

State 49 <SV = 48> <Delay = 3.02>
ST_49 : Operation 174 [2/2] (3.02ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_18, i3 %r_V_19) nounwind" [test.cpp:671->test.cpp:677->test.cpp:721]   --->   Operation 174 'call' 'call_ret_i_i' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 2.03>
ST_50 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %in_r) nounwind, !map !258"   --->   Operation 175 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !264"   --->   Operation 176 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @operator_double_div7_1) nounwind"   --->   Operation 177 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V = extractvalue { i3, i3 } %call_ret2_i_i, 0" [test.cpp:620->test.cpp:677->test.cpp:721]   --->   Operation 178 'extractvalue' 'q_chunk_V' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_1 = extractvalue { i3, i3 } %call_ret3_i_i, 0" [test.cpp:623->test.cpp:677->test.cpp:721]   --->   Operation 179 'extractvalue' 'q_chunk_V_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_2 = extractvalue { i3, i3 } %call_ret4_i_i, 0" [test.cpp:626->test.cpp:677->test.cpp:721]   --->   Operation 180 'extractvalue' 'q_chunk_V_2' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_3 = extractvalue { i3, i3 } %call_ret5_i_i, 0" [test.cpp:629->test.cpp:677->test.cpp:721]   --->   Operation 181 'extractvalue' 'q_chunk_V_3' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_4 = extractvalue { i3, i3 } %call_ret6_i_i, 0" [test.cpp:632->test.cpp:677->test.cpp:721]   --->   Operation 182 'extractvalue' 'q_chunk_V_4' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_5 = extractvalue { i3, i3 } %call_ret7_i_i, 0" [test.cpp:635->test.cpp:677->test.cpp:721]   --->   Operation 183 'extractvalue' 'q_chunk_V_5' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_6 = extractvalue { i3, i3 } %call_ret8_i_i, 0" [test.cpp:638->test.cpp:677->test.cpp:721]   --->   Operation 184 'extractvalue' 'q_chunk_V_6' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_7 = extractvalue { i3, i3 } %call_ret9_i_i, 0" [test.cpp:641->test.cpp:677->test.cpp:721]   --->   Operation 185 'extractvalue' 'q_chunk_V_7' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_8 = extractvalue { i3, i3 } %call_ret10_i_i, 0" [test.cpp:644->test.cpp:677->test.cpp:721]   --->   Operation 186 'extractvalue' 'q_chunk_V_8' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_9 = extractvalue { i3, i3 } %call_ret11_i_i, 0" [test.cpp:647->test.cpp:677->test.cpp:721]   --->   Operation 187 'extractvalue' 'q_chunk_V_9' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_10 = extractvalue { i3, i3 } %call_ret12_i_i, 0" [test.cpp:650->test.cpp:677->test.cpp:721]   --->   Operation 188 'extractvalue' 'q_chunk_V_10' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_11 = extractvalue { i3, i3 } %call_ret13_i_i, 0" [test.cpp:653->test.cpp:677->test.cpp:721]   --->   Operation 189 'extractvalue' 'q_chunk_V_11' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_12 = extractvalue { i3, i3 } %call_ret14_i_i, 0" [test.cpp:656->test.cpp:677->test.cpp:721]   --->   Operation 190 'extractvalue' 'q_chunk_V_12' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_13 = extractvalue { i3, i3 } %call_ret15_i_i, 0" [test.cpp:659->test.cpp:677->test.cpp:721]   --->   Operation 191 'extractvalue' 'q_chunk_V_13' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_14 = extractvalue { i3, i3 } %call_ret16_i_i, 0" [test.cpp:662->test.cpp:677->test.cpp:721]   --->   Operation 192 'extractvalue' 'q_chunk_V_14' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_15 = extractvalue { i3, i3 } %call_ret17_i_i, 0" [test.cpp:665->test.cpp:677->test.cpp:721]   --->   Operation 193 'extractvalue' 'q_chunk_V_15' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_16 = extractvalue { i3, i3 } %call_ret18_i_i, 0" [test.cpp:668->test.cpp:677->test.cpp:721]   --->   Operation 194 'extractvalue' 'q_chunk_V_16' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 195 [1/2] (1.33ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_18, i3 %r_V_19) nounwind" [test.cpp:671->test.cpp:677->test.cpp:721]   --->   Operation 195 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_17 = extractvalue { i3, i3 } %call_ret_i_i, 0" [test.cpp:671->test.cpp:677->test.cpp:721]   --->   Operation 196 'extractvalue' 'q_chunk_V_17' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%tmp_12 = trunc i3 %q_chunk_V to i1" [test.cpp:620->test.cpp:677->test.cpp:721]   --->   Operation 197 'trunc' 'tmp_12' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%new_mant_V = call i52 @_ssdm_op_BitConcatenate.i52.i1.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3(i1 %tmp_12, i3 %q_chunk_V_1, i3 %q_chunk_V_2, i3 %q_chunk_V_3, i3 %q_chunk_V_4, i3 %q_chunk_V_5, i3 %q_chunk_V_6, i3 %q_chunk_V_7, i3 %q_chunk_V_8, i3 %q_chunk_V_9, i3 %q_chunk_V_10, i3 %q_chunk_V_11, i3 %q_chunk_V_12, i3 %q_chunk_V_13, i3 %q_chunk_V_14, i3 %q_chunk_V_15, i3 %q_chunk_V_16, i3 %q_chunk_V_17)" [test.cpp:721]   --->   Operation 198 'bitconcatenate' 'new_mant_V' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_50 : Operation 199 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Repl2_s = select i1 %tmp_2, i52 %new_mant_V_1, i52 %new_mant_V" [test.cpp:722]   --->   Operation 199 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind" [test.cpp:96->test.cpp:726]   --->   Operation 200 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 201 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_1 to double" [test.cpp:97->test.cpp:726]   --->   Operation 201 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 202 [1/1] (0.00ns)   --->   "ret double %out" [test.cpp:727]   --->   Operation 202 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 000000000000000000000000000000000000000000000000000]
p_Val2_s          (bitcast       ) [ 000000000000000000000000000000000000000000000000000]
p_Repl2_2         (bitselect     ) [ 001111111111111111111111111111111111111111111111111]
new_exp_V_1       (partselect    ) [ 001100000000000000000000000000000000000000000000000]
new_mant_V_1      (trunc         ) [ 001111111111111111111111111111111111111111111111111]
tmp               (icmp          ) [ 001000000000000000000000000000000000000000000000000]
tmp_8             (partselect    ) [ 000000000000000000000000000000000000000000000000000]
icmp              (icmp          ) [ 001111111111000000000000000000000000000000000000000]
shift_V_cast_cast (select        ) [ 000100000000000000000000000000000000000000000000000]
tmp_3             (icmp          ) [ 000111111111100000000000000000000000000000000000000]
tmp_4             (icmp          ) [ 000100000000000000000000000000000000000000000000000]
shift_V           (sub           ) [ 000100000000000000000000000000000000000000000000000]
shift_V_1         (add           ) [ 000100000000000000000000000000000000000000000000000]
tmp_1             (icmp          ) [ 000000000000000000000000000000000000000000000000000]
new_exp_V         (sub           ) [ 000000000000000000000000000000000000000000000000000]
sel_tmp2_demorgan (or            ) [ 000000000000000000000000000000000000000000000000000]
sel_tmp2          (xor           ) [ 000000000000000000000000000000000000000000000000000]
sel_tmp3          (and           ) [ 000000000000000000000000000000000000000000000000000]
shift_V_2         (select        ) [ 000000000000000000000000000000000000000000000000000]
shift_V_3         (select        ) [ 000000000000000000000000000000000000000000000000000]
sel_tmp6          (xor           ) [ 000000000000000000000000000000000000000000000000000]
sel_tmp7          (and           ) [ 000000000000000000000000000000000000000000000000000]
shift_V_4         (select        ) [ 000010000000000000000000000000000000000000000000000]
tmp_2             (icmp          ) [ 000011111111111111111111111111111111111111111111111]
p_s               (select        ) [ 000000000000000000000000000000000000000000000000000]
tmp_6             (or            ) [ 000000000000000000000000000000000000000000000000000]
p_Repl2_1         (select        ) [ 000011111111111111111111111111111111111111111111111]
xf_V              (zext          ) [ 000001111110000000000000000000000000000000000000000]
tmp_9             (zext          ) [ 000001111110000000000000000000000000000000000000000]
tmp_9_cast        (zext          ) [ 000001111110000000000000000000000000000000000000000]
r_V_20            (lshr          ) [ 000000000001000000000000000000000000000000000000000]
r_V_21            (shl           ) [ 000000000001000000000000000000000000000000000000000]
r_V_18_cast       (zext          ) [ 000000000000000000000000000000000000000000000000000]
xf_V_7            (select        ) [ 000000000000100000000000000000000000000000000000000]
p_Result_s        (bitset        ) [ 000000000000000000000000000000000000000000000000000]
xf_V_5            (select        ) [ 000000000000000000000000000000000000000000000000000]
xf_V_8            (add           ) [ 000000000000000000000000000000000000000000000000000]
p_Result_i_i      (partselect    ) [ 000000000000010000000000000000000000000000000000000]
d_chunk_V_1       (partselect    ) [ 000000000000011110000000000000000000000000000000000]
d_chunk_V_2       (partselect    ) [ 000000000000011111100000000000000000000000000000000]
d_chunk_V_3       (partselect    ) [ 000000000000011111111000000000000000000000000000000]
d_chunk_V_4       (partselect    ) [ 000000000000011111111110000000000000000000000000000]
d_chunk_V_5       (partselect    ) [ 000000000000011111111111100000000000000000000000000]
d_chunk_V_6       (partselect    ) [ 000000000000011111111111111000000000000000000000000]
d_chunk_V_7       (partselect    ) [ 000000000000011111111111111110000000000000000000000]
d_chunk_V_8       (partselect    ) [ 000000000000011111111111111111100000000000000000000]
d_chunk_V_9       (partselect    ) [ 000000000000011111111111111111111000000000000000000]
d_chunk_V_10      (partselect    ) [ 000000000000011111111111111111111110000000000000000]
d_chunk_V_11      (partselect    ) [ 000000000000011111111111111111111111100000000000000]
d_chunk_V_12      (partselect    ) [ 000000000000011111111111111111111111111000000000000]
d_chunk_V_13      (partselect    ) [ 000000000000011111111111111111111111111110000000000]
d_chunk_V_14      (partselect    ) [ 000000000000011111111111111111111111111111100000000]
d_chunk_V_15      (partselect    ) [ 000000000000011111111111111111111111111111111000000]
d_chunk_V_16      (partselect    ) [ 000000000000011111111111111111111111111111111110000]
d_chunk_V_17      (partselect    ) [ 000000000000011111111111111111111111111111111111100]
d_chunk_V_18      (trunc         ) [ 000000000000011111111111111111111111111111111111111]
d_chunk_V         (zext          ) [ 000000000000001000000000000000000000000000000000000]
call_ret1_i_i     (call          ) [ 000000000000000000000000000000000000000000000000000]
r_V               (extractvalue  ) [ 000000000000000110000000000000000000000000000000000]
call_ret2_i_i     (call          ) [ 000000000000000001111111111111111111111111111111111]
r_V_1             (extractvalue  ) [ 000000000000000001100000000000000000000000000000000]
call_ret3_i_i     (call          ) [ 000000000000000000011111111111111111111111111111111]
r_V_2             (extractvalue  ) [ 000000000000000000011000000000000000000000000000000]
call_ret4_i_i     (call          ) [ 000000000000000000000111111111111111111111111111111]
r_V_3             (extractvalue  ) [ 000000000000000000000110000000000000000000000000000]
call_ret5_i_i     (call          ) [ 000000000000000000000001111111111111111111111111111]
r_V_4             (extractvalue  ) [ 000000000000000000000001100000000000000000000000000]
call_ret6_i_i     (call          ) [ 000000000000000000000000011111111111111111111111111]
r_V_5             (extractvalue  ) [ 000000000000000000000000011000000000000000000000000]
call_ret7_i_i     (call          ) [ 000000000000000000000000000111111111111111111111111]
r_V_6             (extractvalue  ) [ 000000000000000000000000000110000000000000000000000]
call_ret8_i_i     (call          ) [ 000000000000000000000000000001111111111111111111111]
r_V_7             (extractvalue  ) [ 000000000000000000000000000001100000000000000000000]
call_ret9_i_i     (call          ) [ 000000000000000000000000000000011111111111111111111]
r_V_8             (extractvalue  ) [ 000000000000000000000000000000011000000000000000000]
call_ret10_i_i    (call          ) [ 000000000000000000000000000000000111111111111111111]
r_V_9             (extractvalue  ) [ 000000000000000000000000000000000110000000000000000]
call_ret11_i_i    (call          ) [ 000000000000000000000000000000000001111111111111111]
r_V_12            (extractvalue  ) [ 000000000000000000000000000000000001100000000000000]
call_ret12_i_i    (call          ) [ 000000000000000000000000000000000000011111111111111]
r_V_13            (extractvalue  ) [ 000000000000000000000000000000000000011000000000000]
call_ret13_i_i    (call          ) [ 000000000000000000000000000000000000000111111111111]
r_V_14            (extractvalue  ) [ 000000000000000000000000000000000000000110000000000]
call_ret14_i_i    (call          ) [ 000000000000000000000000000000000000000001111111111]
r_V_15            (extractvalue  ) [ 000000000000000000000000000000000000000001100000000]
call_ret15_i_i    (call          ) [ 000000000000000000000000000000000000000000011111111]
r_V_16            (extractvalue  ) [ 000000000000000000000000000000000000000000011000000]
call_ret16_i_i    (call          ) [ 000000000000000000000000000000000000000000000111111]
r_V_17            (extractvalue  ) [ 000000000000000000000000000000000000000000000110000]
call_ret17_i_i    (call          ) [ 000000000000000000000000000000000000000000000001111]
r_V_18            (extractvalue  ) [ 000000000000000000000000000000000000000000000001100]
call_ret18_i_i    (call          ) [ 000000000000000000000000000000000000000000000000011]
r_V_19            (extractvalue  ) [ 000000000000000000000000000000000000000000000000011]
StgValue_175      (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000]
StgValue_176      (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000]
StgValue_177      (spectopmodule ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V         (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_1       (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_2       (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_3       (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_4       (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_5       (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_6       (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_7       (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_8       (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_9       (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_10      (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_11      (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_12      (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_13      (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_14      (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_15      (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_16      (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
call_ret_i_i      (call          ) [ 000000000000000000000000000000000000000000000000000]
q_chunk_V_17      (extractvalue  ) [ 000000000000000000000000000000000000000000000000000]
tmp_12            (trunc         ) [ 000000000000000000000000000000000000000000000000000]
new_mant_V        (bitconcatenate) [ 000000000000000000000000000000000000000000000000000]
p_Repl2_s         (select        ) [ 000000000000000000000000000000000000000000000000000]
p_Result_1        (bitconcatenate) [ 000000000000000000000000000000000000000000000000000]
out               (bitcast       ) [ 000000000000000000000000000000000000000000000000000]
StgValue_202      (ret           ) [ 000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i56.i56.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div7_chunk"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_double_div7_1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i52.i1.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="in_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_lut_div7_chunk_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="0" index="3" bw="1" slack="0"/>
<pin id="151" dir="0" index="4" bw="1" slack="0"/>
<pin id="152" dir="0" index="5" bw="1" slack="0"/>
<pin id="153" dir="0" index="6" bw="1" slack="0"/>
<pin id="154" dir="0" index="7" bw="1" slack="0"/>
<pin id="155" dir="0" index="8" bw="1" slack="0"/>
<pin id="156" dir="1" index="9" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1_i_i/13 call_ret2_i_i/15 call_ret3_i_i/17 call_ret4_i_i/19 call_ret5_i_i/21 call_ret6_i_i/23 call_ret7_i_i/25 call_ret8_i_i/27 call_ret9_i_i/29 call_ret10_i_i/31 call_ret11_i_i/33 call_ret12_i_i/35 call_ret13_i_i/37 call_ret14_i_i/39 call_ret15_i_i/41 call_ret16_i_i/43 call_ret17_i_i/45 call_ret18_i_i/47 call_ret_i_i/49 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/14 r_V_1/16 r_V_2/18 r_V_3/20 r_V_4/22 r_V_5/24 r_V_6/26 r_V_7/28 r_V_8/30 r_V_9/32 r_V_12/34 r_V_13/36 r_V_14/38 r_V_15/40 r_V_16/42 r_V_17/44 r_V_18/46 r_V_19/48 "/>
</bind>
</comp>

<comp id="169" class="1005" name="reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="1"/>
<pin id="171" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_V r_V_1 r_V_2 r_V_3 r_V_4 r_V_5 r_V_6 r_V_7 r_V_8 r_V_9 r_V_12 r_V_13 r_V_14 r_V_15 r_V_16 r_V_17 r_V_18 r_V_19 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_Val2_s_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_Repl2_2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="49"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="new_exp_V_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="0" index="2" bw="7" slack="0"/>
<pin id="190" dir="0" index="3" bw="7" slack="0"/>
<pin id="191" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="new_mant_V_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="52" slack="0"/>
<pin id="202" dir="0" index="1" bw="52" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_8_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="0" index="2" bw="7" slack="0"/>
<pin id="210" dir="0" index="3" bw="7" slack="0"/>
<pin id="211" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="0"/>
<pin id="218" dir="0" index="1" bw="10" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="shift_V_cast_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="11" slack="0"/>
<pin id="225" dir="0" index="2" bw="11" slack="0"/>
<pin id="226" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_3_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="1"/>
<pin id="231" dir="0" index="1" bw="11" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_4_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="0"/>
<pin id="236" dir="0" index="1" bw="11" slack="1"/>
<pin id="237" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="shift_V_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="11" slack="1"/>
<pin id="242" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="shift_V_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="11" slack="1"/>
<pin id="247" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="11" slack="1"/>
<pin id="251" dir="0" index="1" bw="11" slack="2"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="new_exp_V_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="2"/>
<pin id="255" dir="0" index="1" bw="3" slack="1"/>
<pin id="256" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sel_tmp2_demorgan_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="1" slack="1"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2_demorgan/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sel_tmp2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sel_tmp3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="2"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="shift_V_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="11" slack="1"/>
<pin id="275" dir="0" index="2" bw="11" slack="1"/>
<pin id="276" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shift_V_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="11" slack="0"/>
<pin id="281" dir="0" index="2" bw="11" slack="0"/>
<pin id="282" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sel_tmp6_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sel_tmp7_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="shift_V_4_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="11" slack="1"/>
<pin id="298" dir="0" index="2" bw="11" slack="0"/>
<pin id="299" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="2"/>
<pin id="304" dir="0" index="1" bw="11" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="11" slack="0"/>
<pin id="310" dir="0" index="2" bw="11" slack="0"/>
<pin id="311" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_6_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_Repl2_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="11" slack="0"/>
<pin id="324" dir="0" index="2" bw="11" slack="0"/>
<pin id="325" dir="1" index="3" bw="11" slack="47"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="xf_V_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="52" slack="3"/>
<pin id="331" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_9_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="1"/>
<pin id="334" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_9_cast_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="1"/>
<pin id="337" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="52" slack="3"/>
<pin id="340" dir="0" index="1" bw="11" slack="0"/>
<pin id="341" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_20/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="52" slack="0"/>
<pin id="345" dir="0" index="1" bw="11" slack="0"/>
<pin id="346" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_21/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="r_V_18_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="52" slack="1"/>
<pin id="351" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_18_cast/11 "/>
</bind>
</comp>

<comp id="352" class="1004" name="xf_V_7_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="10"/>
<pin id="354" dir="0" index="1" bw="56" slack="0"/>
<pin id="355" dir="0" index="2" bw="56" slack="1"/>
<pin id="356" dir="1" index="3" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_7/11 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_Result_s_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="56" slack="0"/>
<pin id="360" dir="0" index="1" bw="56" slack="1"/>
<pin id="361" dir="0" index="2" bw="7" slack="0"/>
<pin id="362" dir="0" index="3" bw="1" slack="0"/>
<pin id="363" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="367" class="1004" name="xf_V_5_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="10"/>
<pin id="369" dir="0" index="1" bw="56" slack="1"/>
<pin id="370" dir="0" index="2" bw="56" slack="0"/>
<pin id="371" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_5/12 "/>
</bind>
</comp>

<comp id="373" class="1004" name="xf_V_8_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="0"/>
<pin id="375" dir="0" index="1" bw="56" slack="0"/>
<pin id="376" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V_8/12 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_Result_i_i_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="0"/>
<pin id="381" dir="0" index="1" bw="56" slack="0"/>
<pin id="382" dir="0" index="2" bw="7" slack="0"/>
<pin id="383" dir="0" index="3" bw="7" slack="0"/>
<pin id="384" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/12 "/>
</bind>
</comp>

<comp id="389" class="1004" name="d_chunk_V_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="3" slack="0"/>
<pin id="391" dir="0" index="1" bw="56" slack="0"/>
<pin id="392" dir="0" index="2" bw="7" slack="0"/>
<pin id="393" dir="0" index="3" bw="7" slack="0"/>
<pin id="394" dir="1" index="4" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_1/12 "/>
</bind>
</comp>

<comp id="399" class="1004" name="d_chunk_V_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="0" index="1" bw="56" slack="0"/>
<pin id="402" dir="0" index="2" bw="7" slack="0"/>
<pin id="403" dir="0" index="3" bw="7" slack="0"/>
<pin id="404" dir="1" index="4" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_2/12 "/>
</bind>
</comp>

<comp id="409" class="1004" name="d_chunk_V_3_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="0" index="1" bw="56" slack="0"/>
<pin id="412" dir="0" index="2" bw="7" slack="0"/>
<pin id="413" dir="0" index="3" bw="7" slack="0"/>
<pin id="414" dir="1" index="4" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_3/12 "/>
</bind>
</comp>

<comp id="419" class="1004" name="d_chunk_V_4_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="3" slack="0"/>
<pin id="421" dir="0" index="1" bw="56" slack="0"/>
<pin id="422" dir="0" index="2" bw="7" slack="0"/>
<pin id="423" dir="0" index="3" bw="7" slack="0"/>
<pin id="424" dir="1" index="4" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_4/12 "/>
</bind>
</comp>

<comp id="429" class="1004" name="d_chunk_V_5_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="3" slack="0"/>
<pin id="431" dir="0" index="1" bw="56" slack="0"/>
<pin id="432" dir="0" index="2" bw="7" slack="0"/>
<pin id="433" dir="0" index="3" bw="7" slack="0"/>
<pin id="434" dir="1" index="4" bw="3" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_5/12 "/>
</bind>
</comp>

<comp id="439" class="1004" name="d_chunk_V_6_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="0" index="1" bw="56" slack="0"/>
<pin id="442" dir="0" index="2" bw="7" slack="0"/>
<pin id="443" dir="0" index="3" bw="7" slack="0"/>
<pin id="444" dir="1" index="4" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_6/12 "/>
</bind>
</comp>

<comp id="449" class="1004" name="d_chunk_V_7_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="3" slack="0"/>
<pin id="451" dir="0" index="1" bw="56" slack="0"/>
<pin id="452" dir="0" index="2" bw="7" slack="0"/>
<pin id="453" dir="0" index="3" bw="7" slack="0"/>
<pin id="454" dir="1" index="4" bw="3" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_7/12 "/>
</bind>
</comp>

<comp id="459" class="1004" name="d_chunk_V_8_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="0"/>
<pin id="461" dir="0" index="1" bw="56" slack="0"/>
<pin id="462" dir="0" index="2" bw="6" slack="0"/>
<pin id="463" dir="0" index="3" bw="7" slack="0"/>
<pin id="464" dir="1" index="4" bw="3" slack="17"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_8/12 "/>
</bind>
</comp>

<comp id="469" class="1004" name="d_chunk_V_9_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="3" slack="0"/>
<pin id="471" dir="0" index="1" bw="56" slack="0"/>
<pin id="472" dir="0" index="2" bw="6" slack="0"/>
<pin id="473" dir="0" index="3" bw="6" slack="0"/>
<pin id="474" dir="1" index="4" bw="3" slack="19"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_9/12 "/>
</bind>
</comp>

<comp id="479" class="1004" name="d_chunk_V_10_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="0"/>
<pin id="481" dir="0" index="1" bw="56" slack="0"/>
<pin id="482" dir="0" index="2" bw="6" slack="0"/>
<pin id="483" dir="0" index="3" bw="6" slack="0"/>
<pin id="484" dir="1" index="4" bw="3" slack="21"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_10/12 "/>
</bind>
</comp>

<comp id="489" class="1004" name="d_chunk_V_11_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="3" slack="0"/>
<pin id="491" dir="0" index="1" bw="56" slack="0"/>
<pin id="492" dir="0" index="2" bw="6" slack="0"/>
<pin id="493" dir="0" index="3" bw="6" slack="0"/>
<pin id="494" dir="1" index="4" bw="3" slack="23"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_11/12 "/>
</bind>
</comp>

<comp id="499" class="1004" name="d_chunk_V_12_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="0"/>
<pin id="501" dir="0" index="1" bw="56" slack="0"/>
<pin id="502" dir="0" index="2" bw="6" slack="0"/>
<pin id="503" dir="0" index="3" bw="6" slack="0"/>
<pin id="504" dir="1" index="4" bw="3" slack="25"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_12/12 "/>
</bind>
</comp>

<comp id="509" class="1004" name="d_chunk_V_13_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="3" slack="0"/>
<pin id="511" dir="0" index="1" bw="56" slack="0"/>
<pin id="512" dir="0" index="2" bw="5" slack="0"/>
<pin id="513" dir="0" index="3" bw="6" slack="0"/>
<pin id="514" dir="1" index="4" bw="3" slack="27"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_13/12 "/>
</bind>
</comp>

<comp id="519" class="1004" name="d_chunk_V_14_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="0"/>
<pin id="521" dir="0" index="1" bw="56" slack="0"/>
<pin id="522" dir="0" index="2" bw="5" slack="0"/>
<pin id="523" dir="0" index="3" bw="5" slack="0"/>
<pin id="524" dir="1" index="4" bw="3" slack="29"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_14/12 "/>
</bind>
</comp>

<comp id="529" class="1004" name="d_chunk_V_15_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="3" slack="0"/>
<pin id="531" dir="0" index="1" bw="56" slack="0"/>
<pin id="532" dir="0" index="2" bw="5" slack="0"/>
<pin id="533" dir="0" index="3" bw="5" slack="0"/>
<pin id="534" dir="1" index="4" bw="3" slack="31"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_15/12 "/>
</bind>
</comp>

<comp id="539" class="1004" name="d_chunk_V_16_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="0"/>
<pin id="541" dir="0" index="1" bw="56" slack="0"/>
<pin id="542" dir="0" index="2" bw="4" slack="0"/>
<pin id="543" dir="0" index="3" bw="5" slack="0"/>
<pin id="544" dir="1" index="4" bw="3" slack="33"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_16/12 "/>
</bind>
</comp>

<comp id="549" class="1004" name="d_chunk_V_17_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="0"/>
<pin id="551" dir="0" index="1" bw="56" slack="0"/>
<pin id="552" dir="0" index="2" bw="3" slack="0"/>
<pin id="553" dir="0" index="3" bw="4" slack="0"/>
<pin id="554" dir="1" index="4" bw="3" slack="35"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_17/12 "/>
</bind>
</comp>

<comp id="559" class="1004" name="d_chunk_V_18_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="56" slack="0"/>
<pin id="561" dir="1" index="1" bw="3" slack="37"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="d_chunk_V_18/12 "/>
</bind>
</comp>

<comp id="563" class="1004" name="d_chunk_V_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2" slack="1"/>
<pin id="565" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d_chunk_V/13 "/>
</bind>
</comp>

<comp id="567" class="1004" name="q_chunk_V_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="6" slack="34"/>
<pin id="569" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V/50 "/>
</bind>
</comp>

<comp id="570" class="1004" name="q_chunk_V_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="6" slack="32"/>
<pin id="572" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_1/50 "/>
</bind>
</comp>

<comp id="573" class="1004" name="q_chunk_V_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="6" slack="30"/>
<pin id="575" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_2/50 "/>
</bind>
</comp>

<comp id="576" class="1004" name="q_chunk_V_3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="6" slack="28"/>
<pin id="578" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_3/50 "/>
</bind>
</comp>

<comp id="579" class="1004" name="q_chunk_V_4_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="26"/>
<pin id="581" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_4/50 "/>
</bind>
</comp>

<comp id="582" class="1004" name="q_chunk_V_5_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="6" slack="24"/>
<pin id="584" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_5/50 "/>
</bind>
</comp>

<comp id="585" class="1004" name="q_chunk_V_6_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="6" slack="22"/>
<pin id="587" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_6/50 "/>
</bind>
</comp>

<comp id="588" class="1004" name="q_chunk_V_7_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="6" slack="20"/>
<pin id="590" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_7/50 "/>
</bind>
</comp>

<comp id="591" class="1004" name="q_chunk_V_8_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="6" slack="18"/>
<pin id="593" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_8/50 "/>
</bind>
</comp>

<comp id="594" class="1004" name="q_chunk_V_9_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="16"/>
<pin id="596" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_9/50 "/>
</bind>
</comp>

<comp id="597" class="1004" name="q_chunk_V_10_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="6" slack="14"/>
<pin id="599" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_10/50 "/>
</bind>
</comp>

<comp id="600" class="1004" name="q_chunk_V_11_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="6" slack="12"/>
<pin id="602" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_11/50 "/>
</bind>
</comp>

<comp id="603" class="1004" name="q_chunk_V_12_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="6" slack="10"/>
<pin id="605" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_12/50 "/>
</bind>
</comp>

<comp id="606" class="1004" name="q_chunk_V_13_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="8"/>
<pin id="608" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_13/50 "/>
</bind>
</comp>

<comp id="609" class="1004" name="q_chunk_V_14_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="6" slack="6"/>
<pin id="611" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_14/50 "/>
</bind>
</comp>

<comp id="612" class="1004" name="q_chunk_V_15_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="6" slack="4"/>
<pin id="614" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_15/50 "/>
</bind>
</comp>

<comp id="615" class="1004" name="q_chunk_V_16_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="2"/>
<pin id="617" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_16/50 "/>
</bind>
</comp>

<comp id="618" class="1004" name="q_chunk_V_17_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="6" slack="0"/>
<pin id="620" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_17/50 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_12_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="3" slack="0"/>
<pin id="624" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/50 "/>
</bind>
</comp>

<comp id="626" class="1004" name="new_mant_V_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="52" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="0" index="2" bw="3" slack="0"/>
<pin id="630" dir="0" index="3" bw="3" slack="0"/>
<pin id="631" dir="0" index="4" bw="3" slack="0"/>
<pin id="632" dir="0" index="5" bw="3" slack="0"/>
<pin id="633" dir="0" index="6" bw="3" slack="0"/>
<pin id="634" dir="0" index="7" bw="3" slack="0"/>
<pin id="635" dir="0" index="8" bw="3" slack="0"/>
<pin id="636" dir="0" index="9" bw="3" slack="0"/>
<pin id="637" dir="0" index="10" bw="3" slack="0"/>
<pin id="638" dir="0" index="11" bw="3" slack="0"/>
<pin id="639" dir="0" index="12" bw="3" slack="0"/>
<pin id="640" dir="0" index="13" bw="3" slack="0"/>
<pin id="641" dir="0" index="14" bw="3" slack="0"/>
<pin id="642" dir="0" index="15" bw="3" slack="0"/>
<pin id="643" dir="0" index="16" bw="3" slack="0"/>
<pin id="644" dir="0" index="17" bw="3" slack="0"/>
<pin id="645" dir="0" index="18" bw="3" slack="0"/>
<pin id="646" dir="1" index="19" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V/50 "/>
</bind>
</comp>

<comp id="666" class="1004" name="p_Repl2_s_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="47"/>
<pin id="668" dir="0" index="1" bw="52" slack="49"/>
<pin id="669" dir="0" index="2" bw="52" slack="0"/>
<pin id="670" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_s/50 "/>
</bind>
</comp>

<comp id="672" class="1004" name="p_Result_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="64" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="49"/>
<pin id="675" dir="0" index="2" bw="11" slack="47"/>
<pin id="676" dir="0" index="3" bw="52" slack="0"/>
<pin id="677" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/50 "/>
</bind>
</comp>

<comp id="680" class="1004" name="out_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="0"/>
<pin id="682" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/50 "/>
</bind>
</comp>

<comp id="684" class="1005" name="p_Repl2_2_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="49"/>
<pin id="686" dir="1" index="1" bw="1" slack="49"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="689" class="1005" name="new_exp_V_1_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="11" slack="1"/>
<pin id="691" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="new_exp_V_1 "/>
</bind>
</comp>

<comp id="700" class="1005" name="new_mant_V_1_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="52" slack="3"/>
<pin id="702" dir="1" index="1" bw="52" slack="3"/>
</pin_list>
<bind>
<opset="new_mant_V_1 "/>
</bind>
</comp>

<comp id="707" class="1005" name="tmp_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="1"/>
<pin id="709" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="712" class="1005" name="icmp_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="2"/>
<pin id="714" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="718" class="1005" name="shift_V_cast_cast_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="11" slack="1"/>
<pin id="720" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_cast_cast "/>
</bind>
</comp>

<comp id="725" class="1005" name="tmp_3_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="1"/>
<pin id="727" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="733" class="1005" name="tmp_4_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="739" class="1005" name="shift_V_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="11" slack="1"/>
<pin id="741" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V "/>
</bind>
</comp>

<comp id="744" class="1005" name="shift_V_1_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="11" slack="1"/>
<pin id="746" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_1 "/>
</bind>
</comp>

<comp id="749" class="1005" name="shift_V_4_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="11" slack="1"/>
<pin id="751" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_4 "/>
</bind>
</comp>

<comp id="755" class="1005" name="tmp_2_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="47"/>
<pin id="757" dir="1" index="1" bw="1" slack="47"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="760" class="1005" name="p_Repl2_1_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="11" slack="47"/>
<pin id="762" dir="1" index="1" bw="11" slack="47"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="765" class="1005" name="xf_V_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="56" slack="1"/>
<pin id="767" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="xf_V "/>
</bind>
</comp>

<comp id="770" class="1005" name="tmp_9_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="56" slack="1"/>
<pin id="772" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="775" class="1005" name="tmp_9_cast_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="52" slack="1"/>
<pin id="777" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="780" class="1005" name="r_V_20_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="52" slack="1"/>
<pin id="782" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="r_V_20 "/>
</bind>
</comp>

<comp id="785" class="1005" name="r_V_21_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="56" slack="1"/>
<pin id="787" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="r_V_21 "/>
</bind>
</comp>

<comp id="790" class="1005" name="xf_V_7_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="56" slack="1"/>
<pin id="792" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_7 "/>
</bind>
</comp>

<comp id="796" class="1005" name="p_Result_i_i_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="2" slack="1"/>
<pin id="798" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i_i "/>
</bind>
</comp>

<comp id="801" class="1005" name="d_chunk_V_1_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="3" slack="3"/>
<pin id="803" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="d_chunk_V_1 "/>
</bind>
</comp>

<comp id="806" class="1005" name="d_chunk_V_2_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="3" slack="5"/>
<pin id="808" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="d_chunk_V_2 "/>
</bind>
</comp>

<comp id="811" class="1005" name="d_chunk_V_3_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="3" slack="7"/>
<pin id="813" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="d_chunk_V_3 "/>
</bind>
</comp>

<comp id="816" class="1005" name="d_chunk_V_4_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="3" slack="9"/>
<pin id="818" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="d_chunk_V_4 "/>
</bind>
</comp>

<comp id="821" class="1005" name="d_chunk_V_5_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="3" slack="11"/>
<pin id="823" dir="1" index="1" bw="3" slack="11"/>
</pin_list>
<bind>
<opset="d_chunk_V_5 "/>
</bind>
</comp>

<comp id="826" class="1005" name="d_chunk_V_6_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="3" slack="13"/>
<pin id="828" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="d_chunk_V_6 "/>
</bind>
</comp>

<comp id="831" class="1005" name="d_chunk_V_7_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="3" slack="15"/>
<pin id="833" dir="1" index="1" bw="3" slack="15"/>
</pin_list>
<bind>
<opset="d_chunk_V_7 "/>
</bind>
</comp>

<comp id="836" class="1005" name="d_chunk_V_8_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="3" slack="17"/>
<pin id="838" dir="1" index="1" bw="3" slack="17"/>
</pin_list>
<bind>
<opset="d_chunk_V_8 "/>
</bind>
</comp>

<comp id="841" class="1005" name="d_chunk_V_9_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="3" slack="19"/>
<pin id="843" dir="1" index="1" bw="3" slack="19"/>
</pin_list>
<bind>
<opset="d_chunk_V_9 "/>
</bind>
</comp>

<comp id="846" class="1005" name="d_chunk_V_10_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="3" slack="21"/>
<pin id="848" dir="1" index="1" bw="3" slack="21"/>
</pin_list>
<bind>
<opset="d_chunk_V_10 "/>
</bind>
</comp>

<comp id="851" class="1005" name="d_chunk_V_11_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="3" slack="23"/>
<pin id="853" dir="1" index="1" bw="3" slack="23"/>
</pin_list>
<bind>
<opset="d_chunk_V_11 "/>
</bind>
</comp>

<comp id="856" class="1005" name="d_chunk_V_12_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="3" slack="25"/>
<pin id="858" dir="1" index="1" bw="3" slack="25"/>
</pin_list>
<bind>
<opset="d_chunk_V_12 "/>
</bind>
</comp>

<comp id="861" class="1005" name="d_chunk_V_13_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="3" slack="27"/>
<pin id="863" dir="1" index="1" bw="3" slack="27"/>
</pin_list>
<bind>
<opset="d_chunk_V_13 "/>
</bind>
</comp>

<comp id="866" class="1005" name="d_chunk_V_14_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="3" slack="29"/>
<pin id="868" dir="1" index="1" bw="3" slack="29"/>
</pin_list>
<bind>
<opset="d_chunk_V_14 "/>
</bind>
</comp>

<comp id="871" class="1005" name="d_chunk_V_15_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="3" slack="31"/>
<pin id="873" dir="1" index="1" bw="3" slack="31"/>
</pin_list>
<bind>
<opset="d_chunk_V_15 "/>
</bind>
</comp>

<comp id="876" class="1005" name="d_chunk_V_16_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="3" slack="33"/>
<pin id="878" dir="1" index="1" bw="3" slack="33"/>
</pin_list>
<bind>
<opset="d_chunk_V_16 "/>
</bind>
</comp>

<comp id="881" class="1005" name="d_chunk_V_17_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="3" slack="35"/>
<pin id="883" dir="1" index="1" bw="3" slack="35"/>
</pin_list>
<bind>
<opset="d_chunk_V_17 "/>
</bind>
</comp>

<comp id="886" class="1005" name="d_chunk_V_18_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="3" slack="37"/>
<pin id="888" dir="1" index="1" bw="3" slack="37"/>
</pin_list>
<bind>
<opset="d_chunk_V_18 "/>
</bind>
</comp>

<comp id="891" class="1005" name="d_chunk_V_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="3" slack="1"/>
<pin id="893" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_chunk_V "/>
</bind>
</comp>

<comp id="896" class="1005" name="call_ret2_i_i_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="6" slack="34"/>
<pin id="898" dir="1" index="1" bw="6" slack="34"/>
</pin_list>
<bind>
<opset="call_ret2_i_i "/>
</bind>
</comp>

<comp id="901" class="1005" name="call_ret3_i_i_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="6" slack="32"/>
<pin id="903" dir="1" index="1" bw="6" slack="32"/>
</pin_list>
<bind>
<opset="call_ret3_i_i "/>
</bind>
</comp>

<comp id="906" class="1005" name="call_ret4_i_i_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="6" slack="30"/>
<pin id="908" dir="1" index="1" bw="6" slack="30"/>
</pin_list>
<bind>
<opset="call_ret4_i_i "/>
</bind>
</comp>

<comp id="911" class="1005" name="call_ret5_i_i_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="6" slack="28"/>
<pin id="913" dir="1" index="1" bw="6" slack="28"/>
</pin_list>
<bind>
<opset="call_ret5_i_i "/>
</bind>
</comp>

<comp id="916" class="1005" name="call_ret6_i_i_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="6" slack="26"/>
<pin id="918" dir="1" index="1" bw="6" slack="26"/>
</pin_list>
<bind>
<opset="call_ret6_i_i "/>
</bind>
</comp>

<comp id="921" class="1005" name="call_ret7_i_i_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="6" slack="24"/>
<pin id="923" dir="1" index="1" bw="6" slack="24"/>
</pin_list>
<bind>
<opset="call_ret7_i_i "/>
</bind>
</comp>

<comp id="926" class="1005" name="call_ret8_i_i_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="6" slack="22"/>
<pin id="928" dir="1" index="1" bw="6" slack="22"/>
</pin_list>
<bind>
<opset="call_ret8_i_i "/>
</bind>
</comp>

<comp id="931" class="1005" name="call_ret9_i_i_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="6" slack="20"/>
<pin id="933" dir="1" index="1" bw="6" slack="20"/>
</pin_list>
<bind>
<opset="call_ret9_i_i "/>
</bind>
</comp>

<comp id="936" class="1005" name="call_ret10_i_i_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="6" slack="18"/>
<pin id="938" dir="1" index="1" bw="6" slack="18"/>
</pin_list>
<bind>
<opset="call_ret10_i_i "/>
</bind>
</comp>

<comp id="941" class="1005" name="call_ret11_i_i_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="6" slack="16"/>
<pin id="943" dir="1" index="1" bw="6" slack="16"/>
</pin_list>
<bind>
<opset="call_ret11_i_i "/>
</bind>
</comp>

<comp id="946" class="1005" name="call_ret12_i_i_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="6" slack="14"/>
<pin id="948" dir="1" index="1" bw="6" slack="14"/>
</pin_list>
<bind>
<opset="call_ret12_i_i "/>
</bind>
</comp>

<comp id="951" class="1005" name="call_ret13_i_i_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="6" slack="12"/>
<pin id="953" dir="1" index="1" bw="6" slack="12"/>
</pin_list>
<bind>
<opset="call_ret13_i_i "/>
</bind>
</comp>

<comp id="956" class="1005" name="call_ret14_i_i_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="6" slack="10"/>
<pin id="958" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="call_ret14_i_i "/>
</bind>
</comp>

<comp id="961" class="1005" name="call_ret15_i_i_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="6" slack="8"/>
<pin id="963" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="call_ret15_i_i "/>
</bind>
</comp>

<comp id="966" class="1005" name="call_ret16_i_i_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="6" slack="6"/>
<pin id="968" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="call_ret16_i_i "/>
</bind>
</comp>

<comp id="971" class="1005" name="call_ret17_i_i_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="6" slack="4"/>
<pin id="973" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="call_ret17_i_i "/>
</bind>
</comp>

<comp id="976" class="1005" name="call_ret18_i_i_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="6" slack="2"/>
<pin id="978" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="call_ret18_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="144"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="157"><net_src comp="124" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="126" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="146" pin=5"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="146" pin=6"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="146" pin=7"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="146" pin=8"/></net>

<net id="168"><net_src comp="146" pin="9"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="177"><net_src comp="140" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="174" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="199"><net_src comp="174" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="174" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="220"><net_src comp="206" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="222" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="265"><net_src comp="257" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="44" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="261" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="267" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="38" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="272" pin="3"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="44" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="278" pin="3"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="302" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="42" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="38" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="302" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="249" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="307" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="253" pin="2"/><net_sink comp="321" pin=2"/></net>

<net id="342"><net_src comp="335" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="329" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="332" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="46" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="22" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="366"><net_src comp="44" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="372"><net_src comp="358" pin="4"/><net_sink comp="367" pin=2"/></net>

<net id="377"><net_src comp="48" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="367" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="50" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="52" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="395"><net_src comp="56" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="373" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="58" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="30" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="405"><net_src comp="56" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="373" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="60" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="62" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="415"><net_src comp="56" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="373" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="64" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="418"><net_src comp="66" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="425"><net_src comp="56" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="373" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="68" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="70" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="435"><net_src comp="56" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="373" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="72" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="74" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="445"><net_src comp="56" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="373" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="76" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="78" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="455"><net_src comp="56" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="373" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="80" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="82" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="465"><net_src comp="56" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="373" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="84" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="86" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="475"><net_src comp="56" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="373" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="88" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="90" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="485"><net_src comp="56" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="373" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="92" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="94" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="495"><net_src comp="56" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="373" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="96" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="98" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="505"><net_src comp="56" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="373" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="100" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="102" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="515"><net_src comp="56" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="373" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="104" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="106" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="525"><net_src comp="56" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="373" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="108" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="528"><net_src comp="110" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="535"><net_src comp="56" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="373" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="112" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="538"><net_src comp="114" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="545"><net_src comp="56" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="373" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="116" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="118" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="555"><net_src comp="56" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="373" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="120" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="558"><net_src comp="122" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="562"><net_src comp="373" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="563" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="621"><net_src comp="146" pin="9"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="567" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="647"><net_src comp="136" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="648"><net_src comp="622" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="649"><net_src comp="570" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="650"><net_src comp="573" pin="1"/><net_sink comp="626" pin=3"/></net>

<net id="651"><net_src comp="576" pin="1"/><net_sink comp="626" pin=4"/></net>

<net id="652"><net_src comp="579" pin="1"/><net_sink comp="626" pin=5"/></net>

<net id="653"><net_src comp="582" pin="1"/><net_sink comp="626" pin=6"/></net>

<net id="654"><net_src comp="585" pin="1"/><net_sink comp="626" pin=7"/></net>

<net id="655"><net_src comp="588" pin="1"/><net_sink comp="626" pin=8"/></net>

<net id="656"><net_src comp="591" pin="1"/><net_sink comp="626" pin=9"/></net>

<net id="657"><net_src comp="594" pin="1"/><net_sink comp="626" pin=10"/></net>

<net id="658"><net_src comp="597" pin="1"/><net_sink comp="626" pin=11"/></net>

<net id="659"><net_src comp="600" pin="1"/><net_sink comp="626" pin=12"/></net>

<net id="660"><net_src comp="603" pin="1"/><net_sink comp="626" pin=13"/></net>

<net id="661"><net_src comp="606" pin="1"/><net_sink comp="626" pin=14"/></net>

<net id="662"><net_src comp="609" pin="1"/><net_sink comp="626" pin=15"/></net>

<net id="663"><net_src comp="612" pin="1"/><net_sink comp="626" pin=16"/></net>

<net id="664"><net_src comp="615" pin="1"/><net_sink comp="626" pin=17"/></net>

<net id="665"><net_src comp="618" pin="1"/><net_sink comp="626" pin=18"/></net>

<net id="671"><net_src comp="626" pin="19"/><net_sink comp="666" pin=2"/></net>

<net id="678"><net_src comp="138" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="666" pin="3"/><net_sink comp="672" pin=3"/></net>

<net id="683"><net_src comp="672" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="178" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="692"><net_src comp="186" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="695"><net_src comp="689" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="696"><net_src comp="689" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="697"><net_src comp="689" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="698"><net_src comp="689" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="699"><net_src comp="689" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="703"><net_src comp="196" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="710"><net_src comp="200" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="715"><net_src comp="216" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="721"><net_src comp="222" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="728"><net_src comp="229" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="731"><net_src comp="725" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="732"><net_src comp="725" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="736"><net_src comp="234" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="742"><net_src comp="239" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="747"><net_src comp="244" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="752"><net_src comp="295" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="758"><net_src comp="302" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="763"><net_src comp="321" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="768"><net_src comp="329" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="773"><net_src comp="332" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="778"><net_src comp="335" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="783"><net_src comp="338" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="788"><net_src comp="343" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="793"><net_src comp="352" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="799"><net_src comp="379" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="804"><net_src comp="389" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="809"><net_src comp="399" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="814"><net_src comp="409" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="819"><net_src comp="419" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="824"><net_src comp="429" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="829"><net_src comp="439" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="834"><net_src comp="449" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="839"><net_src comp="459" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="844"><net_src comp="469" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="849"><net_src comp="479" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="854"><net_src comp="489" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="859"><net_src comp="499" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="864"><net_src comp="509" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="869"><net_src comp="519" pin="4"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="874"><net_src comp="529" pin="4"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="879"><net_src comp="539" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="884"><net_src comp="549" pin="4"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="889"><net_src comp="559" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="894"><net_src comp="563" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="899"><net_src comp="146" pin="9"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="904"><net_src comp="146" pin="9"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="909"><net_src comp="146" pin="9"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="914"><net_src comp="146" pin="9"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="919"><net_src comp="146" pin="9"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="924"><net_src comp="146" pin="9"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="929"><net_src comp="146" pin="9"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="934"><net_src comp="146" pin="9"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="939"><net_src comp="146" pin="9"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="944"><net_src comp="146" pin="9"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="949"><net_src comp="146" pin="9"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="954"><net_src comp="146" pin="9"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="959"><net_src comp="146" pin="9"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="964"><net_src comp="146" pin="9"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="969"><net_src comp="146" pin="9"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="974"><net_src comp="146" pin="9"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="979"><net_src comp="146" pin="9"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="615" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_double_div7 : in_r | {1 }
	Port: operator_double_div7 : r0 | {13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
	Port: operator_double_div7 : r1 | {13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
	Port: operator_double_div7 : r2 | {13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
	Port: operator_double_div7 : q0 | {13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
	Port: operator_double_div7 : q1 | {13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
	Port: operator_double_div7 : q2 | {13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V_1 : 1
		new_mant_V_1 : 1
		tmp : 2
		tmp_8 : 1
		icmp : 2
	State 2
		tmp_4 : 1
	State 3
		shift_V_3 : 1
		shift_V_4 : 2
		p_s : 1
		tmp_6 : 1
		p_Repl2_1 : 1
	State 4
		r_V_20 : 1
		r_V_21 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		xf_V_7 : 1
	State 12
		xf_V_5 : 1
		xf_V_8 : 2
		p_Result_i_i : 3
		d_chunk_V_1 : 3
		d_chunk_V_2 : 3
		d_chunk_V_3 : 3
		d_chunk_V_4 : 3
		d_chunk_V_5 : 3
		d_chunk_V_6 : 3
		d_chunk_V_7 : 3
		d_chunk_V_8 : 3
		d_chunk_V_9 : 3
		d_chunk_V_10 : 3
		d_chunk_V_11 : 3
		d_chunk_V_12 : 3
		d_chunk_V_13 : 3
		d_chunk_V_14 : 3
		d_chunk_V_15 : 3
		d_chunk_V_16 : 3
		d_chunk_V_17 : 3
		d_chunk_V_18 : 3
	State 13
		call_ret1_i_i : 1
	State 14
		r_V : 1
	State 15
	State 16
		r_V_1 : 1
	State 17
	State 18
		r_V_2 : 1
	State 19
	State 20
		r_V_3 : 1
	State 21
	State 22
		r_V_4 : 1
	State 23
	State 24
		r_V_5 : 1
	State 25
	State 26
		r_V_6 : 1
	State 27
	State 28
		r_V_7 : 1
	State 29
	State 30
		r_V_8 : 1
	State 31
	State 32
		r_V_9 : 1
	State 33
	State 34
		r_V_12 : 1
	State 35
	State 36
		r_V_13 : 1
	State 37
	State 38
		r_V_14 : 1
	State 39
	State 40
		r_V_15 : 1
	State 41
	State 42
		r_V_16 : 1
	State 43
	State 44
		r_V_17 : 1
	State 45
	State 46
		r_V_18 : 1
	State 47
	State 48
		r_V_19 : 1
	State 49
	State 50
		q_chunk_V_17 : 1
		tmp_12 : 1
		new_mant_V : 2
		p_Repl2_s : 3
		p_Result_1 : 4
		out : 5
		StgValue_202 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   lshr   |         grp_fu_338        |    0    |   522   |   437   |
|----------|---------------------------|---------|---------|---------|
|    shl   |         grp_fu_343        |    0    |   522   |   437   |
|----------|---------------------------|---------|---------|---------|
|          |  shift_V_cast_cast_fu_222 |    0    |    0    |    11   |
|          |      shift_V_2_fu_272     |    0    |    0    |    11   |
|          |      shift_V_3_fu_278     |    0    |    0    |    11   |
|          |      shift_V_4_fu_295     |    0    |    0    |    11   |
|  select  |         p_s_fu_307        |    0    |    0    |    11   |
|          |      p_Repl2_1_fu_321     |    0    |    0    |    11   |
|          |       xf_V_7_fu_352       |    0    |    0    |    56   |
|          |       xf_V_5_fu_367       |    0    |    0    |    56   |
|          |      p_Repl2_s_fu_666     |    0    |    0    |    52   |
|----------|---------------------------|---------|---------|---------|
|   call   | grp_lut_div7_chunk_fu_146 |  6.366  |    36   |    54   |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_200        |    0    |    0    |    29   |
|          |        icmp_fu_216        |    0    |    0    |    13   |
|   icmp   |        tmp_3_fu_229       |    0    |    0    |    13   |
|          |        tmp_4_fu_234       |    0    |    0    |    13   |
|          |        tmp_1_fu_249       |    0    |    0    |    13   |
|          |        tmp_2_fu_302       |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|    add   |      shift_V_1_fu_244     |    0    |    0    |    18   |
|          |       xf_V_8_fu_373       |    0    |    0    |    63   |
|----------|---------------------------|---------|---------|---------|
|    sub   |       shift_V_fu_239      |    0    |    0    |    18   |
|          |      new_exp_V_fu_253     |    0    |    0    |    18   |
|----------|---------------------------|---------|---------|---------|
|    or    |  sel_tmp2_demorgan_fu_257 |    0    |    0    |    6    |
|          |        tmp_6_fu_315       |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    xor   |      sel_tmp2_fu_261      |    0    |    0    |    6    |
|          |      sel_tmp6_fu_285      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    and   |      sel_tmp3_fu_267      |    0    |    0    |    6    |
|          |      sel_tmp7_fu_290      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|   read   |    in_read_read_fu_140    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_165        |    0    |    0    |    0    |
|          |      q_chunk_V_fu_567     |    0    |    0    |    0    |
|          |     q_chunk_V_1_fu_570    |    0    |    0    |    0    |
|          |     q_chunk_V_2_fu_573    |    0    |    0    |    0    |
|          |     q_chunk_V_3_fu_576    |    0    |    0    |    0    |
|          |     q_chunk_V_4_fu_579    |    0    |    0    |    0    |
|          |     q_chunk_V_5_fu_582    |    0    |    0    |    0    |
|          |     q_chunk_V_6_fu_585    |    0    |    0    |    0    |
|          |     q_chunk_V_7_fu_588    |    0    |    0    |    0    |
|extractvalue|     q_chunk_V_8_fu_591    |    0    |    0    |    0    |
|          |     q_chunk_V_9_fu_594    |    0    |    0    |    0    |
|          |    q_chunk_V_10_fu_597    |    0    |    0    |    0    |
|          |    q_chunk_V_11_fu_600    |    0    |    0    |    0    |
|          |    q_chunk_V_12_fu_603    |    0    |    0    |    0    |
|          |    q_chunk_V_13_fu_606    |    0    |    0    |    0    |
|          |    q_chunk_V_14_fu_609    |    0    |    0    |    0    |
|          |    q_chunk_V_15_fu_612    |    0    |    0    |    0    |
|          |    q_chunk_V_16_fu_615    |    0    |    0    |    0    |
|          |    q_chunk_V_17_fu_618    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|      p_Repl2_2_fu_178     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     new_exp_V_1_fu_186    |    0    |    0    |    0    |
|          |        tmp_8_fu_206       |    0    |    0    |    0    |
|          |    p_Result_i_i_fu_379    |    0    |    0    |    0    |
|          |     d_chunk_V_1_fu_389    |    0    |    0    |    0    |
|          |     d_chunk_V_2_fu_399    |    0    |    0    |    0    |
|          |     d_chunk_V_3_fu_409    |    0    |    0    |    0    |
|          |     d_chunk_V_4_fu_419    |    0    |    0    |    0    |
|          |     d_chunk_V_5_fu_429    |    0    |    0    |    0    |
|          |     d_chunk_V_6_fu_439    |    0    |    0    |    0    |
|partselect|     d_chunk_V_7_fu_449    |    0    |    0    |    0    |
|          |     d_chunk_V_8_fu_459    |    0    |    0    |    0    |
|          |     d_chunk_V_9_fu_469    |    0    |    0    |    0    |
|          |    d_chunk_V_10_fu_479    |    0    |    0    |    0    |
|          |    d_chunk_V_11_fu_489    |    0    |    0    |    0    |
|          |    d_chunk_V_12_fu_499    |    0    |    0    |    0    |
|          |    d_chunk_V_13_fu_509    |    0    |    0    |    0    |
|          |    d_chunk_V_14_fu_519    |    0    |    0    |    0    |
|          |    d_chunk_V_15_fu_529    |    0    |    0    |    0    |
|          |    d_chunk_V_16_fu_539    |    0    |    0    |    0    |
|          |    d_chunk_V_17_fu_549    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    new_mant_V_1_fu_196    |    0    |    0    |    0    |
|   trunc  |    d_chunk_V_18_fu_559    |    0    |    0    |    0    |
|          |       tmp_12_fu_622       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        xf_V_fu_329        |    0    |    0    |    0    |
|          |        tmp_9_fu_332       |    0    |    0    |    0    |
|   zext   |     tmp_9_cast_fu_335     |    0    |    0    |    0    |
|          |     r_V_18_cast_fu_349    |    0    |    0    |    0    |
|          |      d_chunk_V_fu_563     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  bitset  |     p_Result_s_fu_358     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|     new_mant_V_fu_626     |    0    |    0    |    0    |
|          |     p_Result_1_fu_672     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  6.366  |   1080  |   1405  |
|----------|---------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| q2 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
| r2 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  call_ret10_i_i_reg_936 |    6   |
|  call_ret11_i_i_reg_941 |    6   |
|  call_ret12_i_i_reg_946 |    6   |
|  call_ret13_i_i_reg_951 |    6   |
|  call_ret14_i_i_reg_956 |    6   |
|  call_ret15_i_i_reg_961 |    6   |
|  call_ret16_i_i_reg_966 |    6   |
|  call_ret17_i_i_reg_971 |    6   |
|  call_ret18_i_i_reg_976 |    6   |
|  call_ret2_i_i_reg_896  |    6   |
|  call_ret3_i_i_reg_901  |    6   |
|  call_ret4_i_i_reg_906  |    6   |
|  call_ret5_i_i_reg_911  |    6   |
|  call_ret6_i_i_reg_916  |    6   |
|  call_ret7_i_i_reg_921  |    6   |
|  call_ret8_i_i_reg_926  |    6   |
|  call_ret9_i_i_reg_931  |    6   |
|   d_chunk_V_10_reg_846  |    3   |
|   d_chunk_V_11_reg_851  |    3   |
|   d_chunk_V_12_reg_856  |    3   |
|   d_chunk_V_13_reg_861  |    3   |
|   d_chunk_V_14_reg_866  |    3   |
|   d_chunk_V_15_reg_871  |    3   |
|   d_chunk_V_16_reg_876  |    3   |
|   d_chunk_V_17_reg_881  |    3   |
|   d_chunk_V_18_reg_886  |    3   |
|   d_chunk_V_1_reg_801   |    3   |
|   d_chunk_V_2_reg_806   |    3   |
|   d_chunk_V_3_reg_811   |    3   |
|   d_chunk_V_4_reg_816   |    3   |
|   d_chunk_V_5_reg_821   |    3   |
|   d_chunk_V_6_reg_826   |    3   |
|   d_chunk_V_7_reg_831   |    3   |
|   d_chunk_V_8_reg_836   |    3   |
|   d_chunk_V_9_reg_841   |    3   |
|    d_chunk_V_reg_891    |    3   |
|       icmp_reg_712      |    1   |
|   new_exp_V_1_reg_689   |   11   |
|   new_mant_V_1_reg_700  |   52   |
|    p_Repl2_1_reg_760    |   11   |
|    p_Repl2_2_reg_684    |    1   |
|   p_Result_i_i_reg_796  |    2   |
|      r_V_20_reg_780     |   52   |
|      r_V_21_reg_785     |   56   |
|         reg_169         |    3   |
|    shift_V_1_reg_744    |   11   |
|    shift_V_4_reg_749    |   11   |
|shift_V_cast_cast_reg_718|   11   |
|     shift_V_reg_739     |   11   |
|      tmp_2_reg_755      |    1   |
|      tmp_3_reg_725      |    1   |
|      tmp_4_reg_733      |    1   |
|    tmp_9_cast_reg_775   |   52   |
|      tmp_9_reg_770      |   56   |
|       tmp_reg_707       |    1   |
|      xf_V_7_reg_790     |   56   |
|       xf_V_reg_765      |   56   |
+-------------------------+--------+
|          Total          |   616  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div7_chunk_fu_146 |  p1  |  20  |   3  |   60   ||    97   |
| grp_lut_div7_chunk_fu_146 |  p2  |   2  |   3  |    6   ||    9    |
|         grp_fu_338        |  p1  |   2  |  11  |   22   ||    9    |
|         grp_fu_343        |  p0  |   2  |  52  |   104  ||    9    |
|         grp_fu_343        |  p1  |   2  |  11  |   22   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   214  ||  5.9925 ||   133   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    6   |  1080  |  1405  |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    5   |    -   |   133  |
|  Register |    -   |    -   |   616  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |  1702  |  1544  |
+-----------+--------+--------+--------+--------+
