/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [11:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [10:0] celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  reg [12:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [10:0] celloutsig_0_44z;
  wire [15:0] celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [3:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [4:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [15:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = celloutsig_0_13z ? celloutsig_0_31z[1] : celloutsig_0_16z[14];
  assign celloutsig_0_49z = celloutsig_0_13z ? celloutsig_0_37z : celloutsig_0_14z;
  assign celloutsig_1_0z = in_data[148] ? in_data[161] : in_data[164];
  assign celloutsig_0_7z = celloutsig_0_0z ? _00_ : celloutsig_0_0z;
  assign celloutsig_1_3z = celloutsig_1_1z[2] ? in_data[123] : celloutsig_1_1z[0];
  assign celloutsig_1_11z = celloutsig_1_9z ? celloutsig_1_3z : celloutsig_1_4z;
  assign celloutsig_1_18z = celloutsig_1_17z[2] ? celloutsig_1_7z[8] : celloutsig_1_15z[15];
  assign celloutsig_0_10z = celloutsig_0_3z[4] ? in_data[37] : celloutsig_0_6z;
  assign celloutsig_0_13z = celloutsig_0_11z ? celloutsig_0_1z[4] : celloutsig_0_6z;
  assign celloutsig_0_15z = celloutsig_0_2z[0] ? celloutsig_0_2z[0] : celloutsig_0_7z;
  assign celloutsig_0_20z = celloutsig_0_19z ? _01_ : celloutsig_0_6z;
  assign celloutsig_0_33z = celloutsig_0_15z ? celloutsig_0_11z : celloutsig_0_28z;
  reg [3:0] _15_;
  always_ff @(negedge clkin_data[64], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _15_ <= 4'h0;
    else _15_ <= in_data[55:52];
  assign { _01_, _00_, _02_[1:0] } = _15_;
  assign celloutsig_0_0z = in_data[11:9] && in_data[94:92];
  assign celloutsig_0_55z = { celloutsig_0_46z, celloutsig_0_54z, celloutsig_0_42z } && { celloutsig_0_41z[10:4], celloutsig_0_32z, celloutsig_0_41z };
  assign celloutsig_1_6z = celloutsig_1_2z[13:2] && { celloutsig_1_2z[14:4], celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[149:129], celloutsig_1_6z, celloutsig_1_8z } && in_data[175:151];
  assign celloutsig_1_14z = { celloutsig_1_8z, celloutsig_1_6z } && { celloutsig_1_12z[10:8], celloutsig_1_6z };
  assign celloutsig_0_14z = { in_data[55:50], celloutsig_0_7z, celloutsig_0_2z } && celloutsig_0_1z[10:1];
  assign celloutsig_0_18z = { celloutsig_0_12z[2:1], celloutsig_0_15z } && celloutsig_0_2z;
  assign celloutsig_0_29z = celloutsig_0_9z[5:0] && { celloutsig_0_24z[11:7], celloutsig_0_25z };
  assign celloutsig_0_32z = { celloutsig_0_3z[2:0], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_7z, _01_, _00_, _02_[1:0], celloutsig_0_20z } && { celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_29z, celloutsig_0_17z };
  assign celloutsig_0_40z = ! { in_data[15:8], celloutsig_0_12z, celloutsig_0_37z, celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_34z, celloutsig_0_18z, celloutsig_0_24z };
  assign celloutsig_0_53z = ! { celloutsig_0_46z[6:5], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_11z };
  assign celloutsig_0_73z = ! { celloutsig_0_44z[6:0], celloutsig_0_0z };
  assign celloutsig_1_5z = ! { in_data[190:183], celloutsig_1_1z };
  assign celloutsig_1_13z = ! { celloutsig_1_10z[1:0], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_0_8z = ! { _00_, _02_[1:0] };
  assign celloutsig_0_17z = ! { celloutsig_0_16z[13:11], celloutsig_0_11z };
  assign celloutsig_0_21z = ! { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_25z = ! { _00_, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_15z };
  assign celloutsig_0_26z = ! { celloutsig_0_24z[7:5], celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_21z };
  assign celloutsig_0_34z = { celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_32z, celloutsig_0_5z } || { celloutsig_0_1z[8:5], celloutsig_0_32z, celloutsig_0_33z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_35z = { in_data[8], celloutsig_0_22z, celloutsig_0_26z } || { _00_, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_42z = { celloutsig_0_31z[4:3], celloutsig_0_5z } || { celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_52z = { celloutsig_0_2z[1:0], celloutsig_0_20z, celloutsig_0_40z, celloutsig_0_10z } || celloutsig_0_16z[11:7];
  assign celloutsig_0_6z = { celloutsig_0_1z[10], celloutsig_0_3z } || { in_data[88], celloutsig_0_3z };
  assign celloutsig_1_4z = { in_data[185:160], celloutsig_1_0z } || in_data[134:108];
  assign celloutsig_1_16z = { celloutsig_1_15z[14:9], celloutsig_1_4z, celloutsig_1_1z } || celloutsig_1_7z;
  assign celloutsig_0_19z = { celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z } || { celloutsig_0_12z[5:0], _01_, _00_, _02_[1:0], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_18z };
  assign celloutsig_0_22z = { celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_20z, _01_, _00_, _02_[1:0], celloutsig_0_13z, celloutsig_0_1z } || { celloutsig_0_16z[13:1], celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_12z, _01_, _00_, _02_[1:0], celloutsig_0_8z };
  assign celloutsig_0_23z = { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_5z } || { celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_18z };
  assign celloutsig_0_28z = { celloutsig_0_16z[12:0], celloutsig_0_19z } || { celloutsig_0_1z[9:1], _01_, _00_, _02_[1:0], celloutsig_0_23z };
  assign celloutsig_0_3z = { celloutsig_0_1z[8:2], celloutsig_0_0z } % { 1'h1, in_data[44:41], celloutsig_0_0z, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_72z = { celloutsig_0_56z[1], celloutsig_0_55z, celloutsig_0_52z, celloutsig_0_20z, celloutsig_0_43z, celloutsig_0_53z, celloutsig_0_28z, celloutsig_0_8z } % { 1'h1, celloutsig_0_31z[4:0], celloutsig_0_49z, celloutsig_0_22z };
  assign celloutsig_1_17z = { celloutsig_1_8z[2], celloutsig_1_5z, celloutsig_1_16z } % { 1'h1, in_data[108], celloutsig_1_13z };
  assign celloutsig_1_19z = { celloutsig_1_8z[2], celloutsig_1_14z, celloutsig_1_11z } % { 1'h1, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_39z = - { celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_37z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_35z };
  assign celloutsig_1_1z = - in_data[144:142];
  assign celloutsig_1_2z = - { in_data[166:155], celloutsig_1_1z };
  assign celloutsig_1_12z = - { in_data[133:129], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_15z = - { celloutsig_1_12z[8], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_9z = - in_data[49:41];
  assign celloutsig_0_24z = - { celloutsig_0_1z[8:2], celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_2z = - celloutsig_0_1z[4:2];
  assign celloutsig_0_37z = & { celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_5z = & { celloutsig_0_3z, in_data[51:31], celloutsig_0_0z };
  assign celloutsig_0_11z = & in_data[55:52];
  assign celloutsig_0_56z = { celloutsig_0_29z, celloutsig_0_32z, celloutsig_0_17z, celloutsig_0_49z, celloutsig_0_37z } >> { celloutsig_0_43z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_19z };
  assign celloutsig_1_7z = celloutsig_1_2z[11:2] >> celloutsig_1_2z[9:0];
  assign celloutsig_1_10z = { celloutsig_1_1z[2:1], celloutsig_1_6z } >> { celloutsig_1_7z[1:0], celloutsig_1_6z };
  assign celloutsig_0_16z = { celloutsig_0_1z[11:1], celloutsig_0_8z, celloutsig_0_2z } >> { celloutsig_0_2z[2:1], celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_31z = celloutsig_0_9z[5:0] >> celloutsig_0_16z[6:1];
  assign celloutsig_0_44z = { celloutsig_0_33z, celloutsig_0_12z, celloutsig_0_2z } <<< { celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_32z, celloutsig_0_43z };
  assign celloutsig_0_46z = { celloutsig_0_31z[4:1], celloutsig_0_32z, celloutsig_0_39z } <<< { celloutsig_0_12z[4:2], celloutsig_0_19z, celloutsig_0_39z, celloutsig_0_42z };
  assign celloutsig_0_54z = celloutsig_0_3z[6:3] <<< { celloutsig_0_32z, celloutsig_0_22z, celloutsig_0_42z, celloutsig_0_20z };
  assign celloutsig_1_8z = { in_data[159:158], celloutsig_1_6z } <<< { celloutsig_1_7z[6:5], celloutsig_1_5z };
  assign celloutsig_0_12z = in_data[83:77] <<< { _01_, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_5z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_41z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_41z = { celloutsig_0_40z, celloutsig_0_24z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_1z = { in_data[30:21], celloutsig_0_0z, celloutsig_0_0z };
  assign _02_[3:2] = { _01_, _00_ };
  assign { out_data[128], out_data[98:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
