{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 17:16:26 2011 " "Info: Processing started: Wed Mar 09 17:16:26 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab08 -c lab08 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab08 -c lab08 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[4\] " "Info: Assuming node \"SW\[4\]\" is an undefined clock" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[3\] " "Info: Assuming node \"SW\[3\]\" is an undefined clock" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[2\] " "Info: Assuming node \"SW\[2\]\" is an undefined clock" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[1\] " "Info: Assuming node \"SW\[1\]\" is an undefined clock" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 33 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[0\] " "Info: Assuming node \"SW\[0\]\" is an undefined clock" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "54 " "Warning: Found 54 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D1\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D1\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D5\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D5\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D5\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D4\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D4\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D4\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D8\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D8\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D8\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D9\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D9\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D9\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D12\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D12\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D12\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D13\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D13\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D13\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D20\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D20\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D20\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D21\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D21\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D21\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D16\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D16\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D16\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D17\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D17\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D17\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D24\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D24\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D24\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D25\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D25\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D25\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D29\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D29\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D29\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D28\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D28\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D28\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D3\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D3\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D3\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D2\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D2\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~0 " "Info: Detected gated clock \"clock_div:U1\|Mux0~0\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D7\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D7\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D7\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D6\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D6\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D6\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~2 " "Info: Detected gated clock \"clock_div:U1\|Mux0~2\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D10\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D10\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D10\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~4 " "Info: Detected gated clock \"clock_div:U1\|Mux0~4\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D11\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D11\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D11\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D14\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D14\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D14\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D15\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D15\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D15\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~6 " "Info: Detected gated clock \"clock_div:U1\|Mux0~6\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D22\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D22\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D22\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D23\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D23\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D23\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~10 " "Info: Detected gated clock \"clock_div:U1\|Mux0~10\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D19\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D19\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D19\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~8 " "Info: Detected gated clock \"clock_div:U1\|Mux0~8\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D18\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D18\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D18\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~12 " "Info: Detected gated clock \"clock_div:U1\|Mux0~12\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D26\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D26\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D26\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D27\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D27\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D27\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D30\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D30\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D30\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~14 " "Info: Detected gated clock \"clock_div:U1\|Mux0~14\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D31\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D31\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D31\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~1 " "Info: Detected gated clock \"clock_div:U1\|Mux0~1\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~3 " "Info: Detected gated clock \"clock_div:U1\|Mux0~3\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~5 " "Info: Detected gated clock \"clock_div:U1\|Mux0~5\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~7 " "Info: Detected gated clock \"clock_div:U1\|Mux0~7\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~11 " "Info: Detected gated clock \"clock_div:U1\|Mux0~11\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~9 " "Info: Detected gated clock \"clock_div:U1\|Mux0~9\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~13 " "Info: Detected gated clock \"clock_div:U1\|Mux0~13\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~15 " "Info: Detected gated clock \"clock_div:U1\|Mux0~15\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~16 " "Info: Detected gated clock \"clock_div:U1\|Mux0~16\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~17 " "Info: Detected gated clock \"clock_div:U1\|Mux0~17\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~19 " "Info: Detected gated clock \"clock_div:U1\|Mux0~19\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~20 " "Info: Detected gated clock \"clock_div:U1\|Mux0~20\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~18 " "Info: Detected gated clock \"clock_div:U1\|Mux0~18\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~21 " "Info: Detected gated clock \"clock_div:U1\|Mux0~21\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0 " "Info: Detected gated clock \"clock_div:U1\|Mux0\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[4\] register Counter_Out\[0\] register Count2_Out\[1\] 294.2 MHz 3.399 ns Internal " "Info: Clock \"SW\[4\]\" has Internal fmax of 294.2 MHz between source register \"Counter_Out\[0\]\" and destination register \"Count2_Out\[1\]\" (period= 3.399 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.150 ns + Longest register register " "Info: + Longest register to register delay is 3.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[0\] 1 REG LCFF_X47_Y8_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.150 ns) 1.627 ns Equal0~0 2 COMB LCCOMB_X36_Y10_N30 11 " "Info: 2: + IC(1.477 ns) + CELL(0.150 ns) = 1.627 ns; Loc. = LCCOMB_X36_Y10_N30; Fanout = 11; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { Counter_Out[0] Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/10.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.150 ns) 2.077 ns Count2~0 3 COMB LCCOMB_X36_Y10_N12 3 " "Info: 3: + IC(0.300 ns) + CELL(0.150 ns) = 2.077 ns; Loc. = LCCOMB_X36_Y10_N12; Fanout = 3; COMB Node = 'Count2~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { Equal0~0 Count2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.660 ns) 3.150 ns Count2_Out\[1\] 4 REG LCFF_X35_Y10_N23 10 " "Info: 4: + IC(0.413 ns) + CELL(0.660 ns) = 3.150 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { Count2~0 Count2_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 30.48 % ) " "Info: Total cell delay = 0.960 ns ( 30.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.190 ns ( 69.52 % ) " "Info: Total interconnect delay = 2.190 ns ( 69.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.150 ns" { Counter_Out[0] Equal0~0 Count2~0 Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.150 ns" { Counter_Out[0] {} Equal0~0 {} Count2~0 {} Count2_Out[1] {} } { 0.000ns 1.477ns 0.300ns 0.413ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.035 ns - Smallest " "Info: - Smallest clock skew is -0.035 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[4\] destination 6.239 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[4\]\" to destination register is 6.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 CLK PIN_AF14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 2; CLK Node = 'SW\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.150 ns) 2.661 ns clock_div:U1\|Mux0 2 COMB LCCOMB_X48_Y14_N6 2 " "Info: 2: + IC(1.512 ns) + CELL(0.150 ns) = 2.661 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { SW[4] clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 4.725 ns clock_div:U1\|Mux0~clkctrl 3 COMB CLKCTRL_G2 31 " "Info: 3: + IC(2.064 ns) + CELL(0.000 ns) = 4.725 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.537 ns) 6.239 ns Count2_Out\[1\] 4 REG LCFF_X35_Y10_N23 10 " "Info: 4: + IC(0.977 ns) + CELL(0.537 ns) = 6.239 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 27.02 % ) " "Info: Total cell delay = 1.686 ns ( 27.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.553 ns ( 72.98 % ) " "Info: Total interconnect delay = 4.553 ns ( 72.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.239 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.239 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count2_Out[1] {} } { 0.000ns 0.000ns 1.512ns 2.064ns 0.977ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[4\] source 6.274 ns - Longest register " "Info: - Longest clock path from clock \"SW\[4\]\" to source register is 6.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 CLK PIN_AF14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 2; CLK Node = 'SW\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.150 ns) 2.661 ns clock_div:U1\|Mux0 2 COMB LCCOMB_X48_Y14_N6 2 " "Info: 2: + IC(1.512 ns) + CELL(0.150 ns) = 2.661 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { SW[4] clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 4.725 ns clock_div:U1\|Mux0~clkctrl 3 COMB CLKCTRL_G2 31 " "Info: 3: + IC(2.064 ns) + CELL(0.000 ns) = 4.725 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.274 ns Counter_Out\[0\] 4 REG LCFF_X47_Y8_N1 14 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 6.274 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 26.87 % ) " "Info: Total cell delay = 1.686 ns ( 26.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.588 ns ( 73.13 % ) " "Info: Total interconnect delay = 4.588 ns ( 73.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.274 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.274 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[0] {} } { 0.000ns 0.000ns 1.512ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.239 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.239 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count2_Out[1] {} } { 0.000ns 0.000ns 1.512ns 2.064ns 0.977ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.274 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.274 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[0] {} } { 0.000ns 0.000ns 1.512ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 194 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.150 ns" { Counter_Out[0] Equal0~0 Count2~0 Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.150 ns" { Counter_Out[0] {} Equal0~0 {} Count2~0 {} Count2_Out[1] {} } { 0.000ns 1.477ns 0.300ns 0.413ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.239 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.239 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count2_Out[1] {} } { 0.000ns 0.000ns 1.512ns 2.064ns 0.977ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.274 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.274 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[0] {} } { 0.000ns 0.000ns 1.512ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[3\] register Counter_Out\[0\] register Count2_Out\[1\] 237.64 MHz 4.208 ns Internal " "Info: Clock \"SW\[3\]\" has Internal fmax of 237.64 MHz between source register \"Counter_Out\[0\]\" and destination register \"Count2_Out\[1\]\" (period= 4.208 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.150 ns + Longest register register " "Info: + Longest register to register delay is 3.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[0\] 1 REG LCFF_X47_Y8_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.150 ns) 1.627 ns Equal0~0 2 COMB LCCOMB_X36_Y10_N30 11 " "Info: 2: + IC(1.477 ns) + CELL(0.150 ns) = 1.627 ns; Loc. = LCCOMB_X36_Y10_N30; Fanout = 11; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { Counter_Out[0] Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/10.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.150 ns) 2.077 ns Count2~0 3 COMB LCCOMB_X36_Y10_N12 3 " "Info: 3: + IC(0.300 ns) + CELL(0.150 ns) = 2.077 ns; Loc. = LCCOMB_X36_Y10_N12; Fanout = 3; COMB Node = 'Count2~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { Equal0~0 Count2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.660 ns) 3.150 ns Count2_Out\[1\] 4 REG LCFF_X35_Y10_N23 10 " "Info: 4: + IC(0.413 ns) + CELL(0.660 ns) = 3.150 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { Count2~0 Count2_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 30.48 % ) " "Info: Total cell delay = 0.960 ns ( 30.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.190 ns ( 69.52 % ) " "Info: Total interconnect delay = 2.190 ns ( 69.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.150 ns" { Counter_Out[0] Equal0~0 Count2~0 Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.150 ns" { Counter_Out[0] {} Equal0~0 {} Count2~0 {} Count2_Out[1] {} } { 0.000ns 1.477ns 0.300ns 0.413ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.844 ns - Smallest " "Info: - Smallest clock skew is -0.844 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] destination 6.947 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[3\]\" to destination register is 6.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 CLK PIN_AE14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.150 ns) 2.839 ns clock_div:U1\|Mux0~18 2 COMB LCCOMB_X48_Y14_N8 1 " "Info: 2: + IC(1.690 ns) + CELL(0.150 ns) = 2.839 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { SW[3] clock_div:U1|Mux0~18 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 3.369 ns clock_div:U1\|Mux0 3 COMB LCCOMB_X48_Y14_N6 2 " "Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 3.369 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 5.433 ns clock_div:U1\|Mux0~clkctrl 4 COMB CLKCTRL_G2 31 " "Info: 4: + IC(2.064 ns) + CELL(0.000 ns) = 5.433 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.537 ns) 6.947 ns Count2_Out\[1\] 5 REG LCFF_X35_Y10_N23 10 " "Info: 5: + IC(0.977 ns) + CELL(0.537 ns) = 6.947 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 28.23 % ) " "Info: Total cell delay = 1.961 ns ( 28.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.986 ns ( 71.77 % ) " "Info: Total interconnect delay = 4.986 ns ( 71.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.947 ns" { SW[3] clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.947 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count2_Out[1] {} } { 0.000ns 0.000ns 1.690ns 0.255ns 2.064ns 0.977ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] source 7.791 ns - Longest register " "Info: - Longest clock path from clock \"SW\[3\]\" to source register is 7.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 CLK PIN_AE14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.419 ns) 3.007 ns clock_div:U1\|Mux0~21 2 COMB LCCOMB_X47_Y16_N26 1 " "Info: 2: + IC(1.589 ns) + CELL(0.419 ns) = 3.007 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { SW[3] clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.438 ns) 4.178 ns clock_div:U1\|Mux0 3 COMB LCCOMB_X48_Y14_N6 2 " "Info: 3: + IC(0.733 ns) + CELL(0.438 ns) = 4.178 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 6.242 ns clock_div:U1\|Mux0~clkctrl 4 COMB CLKCTRL_G2 31 " "Info: 4: + IC(2.064 ns) + CELL(0.000 ns) = 6.242 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 7.791 ns Counter_Out\[0\] 5 REG LCFF_X47_Y8_N1 14 " "Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 7.791 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.393 ns ( 30.71 % ) " "Info: Total cell delay = 2.393 ns ( 30.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.398 ns ( 69.29 % ) " "Info: Total interconnect delay = 5.398 ns ( 69.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.791 ns" { SW[3] clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.791 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[0] {} } { 0.000ns 0.000ns 1.589ns 0.733ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.419ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.947 ns" { SW[3] clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.947 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count2_Out[1] {} } { 0.000ns 0.000ns 1.690ns 0.255ns 2.064ns 0.977ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.791 ns" { SW[3] clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.791 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[0] {} } { 0.000ns 0.000ns 1.589ns 0.733ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.419ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 194 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.150 ns" { Counter_Out[0] Equal0~0 Count2~0 Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.150 ns" { Counter_Out[0] {} Equal0~0 {} Count2~0 {} Count2_Out[1] {} } { 0.000ns 1.477ns 0.300ns 0.413ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.947 ns" { SW[3] clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.947 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count2_Out[1] {} } { 0.000ns 0.000ns 1.690ns 0.255ns 2.064ns 0.977ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.791 ns" { SW[3] clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.791 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[0] {} } { 0.000ns 0.000ns 1.589ns 0.733ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.419ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[2\] register Counter_Out\[0\] register Count2_Out\[1\] 255.62 MHz 3.912 ns Internal " "Info: Clock \"SW\[2\]\" has Internal fmax of 255.62 MHz between source register \"Counter_Out\[0\]\" and destination register \"Count2_Out\[1\]\" (period= 3.912 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.150 ns + Longest register register " "Info: + Longest register to register delay is 3.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[0\] 1 REG LCFF_X47_Y8_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.150 ns) 1.627 ns Equal0~0 2 COMB LCCOMB_X36_Y10_N30 11 " "Info: 2: + IC(1.477 ns) + CELL(0.150 ns) = 1.627 ns; Loc. = LCCOMB_X36_Y10_N30; Fanout = 11; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { Counter_Out[0] Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/10.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.150 ns) 2.077 ns Count2~0 3 COMB LCCOMB_X36_Y10_N12 3 " "Info: 3: + IC(0.300 ns) + CELL(0.150 ns) = 2.077 ns; Loc. = LCCOMB_X36_Y10_N12; Fanout = 3; COMB Node = 'Count2~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { Equal0~0 Count2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.660 ns) 3.150 ns Count2_Out\[1\] 4 REG LCFF_X35_Y10_N23 10 " "Info: 4: + IC(0.413 ns) + CELL(0.660 ns) = 3.150 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { Count2~0 Count2_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 30.48 % ) " "Info: Total cell delay = 0.960 ns ( 30.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.190 ns ( 69.52 % ) " "Info: Total interconnect delay = 2.190 ns ( 69.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.150 ns" { Counter_Out[0] Equal0~0 Count2~0 Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.150 ns" { Counter_Out[0] {} Equal0~0 {} Count2~0 {} Count2_Out[1] {} } { 0.000ns 1.477ns 0.300ns 0.413ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.548 ns - Smallest " "Info: - Smallest clock skew is -0.548 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[2\] destination 7.201 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[2\]\" to destination register is 7.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.150 ns) 2.563 ns clock_div:U1\|Mux0~16 2 COMB LCCOMB_X48_Y14_N14 1 " "Info: 2: + IC(1.414 ns) + CELL(0.150 ns) = 2.563 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { SW[2] clock_div:U1|Mux0~16 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 3.093 ns clock_div:U1\|Mux0~18 3 COMB LCCOMB_X48_Y14_N8 1 " "Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 3.093 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 3.623 ns clock_div:U1\|Mux0 4 COMB LCCOMB_X48_Y14_N6 2 " "Info: 4: + IC(0.255 ns) + CELL(0.275 ns) = 3.623 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 5.687 ns clock_div:U1\|Mux0~clkctrl 5 COMB CLKCTRL_G2 31 " "Info: 5: + IC(2.064 ns) + CELL(0.000 ns) = 5.687 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.537 ns) 7.201 ns Count2_Out\[1\] 6 REG LCFF_X35_Y10_N23 10 " "Info: 6: + IC(0.977 ns) + CELL(0.537 ns) = 7.201 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.236 ns ( 31.05 % ) " "Info: Total cell delay = 2.236 ns ( 31.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.965 ns ( 68.95 % ) " "Info: Total interconnect delay = 4.965 ns ( 68.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.201 ns" { SW[2] clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.201 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count2_Out[1] {} } { 0.000ns 0.000ns 1.414ns 0.255ns 0.255ns 2.064ns 0.977ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[2\] source 7.749 ns - Longest register " "Info: - Longest clock path from clock \"SW\[2\]\" to source register is 7.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.438 ns) 2.567 ns clock_div:U1\|Mux0~19 2 COMB LCCOMB_X47_Y16_N10 1 " "Info: 2: + IC(1.130 ns) + CELL(0.438 ns) = 2.567 ns; Loc. = LCCOMB_X47_Y16_N10; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { SW[2] clock_div:U1|Mux0~19 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.965 ns clock_div:U1\|Mux0~21 3 COMB LCCOMB_X47_Y16_N26 1 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 2.965 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.438 ns) 4.136 ns clock_div:U1\|Mux0 4 COMB LCCOMB_X48_Y14_N6 2 " "Info: 4: + IC(0.733 ns) + CELL(0.438 ns) = 4.136 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 6.200 ns clock_div:U1\|Mux0~clkctrl 5 COMB CLKCTRL_G2 31 " "Info: 5: + IC(2.064 ns) + CELL(0.000 ns) = 6.200 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 7.749 ns Counter_Out\[0\] 6 REG LCFF_X47_Y8_N1 14 " "Info: 6: + IC(1.012 ns) + CELL(0.537 ns) = 7.749 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.562 ns ( 33.06 % ) " "Info: Total cell delay = 2.562 ns ( 33.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.187 ns ( 66.94 % ) " "Info: Total interconnect delay = 5.187 ns ( 66.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.749 ns" { SW[2] clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.749 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[0] {} } { 0.000ns 0.000ns 1.130ns 0.248ns 0.733ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.201 ns" { SW[2] clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.201 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count2_Out[1] {} } { 0.000ns 0.000ns 1.414ns 0.255ns 0.255ns 2.064ns 0.977ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.749 ns" { SW[2] clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.749 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[0] {} } { 0.000ns 0.000ns 1.130ns 0.248ns 0.733ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 194 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.150 ns" { Counter_Out[0] Equal0~0 Count2~0 Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.150 ns" { Counter_Out[0] {} Equal0~0 {} Count2~0 {} Count2_Out[1] {} } { 0.000ns 1.477ns 0.300ns 0.413ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.201 ns" { SW[2] clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.201 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count2_Out[1] {} } { 0.000ns 0.000ns 1.414ns 0.255ns 0.255ns 2.064ns 0.977ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.749 ns" { SW[2] clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.749 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[0] {} } { 0.000ns 0.000ns 1.130ns 0.248ns 0.733ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[1\] register Counter_Out\[0\] register Count2_Out\[1\] 211.19 MHz 4.735 ns Internal " "Info: Clock \"SW\[1\]\" has Internal fmax of 211.19 MHz between source register \"Counter_Out\[0\]\" and destination register \"Count2_Out\[1\]\" (period= 4.735 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.150 ns + Longest register register " "Info: + Longest register to register delay is 3.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[0\] 1 REG LCFF_X47_Y8_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.150 ns) 1.627 ns Equal0~0 2 COMB LCCOMB_X36_Y10_N30 11 " "Info: 2: + IC(1.477 ns) + CELL(0.150 ns) = 1.627 ns; Loc. = LCCOMB_X36_Y10_N30; Fanout = 11; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { Counter_Out[0] Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/10.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.150 ns) 2.077 ns Count2~0 3 COMB LCCOMB_X36_Y10_N12 3 " "Info: 3: + IC(0.300 ns) + CELL(0.150 ns) = 2.077 ns; Loc. = LCCOMB_X36_Y10_N12; Fanout = 3; COMB Node = 'Count2~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { Equal0~0 Count2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.660 ns) 3.150 ns Count2_Out\[1\] 4 REG LCFF_X35_Y10_N23 10 " "Info: 4: + IC(0.413 ns) + CELL(0.660 ns) = 3.150 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { Count2~0 Count2_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 30.48 % ) " "Info: Total cell delay = 0.960 ns ( 30.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.190 ns ( 69.52 % ) " "Info: Total interconnect delay = 2.190 ns ( 69.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.150 ns" { Counter_Out[0] Equal0~0 Count2~0 Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.150 ns" { Counter_Out[0] {} Equal0~0 {} Count2~0 {} Count2_Out[1] {} } { 0.000ns 1.477ns 0.300ns 0.413ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.371 ns - Smallest " "Info: - Smallest clock skew is -1.371 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[1\] destination 7.743 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[1\]\" to destination register is 7.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.150 ns) 2.573 ns clock_div:U1\|Mux0~1 2 COMB LCCOMB_X48_Y14_N24 1 " "Info: 2: + IC(1.424 ns) + CELL(0.150 ns) = 2.573 ns; Loc. = LCCOMB_X48_Y14_N24; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { SW[1] clock_div:U1|Mux0~1 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 3.105 ns clock_div:U1\|Mux0~16 3 COMB LCCOMB_X48_Y14_N14 1 " "Info: 3: + IC(0.257 ns) + CELL(0.275 ns) = 3.105 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 3.635 ns clock_div:U1\|Mux0~18 4 COMB LCCOMB_X48_Y14_N8 1 " "Info: 4: + IC(0.255 ns) + CELL(0.275 ns) = 3.635 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 4.165 ns clock_div:U1\|Mux0 5 COMB LCCOMB_X48_Y14_N6 2 " "Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 4.165 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 6.229 ns clock_div:U1\|Mux0~clkctrl 6 COMB CLKCTRL_G2 31 " "Info: 6: + IC(2.064 ns) + CELL(0.000 ns) = 6.229 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.537 ns) 7.743 ns Count2_Out\[1\] 7 REG LCFF_X35_Y10_N23 10 " "Info: 7: + IC(0.977 ns) + CELL(0.537 ns) = 7.743 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.511 ns ( 32.43 % ) " "Info: Total cell delay = 2.511 ns ( 32.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.232 ns ( 67.57 % ) " "Info: Total interconnect delay = 5.232 ns ( 67.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.743 ns" { SW[1] clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.743 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count2_Out[1] {} } { 0.000ns 0.000ns 1.424ns 0.257ns 0.255ns 0.255ns 2.064ns 0.977ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[1\] source 9.114 ns - Longest register " "Info: - Longest clock path from clock \"SW\[1\]\" to source register is 9.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.419 ns) 2.600 ns clock_div:U1\|Mux0~14 2 COMB LCCOMB_X47_Y16_N8 1 " "Info: 2: + IC(1.182 ns) + CELL(0.419 ns) = 2.600 ns; Loc. = LCCOMB_X47_Y16_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { SW[1] clock_div:U1|Mux0~14 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 3.130 ns clock_div:U1\|Mux0~15 3 COMB LCCOMB_X47_Y16_N14 1 " "Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 3.130 ns; Loc. = LCCOMB_X47_Y16_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~14 clock_div:U1|Mux0~15 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 3.804 ns clock_div:U1\|Mux0~20 4 COMB LCCOMB_X47_Y16_N24 1 " "Info: 4: + IC(0.254 ns) + CELL(0.420 ns) = 3.804 ns; Loc. = LCCOMB_X47_Y16_N24; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 4.330 ns clock_div:U1\|Mux0~21 5 COMB LCCOMB_X47_Y16_N26 1 " "Info: 5: + IC(0.255 ns) + CELL(0.271 ns) = 4.330 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.438 ns) 5.501 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X48_Y14_N6 2 " "Info: 6: + IC(0.733 ns) + CELL(0.438 ns) = 5.501 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 7.565 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G2 31 " "Info: 7: + IC(2.064 ns) + CELL(0.000 ns) = 7.565 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 9.114 ns Counter_Out\[0\] 8 REG LCFF_X47_Y8_N1 14 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.114 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.359 ns ( 36.86 % ) " "Info: Total cell delay = 3.359 ns ( 36.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.755 ns ( 63.14 % ) " "Info: Total interconnect delay = 5.755 ns ( 63.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.114 ns" { SW[1] clock_div:U1|Mux0~14 clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.114 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~14 {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[0] {} } { 0.000ns 0.000ns 1.182ns 0.255ns 0.254ns 0.255ns 0.733ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.419ns 0.275ns 0.420ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.743 ns" { SW[1] clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.743 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count2_Out[1] {} } { 0.000ns 0.000ns 1.424ns 0.257ns 0.255ns 0.255ns 2.064ns 0.977ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.114 ns" { SW[1] clock_div:U1|Mux0~14 clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.114 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~14 {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[0] {} } { 0.000ns 0.000ns 1.182ns 0.255ns 0.254ns 0.255ns 0.733ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.419ns 0.275ns 0.420ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 194 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.150 ns" { Counter_Out[0] Equal0~0 Count2~0 Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.150 ns" { Counter_Out[0] {} Equal0~0 {} Count2~0 {} Count2_Out[1] {} } { 0.000ns 1.477ns 0.300ns 0.413ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.743 ns" { SW[1] clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.743 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count2_Out[1] {} } { 0.000ns 0.000ns 1.424ns 0.257ns 0.255ns 0.255ns 2.064ns 0.977ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.114 ns" { SW[1] clock_div:U1|Mux0~14 clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.114 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~14 {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[0] {} } { 0.000ns 0.000ns 1.182ns 0.255ns 0.254ns 0.255ns 0.733ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.419ns 0.275ns 0.420ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register Counter_Out\[0\] register Count2_Out\[1\] 23.55 MHz 42.47 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 23.55 MHz between source register \"Counter_Out\[0\]\" and destination register \"Count2_Out\[1\]\" (period= 42.47 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.150 ns + Longest register register " "Info: + Longest register to register delay is 3.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[0\] 1 REG LCFF_X47_Y8_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.150 ns) 1.627 ns Equal0~0 2 COMB LCCOMB_X36_Y10_N30 11 " "Info: 2: + IC(1.477 ns) + CELL(0.150 ns) = 1.627 ns; Loc. = LCCOMB_X36_Y10_N30; Fanout = 11; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { Counter_Out[0] Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/10.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.150 ns) 2.077 ns Count2~0 3 COMB LCCOMB_X36_Y10_N12 3 " "Info: 3: + IC(0.300 ns) + CELL(0.150 ns) = 2.077 ns; Loc. = LCCOMB_X36_Y10_N12; Fanout = 3; COMB Node = 'Count2~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { Equal0~0 Count2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.660 ns) 3.150 ns Count2_Out\[1\] 4 REG LCFF_X35_Y10_N23 10 " "Info: 4: + IC(0.413 ns) + CELL(0.660 ns) = 3.150 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { Count2~0 Count2_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 30.48 % ) " "Info: Total cell delay = 0.960 ns ( 30.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.190 ns ( 69.52 % ) " "Info: Total interconnect delay = 2.190 ns ( 69.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.150 ns" { Counter_Out[0] Equal0~0 Count2~0 Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.150 ns" { Counter_Out[0] {} Equal0~0 {} Count2~0 {} Count2_Out[1] {} } { 0.000ns 1.477ns 0.300ns 0.413ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-39.106 ns - Smallest " "Info: - Smallest clock skew is -39.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 9.042 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 9.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.150 ns) 2.685 ns clock_div:U1\|Mux0~0 2 COMB LCCOMB_X47_Y16_N18 1 " "Info: 2: + IC(1.536 ns) + CELL(0.150 ns) = 2.685 ns; Loc. = LCCOMB_X47_Y16_N18; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { CLOCK_50 clock_div:U1|Mux0~0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.438 ns) 3.872 ns clock_div:U1\|Mux0~1 3 COMB LCCOMB_X48_Y14_N24 1 " "Info: 3: + IC(0.749 ns) + CELL(0.438 ns) = 3.872 ns; Loc. = LCCOMB_X48_Y14_N24; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 4.404 ns clock_div:U1\|Mux0~16 4 COMB LCCOMB_X48_Y14_N14 1 " "Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 4.404 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 4.934 ns clock_div:U1\|Mux0~18 5 COMB LCCOMB_X48_Y14_N8 1 " "Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 4.934 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 5.464 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X48_Y14_N6 2 " "Info: 6: + IC(0.255 ns) + CELL(0.275 ns) = 5.464 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 7.528 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G2 31 " "Info: 7: + IC(2.064 ns) + CELL(0.000 ns) = 7.528 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.537 ns) 9.042 ns Count2_Out\[1\] 8 REG LCFF_X35_Y10_N23 10 " "Info: 8: + IC(0.977 ns) + CELL(0.537 ns) = 9.042 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.949 ns ( 32.61 % ) " "Info: Total cell delay = 2.949 ns ( 32.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.093 ns ( 67.39 % ) " "Info: Total interconnect delay = 6.093 ns ( 67.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.042 ns" { CLOCK_50 clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.042 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count2_Out[1] {} } { 0.000ns 0.000ns 1.536ns 0.749ns 0.257ns 0.255ns 0.255ns 2.064ns 0.977ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.275ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 48.148 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 48.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.787 ns) 3.354 ns clock_div:U1\|dflipflop:D1\|Q 2 REG LCFF_X48_Y14_N19 3 " "Info: 2: + IC(1.568 ns) + CELL(0.787 ns) = 3.354 ns; Loc. = LCFF_X48_Y14_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D1\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.787 ns) 4.441 ns clock_div:U1\|dflipflop:D2\|Q 3 REG LCFF_X48_Y14_N31 3 " "Info: 3: + IC(0.300 ns) + CELL(0.787 ns) = 4.441 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D2\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 5.664 ns clock_div:U1\|dflipflop:D3\|Q 4 REG LCFF_X47_Y14_N31 3 " "Info: 4: + IC(0.436 ns) + CELL(0.787 ns) = 5.664 ns; Loc. = LCFF_X47_Y14_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D3\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.787 ns) 6.739 ns clock_div:U1\|dflipflop:D4\|Q 5 REG LCFF_X47_Y14_N9 3 " "Info: 5: + IC(0.288 ns) + CELL(0.787 ns) = 6.739 ns; Loc. = LCFF_X47_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D4\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.787 ns) 8.503 ns clock_div:U1\|dflipflop:D5\|Q 6 REG LCFF_X49_Y15_N29 3 " "Info: 6: + IC(0.977 ns) + CELL(0.787 ns) = 8.503 ns; Loc. = LCFF_X49_Y15_N29; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D5\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 9.585 ns clock_div:U1\|dflipflop:D6\|Q 7 REG LCFF_X49_Y15_N17 3 " "Info: 7: + IC(0.295 ns) + CELL(0.787 ns) = 9.585 ns; Loc. = LCFF_X49_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D6\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.787 ns) 10.852 ns clock_div:U1\|dflipflop:D7\|Q 8 REG LCFF_X49_Y14_N15 3 " "Info: 8: + IC(0.480 ns) + CELL(0.787 ns) = 10.852 ns; Loc. = LCFF_X49_Y14_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D7\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 11.929 ns clock_div:U1\|dflipflop:D8\|Q 9 REG LCFF_X49_Y14_N13 3 " "Info: 9: + IC(0.290 ns) + CELL(0.787 ns) = 11.929 ns; Loc. = LCFF_X49_Y14_N13; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D8\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.787 ns) 13.442 ns clock_div:U1\|dflipflop:D9\|Q 10 REG LCFF_X51_Y14_N9 3 " "Info: 10: + IC(0.726 ns) + CELL(0.787 ns) = 13.442 ns; Loc. = LCFF_X51_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D9\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 14.519 ns clock_div:U1\|dflipflop:D10\|Q 11 REG LCFF_X51_Y14_N17 3 " "Info: 11: + IC(0.290 ns) + CELL(0.787 ns) = 14.519 ns; Loc. = LCFF_X51_Y14_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D10\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 15.778 ns clock_div:U1\|dflipflop:D11\|Q 12 REG LCFF_X50_Y14_N9 3 " "Info: 12: + IC(0.472 ns) + CELL(0.787 ns) = 15.778 ns; Loc. = LCFF_X50_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D11\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 16.855 ns clock_div:U1\|dflipflop:D12\|Q 13 REG LCFF_X50_Y14_N21 3 " "Info: 13: + IC(0.290 ns) + CELL(0.787 ns) = 16.855 ns; Loc. = LCFF_X50_Y14_N21; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D12\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.787 ns) 18.404 ns clock_div:U1\|dflipflop:D13\|Q 14 REG LCFF_X51_Y15_N17 3 " "Info: 14: + IC(0.762 ns) + CELL(0.787 ns) = 18.404 ns; Loc. = LCFF_X51_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D13\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 19.482 ns clock_div:U1\|dflipflop:D14\|Q 15 REG LCFF_X51_Y15_N7 3 " "Info: 15: + IC(0.291 ns) + CELL(0.787 ns) = 19.482 ns; Loc. = LCFF_X51_Y15_N7; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D14\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.787 ns) 21.028 ns clock_div:U1\|dflipflop:D15\|Q 16 REG LCFF_X50_Y13_N1 3 " "Info: 16: + IC(0.759 ns) + CELL(0.787 ns) = 21.028 ns; Loc. = LCFF_X50_Y13_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D15\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.787 ns) 22.107 ns clock_div:U1\|dflipflop:D16\|Q 17 REG LCFF_X50_Y13_N27 3 " "Info: 17: + IC(0.292 ns) + CELL(0.787 ns) = 22.107 ns; Loc. = LCFF_X50_Y13_N27; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D16\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.787 ns) 23.676 ns clock_div:U1\|dflipflop:D17\|Q 18 REG LCFF_X50_Y16_N23 3 " "Info: 18: + IC(0.782 ns) + CELL(0.787 ns) = 23.676 ns; Loc. = LCFF_X50_Y16_N23; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D17\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 24.754 ns clock_div:U1\|dflipflop:D18\|Q 19 REG LCFF_X50_Y16_N29 3 " "Info: 19: + IC(0.291 ns) + CELL(0.787 ns) = 24.754 ns; Loc. = LCFF_X50_Y16_N29; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D18\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.787 ns) 26.027 ns clock_div:U1\|dflipflop:D19\|Q 20 REG LCFF_X51_Y16_N9 3 " "Info: 20: + IC(0.486 ns) + CELL(0.787 ns) = 26.027 ns; Loc. = LCFF_X51_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D19\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 27.104 ns clock_div:U1\|dflipflop:D20\|Q 21 REG LCFF_X51_Y16_N13 3 " "Info: 21: + IC(0.290 ns) + CELL(0.787 ns) = 27.104 ns; Loc. = LCFF_X51_Y16_N13; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D20\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.787 ns) 28.610 ns clock_div:U1\|dflipflop:D21\|Q 22 REG LCFF_X54_Y16_N9 3 " "Info: 22: + IC(0.719 ns) + CELL(0.787 ns) = 28.610 ns; Loc. = LCFF_X54_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D21\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 29.687 ns clock_div:U1\|dflipflop:D22\|Q 23 REG LCFF_X54_Y16_N23 3 " "Info: 23: + IC(0.290 ns) + CELL(0.787 ns) = 29.687 ns; Loc. = LCFF_X54_Y16_N23; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D22\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.787 ns) 31.445 ns clock_div:U1\|dflipflop:D23\|Q 24 REG LCFF_X47_Y16_N3 3 " "Info: 24: + IC(0.971 ns) + CELL(0.787 ns) = 31.445 ns; Loc. = LCFF_X47_Y16_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D23\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.787 ns) 32.528 ns clock_div:U1\|dflipflop:D24\|Q 25 REG LCFF_X47_Y16_N1 3 " "Info: 25: + IC(0.296 ns) + CELL(0.787 ns) = 32.528 ns; Loc. = LCFF_X47_Y16_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D24\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 33.788 ns clock_div:U1\|dflipflop:D25\|Q 26 REG LCFF_X46_Y16_N15 3 " "Info: 26: + IC(0.473 ns) + CELL(0.787 ns) = 33.788 ns; Loc. = LCFF_X46_Y16_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D25\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 34.865 ns clock_div:U1\|dflipflop:D26\|Q 27 REG LCFF_X46_Y16_N19 3 " "Info: 27: + IC(0.290 ns) + CELL(0.787 ns) = 34.865 ns; Loc. = LCFF_X46_Y16_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D26\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 36.125 ns clock_div:U1\|dflipflop:D27\|Q 28 REG LCFF_X45_Y16_N3 3 " "Info: 28: + IC(0.473 ns) + CELL(0.787 ns) = 36.125 ns; Loc. = LCFF_X45_Y16_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D27\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.787 ns) 37.204 ns clock_div:U1\|dflipflop:D28\|Q 29 REG LCFF_X45_Y16_N9 3 " "Info: 29: + IC(0.292 ns) + CELL(0.787 ns) = 37.204 ns; Loc. = LCFF_X45_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D28\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.787 ns) 38.682 ns clock_div:U1\|dflipflop:D29\|Q 30 REG LCFF_X49_Y16_N19 3 " "Info: 30: + IC(0.691 ns) + CELL(0.787 ns) = 38.682 ns; Loc. = LCFF_X49_Y16_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D29\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 39.760 ns clock_div:U1\|dflipflop:D30\|Q 31 REG LCFF_X49_Y16_N17 3 " "Info: 31: + IC(0.291 ns) + CELL(0.787 ns) = 39.760 ns; Loc. = LCFF_X49_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D30\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.787 ns) 41.252 ns clock_div:U1\|dflipflop:D31\|Q 32 REG LCFF_X47_Y15_N1 1 " "Info: 32: + IC(0.705 ns) + CELL(0.787 ns) = 41.252 ns; Loc. = LCFF_X47_Y15_N1; Fanout = 1; REG Node = 'clock_div:U1\|dflipflop:D31\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.419 ns) 42.164 ns clock_div:U1\|Mux0~15 33 COMB LCCOMB_X47_Y16_N14 1 " "Info: 33: + IC(0.493 ns) + CELL(0.419 ns) = 42.164 ns; Loc. = LCCOMB_X47_Y16_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 42.838 ns clock_div:U1\|Mux0~20 34 COMB LCCOMB_X47_Y16_N24 1 " "Info: 34: + IC(0.254 ns) + CELL(0.420 ns) = 42.838 ns; Loc. = LCCOMB_X47_Y16_N24; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 43.364 ns clock_div:U1\|Mux0~21 35 COMB LCCOMB_X47_Y16_N26 1 " "Info: 35: + IC(0.255 ns) + CELL(0.271 ns) = 43.364 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.438 ns) 44.535 ns clock_div:U1\|Mux0 36 COMB LCCOMB_X48_Y14_N6 2 " "Info: 36: + IC(0.733 ns) + CELL(0.438 ns) = 44.535 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 46.599 ns clock_div:U1\|Mux0~clkctrl 37 COMB CLKCTRL_G2 31 " "Info: 37: + IC(2.064 ns) + CELL(0.000 ns) = 46.599 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 48.148 ns Counter_Out\[0\] 38 REG LCFF_X47_Y8_N1 14 " "Info: 38: + IC(1.012 ns) + CELL(0.537 ns) = 48.148 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.481 ns ( 57.08 % ) " "Info: Total cell delay = 27.481 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.667 ns ( 42.92 % ) " "Info: Total interconnect delay = 20.667 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "48.148 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "48.148 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[0] {} } { 0.000ns 0.000ns 1.568ns 0.300ns 0.436ns 0.288ns 0.977ns 0.295ns 0.480ns 0.290ns 0.726ns 0.290ns 0.472ns 0.290ns 0.762ns 0.291ns 0.759ns 0.292ns 0.782ns 0.291ns 0.486ns 0.290ns 0.719ns 0.290ns 0.971ns 0.296ns 0.473ns 0.290ns 0.473ns 0.292ns 0.691ns 0.291ns 0.705ns 0.493ns 0.254ns 0.255ns 0.733ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.419ns 0.420ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.042 ns" { CLOCK_50 clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.042 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count2_Out[1] {} } { 0.000ns 0.000ns 1.536ns 0.749ns 0.257ns 0.255ns 0.255ns 2.064ns 0.977ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.275ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "48.148 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "48.148 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[0] {} } { 0.000ns 0.000ns 1.568ns 0.300ns 0.436ns 0.288ns 0.977ns 0.295ns 0.480ns 0.290ns 0.726ns 0.290ns 0.472ns 0.290ns 0.762ns 0.291ns 0.759ns 0.292ns 0.782ns 0.291ns 0.486ns 0.290ns 0.719ns 0.290ns 0.971ns 0.296ns 0.473ns 0.290ns 0.473ns 0.292ns 0.691ns 0.291ns 0.705ns 0.493ns 0.254ns 0.255ns 0.733ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.419ns 0.420ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 194 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.150 ns" { Counter_Out[0] Equal0~0 Count2~0 Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.150 ns" { Counter_Out[0] {} Equal0~0 {} Count2~0 {} Count2_Out[1] {} } { 0.000ns 1.477ns 0.300ns 0.413ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.042 ns" { CLOCK_50 clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.042 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count2_Out[1] {} } { 0.000ns 0.000ns 1.536ns 0.749ns 0.257ns 0.255ns 0.255ns 2.064ns 0.977ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.275ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "48.148 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "48.148 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[0] {} } { 0.000ns 0.000ns 1.568ns 0.300ns 0.436ns 0.288ns 0.977ns 0.295ns 0.480ns 0.290ns 0.726ns 0.290ns 0.472ns 0.290ns 0.762ns 0.291ns 0.759ns 0.292ns 0.782ns 0.291ns 0.486ns 0.290ns 0.719ns 0.290ns 0.971ns 0.296ns 0.473ns 0.290ns 0.473ns 0.292ns 0.691ns 0.291ns 0.705ns 0.493ns 0.254ns 0.255ns 0.733ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.419ns 0.420ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[0\] register Counter_Out\[0\] register Count2_Out\[1\] 245.7 MHz 4.07 ns Internal " "Info: Clock \"SW\[0\]\" has Internal fmax of 245.7 MHz between source register \"Counter_Out\[0\]\" and destination register \"Count2_Out\[1\]\" (period= 4.07 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.150 ns + Longest register register " "Info: + Longest register to register delay is 3.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[0\] 1 REG LCFF_X47_Y8_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.150 ns) 1.627 ns Equal0~0 2 COMB LCCOMB_X36_Y10_N30 11 " "Info: 2: + IC(1.477 ns) + CELL(0.150 ns) = 1.627 ns; Loc. = LCCOMB_X36_Y10_N30; Fanout = 11; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { Counter_Out[0] Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/10.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.150 ns) 2.077 ns Count2~0 3 COMB LCCOMB_X36_Y10_N12 3 " "Info: 3: + IC(0.300 ns) + CELL(0.150 ns) = 2.077 ns; Loc. = LCCOMB_X36_Y10_N12; Fanout = 3; COMB Node = 'Count2~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { Equal0~0 Count2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.660 ns) 3.150 ns Count2_Out\[1\] 4 REG LCFF_X35_Y10_N23 10 " "Info: 4: + IC(0.413 ns) + CELL(0.660 ns) = 3.150 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { Count2~0 Count2_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 30.48 % ) " "Info: Total cell delay = 0.960 ns ( 30.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.190 ns ( 69.52 % ) " "Info: Total interconnect delay = 2.190 ns ( 69.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.150 ns" { Counter_Out[0] Equal0~0 Count2~0 Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.150 ns" { Counter_Out[0] {} Equal0~0 {} Count2~0 {} Count2_Out[1] {} } { 0.000ns 1.477ns 0.300ns 0.413ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.706 ns - Smallest " "Info: - Smallest clock skew is -0.706 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] destination 8.461 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[0\]\" to destination register is 8.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.275 ns) 2.391 ns clock_div:U1\|Mux0~12 2 COMB LCCOMB_X47_Y16_N6 1 " "Info: 2: + IC(1.117 ns) + CELL(0.275 ns) = 2.391 ns; Loc. = LCCOMB_X47_Y16_N6; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~12'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { SW[0] clock_div:U1|Mux0~12 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.790 ns clock_div:U1\|Mux0~13 3 COMB LCCOMB_X47_Y16_N22 1 " "Info: 3: + IC(0.249 ns) + CELL(0.150 ns) = 2.790 ns; Loc. = LCCOMB_X47_Y16_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { clock_div:U1|Mux0~12 clock_div:U1|Mux0~13 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.186 ns clock_div:U1\|Mux0~20 4 COMB LCCOMB_X47_Y16_N24 1 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.186 ns; Loc. = LCCOMB_X47_Y16_N24; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { clock_div:U1|Mux0~13 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.712 ns clock_div:U1\|Mux0~21 5 COMB LCCOMB_X47_Y16_N26 1 " "Info: 5: + IC(0.255 ns) + CELL(0.271 ns) = 3.712 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.438 ns) 4.883 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X48_Y14_N6 2 " "Info: 6: + IC(0.733 ns) + CELL(0.438 ns) = 4.883 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 6.947 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G2 31 " "Info: 7: + IC(2.064 ns) + CELL(0.000 ns) = 6.947 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.537 ns) 8.461 ns Count2_Out\[1\] 8 REG LCFF_X35_Y10_N23 10 " "Info: 8: + IC(0.977 ns) + CELL(0.537 ns) = 8.461 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.820 ns ( 33.33 % ) " "Info: Total cell delay = 2.820 ns ( 33.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.641 ns ( 66.67 % ) " "Info: Total interconnect delay = 5.641 ns ( 66.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.461 ns" { SW[0] clock_div:U1|Mux0~12 clock_div:U1|Mux0~13 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.461 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~12 {} clock_div:U1|Mux0~13 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count2_Out[1] {} } { 0.000ns 0.000ns 1.117ns 0.249ns 0.246ns 0.255ns 0.733ns 2.064ns 0.977ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.150ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] source 9.167 ns - Longest register " "Info: - Longest clock path from clock \"SW\[0\]\" to source register is 9.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.438 ns) 2.775 ns clock_div:U1\|Mux0~0 2 COMB LCCOMB_X47_Y16_N18 1 " "Info: 2: + IC(1.338 ns) + CELL(0.438 ns) = 2.775 ns; Loc. = LCCOMB_X47_Y16_N18; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { SW[0] clock_div:U1|Mux0~0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.438 ns) 3.962 ns clock_div:U1\|Mux0~1 3 COMB LCCOMB_X48_Y14_N24 1 " "Info: 3: + IC(0.749 ns) + CELL(0.438 ns) = 3.962 ns; Loc. = LCCOMB_X48_Y14_N24; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 4.494 ns clock_div:U1\|Mux0~16 4 COMB LCCOMB_X48_Y14_N14 1 " "Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 4.494 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 5.024 ns clock_div:U1\|Mux0~18 5 COMB LCCOMB_X48_Y14_N8 1 " "Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 5.024 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 5.554 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X48_Y14_N6 2 " "Info: 6: + IC(0.255 ns) + CELL(0.275 ns) = 5.554 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 7.618 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G2 31 " "Info: 7: + IC(2.064 ns) + CELL(0.000 ns) = 7.618 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 9.167 ns Counter_Out\[0\] 8 REG LCFF_X47_Y8_N1 14 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.167 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.237 ns ( 35.31 % ) " "Info: Total cell delay = 3.237 ns ( 35.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.930 ns ( 64.69 % ) " "Info: Total interconnect delay = 5.930 ns ( 64.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.167 ns" { SW[0] clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.167 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[0] {} } { 0.000ns 0.000ns 1.338ns 0.749ns 0.257ns 0.255ns 0.255ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.438ns 0.275ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.461 ns" { SW[0] clock_div:U1|Mux0~12 clock_div:U1|Mux0~13 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.461 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~12 {} clock_div:U1|Mux0~13 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count2_Out[1] {} } { 0.000ns 0.000ns 1.117ns 0.249ns 0.246ns 0.255ns 0.733ns 2.064ns 0.977ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.150ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.167 ns" { SW[0] clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.167 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[0] {} } { 0.000ns 0.000ns 1.338ns 0.749ns 0.257ns 0.255ns 0.255ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.438ns 0.275ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 194 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.150 ns" { Counter_Out[0] Equal0~0 Count2~0 Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.150 ns" { Counter_Out[0] {} Equal0~0 {} Count2~0 {} Count2_Out[1] {} } { 0.000ns 1.477ns 0.300ns 0.413ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.461 ns" { SW[0] clock_div:U1|Mux0~12 clock_div:U1|Mux0~13 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count2_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.461 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~12 {} clock_div:U1|Mux0~13 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count2_Out[1] {} } { 0.000ns 0.000ns 1.117ns 0.249ns 0.246ns 0.255ns 0.733ns 2.064ns 0.977ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.150ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.167 ns" { SW[0] clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.167 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[0] {} } { 0.000ns 0.000ns 1.338ns 0.749ns 0.257ns 0.255ns 0.255ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.438ns 0.438ns 0.275ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[3\] 18 " "Warning: Circuit may not operate. Detected 18 non-operational path(s) clocked by clock \"SW\[3\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Count1_Out\[0\] Count1_Out\[0\] SW\[3\] 418 ps " "Info: Found hold time violation between source  pin or register \"Count1_Out\[0\]\" and destination pin or register \"Count1_Out\[0\]\" for clock \"SW\[3\]\" (Hold time is 418 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.809 ns + Largest " "Info: + Largest clock skew is 0.809 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] destination 7.758 ns + Longest register " "Info: + Longest clock path from clock \"SW\[3\]\" to destination register is 7.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 CLK PIN_AE14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.419 ns) 3.007 ns clock_div:U1\|Mux0~21 2 COMB LCCOMB_X47_Y16_N26 1 " "Info: 2: + IC(1.589 ns) + CELL(0.419 ns) = 3.007 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { SW[3] clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.438 ns) 4.178 ns clock_div:U1\|Mux0 3 COMB LCCOMB_X48_Y14_N6 2 " "Info: 3: + IC(0.733 ns) + CELL(0.438 ns) = 4.178 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 6.242 ns clock_div:U1\|Mux0~clkctrl 4 COMB CLKCTRL_G2 31 " "Info: 4: + IC(2.064 ns) + CELL(0.000 ns) = 6.242 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.537 ns) 7.758 ns Count1_Out\[0\] 5 REG LCFF_X36_Y10_N9 10 " "Info: 5: + IC(0.979 ns) + CELL(0.537 ns) = 7.758 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.393 ns ( 30.85 % ) " "Info: Total cell delay = 2.393 ns ( 30.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.365 ns ( 69.15 % ) " "Info: Total interconnect delay = 5.365 ns ( 69.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.758 ns" { SW[3] clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.758 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.589ns 0.733ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.419ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] source 6.949 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[3\]\" to source register is 6.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 CLK PIN_AE14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.150 ns) 2.839 ns clock_div:U1\|Mux0~18 2 COMB LCCOMB_X48_Y14_N8 1 " "Info: 2: + IC(1.690 ns) + CELL(0.150 ns) = 2.839 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { SW[3] clock_div:U1|Mux0~18 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 3.369 ns clock_div:U1\|Mux0 3 COMB LCCOMB_X48_Y14_N6 2 " "Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 3.369 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 5.433 ns clock_div:U1\|Mux0~clkctrl 4 COMB CLKCTRL_G2 31 " "Info: 4: + IC(2.064 ns) + CELL(0.000 ns) = 5.433 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.537 ns) 6.949 ns Count1_Out\[0\] 5 REG LCFF_X36_Y10_N9 10 " "Info: 5: + IC(0.979 ns) + CELL(0.537 ns) = 6.949 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 28.22 % ) " "Info: Total cell delay = 1.961 ns ( 28.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.988 ns ( 71.78 % ) " "Info: Total interconnect delay = 4.988 ns ( 71.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.949 ns" { SW[3] clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.949 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.690ns 0.255ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.758 ns" { SW[3] clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.758 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.589ns 0.733ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.419ns 0.438ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.949 ns" { SW[3] clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.949 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.690ns 0.255ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Count1_Out\[0\] 1 REG LCFF_X36_Y10_N9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Count1_Out\[0\]~3 2 COMB LCCOMB_X36_Y10_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X36_Y10_N8; Fanout = 1; COMB Node = 'Count1_Out\[0\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Count1_Out[0] Count1_Out[0]~3 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Count1_Out\[0\] 3 REG LCFF_X36_Y10_N9 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Count1_Out[0] Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Count1_Out[0] {} Count1_Out[0]~3 {} Count1_Out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.758 ns" { SW[3] clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.758 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.589ns 0.733ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.419ns 0.438ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.949 ns" { SW[3] clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.949 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.690ns 0.255ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Count1_Out[0] Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Count1_Out[0] {} Count1_Out[0]~3 {} Count1_Out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[2\] 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"SW\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Count1_Out\[0\] Count1_Out\[0\] SW\[2\] 122 ps " "Info: Found hold time violation between source  pin or register \"Count1_Out\[0\]\" and destination pin or register \"Count1_Out\[0\]\" for clock \"SW\[2\]\" (Hold time is 122 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.513 ns + Largest " "Info: + Largest clock skew is 0.513 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[2\] destination 7.716 ns + Longest register " "Info: + Longest clock path from clock \"SW\[2\]\" to destination register is 7.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.438 ns) 2.567 ns clock_div:U1\|Mux0~19 2 COMB LCCOMB_X47_Y16_N10 1 " "Info: 2: + IC(1.130 ns) + CELL(0.438 ns) = 2.567 ns; Loc. = LCCOMB_X47_Y16_N10; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { SW[2] clock_div:U1|Mux0~19 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.965 ns clock_div:U1\|Mux0~21 3 COMB LCCOMB_X47_Y16_N26 1 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 2.965 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.438 ns) 4.136 ns clock_div:U1\|Mux0 4 COMB LCCOMB_X48_Y14_N6 2 " "Info: 4: + IC(0.733 ns) + CELL(0.438 ns) = 4.136 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 6.200 ns clock_div:U1\|Mux0~clkctrl 5 COMB CLKCTRL_G2 31 " "Info: 5: + IC(2.064 ns) + CELL(0.000 ns) = 6.200 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.537 ns) 7.716 ns Count1_Out\[0\] 6 REG LCFF_X36_Y10_N9 10 " "Info: 6: + IC(0.979 ns) + CELL(0.537 ns) = 7.716 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.562 ns ( 33.20 % ) " "Info: Total cell delay = 2.562 ns ( 33.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.154 ns ( 66.80 % ) " "Info: Total interconnect delay = 5.154 ns ( 66.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.716 ns" { SW[2] clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.716 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.130ns 0.248ns 0.733ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[2\] source 7.203 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[2\]\" to source register is 7.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.150 ns) 2.563 ns clock_div:U1\|Mux0~16 2 COMB LCCOMB_X48_Y14_N14 1 " "Info: 2: + IC(1.414 ns) + CELL(0.150 ns) = 2.563 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { SW[2] clock_div:U1|Mux0~16 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 3.093 ns clock_div:U1\|Mux0~18 3 COMB LCCOMB_X48_Y14_N8 1 " "Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 3.093 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 3.623 ns clock_div:U1\|Mux0 4 COMB LCCOMB_X48_Y14_N6 2 " "Info: 4: + IC(0.255 ns) + CELL(0.275 ns) = 3.623 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 5.687 ns clock_div:U1\|Mux0~clkctrl 5 COMB CLKCTRL_G2 31 " "Info: 5: + IC(2.064 ns) + CELL(0.000 ns) = 5.687 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.537 ns) 7.203 ns Count1_Out\[0\] 6 REG LCFF_X36_Y10_N9 10 " "Info: 6: + IC(0.979 ns) + CELL(0.537 ns) = 7.203 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.236 ns ( 31.04 % ) " "Info: Total cell delay = 2.236 ns ( 31.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.967 ns ( 68.96 % ) " "Info: Total interconnect delay = 4.967 ns ( 68.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.203 ns" { SW[2] clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.203 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.414ns 0.255ns 0.255ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.716 ns" { SW[2] clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.716 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.130ns 0.248ns 0.733ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.438ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.203 ns" { SW[2] clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.203 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.414ns 0.255ns 0.255ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Count1_Out\[0\] 1 REG LCFF_X36_Y10_N9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Count1_Out\[0\]~3 2 COMB LCCOMB_X36_Y10_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X36_Y10_N8; Fanout = 1; COMB Node = 'Count1_Out\[0\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Count1_Out[0] Count1_Out[0]~3 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Count1_Out\[0\] 3 REG LCFF_X36_Y10_N9 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Count1_Out[0] Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Count1_Out[0] {} Count1_Out[0]~3 {} Count1_Out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.716 ns" { SW[2] clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.716 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.130ns 0.248ns 0.733ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.438ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.203 ns" { SW[2] clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.203 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.414ns 0.255ns 0.255ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Count1_Out[0] Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Count1_Out[0] {} Count1_Out[0]~3 {} Count1_Out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[1\] 82 " "Warning: Circuit may not operate. Detected 82 non-operational path(s) clocked by clock \"SW\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Count1_Out\[0\] Count1_Out\[0\] SW\[1\] 945 ps " "Info: Found hold time violation between source  pin or register \"Count1_Out\[0\]\" and destination pin or register \"Count1_Out\[0\]\" for clock \"SW\[1\]\" (Hold time is 945 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.336 ns + Largest " "Info: + Largest clock skew is 1.336 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[1\] destination 9.081 ns + Longest register " "Info: + Longest clock path from clock \"SW\[1\]\" to destination register is 9.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.419 ns) 2.600 ns clock_div:U1\|Mux0~14 2 COMB LCCOMB_X47_Y16_N8 1 " "Info: 2: + IC(1.182 ns) + CELL(0.419 ns) = 2.600 ns; Loc. = LCCOMB_X47_Y16_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { SW[1] clock_div:U1|Mux0~14 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 3.130 ns clock_div:U1\|Mux0~15 3 COMB LCCOMB_X47_Y16_N14 1 " "Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 3.130 ns; Loc. = LCCOMB_X47_Y16_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~14 clock_div:U1|Mux0~15 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 3.804 ns clock_div:U1\|Mux0~20 4 COMB LCCOMB_X47_Y16_N24 1 " "Info: 4: + IC(0.254 ns) + CELL(0.420 ns) = 3.804 ns; Loc. = LCCOMB_X47_Y16_N24; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 4.330 ns clock_div:U1\|Mux0~21 5 COMB LCCOMB_X47_Y16_N26 1 " "Info: 5: + IC(0.255 ns) + CELL(0.271 ns) = 4.330 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.438 ns) 5.501 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X48_Y14_N6 2 " "Info: 6: + IC(0.733 ns) + CELL(0.438 ns) = 5.501 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 7.565 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G2 31 " "Info: 7: + IC(2.064 ns) + CELL(0.000 ns) = 7.565 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.537 ns) 9.081 ns Count1_Out\[0\] 8 REG LCFF_X36_Y10_N9 10 " "Info: 8: + IC(0.979 ns) + CELL(0.537 ns) = 9.081 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.359 ns ( 36.99 % ) " "Info: Total cell delay = 3.359 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.722 ns ( 63.01 % ) " "Info: Total interconnect delay = 5.722 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.081 ns" { SW[1] clock_div:U1|Mux0~14 clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.081 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~14 {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.182ns 0.255ns 0.254ns 0.255ns 0.733ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.419ns 0.275ns 0.420ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[1\] source 7.745 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[1\]\" to source register is 7.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.150 ns) 2.573 ns clock_div:U1\|Mux0~1 2 COMB LCCOMB_X48_Y14_N24 1 " "Info: 2: + IC(1.424 ns) + CELL(0.150 ns) = 2.573 ns; Loc. = LCCOMB_X48_Y14_N24; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { SW[1] clock_div:U1|Mux0~1 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 3.105 ns clock_div:U1\|Mux0~16 3 COMB LCCOMB_X48_Y14_N14 1 " "Info: 3: + IC(0.257 ns) + CELL(0.275 ns) = 3.105 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 3.635 ns clock_div:U1\|Mux0~18 4 COMB LCCOMB_X48_Y14_N8 1 " "Info: 4: + IC(0.255 ns) + CELL(0.275 ns) = 3.635 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 4.165 ns clock_div:U1\|Mux0 5 COMB LCCOMB_X48_Y14_N6 2 " "Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 4.165 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 6.229 ns clock_div:U1\|Mux0~clkctrl 6 COMB CLKCTRL_G2 31 " "Info: 6: + IC(2.064 ns) + CELL(0.000 ns) = 6.229 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.537 ns) 7.745 ns Count1_Out\[0\] 7 REG LCFF_X36_Y10_N9 10 " "Info: 7: + IC(0.979 ns) + CELL(0.537 ns) = 7.745 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.511 ns ( 32.42 % ) " "Info: Total cell delay = 2.511 ns ( 32.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.234 ns ( 67.58 % ) " "Info: Total interconnect delay = 5.234 ns ( 67.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.745 ns" { SW[1] clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.745 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.424ns 0.257ns 0.255ns 0.255ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.081 ns" { SW[1] clock_div:U1|Mux0~14 clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.081 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~14 {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.182ns 0.255ns 0.254ns 0.255ns 0.733ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.419ns 0.275ns 0.420ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.745 ns" { SW[1] clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.745 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.424ns 0.257ns 0.255ns 0.255ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Count1_Out\[0\] 1 REG LCFF_X36_Y10_N9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Count1_Out\[0\]~3 2 COMB LCCOMB_X36_Y10_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X36_Y10_N8; Fanout = 1; COMB Node = 'Count1_Out\[0\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Count1_Out[0] Count1_Out[0]~3 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Count1_Out\[0\] 3 REG LCFF_X36_Y10_N9 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Count1_Out[0] Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Count1_Out[0] {} Count1_Out[0]~3 {} Count1_Out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.081 ns" { SW[1] clock_div:U1|Mux0~14 clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.081 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~14 {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.182ns 0.255ns 0.254ns 0.255ns 0.733ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.419ns 0.275ns 0.420ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.745 ns" { SW[1] clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.745 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.424ns 0.257ns 0.255ns 0.255ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Count1_Out[0] Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Count1_Out[0] {} Count1_Out[0]~3 {} Count1_Out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Count1_Out\[0\] Count1_Out\[0\] CLOCK_50 38.68 ns " "Info: Found hold time violation between source  pin or register \"Count1_Out\[0\]\" and destination pin or register \"Count1_Out\[0\]\" for clock \"CLOCK_50\" (Hold time is 38.68 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "39.071 ns + Largest " "Info: + Largest clock skew is 39.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 48.115 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 48.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.787 ns) 3.354 ns clock_div:U1\|dflipflop:D1\|Q 2 REG LCFF_X48_Y14_N19 3 " "Info: 2: + IC(1.568 ns) + CELL(0.787 ns) = 3.354 ns; Loc. = LCFF_X48_Y14_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D1\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.787 ns) 4.441 ns clock_div:U1\|dflipflop:D2\|Q 3 REG LCFF_X48_Y14_N31 3 " "Info: 3: + IC(0.300 ns) + CELL(0.787 ns) = 4.441 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D2\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 5.664 ns clock_div:U1\|dflipflop:D3\|Q 4 REG LCFF_X47_Y14_N31 3 " "Info: 4: + IC(0.436 ns) + CELL(0.787 ns) = 5.664 ns; Loc. = LCFF_X47_Y14_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D3\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.787 ns) 6.739 ns clock_div:U1\|dflipflop:D4\|Q 5 REG LCFF_X47_Y14_N9 3 " "Info: 5: + IC(0.288 ns) + CELL(0.787 ns) = 6.739 ns; Loc. = LCFF_X47_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D4\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.787 ns) 8.503 ns clock_div:U1\|dflipflop:D5\|Q 6 REG LCFF_X49_Y15_N29 3 " "Info: 6: + IC(0.977 ns) + CELL(0.787 ns) = 8.503 ns; Loc. = LCFF_X49_Y15_N29; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D5\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 9.585 ns clock_div:U1\|dflipflop:D6\|Q 7 REG LCFF_X49_Y15_N17 3 " "Info: 7: + IC(0.295 ns) + CELL(0.787 ns) = 9.585 ns; Loc. = LCFF_X49_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D6\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.787 ns) 10.852 ns clock_div:U1\|dflipflop:D7\|Q 8 REG LCFF_X49_Y14_N15 3 " "Info: 8: + IC(0.480 ns) + CELL(0.787 ns) = 10.852 ns; Loc. = LCFF_X49_Y14_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D7\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 11.929 ns clock_div:U1\|dflipflop:D8\|Q 9 REG LCFF_X49_Y14_N13 3 " "Info: 9: + IC(0.290 ns) + CELL(0.787 ns) = 11.929 ns; Loc. = LCFF_X49_Y14_N13; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D8\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.787 ns) 13.442 ns clock_div:U1\|dflipflop:D9\|Q 10 REG LCFF_X51_Y14_N9 3 " "Info: 10: + IC(0.726 ns) + CELL(0.787 ns) = 13.442 ns; Loc. = LCFF_X51_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D9\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 14.519 ns clock_div:U1\|dflipflop:D10\|Q 11 REG LCFF_X51_Y14_N17 3 " "Info: 11: + IC(0.290 ns) + CELL(0.787 ns) = 14.519 ns; Loc. = LCFF_X51_Y14_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D10\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 15.778 ns clock_div:U1\|dflipflop:D11\|Q 12 REG LCFF_X50_Y14_N9 3 " "Info: 12: + IC(0.472 ns) + CELL(0.787 ns) = 15.778 ns; Loc. = LCFF_X50_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D11\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 16.855 ns clock_div:U1\|dflipflop:D12\|Q 13 REG LCFF_X50_Y14_N21 3 " "Info: 13: + IC(0.290 ns) + CELL(0.787 ns) = 16.855 ns; Loc. = LCFF_X50_Y14_N21; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D12\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.787 ns) 18.404 ns clock_div:U1\|dflipflop:D13\|Q 14 REG LCFF_X51_Y15_N17 3 " "Info: 14: + IC(0.762 ns) + CELL(0.787 ns) = 18.404 ns; Loc. = LCFF_X51_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D13\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 19.482 ns clock_div:U1\|dflipflop:D14\|Q 15 REG LCFF_X51_Y15_N7 3 " "Info: 15: + IC(0.291 ns) + CELL(0.787 ns) = 19.482 ns; Loc. = LCFF_X51_Y15_N7; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D14\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.787 ns) 21.028 ns clock_div:U1\|dflipflop:D15\|Q 16 REG LCFF_X50_Y13_N1 3 " "Info: 16: + IC(0.759 ns) + CELL(0.787 ns) = 21.028 ns; Loc. = LCFF_X50_Y13_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D15\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.787 ns) 22.107 ns clock_div:U1\|dflipflop:D16\|Q 17 REG LCFF_X50_Y13_N27 3 " "Info: 17: + IC(0.292 ns) + CELL(0.787 ns) = 22.107 ns; Loc. = LCFF_X50_Y13_N27; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D16\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.787 ns) 23.676 ns clock_div:U1\|dflipflop:D17\|Q 18 REG LCFF_X50_Y16_N23 3 " "Info: 18: + IC(0.782 ns) + CELL(0.787 ns) = 23.676 ns; Loc. = LCFF_X50_Y16_N23; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D17\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 24.754 ns clock_div:U1\|dflipflop:D18\|Q 19 REG LCFF_X50_Y16_N29 3 " "Info: 19: + IC(0.291 ns) + CELL(0.787 ns) = 24.754 ns; Loc. = LCFF_X50_Y16_N29; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D18\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.787 ns) 26.027 ns clock_div:U1\|dflipflop:D19\|Q 20 REG LCFF_X51_Y16_N9 3 " "Info: 20: + IC(0.486 ns) + CELL(0.787 ns) = 26.027 ns; Loc. = LCFF_X51_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D19\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 27.104 ns clock_div:U1\|dflipflop:D20\|Q 21 REG LCFF_X51_Y16_N13 3 " "Info: 21: + IC(0.290 ns) + CELL(0.787 ns) = 27.104 ns; Loc. = LCFF_X51_Y16_N13; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D20\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.787 ns) 28.610 ns clock_div:U1\|dflipflop:D21\|Q 22 REG LCFF_X54_Y16_N9 3 " "Info: 22: + IC(0.719 ns) + CELL(0.787 ns) = 28.610 ns; Loc. = LCFF_X54_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D21\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 29.687 ns clock_div:U1\|dflipflop:D22\|Q 23 REG LCFF_X54_Y16_N23 3 " "Info: 23: + IC(0.290 ns) + CELL(0.787 ns) = 29.687 ns; Loc. = LCFF_X54_Y16_N23; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D22\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.787 ns) 31.445 ns clock_div:U1\|dflipflop:D23\|Q 24 REG LCFF_X47_Y16_N3 3 " "Info: 24: + IC(0.971 ns) + CELL(0.787 ns) = 31.445 ns; Loc. = LCFF_X47_Y16_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D23\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.787 ns) 32.528 ns clock_div:U1\|dflipflop:D24\|Q 25 REG LCFF_X47_Y16_N1 3 " "Info: 25: + IC(0.296 ns) + CELL(0.787 ns) = 32.528 ns; Loc. = LCFF_X47_Y16_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D24\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 33.788 ns clock_div:U1\|dflipflop:D25\|Q 26 REG LCFF_X46_Y16_N15 3 " "Info: 26: + IC(0.473 ns) + CELL(0.787 ns) = 33.788 ns; Loc. = LCFF_X46_Y16_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D25\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 34.865 ns clock_div:U1\|dflipflop:D26\|Q 27 REG LCFF_X46_Y16_N19 3 " "Info: 27: + IC(0.290 ns) + CELL(0.787 ns) = 34.865 ns; Loc. = LCFF_X46_Y16_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D26\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 36.125 ns clock_div:U1\|dflipflop:D27\|Q 28 REG LCFF_X45_Y16_N3 3 " "Info: 28: + IC(0.473 ns) + CELL(0.787 ns) = 36.125 ns; Loc. = LCFF_X45_Y16_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D27\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.787 ns) 37.204 ns clock_div:U1\|dflipflop:D28\|Q 29 REG LCFF_X45_Y16_N9 3 " "Info: 29: + IC(0.292 ns) + CELL(0.787 ns) = 37.204 ns; Loc. = LCFF_X45_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D28\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.787 ns) 38.682 ns clock_div:U1\|dflipflop:D29\|Q 30 REG LCFF_X49_Y16_N19 3 " "Info: 30: + IC(0.691 ns) + CELL(0.787 ns) = 38.682 ns; Loc. = LCFF_X49_Y16_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D29\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 39.760 ns clock_div:U1\|dflipflop:D30\|Q 31 REG LCFF_X49_Y16_N17 3 " "Info: 31: + IC(0.291 ns) + CELL(0.787 ns) = 39.760 ns; Loc. = LCFF_X49_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D30\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.787 ns) 41.252 ns clock_div:U1\|dflipflop:D31\|Q 32 REG LCFF_X47_Y15_N1 1 " "Info: 32: + IC(0.705 ns) + CELL(0.787 ns) = 41.252 ns; Loc. = LCFF_X47_Y15_N1; Fanout = 1; REG Node = 'clock_div:U1\|dflipflop:D31\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.419 ns) 42.164 ns clock_div:U1\|Mux0~15 33 COMB LCCOMB_X47_Y16_N14 1 " "Info: 33: + IC(0.493 ns) + CELL(0.419 ns) = 42.164 ns; Loc. = LCCOMB_X47_Y16_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 42.838 ns clock_div:U1\|Mux0~20 34 COMB LCCOMB_X47_Y16_N24 1 " "Info: 34: + IC(0.254 ns) + CELL(0.420 ns) = 42.838 ns; Loc. = LCCOMB_X47_Y16_N24; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 43.364 ns clock_div:U1\|Mux0~21 35 COMB LCCOMB_X47_Y16_N26 1 " "Info: 35: + IC(0.255 ns) + CELL(0.271 ns) = 43.364 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.438 ns) 44.535 ns clock_div:U1\|Mux0 36 COMB LCCOMB_X48_Y14_N6 2 " "Info: 36: + IC(0.733 ns) + CELL(0.438 ns) = 44.535 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 46.599 ns clock_div:U1\|Mux0~clkctrl 37 COMB CLKCTRL_G2 31 " "Info: 37: + IC(2.064 ns) + CELL(0.000 ns) = 46.599 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.537 ns) 48.115 ns Count1_Out\[0\] 38 REG LCFF_X36_Y10_N9 10 " "Info: 38: + IC(0.979 ns) + CELL(0.537 ns) = 48.115 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.481 ns ( 57.12 % ) " "Info: Total cell delay = 27.481 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.634 ns ( 42.88 % ) " "Info: Total interconnect delay = 20.634 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "48.115 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "48.115 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.568ns 0.300ns 0.436ns 0.288ns 0.977ns 0.295ns 0.480ns 0.290ns 0.726ns 0.290ns 0.472ns 0.290ns 0.762ns 0.291ns 0.759ns 0.292ns 0.782ns 0.291ns 0.486ns 0.290ns 0.719ns 0.290ns 0.971ns 0.296ns 0.473ns 0.290ns 0.473ns 0.292ns 0.691ns 0.291ns 0.705ns 0.493ns 0.254ns 0.255ns 0.733ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.419ns 0.420ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 9.044 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 9.044 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.150 ns) 2.685 ns clock_div:U1\|Mux0~0 2 COMB LCCOMB_X47_Y16_N18 1 " "Info: 2: + IC(1.536 ns) + CELL(0.150 ns) = 2.685 ns; Loc. = LCCOMB_X47_Y16_N18; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { CLOCK_50 clock_div:U1|Mux0~0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.438 ns) 3.872 ns clock_div:U1\|Mux0~1 3 COMB LCCOMB_X48_Y14_N24 1 " "Info: 3: + IC(0.749 ns) + CELL(0.438 ns) = 3.872 ns; Loc. = LCCOMB_X48_Y14_N24; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 4.404 ns clock_div:U1\|Mux0~16 4 COMB LCCOMB_X48_Y14_N14 1 " "Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 4.404 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 4.934 ns clock_div:U1\|Mux0~18 5 COMB LCCOMB_X48_Y14_N8 1 " "Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 4.934 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 5.464 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X48_Y14_N6 2 " "Info: 6: + IC(0.255 ns) + CELL(0.275 ns) = 5.464 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 7.528 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G2 31 " "Info: 7: + IC(2.064 ns) + CELL(0.000 ns) = 7.528 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.537 ns) 9.044 ns Count1_Out\[0\] 8 REG LCFF_X36_Y10_N9 10 " "Info: 8: + IC(0.979 ns) + CELL(0.537 ns) = 9.044 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.949 ns ( 32.61 % ) " "Info: Total cell delay = 2.949 ns ( 32.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.095 ns ( 67.39 % ) " "Info: Total interconnect delay = 6.095 ns ( 67.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.044 ns" { CLOCK_50 clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.044 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.536ns 0.749ns 0.257ns 0.255ns 0.255ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.275ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "48.115 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "48.115 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.568ns 0.300ns 0.436ns 0.288ns 0.977ns 0.295ns 0.480ns 0.290ns 0.726ns 0.290ns 0.472ns 0.290ns 0.762ns 0.291ns 0.759ns 0.292ns 0.782ns 0.291ns 0.486ns 0.290ns 0.719ns 0.290ns 0.971ns 0.296ns 0.473ns 0.290ns 0.473ns 0.292ns 0.691ns 0.291ns 0.705ns 0.493ns 0.254ns 0.255ns 0.733ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.419ns 0.420ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.044 ns" { CLOCK_50 clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.044 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.536ns 0.749ns 0.257ns 0.255ns 0.255ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.275ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Count1_Out\[0\] 1 REG LCFF_X36_Y10_N9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Count1_Out\[0\]~3 2 COMB LCCOMB_X36_Y10_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X36_Y10_N8; Fanout = 1; COMB Node = 'Count1_Out\[0\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Count1_Out[0] Count1_Out[0]~3 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Count1_Out\[0\] 3 REG LCFF_X36_Y10_N9 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Count1_Out[0] Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Count1_Out[0] {} Count1_Out[0]~3 {} Count1_Out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "48.115 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "48.115 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.568ns 0.300ns 0.436ns 0.288ns 0.977ns 0.295ns 0.480ns 0.290ns 0.726ns 0.290ns 0.472ns 0.290ns 0.762ns 0.291ns 0.759ns 0.292ns 0.782ns 0.291ns 0.486ns 0.290ns 0.719ns 0.290ns 0.971ns 0.296ns 0.473ns 0.290ns 0.473ns 0.292ns 0.691ns 0.291ns 0.705ns 0.493ns 0.254ns 0.255ns 0.733ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.419ns 0.420ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.044 ns" { CLOCK_50 clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.044 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.536ns 0.749ns 0.257ns 0.255ns 0.255ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.275ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Count1_Out[0] Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Count1_Out[0] {} Count1_Out[0]~3 {} Count1_Out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[0\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"SW\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Count1_Out\[0\] Count1_Out\[0\] SW\[0\] 280 ps " "Info: Found hold time violation between source  pin or register \"Count1_Out\[0\]\" and destination pin or register \"Count1_Out\[0\]\" for clock \"SW\[0\]\" (Hold time is 280 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.671 ns + Largest " "Info: + Largest clock skew is 0.671 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] destination 9.134 ns + Longest register " "Info: + Longest clock path from clock \"SW\[0\]\" to destination register is 9.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.438 ns) 2.775 ns clock_div:U1\|Mux0~0 2 COMB LCCOMB_X47_Y16_N18 1 " "Info: 2: + IC(1.338 ns) + CELL(0.438 ns) = 2.775 ns; Loc. = LCCOMB_X47_Y16_N18; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { SW[0] clock_div:U1|Mux0~0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.438 ns) 3.962 ns clock_div:U1\|Mux0~1 3 COMB LCCOMB_X48_Y14_N24 1 " "Info: 3: + IC(0.749 ns) + CELL(0.438 ns) = 3.962 ns; Loc. = LCCOMB_X48_Y14_N24; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 4.494 ns clock_div:U1\|Mux0~16 4 COMB LCCOMB_X48_Y14_N14 1 " "Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 4.494 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 5.024 ns clock_div:U1\|Mux0~18 5 COMB LCCOMB_X48_Y14_N8 1 " "Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 5.024 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 5.554 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X48_Y14_N6 2 " "Info: 6: + IC(0.255 ns) + CELL(0.275 ns) = 5.554 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 7.618 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G2 31 " "Info: 7: + IC(2.064 ns) + CELL(0.000 ns) = 7.618 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.537 ns) 9.134 ns Count1_Out\[0\] 8 REG LCFF_X36_Y10_N9 10 " "Info: 8: + IC(0.979 ns) + CELL(0.537 ns) = 9.134 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.237 ns ( 35.44 % ) " "Info: Total cell delay = 3.237 ns ( 35.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.897 ns ( 64.56 % ) " "Info: Total interconnect delay = 5.897 ns ( 64.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.134 ns" { SW[0] clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.134 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.338ns 0.749ns 0.257ns 0.255ns 0.255ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.438ns 0.438ns 0.275ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] source 8.463 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[0\]\" to source register is 8.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.275 ns) 2.391 ns clock_div:U1\|Mux0~12 2 COMB LCCOMB_X47_Y16_N6 1 " "Info: 2: + IC(1.117 ns) + CELL(0.275 ns) = 2.391 ns; Loc. = LCCOMB_X47_Y16_N6; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~12'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { SW[0] clock_div:U1|Mux0~12 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.790 ns clock_div:U1\|Mux0~13 3 COMB LCCOMB_X47_Y16_N22 1 " "Info: 3: + IC(0.249 ns) + CELL(0.150 ns) = 2.790 ns; Loc. = LCCOMB_X47_Y16_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { clock_div:U1|Mux0~12 clock_div:U1|Mux0~13 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.186 ns clock_div:U1\|Mux0~20 4 COMB LCCOMB_X47_Y16_N24 1 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.186 ns; Loc. = LCCOMB_X47_Y16_N24; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { clock_div:U1|Mux0~13 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.712 ns clock_div:U1\|Mux0~21 5 COMB LCCOMB_X47_Y16_N26 1 " "Info: 5: + IC(0.255 ns) + CELL(0.271 ns) = 3.712 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.438 ns) 4.883 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X48_Y14_N6 2 " "Info: 6: + IC(0.733 ns) + CELL(0.438 ns) = 4.883 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 6.947 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G2 31 " "Info: 7: + IC(2.064 ns) + CELL(0.000 ns) = 6.947 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.537 ns) 8.463 ns Count1_Out\[0\] 8 REG LCFF_X36_Y10_N9 10 " "Info: 8: + IC(0.979 ns) + CELL(0.537 ns) = 8.463 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.820 ns ( 33.32 % ) " "Info: Total cell delay = 2.820 ns ( 33.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.643 ns ( 66.68 % ) " "Info: Total interconnect delay = 5.643 ns ( 66.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.463 ns" { SW[0] clock_div:U1|Mux0~12 clock_div:U1|Mux0~13 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.463 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~12 {} clock_div:U1|Mux0~13 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.117ns 0.249ns 0.246ns 0.255ns 0.733ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.150ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.134 ns" { SW[0] clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.134 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.338ns 0.749ns 0.257ns 0.255ns 0.255ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.438ns 0.438ns 0.275ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.463 ns" { SW[0] clock_div:U1|Mux0~12 clock_div:U1|Mux0~13 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.463 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~12 {} clock_div:U1|Mux0~13 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.117ns 0.249ns 0.246ns 0.255ns 0.733ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.150ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Count1_Out\[0\] 1 REG LCFF_X36_Y10_N9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Count1_Out\[0\]~3 2 COMB LCCOMB_X36_Y10_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X36_Y10_N8; Fanout = 1; COMB Node = 'Count1_Out\[0\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Count1_Out[0] Count1_Out[0]~3 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Count1_Out\[0\] 3 REG LCFF_X36_Y10_N9 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Count1_Out[0] Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Count1_Out[0] {} Count1_Out[0]~3 {} Count1_Out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.134 ns" { SW[0] clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.134 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.338ns 0.749ns 0.257ns 0.255ns 0.255ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.438ns 0.438ns 0.275ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.463 ns" { SW[0] clock_div:U1|Mux0~12 clock_div:U1|Mux0~13 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.463 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~12 {} clock_div:U1|Mux0~13 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.117ns 0.249ns 0.246ns 0.255ns 0.733ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.150ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Count1_Out[0] Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Count1_Out[0] {} Count1_Out[0]~3 {} Count1_Out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Counter_Out\[15\] SW\[17\] SW\[4\] 2.846 ns register " "Info: tsu for register \"Counter_Out\[15\]\" (data pin = \"SW\[17\]\", clock pin = \"SW\[4\]\") is 2.846 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.156 ns + Longest pin register " "Info: + Longest pin to register delay is 9.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 PIN PIN_V2 29 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 29; PIN Node = 'SW\[17\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.456 ns) + CELL(0.414 ns) 7.722 ns Counter_Out\[2\]~21 2 COMB LCCOMB_X47_Y8_N4 2 " "Info: 2: + IC(6.456 ns) + CELL(0.414 ns) = 7.722 ns; Loc. = LCCOMB_X47_Y8_N4; Fanout = 2; COMB Node = 'Counter_Out\[2\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.870 ns" { SW[17] Counter_Out[2]~21 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.793 ns Counter_Out\[3\]~23 3 COMB LCCOMB_X47_Y8_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.793 ns; Loc. = LCCOMB_X47_Y8_N6; Fanout = 2; COMB Node = 'Counter_Out\[3\]~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[2]~21 Counter_Out[3]~23 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.864 ns Counter_Out\[4\]~25 4 COMB LCCOMB_X47_Y8_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.864 ns; Loc. = LCCOMB_X47_Y8_N8; Fanout = 2; COMB Node = 'Counter_Out\[4\]~25'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[3]~23 Counter_Out[4]~25 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.935 ns Counter_Out\[5\]~27 5 COMB LCCOMB_X47_Y8_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.935 ns; Loc. = LCCOMB_X47_Y8_N10; Fanout = 2; COMB Node = 'Counter_Out\[5\]~27'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[4]~25 Counter_Out[5]~27 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.006 ns Counter_Out\[6\]~29 6 COMB LCCOMB_X47_Y8_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.006 ns; Loc. = LCCOMB_X47_Y8_N12; Fanout = 2; COMB Node = 'Counter_Out\[6\]~29'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[5]~27 Counter_Out[6]~29 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.165 ns Counter_Out\[7\]~31 7 COMB LCCOMB_X47_Y8_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 8.165 ns; Loc. = LCCOMB_X47_Y8_N14; Fanout = 2; COMB Node = 'Counter_Out\[7\]~31'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Counter_Out[6]~29 Counter_Out[7]~31 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.236 ns Counter_Out\[8\]~33 8 COMB LCCOMB_X47_Y8_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.236 ns; Loc. = LCCOMB_X47_Y8_N16; Fanout = 2; COMB Node = 'Counter_Out\[8\]~33'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[7]~31 Counter_Out[8]~33 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.307 ns Counter_Out\[9\]~35 9 COMB LCCOMB_X47_Y8_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 8.307 ns; Loc. = LCCOMB_X47_Y8_N18; Fanout = 2; COMB Node = 'Counter_Out\[9\]~35'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[8]~33 Counter_Out[9]~35 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.378 ns Counter_Out\[10\]~37 10 COMB LCCOMB_X47_Y8_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.378 ns; Loc. = LCCOMB_X47_Y8_N20; Fanout = 2; COMB Node = 'Counter_Out\[10\]~37'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[9]~35 Counter_Out[10]~37 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.449 ns Counter_Out\[11\]~39 11 COMB LCCOMB_X47_Y8_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.449 ns; Loc. = LCCOMB_X47_Y8_N22; Fanout = 2; COMB Node = 'Counter_Out\[11\]~39'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[10]~37 Counter_Out[11]~39 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.520 ns Counter_Out\[12\]~41 12 COMB LCCOMB_X47_Y8_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.520 ns; Loc. = LCCOMB_X47_Y8_N24; Fanout = 2; COMB Node = 'Counter_Out\[12\]~41'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[11]~39 Counter_Out[12]~41 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.591 ns Counter_Out\[13\]~43 13 COMB LCCOMB_X47_Y8_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 8.591 ns; Loc. = LCCOMB_X47_Y8_N26; Fanout = 2; COMB Node = 'Counter_Out\[13\]~43'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[12]~41 Counter_Out[13]~43 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.662 ns Counter_Out\[14\]~45 14 COMB LCCOMB_X47_Y8_N28 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 8.662 ns; Loc. = LCCOMB_X47_Y8_N28; Fanout = 1; COMB Node = 'Counter_Out\[14\]~45'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[13]~43 Counter_Out[14]~45 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.072 ns Counter_Out\[15\]~46 15 COMB LCCOMB_X47_Y8_N30 1 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 9.072 ns; Loc. = LCCOMB_X47_Y8_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter_Out[14]~45 Counter_Out[15]~46 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.156 ns Counter_Out\[15\] 16 REG LCFF_X47_Y8_N31 3 " "Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 9.156 ns; Loc. = LCFF_X47_Y8_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.700 ns ( 29.49 % ) " "Info: Total cell delay = 2.700 ns ( 29.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.456 ns ( 70.51 % ) " "Info: Total interconnect delay = 6.456 ns ( 70.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.156 ns" { SW[17] Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.156 ns" { SW[17] {} SW[17]~combout {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.000ns 6.456ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.852ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[4\] destination 6.274 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[4\]\" to destination register is 6.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 CLK PIN_AF14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 2; CLK Node = 'SW\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.150 ns) 2.661 ns clock_div:U1\|Mux0 2 COMB LCCOMB_X48_Y14_N6 2 " "Info: 2: + IC(1.512 ns) + CELL(0.150 ns) = 2.661 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { SW[4] clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 4.725 ns clock_div:U1\|Mux0~clkctrl 3 COMB CLKCTRL_G2 31 " "Info: 3: + IC(2.064 ns) + CELL(0.000 ns) = 4.725 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.274 ns Counter_Out\[15\] 4 REG LCFF_X47_Y8_N31 3 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 6.274 ns; Loc. = LCFF_X47_Y8_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 26.87 % ) " "Info: Total cell delay = 1.686 ns ( 26.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.588 ns ( 73.13 % ) " "Info: Total interconnect delay = 4.588 ns ( 73.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.274 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.274 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.512ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.156 ns" { SW[17] Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.156 ns" { SW[17] {} SW[17]~combout {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.000ns 6.456ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.852ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.274 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.274 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.512ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX1\[1\] Count1_Out\[2\] 55.109 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX1\[1\]\" through register \"Count1_Out\[2\]\" is 55.109 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 48.115 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 48.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.787 ns) 3.354 ns clock_div:U1\|dflipflop:D1\|Q 2 REG LCFF_X48_Y14_N19 3 " "Info: 2: + IC(1.568 ns) + CELL(0.787 ns) = 3.354 ns; Loc. = LCFF_X48_Y14_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D1\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.787 ns) 4.441 ns clock_div:U1\|dflipflop:D2\|Q 3 REG LCFF_X48_Y14_N31 3 " "Info: 3: + IC(0.300 ns) + CELL(0.787 ns) = 4.441 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D2\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 5.664 ns clock_div:U1\|dflipflop:D3\|Q 4 REG LCFF_X47_Y14_N31 3 " "Info: 4: + IC(0.436 ns) + CELL(0.787 ns) = 5.664 ns; Loc. = LCFF_X47_Y14_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D3\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.787 ns) 6.739 ns clock_div:U1\|dflipflop:D4\|Q 5 REG LCFF_X47_Y14_N9 3 " "Info: 5: + IC(0.288 ns) + CELL(0.787 ns) = 6.739 ns; Loc. = LCFF_X47_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D4\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.787 ns) 8.503 ns clock_div:U1\|dflipflop:D5\|Q 6 REG LCFF_X49_Y15_N29 3 " "Info: 6: + IC(0.977 ns) + CELL(0.787 ns) = 8.503 ns; Loc. = LCFF_X49_Y15_N29; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D5\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 9.585 ns clock_div:U1\|dflipflop:D6\|Q 7 REG LCFF_X49_Y15_N17 3 " "Info: 7: + IC(0.295 ns) + CELL(0.787 ns) = 9.585 ns; Loc. = LCFF_X49_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D6\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.787 ns) 10.852 ns clock_div:U1\|dflipflop:D7\|Q 8 REG LCFF_X49_Y14_N15 3 " "Info: 8: + IC(0.480 ns) + CELL(0.787 ns) = 10.852 ns; Loc. = LCFF_X49_Y14_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D7\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 11.929 ns clock_div:U1\|dflipflop:D8\|Q 9 REG LCFF_X49_Y14_N13 3 " "Info: 9: + IC(0.290 ns) + CELL(0.787 ns) = 11.929 ns; Loc. = LCFF_X49_Y14_N13; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D8\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.787 ns) 13.442 ns clock_div:U1\|dflipflop:D9\|Q 10 REG LCFF_X51_Y14_N9 3 " "Info: 10: + IC(0.726 ns) + CELL(0.787 ns) = 13.442 ns; Loc. = LCFF_X51_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D9\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 14.519 ns clock_div:U1\|dflipflop:D10\|Q 11 REG LCFF_X51_Y14_N17 3 " "Info: 11: + IC(0.290 ns) + CELL(0.787 ns) = 14.519 ns; Loc. = LCFF_X51_Y14_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D10\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 15.778 ns clock_div:U1\|dflipflop:D11\|Q 12 REG LCFF_X50_Y14_N9 3 " "Info: 12: + IC(0.472 ns) + CELL(0.787 ns) = 15.778 ns; Loc. = LCFF_X50_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D11\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 16.855 ns clock_div:U1\|dflipflop:D12\|Q 13 REG LCFF_X50_Y14_N21 3 " "Info: 13: + IC(0.290 ns) + CELL(0.787 ns) = 16.855 ns; Loc. = LCFF_X50_Y14_N21; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D12\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.787 ns) 18.404 ns clock_div:U1\|dflipflop:D13\|Q 14 REG LCFF_X51_Y15_N17 3 " "Info: 14: + IC(0.762 ns) + CELL(0.787 ns) = 18.404 ns; Loc. = LCFF_X51_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D13\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 19.482 ns clock_div:U1\|dflipflop:D14\|Q 15 REG LCFF_X51_Y15_N7 3 " "Info: 15: + IC(0.291 ns) + CELL(0.787 ns) = 19.482 ns; Loc. = LCFF_X51_Y15_N7; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D14\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.787 ns) 21.028 ns clock_div:U1\|dflipflop:D15\|Q 16 REG LCFF_X50_Y13_N1 3 " "Info: 16: + IC(0.759 ns) + CELL(0.787 ns) = 21.028 ns; Loc. = LCFF_X50_Y13_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D15\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.787 ns) 22.107 ns clock_div:U1\|dflipflop:D16\|Q 17 REG LCFF_X50_Y13_N27 3 " "Info: 17: + IC(0.292 ns) + CELL(0.787 ns) = 22.107 ns; Loc. = LCFF_X50_Y13_N27; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D16\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.787 ns) 23.676 ns clock_div:U1\|dflipflop:D17\|Q 18 REG LCFF_X50_Y16_N23 3 " "Info: 18: + IC(0.782 ns) + CELL(0.787 ns) = 23.676 ns; Loc. = LCFF_X50_Y16_N23; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D17\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 24.754 ns clock_div:U1\|dflipflop:D18\|Q 19 REG LCFF_X50_Y16_N29 3 " "Info: 19: + IC(0.291 ns) + CELL(0.787 ns) = 24.754 ns; Loc. = LCFF_X50_Y16_N29; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D18\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.787 ns) 26.027 ns clock_div:U1\|dflipflop:D19\|Q 20 REG LCFF_X51_Y16_N9 3 " "Info: 20: + IC(0.486 ns) + CELL(0.787 ns) = 26.027 ns; Loc. = LCFF_X51_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D19\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 27.104 ns clock_div:U1\|dflipflop:D20\|Q 21 REG LCFF_X51_Y16_N13 3 " "Info: 21: + IC(0.290 ns) + CELL(0.787 ns) = 27.104 ns; Loc. = LCFF_X51_Y16_N13; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D20\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.787 ns) 28.610 ns clock_div:U1\|dflipflop:D21\|Q 22 REG LCFF_X54_Y16_N9 3 " "Info: 22: + IC(0.719 ns) + CELL(0.787 ns) = 28.610 ns; Loc. = LCFF_X54_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D21\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 29.687 ns clock_div:U1\|dflipflop:D22\|Q 23 REG LCFF_X54_Y16_N23 3 " "Info: 23: + IC(0.290 ns) + CELL(0.787 ns) = 29.687 ns; Loc. = LCFF_X54_Y16_N23; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D22\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.787 ns) 31.445 ns clock_div:U1\|dflipflop:D23\|Q 24 REG LCFF_X47_Y16_N3 3 " "Info: 24: + IC(0.971 ns) + CELL(0.787 ns) = 31.445 ns; Loc. = LCFF_X47_Y16_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D23\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.787 ns) 32.528 ns clock_div:U1\|dflipflop:D24\|Q 25 REG LCFF_X47_Y16_N1 3 " "Info: 25: + IC(0.296 ns) + CELL(0.787 ns) = 32.528 ns; Loc. = LCFF_X47_Y16_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D24\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 33.788 ns clock_div:U1\|dflipflop:D25\|Q 26 REG LCFF_X46_Y16_N15 3 " "Info: 26: + IC(0.473 ns) + CELL(0.787 ns) = 33.788 ns; Loc. = LCFF_X46_Y16_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D25\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 34.865 ns clock_div:U1\|dflipflop:D26\|Q 27 REG LCFF_X46_Y16_N19 3 " "Info: 27: + IC(0.290 ns) + CELL(0.787 ns) = 34.865 ns; Loc. = LCFF_X46_Y16_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D26\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 36.125 ns clock_div:U1\|dflipflop:D27\|Q 28 REG LCFF_X45_Y16_N3 3 " "Info: 28: + IC(0.473 ns) + CELL(0.787 ns) = 36.125 ns; Loc. = LCFF_X45_Y16_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D27\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.787 ns) 37.204 ns clock_div:U1\|dflipflop:D28\|Q 29 REG LCFF_X45_Y16_N9 3 " "Info: 29: + IC(0.292 ns) + CELL(0.787 ns) = 37.204 ns; Loc. = LCFF_X45_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D28\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.787 ns) 38.682 ns clock_div:U1\|dflipflop:D29\|Q 30 REG LCFF_X49_Y16_N19 3 " "Info: 30: + IC(0.691 ns) + CELL(0.787 ns) = 38.682 ns; Loc. = LCFF_X49_Y16_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D29\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 39.760 ns clock_div:U1\|dflipflop:D30\|Q 31 REG LCFF_X49_Y16_N17 3 " "Info: 31: + IC(0.291 ns) + CELL(0.787 ns) = 39.760 ns; Loc. = LCFF_X49_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D30\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.787 ns) 41.252 ns clock_div:U1\|dflipflop:D31\|Q 32 REG LCFF_X47_Y15_N1 1 " "Info: 32: + IC(0.705 ns) + CELL(0.787 ns) = 41.252 ns; Loc. = LCFF_X47_Y15_N1; Fanout = 1; REG Node = 'clock_div:U1\|dflipflop:D31\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.419 ns) 42.164 ns clock_div:U1\|Mux0~15 33 COMB LCCOMB_X47_Y16_N14 1 " "Info: 33: + IC(0.493 ns) + CELL(0.419 ns) = 42.164 ns; Loc. = LCCOMB_X47_Y16_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 42.838 ns clock_div:U1\|Mux0~20 34 COMB LCCOMB_X47_Y16_N24 1 " "Info: 34: + IC(0.254 ns) + CELL(0.420 ns) = 42.838 ns; Loc. = LCCOMB_X47_Y16_N24; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 43.364 ns clock_div:U1\|Mux0~21 35 COMB LCCOMB_X47_Y16_N26 1 " "Info: 35: + IC(0.255 ns) + CELL(0.271 ns) = 43.364 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.438 ns) 44.535 ns clock_div:U1\|Mux0 36 COMB LCCOMB_X48_Y14_N6 2 " "Info: 36: + IC(0.733 ns) + CELL(0.438 ns) = 44.535 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 46.599 ns clock_div:U1\|Mux0~clkctrl 37 COMB CLKCTRL_G2 31 " "Info: 37: + IC(2.064 ns) + CELL(0.000 ns) = 46.599 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.537 ns) 48.115 ns Count1_Out\[2\] 38 REG LCFF_X36_Y10_N5 10 " "Info: 38: + IC(0.979 ns) + CELL(0.537 ns) = 48.115 ns; Loc. = LCFF_X36_Y10_N5; Fanout = 10; REG Node = 'Count1_Out\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clock_div:U1|Mux0~clkctrl Count1_Out[2] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.481 ns ( 57.12 % ) " "Info: Total cell delay = 27.481 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.634 ns ( 42.88 % ) " "Info: Total interconnect delay = 20.634 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "48.115 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "48.115 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[2] {} } { 0.000ns 0.000ns 1.568ns 0.300ns 0.436ns 0.288ns 0.977ns 0.295ns 0.480ns 0.290ns 0.726ns 0.290ns 0.472ns 0.290ns 0.762ns 0.291ns 0.759ns 0.292ns 0.782ns 0.291ns 0.486ns 0.290ns 0.719ns 0.290ns 0.971ns 0.296ns 0.473ns 0.290ns 0.473ns 0.292ns 0.691ns 0.291ns 0.705ns 0.493ns 0.254ns 0.255ns 0.733ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.419ns 0.420ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.744 ns + Longest register pin " "Info: + Longest register to pin delay is 6.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Count1_Out\[2\] 1 REG LCFF_X36_Y10_N5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y10_N5; Fanout = 10; REG Node = 'Count1_Out\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Count1_Out[2] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.803 ns) + CELL(0.420 ns) 3.223 ns bcd_to_7seg_decimal:U3\|Mux5~0 2 COMB LCCOMB_X64_Y4_N26 1 " "Info: 2: + IC(2.803 ns) + CELL(0.420 ns) = 3.223 ns; Loc. = LCCOMB_X64_Y4_N26; Fanout = 1; COMB Node = 'bcd_to_7seg_decimal:U3\|Mux5~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { Count1_Out[2] bcd_to_7seg_decimal:U3|Mux5~0 } "NODE_NAME" } } { "../../Homework/Homework 4/bcd_to_7seg_decimal.vhd" "" { Text "Z:/EE367/Homework/Homework 4/bcd_to_7seg_decimal.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(2.789 ns) 6.744 ns HEX1\[1\] 3 PIN PIN_V21 0 " "Info: 3: + IC(0.732 ns) + CELL(2.789 ns) = 6.744 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'HEX1\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.521 ns" { bcd_to_7seg_decimal:U3|Mux5~0 HEX1[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.209 ns ( 47.58 % ) " "Info: Total cell delay = 3.209 ns ( 47.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.535 ns ( 52.42 % ) " "Info: Total interconnect delay = 3.535 ns ( 52.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.744 ns" { Count1_Out[2] bcd_to_7seg_decimal:U3|Mux5~0 HEX1[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.744 ns" { Count1_Out[2] {} bcd_to_7seg_decimal:U3|Mux5~0 {} HEX1[1] {} } { 0.000ns 2.803ns 0.732ns } { 0.000ns 0.420ns 2.789ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "48.115 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "48.115 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[2] {} } { 0.000ns 0.000ns 1.568ns 0.300ns 0.436ns 0.288ns 0.977ns 0.295ns 0.480ns 0.290ns 0.726ns 0.290ns 0.472ns 0.290ns 0.762ns 0.291ns 0.759ns 0.292ns 0.782ns 0.291ns 0.486ns 0.290ns 0.719ns 0.290ns 0.971ns 0.296ns 0.473ns 0.290ns 0.473ns 0.292ns 0.691ns 0.291ns 0.705ns 0.493ns 0.254ns 0.255ns 0.733ns 2.064ns 0.979ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.419ns 0.420ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.744 ns" { Count1_Out[2] bcd_to_7seg_decimal:U3|Mux5~0 HEX1[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.744 ns" { Count1_Out[2] {} bcd_to_7seg_decimal:U3|Mux5~0 {} HEX1[1] {} } { 0.000ns 2.803ns 0.732ns } { 0.000ns 0.420ns 2.789ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[0\] GPIO_0\[33\] 10.791 ns Longest " "Info: Longest tpd from source pin \"SW\[0\]\" to destination pin \"GPIO_0\[33\]\" is 10.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.438 ns) 2.775 ns clock_div:U1\|Mux0~0 2 COMB LCCOMB_X47_Y16_N18 1 " "Info: 2: + IC(1.338 ns) + CELL(0.438 ns) = 2.775 ns; Loc. = LCCOMB_X47_Y16_N18; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { SW[0] clock_div:U1|Mux0~0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.438 ns) 3.962 ns clock_div:U1\|Mux0~1 3 COMB LCCOMB_X48_Y14_N24 1 " "Info: 3: + IC(0.749 ns) + CELL(0.438 ns) = 3.962 ns; Loc. = LCCOMB_X48_Y14_N24; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 4.494 ns clock_div:U1\|Mux0~16 4 COMB LCCOMB_X48_Y14_N14 1 " "Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 4.494 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 5.024 ns clock_div:U1\|Mux0~18 5 COMB LCCOMB_X48_Y14_N8 1 " "Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 5.024 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 5.554 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X48_Y14_N6 2 " "Info: 6: + IC(0.255 ns) + CELL(0.275 ns) = 5.554 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.605 ns) + CELL(2.632 ns) 10.791 ns GPIO_0\[33\] 7 PIN PIN_L24 0 " "Info: 7: + IC(2.605 ns) + CELL(2.632 ns) = 10.791 ns; Loc. = PIN_L24; Fanout = 0; PIN Node = 'GPIO_0\[33\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.237 ns" { clock_div:U1|Mux0 GPIO_0[33] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.332 ns ( 49.41 % ) " "Info: Total cell delay = 5.332 ns ( 49.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.459 ns ( 50.59 % ) " "Info: Total interconnect delay = 5.459 ns ( 50.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.791 ns" { SW[0] clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 GPIO_0[33] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "10.791 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} GPIO_0[33] {} } { 0.000ns 0.000ns 1.338ns 0.749ns 0.257ns 0.255ns 0.255ns 2.605ns } { 0.000ns 0.999ns 0.438ns 0.438ns 0.275ns 0.275ns 0.275ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Counter_Out\[3\] SW\[17\] CLOCK_50 40.874 ns register " "Info: th for register \"Counter_Out\[3\]\" (data pin = \"SW\[17\]\", clock pin = \"CLOCK_50\") is 40.874 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 48.148 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 48.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.787 ns) 3.354 ns clock_div:U1\|dflipflop:D1\|Q 2 REG LCFF_X48_Y14_N19 3 " "Info: 2: + IC(1.568 ns) + CELL(0.787 ns) = 3.354 ns; Loc. = LCFF_X48_Y14_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D1\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.787 ns) 4.441 ns clock_div:U1\|dflipflop:D2\|Q 3 REG LCFF_X48_Y14_N31 3 " "Info: 3: + IC(0.300 ns) + CELL(0.787 ns) = 4.441 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D2\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 5.664 ns clock_div:U1\|dflipflop:D3\|Q 4 REG LCFF_X47_Y14_N31 3 " "Info: 4: + IC(0.436 ns) + CELL(0.787 ns) = 5.664 ns; Loc. = LCFF_X47_Y14_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D3\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.787 ns) 6.739 ns clock_div:U1\|dflipflop:D4\|Q 5 REG LCFF_X47_Y14_N9 3 " "Info: 5: + IC(0.288 ns) + CELL(0.787 ns) = 6.739 ns; Loc. = LCFF_X47_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D4\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.787 ns) 8.503 ns clock_div:U1\|dflipflop:D5\|Q 6 REG LCFF_X49_Y15_N29 3 " "Info: 6: + IC(0.977 ns) + CELL(0.787 ns) = 8.503 ns; Loc. = LCFF_X49_Y15_N29; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D5\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 9.585 ns clock_div:U1\|dflipflop:D6\|Q 7 REG LCFF_X49_Y15_N17 3 " "Info: 7: + IC(0.295 ns) + CELL(0.787 ns) = 9.585 ns; Loc. = LCFF_X49_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D6\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.787 ns) 10.852 ns clock_div:U1\|dflipflop:D7\|Q 8 REG LCFF_X49_Y14_N15 3 " "Info: 8: + IC(0.480 ns) + CELL(0.787 ns) = 10.852 ns; Loc. = LCFF_X49_Y14_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D7\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 11.929 ns clock_div:U1\|dflipflop:D8\|Q 9 REG LCFF_X49_Y14_N13 3 " "Info: 9: + IC(0.290 ns) + CELL(0.787 ns) = 11.929 ns; Loc. = LCFF_X49_Y14_N13; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D8\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.787 ns) 13.442 ns clock_div:U1\|dflipflop:D9\|Q 10 REG LCFF_X51_Y14_N9 3 " "Info: 10: + IC(0.726 ns) + CELL(0.787 ns) = 13.442 ns; Loc. = LCFF_X51_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D9\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 14.519 ns clock_div:U1\|dflipflop:D10\|Q 11 REG LCFF_X51_Y14_N17 3 " "Info: 11: + IC(0.290 ns) + CELL(0.787 ns) = 14.519 ns; Loc. = LCFF_X51_Y14_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D10\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 15.778 ns clock_div:U1\|dflipflop:D11\|Q 12 REG LCFF_X50_Y14_N9 3 " "Info: 12: + IC(0.472 ns) + CELL(0.787 ns) = 15.778 ns; Loc. = LCFF_X50_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D11\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 16.855 ns clock_div:U1\|dflipflop:D12\|Q 13 REG LCFF_X50_Y14_N21 3 " "Info: 13: + IC(0.290 ns) + CELL(0.787 ns) = 16.855 ns; Loc. = LCFF_X50_Y14_N21; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D12\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.787 ns) 18.404 ns clock_div:U1\|dflipflop:D13\|Q 14 REG LCFF_X51_Y15_N17 3 " "Info: 14: + IC(0.762 ns) + CELL(0.787 ns) = 18.404 ns; Loc. = LCFF_X51_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D13\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 19.482 ns clock_div:U1\|dflipflop:D14\|Q 15 REG LCFF_X51_Y15_N7 3 " "Info: 15: + IC(0.291 ns) + CELL(0.787 ns) = 19.482 ns; Loc. = LCFF_X51_Y15_N7; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D14\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.787 ns) 21.028 ns clock_div:U1\|dflipflop:D15\|Q 16 REG LCFF_X50_Y13_N1 3 " "Info: 16: + IC(0.759 ns) + CELL(0.787 ns) = 21.028 ns; Loc. = LCFF_X50_Y13_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D15\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.787 ns) 22.107 ns clock_div:U1\|dflipflop:D16\|Q 17 REG LCFF_X50_Y13_N27 3 " "Info: 17: + IC(0.292 ns) + CELL(0.787 ns) = 22.107 ns; Loc. = LCFF_X50_Y13_N27; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D16\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.787 ns) 23.676 ns clock_div:U1\|dflipflop:D17\|Q 18 REG LCFF_X50_Y16_N23 3 " "Info: 18: + IC(0.782 ns) + CELL(0.787 ns) = 23.676 ns; Loc. = LCFF_X50_Y16_N23; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D17\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 24.754 ns clock_div:U1\|dflipflop:D18\|Q 19 REG LCFF_X50_Y16_N29 3 " "Info: 19: + IC(0.291 ns) + CELL(0.787 ns) = 24.754 ns; Loc. = LCFF_X50_Y16_N29; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D18\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.787 ns) 26.027 ns clock_div:U1\|dflipflop:D19\|Q 20 REG LCFF_X51_Y16_N9 3 " "Info: 20: + IC(0.486 ns) + CELL(0.787 ns) = 26.027 ns; Loc. = LCFF_X51_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D19\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 27.104 ns clock_div:U1\|dflipflop:D20\|Q 21 REG LCFF_X51_Y16_N13 3 " "Info: 21: + IC(0.290 ns) + CELL(0.787 ns) = 27.104 ns; Loc. = LCFF_X51_Y16_N13; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D20\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.787 ns) 28.610 ns clock_div:U1\|dflipflop:D21\|Q 22 REG LCFF_X54_Y16_N9 3 " "Info: 22: + IC(0.719 ns) + CELL(0.787 ns) = 28.610 ns; Loc. = LCFF_X54_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D21\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 29.687 ns clock_div:U1\|dflipflop:D22\|Q 23 REG LCFF_X54_Y16_N23 3 " "Info: 23: + IC(0.290 ns) + CELL(0.787 ns) = 29.687 ns; Loc. = LCFF_X54_Y16_N23; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D22\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.787 ns) 31.445 ns clock_div:U1\|dflipflop:D23\|Q 24 REG LCFF_X47_Y16_N3 3 " "Info: 24: + IC(0.971 ns) + CELL(0.787 ns) = 31.445 ns; Loc. = LCFF_X47_Y16_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D23\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.787 ns) 32.528 ns clock_div:U1\|dflipflop:D24\|Q 25 REG LCFF_X47_Y16_N1 3 " "Info: 25: + IC(0.296 ns) + CELL(0.787 ns) = 32.528 ns; Loc. = LCFF_X47_Y16_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D24\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 33.788 ns clock_div:U1\|dflipflop:D25\|Q 26 REG LCFF_X46_Y16_N15 3 " "Info: 26: + IC(0.473 ns) + CELL(0.787 ns) = 33.788 ns; Loc. = LCFF_X46_Y16_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D25\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 34.865 ns clock_div:U1\|dflipflop:D26\|Q 27 REG LCFF_X46_Y16_N19 3 " "Info: 27: + IC(0.290 ns) + CELL(0.787 ns) = 34.865 ns; Loc. = LCFF_X46_Y16_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D26\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 36.125 ns clock_div:U1\|dflipflop:D27\|Q 28 REG LCFF_X45_Y16_N3 3 " "Info: 28: + IC(0.473 ns) + CELL(0.787 ns) = 36.125 ns; Loc. = LCFF_X45_Y16_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D27\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.787 ns) 37.204 ns clock_div:U1\|dflipflop:D28\|Q 29 REG LCFF_X45_Y16_N9 3 " "Info: 29: + IC(0.292 ns) + CELL(0.787 ns) = 37.204 ns; Loc. = LCFF_X45_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D28\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.787 ns) 38.682 ns clock_div:U1\|dflipflop:D29\|Q 30 REG LCFF_X49_Y16_N19 3 " "Info: 30: + IC(0.691 ns) + CELL(0.787 ns) = 38.682 ns; Loc. = LCFF_X49_Y16_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D29\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 39.760 ns clock_div:U1\|dflipflop:D30\|Q 31 REG LCFF_X49_Y16_N17 3 " "Info: 31: + IC(0.291 ns) + CELL(0.787 ns) = 39.760 ns; Loc. = LCFF_X49_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D30\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.787 ns) 41.252 ns clock_div:U1\|dflipflop:D31\|Q 32 REG LCFF_X47_Y15_N1 1 " "Info: 32: + IC(0.705 ns) + CELL(0.787 ns) = 41.252 ns; Loc. = LCFF_X47_Y15_N1; Fanout = 1; REG Node = 'clock_div:U1\|dflipflop:D31\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.419 ns) 42.164 ns clock_div:U1\|Mux0~15 33 COMB LCCOMB_X47_Y16_N14 1 " "Info: 33: + IC(0.493 ns) + CELL(0.419 ns) = 42.164 ns; Loc. = LCCOMB_X47_Y16_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 42.838 ns clock_div:U1\|Mux0~20 34 COMB LCCOMB_X47_Y16_N24 1 " "Info: 34: + IC(0.254 ns) + CELL(0.420 ns) = 42.838 ns; Loc. = LCCOMB_X47_Y16_N24; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 43.364 ns clock_div:U1\|Mux0~21 35 COMB LCCOMB_X47_Y16_N26 1 " "Info: 35: + IC(0.255 ns) + CELL(0.271 ns) = 43.364 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.438 ns) 44.535 ns clock_div:U1\|Mux0 36 COMB LCCOMB_X48_Y14_N6 2 " "Info: 36: + IC(0.733 ns) + CELL(0.438 ns) = 44.535 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.000 ns) 46.599 ns clock_div:U1\|Mux0~clkctrl 37 COMB CLKCTRL_G2 31 " "Info: 37: + IC(2.064 ns) + CELL(0.000 ns) = 46.599 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 48.148 ns Counter_Out\[3\] 38 REG LCFF_X47_Y8_N7 4 " "Info: 38: + IC(1.012 ns) + CELL(0.537 ns) = 48.148 ns; Loc. = LCFF_X47_Y8_N7; Fanout = 4; REG Node = 'Counter_Out\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[3] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.481 ns ( 57.08 % ) " "Info: Total cell delay = 27.481 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.667 ns ( 42.92 % ) " "Info: Total interconnect delay = 20.667 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "48.148 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "48.148 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[3] {} } { 0.000ns 0.000ns 1.568ns 0.300ns 0.436ns 0.288ns 0.977ns 0.295ns 0.480ns 0.290ns 0.726ns 0.290ns 0.472ns 0.290ns 0.762ns 0.291ns 0.759ns 0.292ns 0.782ns 0.291ns 0.486ns 0.290ns 0.719ns 0.290ns 0.971ns 0.296ns 0.473ns 0.290ns 0.473ns 0.292ns 0.691ns 0.291ns 0.705ns 0.493ns 0.254ns 0.255ns 0.733ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.419ns 0.420ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.540 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 PIN PIN_V2 29 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 29; PIN Node = 'SW\[17\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.188 ns) + CELL(0.416 ns) 7.456 ns Counter_Out\[3\]~22 2 COMB LCCOMB_X47_Y8_N6 1 " "Info: 2: + IC(6.188 ns) + CELL(0.416 ns) = 7.456 ns; Loc. = LCCOMB_X47_Y8_N6; Fanout = 1; COMB Node = 'Counter_Out\[3\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.604 ns" { SW[17] Counter_Out[3]~22 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.540 ns Counter_Out\[3\] 3 REG LCFF_X47_Y8_N7 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.540 ns; Loc. = LCFF_X47_Y8_N7; Fanout = 4; REG Node = 'Counter_Out\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[3]~22 Counter_Out[3] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.352 ns ( 17.93 % ) " "Info: Total cell delay = 1.352 ns ( 17.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.188 ns ( 82.07 % ) " "Info: Total interconnect delay = 6.188 ns ( 82.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.540 ns" { SW[17] Counter_Out[3]~22 Counter_Out[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.540 ns" { SW[17] {} SW[17]~combout {} Counter_Out[3]~22 {} Counter_Out[3] {} } { 0.000ns 0.000ns 6.188ns 0.000ns } { 0.000ns 0.852ns 0.416ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "48.148 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "48.148 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[3] {} } { 0.000ns 0.000ns 1.568ns 0.300ns 0.436ns 0.288ns 0.977ns 0.295ns 0.480ns 0.290ns 0.726ns 0.290ns 0.472ns 0.290ns 0.762ns 0.291ns 0.759ns 0.292ns 0.782ns 0.291ns 0.486ns 0.290ns 0.719ns 0.290ns 0.971ns 0.296ns 0.473ns 0.290ns 0.473ns 0.292ns 0.691ns 0.291ns 0.705ns 0.493ns 0.254ns 0.255ns 0.733ns 2.064ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.419ns 0.420ns 0.271ns 0.438ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.540 ns" { SW[17] Counter_Out[3]~22 Counter_Out[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.540 ns" { SW[17] {} SW[17]~combout {} Counter_Out[3]~22 {} Counter_Out[3] {} } { 0.000ns 0.000ns 6.188ns 0.000ns } { 0.000ns 0.852ns 0.416ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 09 17:16:42 2011 " "Info: Processing ended: Wed Mar 09 17:16:42 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
