    Lattice Mapping Report File for Design Module 'RGB_led_lattice_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.0.0.24.1
Mapped on: Mon Jan  9 16:17:42 2023

Design Information
------------------

Command line:   map RGB_led_lattice_impl_1_syn.udb
     E:/back/fpgaproject/ice40/RGB_led_lattice/source/impl_1/constraint.pdc -o
     RGB_led_lattice_impl_1_map.udb -mp RGB_led_lattice_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:  29 out of  5280 (1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            59 out of  5280 (1%)
      Number of logic LUT4s:              28
      Number of inserted feedthru LUT4s:   1
      Number of ripple logic:             15 (30 LUT4s)
   Number of IO sites used:   5 out of 39 (13%)
      Number of IO sites used for general PIO: 2
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 2 out of 36 (6%)
      Number of IO sites used for OD+RGB IO buffers: 3 out of 3 (100%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 5 out of 39 (13%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 19 loads, 19 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  2
      Net pwm.n178: 5 loads, 5 SLICEs
      Net pwm.n160: 3 loads, 3 SLICEs
   Number of LSRs:  2
      Net pwm.n234: 5 loads, 5 SLICEs
      Net pwm.rst_N_6: 14 loads, 14 SLICEs
   Top 10 highest fanout non-clock nets:
      Net pwm.rst_N_6: 14 loads
      Net pwm.n178: 6 loads
      Net pwm.n19[2]: 6 loads
      Net pwm.n234: 5 loads
      Net pwm.counter_7__N_40: 4 loads
      Net pwm.n19[1]: 4 loads
      Net pwm.times[8]: 4 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net pwm.high[5]: 3 loads
      Net pwm.high[6]: 3 loads
      Net pwm.n38: 3 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rst                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb_led[0]          | OUTPUT    | LVCMOS33  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb_led[1]          | OUTPUT    | LVCMOS33  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb_led[2]          | OUTPUT    | LVCMOS33  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 54 MB














                                    Page 2


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor
     Corporation,  All rights reserved.
