{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600118664411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600118664412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 18:24:23 2020 " "Processing started: Mon Sep 14 18:24:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600118664412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1600118664412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ConsoleFPGA -c ConsoleFPGA " "Command: quartus_sta ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1600118664412 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1600118664480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1600118664645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1600118664645 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600118664751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600118664751 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ConsoleFPGA.sdc " "Synopsys Design Constraints File file not found: 'ConsoleFPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1600118665150 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1600118665151 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_FPGA clk_FPGA " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_FPGA clk_FPGA" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1600118665156 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1600118665156 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1600118665156 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1600118665156 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1600118665156 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock " "create_clock -period 1.000 -name geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1600118665158 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock " "create_clock -period 1.000 -name geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1600118665158 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1600118665158 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1600118665163 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1600118665165 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1600118665166 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1600118665181 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1600118665221 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1600118665221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.677 " "Worst-case setup slack is -1.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.677             -16.770 geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock  " "   -1.677             -16.770 geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.677             -16.770 geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock  " "   -1.677             -16.770 geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666              -3.129 clk_FPGA  " "   -0.666              -3.129 clk_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.577             -13.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.577             -13.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.341               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600118665222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.192 " "Worst-case hold slack is 0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 clk_FPGA  " "    0.192               0.000 clk_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.357               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock  " "    0.523               0.000 geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock  " "    0.556               0.000 geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600118665231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1600118665232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1600118665234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock  " "   -1.000             -10.000 geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock  " "   -1.000             -10.000 geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.743               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.743               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.674               0.000 clk_FPGA  " "    9.674               0.000 clk_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.747               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.747               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118665235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600118665235 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1600118665372 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1600118665407 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1600118666074 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1600118666166 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1600118666190 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1600118666190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.402 " "Worst-case setup slack is -1.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.402             -14.020 geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock  " "   -1.402             -14.020 geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.400             -14.000 geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock  " "   -1.400             -14.000 geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.529              -1.552 clk_FPGA  " "   -0.529              -1.552 clk_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.014               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.813               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.813               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600118666196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clk_FPGA  " "    0.185               0.000 clk_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.311               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock  " "    0.473               0.000 geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock  " "    0.501               0.000 geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600118666210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1600118666216 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1600118666222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock  " "   -1.000             -10.000 geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock  " "   -1.000             -10.000 geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.743               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.743               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.698               0.000 clk_FPGA  " "    9.698               0.000 clk_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.743               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.743               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600118666228 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1600118666426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1600118666563 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1600118666571 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1600118666571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.479 " "Worst-case setup slack is -0.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.479              -4.790 geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock  " "   -0.479              -4.790 geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.477              -4.770 geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock  " "   -0.477              -4.770 geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265              -0.524 clk_FPGA  " "   -0.265              -0.524 clk_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.751               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.751               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.359               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.359               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600118666580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.046 " "Worst-case hold slack is 0.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 clk_FPGA  " "    0.046               0.000 clk_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock  " "    0.272               0.000 geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock  " "    0.294               0.000 geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600118666596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1600118666606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1600118666621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock  " "   -1.000             -10.000 geradorDataB:inst\|contador:contador_inst2\|frequency_divisor:frequency_divisor_inst\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock  " "   -1.000             -10.000 geradorDataB:inst\|contador:contador_inst\|frequency_divisor:frequency_divisor_inst\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.749               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.420               0.000 clk_FPGA  " "    9.420               0.000 clk_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.745               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.745               0.000 inst8\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600118666635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1600118666635 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1600118667445 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1600118667446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "799 " "Peak virtual memory: 799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600118667607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 18:24:27 2020 " "Processing ended: Mon Sep 14 18:24:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600118667607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600118667607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600118667607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1600118667607 ""}
