# Note
```
guid: xN&[yu*UD$
notetype: Basic
```

### Tags
```
```

## Front
Verilog: Reduction Operator

## Back
\(\&a=a[n]\;\&\;a[n-1]\;\&\;...\;\&\;a[0]\)
