{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715162106134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715162106134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  8 11:55:05 2024 " "Processing started: Wed May  8 11:55:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715162106134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1715162106134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HybridControl_theta_phi_OL -c TOP_HybridControl_theta_phi_OL " "Command: quartus_sta HybridControl_theta_phi_OL -c TOP_HybridControl_theta_phi_OL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1715162106134 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1715162106238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1715162106418 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1715162106418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715162106477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715162106477 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_HybridControl_theta_phi_OL.sdc " "Synopsys Design Constraints File file not found: 'TOP_HybridControl_theta_phi_OL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1715162107177 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715162107177 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC OSC " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC OSC" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715162107181 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715162107181 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715162107181 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715162107181 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 49.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 49.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715162107181 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715162107181 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715162107181 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADB_DCO ADB_DCO " "create_clock -period 1.000 -name ADB_DCO ADB_DCO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715162107184 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADA_DCO ADA_DCO " "create_clock -period 1.000 -name ADA_DCO ADA_DCO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715162107184 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " "create_clock -period 1.000 -name hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715162107184 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state " "create_clock -period 1.000 -name debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715162107184 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " "create_clock -period 1.000 -name hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715162107184 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715162107184 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715162107191 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715162107191 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1715162107197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715162107198 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1715162107199 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715162107297 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715162107395 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715162107395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.870 " "Worst-case setup slack is -14.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.870            -559.751 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -14.870            -559.751 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.823             -13.817 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state  " "   -1.823             -13.817 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.060              -2.002 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev  " "   -1.060              -2.002 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.048             -31.020 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.048             -31.020 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.861              -1.670 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -0.861              -1.670 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715162107406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "    0.154               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.265               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.276               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state  " "    0.372               0.000 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev  " "    0.409               0.000 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715162107431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.977 " "Worst-case recovery slack is -0.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.977              -8.135 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state  " "   -0.977              -8.135 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.064               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.064               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  997.159               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  997.159               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715162107441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.481 " "Worst-case removal slack is 0.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state  " "    0.481               0.000 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.957               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.957               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.139               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.139               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715162107450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.666 " "Worst-case minimum pulse width slack is -0.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666             -25.290 ADA_DCO  " "   -0.666             -25.290 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -8.855 ADB_DCO  " "   -0.250              -8.855 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.763 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state  " "   -0.250              -2.763 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -0.784 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -0.250              -0.784 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -0.712 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev  " "   -0.250              -0.712 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.453               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.453               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.959               0.000 OSC  " "    9.959               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.451               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.451               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162107457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715162107457 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715162107505 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715162107559 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715162108126 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715162108349 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715162108349 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715162108350 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715162108400 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715162108400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.224 " "Worst-case setup slack is -14.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.224            -536.884 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -14.224            -536.884 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.736             -13.072 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state  " "   -1.736             -13.072 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.008             -30.099 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.008             -30.099 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.828              -1.544 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev  " "   -0.828              -1.544 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.637              -1.245 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -0.637              -1.245 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715162108411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.052 " "Worst-case hold slack is 0.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "    0.052               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev  " "    0.260               0.000 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.264               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.270               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state  " "    0.362               0.000 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715162108439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.701 " "Worst-case recovery slack is -0.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.701              -5.850 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state  " "   -0.701              -5.850 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.557               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.557               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  997.249               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  997.249               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715162108448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.414 " "Worst-case removal slack is 0.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state  " "    0.414               0.000 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.830               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.830               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.044               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.044               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715162108457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.666 " "Worst-case minimum pulse width slack is -0.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666             -25.254 ADA_DCO  " "   -0.666             -25.254 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -8.835 ADB_DCO  " "   -0.250              -8.835 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.947 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state  " "   -0.250              -2.947 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -0.726 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -0.250              -0.726 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -0.668 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev  " "   -0.250              -0.668 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.433               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.433               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.979               0.000 OSC  " "    9.979               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.434               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.434               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715162108465 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715162108499 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715162108702 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715162108702 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715162108703 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715162108718 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715162108718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.806 " "Worst-case setup slack is -8.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.806            -326.944 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -8.806            -326.944 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.640              -4.277 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state  " "   -0.640              -4.277 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.599              -1.163 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev  " "   -0.599              -1.163 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.566              -1.102 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -0.566              -1.102 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.444             -12.082 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.444             -12.082 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715162108745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.153               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.157               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state  " "    0.208               0.000 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "    0.423               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev  " "    0.582               0.000 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715162108774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.631 " "Worst-case recovery slack is -0.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.631              -5.264 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state  " "   -0.631              -5.264 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.031               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.031               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  998.246               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  998.246               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715162108785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.609 " "Worst-case removal slack is 0.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.609               0.000 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state  " "    0.609               0.000 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.262               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.262               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.378               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.378               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715162108794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.167 " "Worst-case minimum pulse width slack is -0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167              -2.298 ADA_DCO  " "   -0.167              -2.298 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.141              -3.933 ADB_DCO  " "   -0.141              -3.933 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "    0.039               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev  " "    0.067               0.000 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state  " "    0.148               0.000 debounce:debounce_4bit_inst\|debounce_core:DB\[2\].db_core\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.648               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.648               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.698               0.000 OSC  " "    9.698               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.649               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.649               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715162108802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715162108802 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715162109352 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715162109355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5106 " "Peak virtual memory: 5106 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715162109461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  8 11:55:09 2024 " "Processing ended: Wed May  8 11:55:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715162109461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715162109461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715162109461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715162109461 ""}
