\hypertarget{fmc_8h}{}\doxysection{C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.11.0/\+TRex/lib/hal/\+Core/\+Inc/fmc.h File Reference}
\label{fmc_8h}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Core/Inc/fmc.h@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Core/Inc/fmc.h}}
{\ttfamily \#include \char`\"{}main.\+h\char`\"{}}\newline
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{fmc_8h_a936ce86e5942959eae5a834612ecffaa}{MX\+\_\+\+FMC\+\_\+\+Init}} (void)
\item 
void \mbox{\hyperlink{fmc_8h_a2510895288240fa3b7c4a1e3310abf10}{HAL\+\_\+\+SRAM\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram)
\item 
void \mbox{\hyperlink{fmc_8h_a41873884e9e602b9b3e44659ed7c5931}{HAL\+\_\+\+SRAM\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram)
\item 
void \mbox{\hyperlink{fmc_8h_a8dc600b9ef6e5b3b1455840b86c25792}{HAL\+\_\+\+SDRAM\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsdram)
\item 
void \mbox{\hyperlink{fmc_8h_a8dc783011a4823088d2b8ce43f1c31d8}{HAL\+\_\+\+SDRAM\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsdram)
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} \mbox{\hyperlink{fmc_8h_a7d96a963ba4e09c3af0fe419366fd836}{hsram1}}
\item 
\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} \mbox{\hyperlink{fmc_8h_af98593088259d32c3be85e1fc05ccb50}{hsram2}}
\item 
\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\+\_\+\+Handle\+Type\+Def}} \mbox{\hyperlink{fmc_8h_a6085f55189e4b7aa7b7e2673ff620418}{hsdram1}}
\end{DoxyCompactItemize}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{fmc_8h_a8dc783011a4823088d2b8ce43f1c31d8}\label{fmc_8h_a8dc783011a4823088d2b8ce43f1c31d8}} 
\index{fmc.h@{fmc.h}!HAL\_SDRAM\_MspDeInit@{HAL\_SDRAM\_MspDeInit}}
\index{HAL\_SDRAM\_MspDeInit@{HAL\_SDRAM\_MspDeInit}!fmc.h@{fmc.h}}
\doxysubsubsection{\texorpdfstring{HAL\_SDRAM\_MspDeInit()}{HAL\_SDRAM\_MspDeInit()}}
{\footnotesize\ttfamily void HAL\+\_\+\+SDRAM\+\_\+\+Msp\+De\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsdram }\end{DoxyParamCaption})}



Definition at line \mbox{\hyperlink{fmc_8c_source_l00398}{398}} of file \mbox{\hyperlink{fmc_8c_source}{fmc.\+c}}.

\mbox{\Hypertarget{fmc_8h_a8dc600b9ef6e5b3b1455840b86c25792}\label{fmc_8h_a8dc600b9ef6e5b3b1455840b86c25792}} 
\index{fmc.h@{fmc.h}!HAL\_SDRAM\_MspInit@{HAL\_SDRAM\_MspInit}}
\index{HAL\_SDRAM\_MspInit@{HAL\_SDRAM\_MspInit}!fmc.h@{fmc.h}}
\doxysubsubsection{\texorpdfstring{HAL\_SDRAM\_MspInit()}{HAL\_SDRAM\_MspInit()}}
{\footnotesize\ttfamily void HAL\+\_\+\+SDRAM\+\_\+\+Msp\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsdram }\end{DoxyParamCaption})}



Definition at line \mbox{\hyperlink{fmc_8c_source_l00295}{295}} of file \mbox{\hyperlink{fmc_8c_source}{fmc.\+c}}.

\mbox{\Hypertarget{fmc_8h_a41873884e9e602b9b3e44659ed7c5931}\label{fmc_8h_a41873884e9e602b9b3e44659ed7c5931}} 
\index{fmc.h@{fmc.h}!HAL\_SRAM\_MspDeInit@{HAL\_SRAM\_MspDeInit}}
\index{HAL\_SRAM\_MspDeInit@{HAL\_SRAM\_MspDeInit}!fmc.h@{fmc.h}}
\doxysubsubsection{\texorpdfstring{HAL\_SRAM\_MspDeInit()}{HAL\_SRAM\_MspDeInit()}}
{\footnotesize\ttfamily void HAL\+\_\+\+SRAM\+\_\+\+Msp\+De\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsram }\end{DoxyParamCaption})}



Definition at line \mbox{\hyperlink{fmc_8c_source_l00388}{388}} of file \mbox{\hyperlink{fmc_8c_source}{fmc.\+c}}.

\mbox{\Hypertarget{fmc_8h_a2510895288240fa3b7c4a1e3310abf10}\label{fmc_8h_a2510895288240fa3b7c4a1e3310abf10}} 
\index{fmc.h@{fmc.h}!HAL\_SRAM\_MspInit@{HAL\_SRAM\_MspInit}}
\index{HAL\_SRAM\_MspInit@{HAL\_SRAM\_MspInit}!fmc.h@{fmc.h}}
\doxysubsubsection{\texorpdfstring{HAL\_SRAM\_MspInit()}{HAL\_SRAM\_MspInit()}}
{\footnotesize\ttfamily void HAL\+\_\+\+SRAM\+\_\+\+Msp\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsram }\end{DoxyParamCaption})}



Definition at line \mbox{\hyperlink{fmc_8c_source_l00285}{285}} of file \mbox{\hyperlink{fmc_8c_source}{fmc.\+c}}.

\mbox{\Hypertarget{fmc_8h_a936ce86e5942959eae5a834612ecffaa}\label{fmc_8h_a936ce86e5942959eae5a834612ecffaa}} 
\index{fmc.h@{fmc.h}!MX\_FMC\_Init@{MX\_FMC\_Init}}
\index{MX\_FMC\_Init@{MX\_FMC\_Init}!fmc.h@{fmc.h}}
\doxysubsubsection{\texorpdfstring{MX\_FMC\_Init()}{MX\_FMC\_Init()}}
{\footnotesize\ttfamily void MX\+\_\+\+FMC\+\_\+\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Perform the SRAM1 memory initialization sequence

Perform the SRAM2 memory initialization sequence

Perform the SDRAM1 memory initialization sequence

Definition at line \mbox{\hyperlink{fmc_8c_source_l00032}{32}} of file \mbox{\hyperlink{fmc_8c_source}{fmc.\+c}}.



\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{fmc_8h_a6085f55189e4b7aa7b7e2673ff620418}\label{fmc_8h_a6085f55189e4b7aa7b7e2673ff620418}} 
\index{fmc.h@{fmc.h}!hsdram1@{hsdram1}}
\index{hsdram1@{hsdram1}!fmc.h@{fmc.h}}
\doxysubsubsection{\texorpdfstring{hsdram1}{hsdram1}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\+\_\+\+Handle\+Type\+Def}} hsdram1\hspace{0.3cm}{\ttfamily [extern]}}



Definition at line \mbox{\hyperlink{fmc_8c_source_l00029}{29}} of file \mbox{\hyperlink{fmc_8c_source}{fmc.\+c}}.

\mbox{\Hypertarget{fmc_8h_a7d96a963ba4e09c3af0fe419366fd836}\label{fmc_8h_a7d96a963ba4e09c3af0fe419366fd836}} 
\index{fmc.h@{fmc.h}!hsram1@{hsram1}}
\index{hsram1@{hsram1}!fmc.h@{fmc.h}}
\doxysubsubsection{\texorpdfstring{hsram1}{hsram1}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} hsram1\hspace{0.3cm}{\ttfamily [extern]}}

File Name \+: \mbox{\hyperlink{fmc_8h}{FMC.\+h}} Description \+: This file provides code for the configuration of the FMC peripheral.

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2021 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under Ultimate Liberty license SLA0044, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: www.\+st.\+com/\+SLA0044

File Name \+: \mbox{\hyperlink{fmc_8c}{FMC.\+c}} Description \+: This file provides code for the configuration of the FMC peripheral.

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2021 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under Ultimate Liberty license SLA0044, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: www.\+st.\+com/\+SLA0044 

Definition at line \mbox{\hyperlink{fmc_8c_source_l00027}{27}} of file \mbox{\hyperlink{fmc_8c_source}{fmc.\+c}}.

\mbox{\Hypertarget{fmc_8h_af98593088259d32c3be85e1fc05ccb50}\label{fmc_8h_af98593088259d32c3be85e1fc05ccb50}} 
\index{fmc.h@{fmc.h}!hsram2@{hsram2}}
\index{hsram2@{hsram2}!fmc.h@{fmc.h}}
\doxysubsubsection{\texorpdfstring{hsram2}{hsram2}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} hsram2\hspace{0.3cm}{\ttfamily [extern]}}



Definition at line \mbox{\hyperlink{fmc_8c_source_l00028}{28}} of file \mbox{\hyperlink{fmc_8c_source}{fmc.\+c}}.

