#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Feb 10 21:57:55 2018
# Process ID: 10009
# Current directory: /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Command: open_checkpoint /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/design_1_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1147.441 ; gain = 0.000 ; free physical = 1169 ; free virtual = 6791
INFO: [Netlist 29-17] Analyzing 177 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/.Xil/Vivado-10009-luigilinux/dcp1/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/.Xil/Vivado-10009-luigilinux/dcp1/design_1_wrapper_board.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/.Xil/Vivado-10009-luigilinux/dcp1/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1945.602 ; gain = 538.461 ; free physical = 483 ; free virtual = 6163
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/.Xil/Vivado-10009-luigilinux/dcp1/design_1_wrapper_early.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/.Xil/Vivado-10009-luigilinux/dcp1/design_1_wrapper.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/.Xil/Vivado-10009-luigilinux/dcp1/design_1_wrapper.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/.Xil/Vivado-10009-luigilinux/dcp1/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/.Xil/Vivado-10009-luigilinux/dcp1/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1945.602 ; gain = 0.000 ; free physical = 482 ; free virtual = 6163
Restored from archive | CPU: 0.000000 secs | Memory: 0.013687 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1945.602 ; gain = 0.000 ; free physical = 482 ; free virtual = 6163
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:02:14 . Memory (MB): peak = 1946.602 ; gain = 799.164 ; free physical = 483 ; free virtual = 6162
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2021.641 ; gain = 75.035 ; free physical = 473 ; free virtual = 6152

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Netlist 29-17] Analyzing 189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_1
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Netlist 29-17] Analyzing 255 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2073.297 ; gain = 0.000 ; free physical = 1199 ; free virtual = 6276
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1492ec20b

Time (s): cpu = 00:05:53 ; elapsed = 00:16:05 . Memory (MB): peak = 2073.297 ; gain = 51.656 ; free physical = 1199 ; free virtual = 6276
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 28c07c061

Time (s): cpu = 00:05:55 ; elapsed = 00:16:06 . Memory (MB): peak = 2106.297 ; gain = 84.656 ; free physical = 1127 ; free virtual = 6206
INFO: [Opt 31-389] Phase Retarget created 145 cells and removed 313 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 2806507a2

Time (s): cpu = 00:05:55 ; elapsed = 00:16:06 . Memory (MB): peak = 2106.297 ; gain = 84.656 ; free physical = 1102 ; free virtual = 6181
INFO: [Opt 31-389] Phase Constant propagation created 103 cells and removed 1010 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 22ade5ee1

Time (s): cpu = 00:05:56 ; elapsed = 00:16:06 . Memory (MB): peak = 2106.297 ; gain = 84.656 ; free physical = 1100 ; free virtual = 6179
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1838 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 22ade5ee1

Time (s): cpu = 00:05:56 ; elapsed = 00:16:07 . Memory (MB): peak = 2106.297 ; gain = 84.656 ; free physical = 1097 ; free virtual = 6176
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 22ade5ee1

Time (s): cpu = 00:05:56 ; elapsed = 00:16:07 . Memory (MB): peak = 2106.297 ; gain = 84.656 ; free physical = 1097 ; free virtual = 6176
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2106.297 ; gain = 0.000 ; free physical = 1097 ; free virtual = 6176
Ending Logic Optimization Task | Checksum: 1b8080070

Time (s): cpu = 00:05:56 ; elapsed = 00:16:07 . Memory (MB): peak = 2106.297 ; gain = 84.656 ; free physical = 1097 ; free virtual = 6176

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.197 | TNS=-233.130 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 222ca1d4b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1173 ; free virtual = 6252
Ending Power Optimization Task | Checksum: 222ca1d4b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2487.516 ; gain = 381.219 ; free physical = 1180 ; free virtual = 6259
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:01 ; elapsed = 00:16:12 . Memory (MB): peak = 2487.516 ; gain = 540.914 ; free physical = 1180 ; free virtual = 6259
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1180 ; free virtual = 6259
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1170 ; free virtual = 6251
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1088 ; free virtual = 6169
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a7163b9c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1088 ; free virtual = 6169
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1091 ; free virtual = 6172

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6099a008

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1155 ; free virtual = 6236

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c86b9a02

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1143 ; free virtual = 6224

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c86b9a02

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1143 ; free virtual = 6224
Phase 1 Placer Initialization | Checksum: c86b9a02

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1143 ; free virtual = 6224

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 6e94b79d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1128 ; free virtual = 6209

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 6e94b79d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1128 ; free virtual = 6209

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 107661350

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1127 ; free virtual = 6208

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 5ec8b853

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1127 ; free virtual = 6208

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11ed105b0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1127 ; free virtual = 6208

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 11ed105b0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1127 ; free virtual = 6208

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 14aa6736e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1124 ; free virtual = 6205

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: c5e4ca26

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1124 ; free virtual = 6205

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 11bb9ff28

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1124 ; free virtual = 6205

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 11bb9ff28

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1124 ; free virtual = 6205

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 922d154b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1122 ; free virtual = 6203
Phase 3 Detail Placement | Checksum: 922d154b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1123 ; free virtual = 6204

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11f320bee

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11f320bee

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1126 ; free virtual = 6207
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.198. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 112147482

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1118 ; free virtual = 6199
Phase 4.1 Post Commit Optimization | Checksum: 112147482

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1118 ; free virtual = 6199

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 112147482

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1118 ; free virtual = 6199

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 112147482

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1118 ; free virtual = 6199

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: e89b415b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1118 ; free virtual = 6199
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e89b415b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1118 ; free virtual = 6199
Ending Placer Task | Checksum: aedcccb9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1127 ; free virtual = 6208
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1127 ; free virtual = 6208
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1119 ; free virtual = 6207
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1123 ; free virtual = 6207
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1117 ; free virtual = 6201
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1121 ; free virtual = 6204
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1120 ; free virtual = 6204
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 51a3d123 ConstDB: 0 ShapeSum: 5d38fb96 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: be387426

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 1000 ; free virtual = 6084
Post Restoration Checksum: NetGraph: 941d2f87 NumContArr: 2a1b449f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: be387426

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 999 ; free virtual = 6083

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: be387426

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 969 ; free virtual = 6053

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: be387426

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 969 ; free virtual = 6053
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 193ef5466

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 956 ; free virtual = 6040
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.198 | TNS=-216.642| WHS=-0.394 | THS=-153.769|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1649ffd7d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 955 ; free virtual = 6039
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.198 | TNS=-216.587| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1f993eee9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 955 ; free virtual = 6039
Phase 2 Router Initialization | Checksum: 14e7241ee

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 955 ; free virtual = 6039

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 271bef428

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 952 ; free virtual = 6036

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 432
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.406 | TNS=-267.345| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18dc8e891

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 934 ; free virtual = 6018

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.265 | TNS=-266.258| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e8e78c22

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 923 ; free virtual = 6007

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.265 | TNS=-266.223| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 17b2b4dcc

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 910 ; free virtual = 5996
Phase 4 Rip-up And Reroute | Checksum: 17b2b4dcc

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 910 ; free virtual = 5996

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 156490343

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 910 ; free virtual = 5996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.265 | TNS=-266.223| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 8134453d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 913 ; free virtual = 5999

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 8134453d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 913 ; free virtual = 5999
Phase 5 Delay and Skew Optimization | Checksum: 8134453d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 913 ; free virtual = 5999

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 84a89d6a

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 914 ; free virtual = 6000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.265 | TNS=-266.217| WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12c8798d6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 914 ; free virtual = 6000
Phase 6 Post Hold Fix | Checksum: 12c8798d6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 914 ; free virtual = 6000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.988918 %
  Global Horizontal Routing Utilization  = 1.27941 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 35.1351%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
Phase 7 Route finalize | Checksum: eaa04ead

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 914 ; free virtual = 6000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: eaa04ead

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 913 ; free virtual = 5998

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ef7b07b6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 913 ; free virtual = 5999

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.265 | TNS=-266.217| WHS=0.020  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: ef7b07b6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 913 ; free virtual = 5999
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 955 ; free virtual = 6041

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 955 ; free virtual = 6041
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 951 ; free virtual = 6045
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2487.516 ; gain = 0.000 ; free physical = 939 ; free virtual = 6027
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Feb 10 22:18:09 2018...
