module DemoInterconnect_ila_0_0(clk, probe0, probe1, probe2, probe3) 
; 
input clk; 
input [0:0]probe0; 
input [7:0]probe1; 
input [0:0]probe2; 
input [7:0]probe3; 
endmodule 