$date
	Fri Jul 22 16:50:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module syn_fifo_test $end
$var wire 4 ! read_data [3:0] $end
$var reg 1 " clk $end
$var reg 4 # data [3:0] $end
$var reg 1 $ re $end
$var reg 1 % rst $end
$var reg 1 & we $end
$scope module uut $end
$var wire 1 ' clk $end
$var wire 4 ( data [3:0] $end
$var wire 1 ) re $end
$var wire 1 * rst $end
$var wire 1 + we $end
$var integer 32 , i [31:0] $end
$var reg 4 - read_data [3:0] $end
$var reg 3 . rp [2:0] $end
$var reg 3 / wp [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 /
b0 .
bx -
b1000 ,
0+
1*
0)
b0 (
1'
0&
1%
0$
b0 #
1"
bx !
$end
#30
0"
0'
#60
b1 /
1"
1'
0%
0*
b111 #
b111 (
1&
1+
#90
0"
0'
#120
b10 /
1"
1'
b1 #
b1 (
#150
0"
0'
#180
b11 /
1"
1'
b10 #
b10 (
#210
0"
0'
#240
b100 /
1"
1'
b11 #
b11 (
#270
0"
0'
#300
b101 /
1"
1'
b110 #
b110 (
#330
0"
0'
#360
b110 /
1"
1'
b101 #
b101 (
#390
0"
0'
#420
b111 /
1"
1'
b100 #
b100 (
#450
0"
0'
#480
b0 /
1"
1'
b111 #
b111 (
#510
0"
0'
#540
b1 .
b111 -
b111 !
1"
1'
0&
0+
1$
1)
#570
0"
0'
#600
b10 .
b1 -
b1 !
1"
1'
