// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module edge_canny_detector_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        gaussian_mat_4364_dout,
        gaussian_mat_4364_empty_n,
        gaussian_mat_4364_read,
        gradx_mat_4365_din,
        gradx_mat_4365_full_n,
        gradx_mat_4365_write,
        grady_mat_4368_din,
        grady_mat_4368_full_n,
        grady_mat_4368_write
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_pp1_stage0 = 11'd16;
parameter    ap_ST_fsm_state7 = 11'd32;
parameter    ap_ST_fsm_pp2_stage0 = 11'd64;
parameter    ap_ST_fsm_state10 = 11'd128;
parameter    ap_ST_fsm_state11 = 11'd256;
parameter    ap_ST_fsm_pp3_stage0 = 11'd512;
parameter    ap_ST_fsm_state16 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] gaussian_mat_4364_dout;
input   gaussian_mat_4364_empty_n;
output   gaussian_mat_4364_read;
output  [15:0] gradx_mat_4365_din;
input   gradx_mat_4365_full_n;
output   gradx_mat_4365_write;
output  [15:0] grady_mat_4368_din;
input   grady_mat_4368_full_n;
output   grady_mat_4368_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg gaussian_mat_4364_read;
reg gradx_mat_4365_write;
reg grady_mat_4368_write;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gaussian_mat_4364_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage0;
reg   [0:0] icmp_ln882_5_reg_1071;
reg   [0:0] and_ln203_reg_1087;
reg    gradx_mat_4365_blk_n;
reg    ap_enable_reg_pp3_iter3;
reg   [0:0] icmp_ln882_5_reg_1071_pp3_iter2_reg;
reg   [0:0] icmp_ln886_reg_1109;
reg    grady_mat_4368_blk_n;
reg   [10:0] empty_reg_275;
reg   [10:0] empty_46_reg_287;
reg   [10:0] empty_49_reg_343;
reg   [10:0] empty_49_reg_343_pp3_iter1_reg;
wire    ap_block_state12_pp3_stage0_iter0;
reg    ap_predicate_op133_read_state13;
reg    ap_block_state13_pp3_stage0_iter1;
wire    ap_block_state14_pp3_stage0_iter2;
reg    ap_predicate_op205_write_state15;
reg    ap_predicate_op206_write_state15;
reg    ap_block_state15_pp3_stage0_iter3;
reg    ap_block_pp3_stage0_11001;
reg   [7:0] src_buf_V_2_0_reg_355;
reg   [7:0] src_buf_V_2_0_0_reg_366;
reg   [7:0] src_buf_V_1_2_3_reg_377;
reg   [7:0] src_buf_V_1_0_0_reg_388;
reg   [7:0] src_buf_V_0_2_3_reg_399;
reg   [7:0] src_buf_V_0_0_0_reg_410;
reg   [12:0] row_ind_V_0_0_load_reg_954;
wire    ap_CS_fsm_state2;
reg   [12:0] row_ind_V_1_0_load_reg_959;
reg   [12:0] row_ind_V_2_0_load_reg_966;
wire   [1:0] init_row_ind_fu_472_p2;
wire   [63:0] zext_ln538_fu_497_p1;
wire    ap_CS_fsm_state3;
wire   [63:0] wide_trip_count_fu_500_p1;
reg   [63:0] wide_trip_count_reg_985;
wire   [0:0] icmp_ln882_2_fu_503_p2;
wire    ap_CS_fsm_state4;
wire   [1:0] trunc_ln324_fu_508_p1;
reg   [1:0] trunc_ln324_reg_994;
wire   [1:0] trunc_ln324_1_fu_512_p1;
reg   [1:0] trunc_ln324_1_reg_998;
wire   [0:0] icmp_ln882_3_fu_515_p2;
reg   [0:0] icmp_ln882_3_reg_1003;
wire    ap_block_state5_pp1_stage0_iter0;
reg    ap_block_state6_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [10:0] add_ln695_fu_521_p2;
reg   [10:0] add_ln695_reg_1007;
reg    ap_enable_reg_pp1_iter0;
wire   [63:0] add_ln456_fu_534_p2;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln882_4_fu_540_p2;
reg   [0:0] icmp_ln882_4_reg_1017;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state8_pp2_stage0_iter0;
wire    ap_block_state9_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [10:0] add_ln695_6_fu_546_p2;
reg    ap_enable_reg_pp2_iter0;
reg   [10:0] buf_0_V_addr_1_reg_1026;
wire   [0:0] icmp_ln485_fu_571_p2;
wire    ap_CS_fsm_state11;
wire   [0:0] cmp_i_i326_i_fu_577_p2;
reg   [0:0] cmp_i_i326_i_reg_1046;
wire   [1:0] sub_i239_i_fu_603_p2;
reg   [1:0] sub_i239_i_reg_1051;
wire   [0:0] spec_select971_fu_615_p2;
reg   [0:0] spec_select971_reg_1056;
wire   [1:0] trunc_ln324_2_fu_621_p1;
reg   [1:0] trunc_ln324_2_reg_1061;
wire   [1:0] trunc_ln324_3_fu_625_p1;
reg   [1:0] trunc_ln324_3_reg_1066;
wire   [0:0] icmp_ln882_5_fu_629_p2;
reg   [0:0] icmp_ln882_5_reg_1071_pp3_iter1_reg;
wire   [10:0] add_ln695_8_fu_635_p2;
reg   [10:0] add_ln695_8_reg_1075;
reg    ap_enable_reg_pp3_iter0;
wire   [0:0] icmp_ln882_6_fu_641_p2;
reg   [0:0] icmp_ln882_6_reg_1080;
reg   [0:0] icmp_ln882_6_reg_1080_pp3_iter1_reg;
reg   [0:0] icmp_ln882_6_reg_1080_pp3_iter2_reg;
wire   [0:0] and_ln203_fu_647_p2;
wire   [0:0] icmp_ln886_fu_670_p2;
wire   [7:0] src_buf_V_1_1_fu_748_p3;
wire   [7:0] src_buf_V_0_1_fu_756_p3;
wire   [7:0] src_buf_V_2_0_2_fu_764_p3;
wire   [10:0] add_ln695_7_fu_930_p2;
wire    ap_CS_fsm_state16;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state5;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state8;
reg    ap_enable_reg_pp2_iter1;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_flush_enable;
reg    ap_enable_reg_pp3_iter2;
reg   [10:0] buf_0_V_address0;
reg    buf_0_V_ce0;
wire   [7:0] buf_0_V_q0;
reg   [10:0] buf_0_V_address1;
reg    buf_0_V_ce1;
reg    buf_0_V_we1;
reg   [7:0] buf_0_V_d1;
reg   [10:0] buf_1_V_address0;
reg    buf_1_V_ce0;
wire   [7:0] buf_1_V_q0;
reg   [10:0] buf_1_V_address1;
reg    buf_1_V_ce1;
reg    buf_1_V_we1;
reg   [10:0] buf_2_V_address0;
reg    buf_2_V_ce0;
wire   [7:0] buf_2_V_q0;
reg   [10:0] buf_2_V_address1;
reg    buf_2_V_ce1;
reg    buf_2_V_we1;
wire   [1:0] ap_phi_mux_row_ind_V_0_2_phi_fu_258_p4;
reg   [1:0] row_ind_V_0_2_reg_254;
wire   [0:0] icmp_ln882_fu_466_p2;
reg   [63:0] init_buf_reg_265;
reg   [10:0] ap_phi_mux_empty_phi_fu_279_p4;
reg   [12:0] row_ind_V_2_reg_319;
reg   [12:0] row_ind_V_1_1_reg_298;
wire    ap_CS_fsm_state10;
reg   [12:0] row_ind_V_0_reg_308;
reg   [10:0] empty_47_reg_331;
reg   [10:0] ap_phi_mux_empty_49_phi_fu_347_p4;
reg   [7:0] ap_phi_mux_storemerge_phi_fu_449_p4;
reg   [7:0] ap_phi_mux_src_buf_V_1_0_1_phi_fu_425_p4;
reg   [7:0] ap_phi_mux_src_buf_V_0_0_11_phi_fu_437_p4;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_1_0_1_reg_421;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_0_0_11_reg_433;
wire   [7:0] ap_phi_reg_pp3_iter3_storemerge_reg_445;
wire   [63:0] zext_ln538_3_fu_527_p1;
wire   [63:0] conv_i101_fu_552_p1;
wire    ap_block_pp2_stage0;
wire   [63:0] zext_ln538_4_fu_652_p1;
wire   [63:0] conv_i180_i_fu_663_p1;
reg   [12:0] row_ind_V_0_0_fu_96;
wire   [12:0] zext_ln304_fu_478_p1;
reg   [12:0] row_ind_V_1_0_fu_100;
reg   [12:0] row_ind_V_2_0_fu_104;
reg    ap_block_pp3_stage0_01001;
wire   [1:0] empty_50_fu_659_p1;
wire   [7:0] tmp_fu_559_p5;
wire   [11:0] p_cast_fu_589_p1;
wire   [1:0] empty_48_fu_593_p1;
wire   [11:0] sub_i_i256_i_fu_597_p2;
wire   [0:0] cmp_i_i282_i_fu_583_p2;
wire   [0:0] cmp_i_i227_i_2_fu_609_p2;
wire   [12:0] tmp_s_fu_698_p5;
wire   [1:0] tmp_1_fu_713_p4;
wire   [1:0] tmp_2_fu_729_p4;
wire   [7:0] tmp_1_fu_713_p5;
wire   [7:0] tmp_2_fu_729_p5;
wire   [7:0] src_buf_V_1_2_fu_687_p5;
wire   [7:0] src_buf_V_0_2_fu_676_p5;
wire   [7:0] empty_52_fu_741_p3;
wire   [8:0] shl_ln_fu_772_p3;
wire   [8:0] shl_ln1501_1_fu_784_p3;
wire   [8:0] zext_ln1350_1_fu_800_p1;
wire   [8:0] zext_ln1350_fu_796_p1;
wire   [8:0] zext_ln1350_3_fu_814_p1;
wire   [8:0] zext_ln1350_2_fu_810_p1;
wire   [8:0] add_ln1350_fu_804_p2;
wire   [8:0] add_ln1350_1_fu_818_p2;
wire   [9:0] zext_ln215_fu_792_p1;
wire   [9:0] zext_ln79_fu_780_p1;
wire   [9:0] sub_ln69_fu_832_p2;
wire  signed [10:0] sext_ln69_fu_838_p1;
wire   [10:0] zext_ln69_fu_824_p1;
wire   [10:0] add_ln69_fu_842_p2;
wire   [10:0] zext_ln69_1_fu_828_p1;
wire   [10:0] sub_ln69_1_fu_848_p2;
wire   [8:0] shl_ln1501_2_fu_859_p3;
wire   [8:0] shl_ln1501_3_fu_871_p3;
wire   [8:0] add_ln1350_2_fu_883_p2;
wire   [8:0] add_ln1350_3_fu_889_p2;
wire   [9:0] zext_ln69_2_fu_895_p1;
wire   [9:0] zext_ln69_3_fu_899_p1;
wire   [9:0] sub_ln69_2_fu_903_p2;
wire  signed [10:0] sext_ln69_1_fu_909_p1;
wire   [10:0] zext_ln79_1_fu_867_p1;
wire   [10:0] sub_ln69_3_fu_913_p2;
wire   [10:0] zext_ln1350_4_fu_879_p1;
wire   [10:0] add_ln69_1_fu_919_p2;
reg   [10:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
end

edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s_buf_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_0_V_address0),
    .ce0(buf_0_V_ce0),
    .q0(buf_0_V_q0),
    .address1(buf_0_V_address1),
    .ce1(buf_0_V_ce1),
    .we1(buf_0_V_we1),
    .d1(buf_0_V_d1)
);

edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s_buf_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_1_V_address0),
    .ce0(buf_1_V_ce0),
    .q0(buf_1_V_q0),
    .address1(buf_1_V_address1),
    .ce1(buf_1_V_ce1),
    .we1(buf_1_V_we1),
    .d1(gaussian_mat_4364_dout)
);

edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s_buf_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2_V_address0),
    .ce0(buf_2_V_ce0),
    .q0(buf_2_V_q0),
    .address1(buf_2_V_address1),
    .ce1(buf_2_V_ce1),
    .we1(buf_2_V_we1),
    .d1(gaussian_mat_4364_dout)
);

edge_canny_detector_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U30(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(trunc_ln324_1_reg_998),
    .dout(tmp_fu_559_p5)
);

edge_canny_detector_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U31(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(trunc_ln324_2_reg_1061),
    .dout(src_buf_V_0_2_fu_676_p5)
);

edge_canny_detector_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U32(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(trunc_ln324_3_reg_1066),
    .dout(src_buf_V_1_2_fu_687_p5)
);

edge_canny_detector_mux_32_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_32_13_1_1_U33(
    .din0(row_ind_V_2_reg_319),
    .din1(row_ind_V_0_reg_308),
    .din2(row_ind_V_1_1_reg_298),
    .din3(sub_i239_i_reg_1051),
    .dout(tmp_s_fu_698_p5)
);

edge_canny_detector_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U34(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(tmp_1_fu_713_p4),
    .dout(tmp_1_fu_713_p5)
);

edge_canny_detector_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U35(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(tmp_2_fu_729_p4),
    .dout(tmp_2_fu_729_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state5))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln882_2_fu_503_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state5))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln882_2_fu_503_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state8) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln882_2_fu_503_p2 == 1'd0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state8))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state8);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln882_2_fu_503_p2 == 1'd0))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp3_flush_enable)) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((icmp_ln485_fu_571_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end else if (((icmp_ln485_fu_571_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
            ap_enable_reg_pp3_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln882_2_fu_503_p2 == 1'd0))) begin
        empty_46_reg_287 <= 11'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln882_4_fu_540_p2 == 1'd0))) begin
        empty_46_reg_287 <= add_ln695_6_fu_546_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        empty_47_reg_331 <= 11'd1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        empty_47_reg_331 <= add_ln695_7_fu_930_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_5_reg_1071 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        empty_49_reg_343 <= add_ln695_8_reg_1075;
    end else if (((icmp_ln485_fu_571_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        empty_49_reg_343 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln882_3_reg_1003 == 1'd0))) begin
        empty_reg_275 <= add_ln695_reg_1007;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln882_2_fu_503_p2 == 1'd1))) begin
        empty_reg_275 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        init_buf_reg_265 <= zext_ln538_fu_497_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        init_buf_reg_265 <= add_ln456_fu_534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_fu_466_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_V_0_2_reg_254 <= init_row_ind_fu_472_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        row_ind_V_0_2_reg_254 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        row_ind_V_0_reg_308 <= row_ind_V_1_0_load_reg_959;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        row_ind_V_0_reg_308 <= row_ind_V_1_1_reg_298;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        row_ind_V_1_1_reg_298 <= row_ind_V_2_0_load_reg_966;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        row_ind_V_1_1_reg_298 <= row_ind_V_2_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        row_ind_V_2_reg_319 <= row_ind_V_0_0_load_reg_954;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        row_ind_V_2_reg_319 <= row_ind_V_0_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_5_reg_1071_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf_V_0_0_0_reg_410 <= ap_phi_mux_src_buf_V_0_0_11_phi_fu_437_p4;
    end else if (((icmp_ln485_fu_571_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_0_0_0_reg_410 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_5_reg_1071_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf_V_0_2_3_reg_399 <= src_buf_V_0_1_fu_756_p3;
    end else if (((icmp_ln485_fu_571_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_0_2_3_reg_399 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_5_reg_1071_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf_V_1_0_0_reg_388 <= ap_phi_mux_src_buf_V_1_0_1_phi_fu_425_p4;
    end else if (((icmp_ln485_fu_571_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_1_0_0_reg_388 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_5_reg_1071_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf_V_1_2_3_reg_377 <= src_buf_V_1_1_fu_748_p3;
    end else if (((icmp_ln485_fu_571_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_1_2_3_reg_377 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_5_reg_1071_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf_V_2_0_0_reg_366 <= ap_phi_mux_storemerge_phi_fu_449_p4;
    end else if (((icmp_ln485_fu_571_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_2_0_0_reg_366 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_5_reg_1071_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf_V_2_0_reg_355 <= src_buf_V_2_0_2_fu_764_p3;
    end else if (((icmp_ln485_fu_571_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        src_buf_V_2_0_reg_355 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        add_ln695_8_reg_1075 <= add_ln695_8_fu_635_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        add_ln695_reg_1007 <= add_ln695_fu_521_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln882_5_fu_629_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        and_ln203_reg_1087 <= and_ln203_fu_647_p2;
        icmp_ln882_6_reg_1080 <= icmp_ln882_6_fu_641_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln882_4_fu_540_p2 == 1'd0))) begin
        buf_0_V_addr_1_reg_1026 <= conv_i101_fu_552_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln485_fu_571_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        cmp_i_i326_i_reg_1046 <= cmp_i_i326_i_fu_577_p2;
        spec_select971_reg_1056 <= spec_select971_fu_615_p2;
        sub_i239_i_reg_1051 <= sub_i239_i_fu_603_p2;
        trunc_ln324_2_reg_1061 <= trunc_ln324_2_fu_621_p1;
        trunc_ln324_3_reg_1066 <= trunc_ln324_3_fu_625_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        empty_49_reg_343_pp3_iter1_reg <= empty_49_reg_343;
        icmp_ln882_5_reg_1071 <= icmp_ln882_5_fu_629_p2;
        icmp_ln882_5_reg_1071_pp3_iter1_reg <= icmp_ln882_5_reg_1071;
        icmp_ln882_6_reg_1080_pp3_iter1_reg <= icmp_ln882_6_reg_1080;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln882_3_reg_1003 <= icmp_ln882_3_fu_515_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln882_4_reg_1017 <= icmp_ln882_4_fu_540_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        icmp_ln882_5_reg_1071_pp3_iter2_reg <= icmp_ln882_5_reg_1071_pp3_iter1_reg;
        icmp_ln882_6_reg_1080_pp3_iter2_reg <= icmp_ln882_6_reg_1080_pp3_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln882_5_reg_1071_pp3_iter1_reg == 1'd0))) begin
        icmp_ln886_reg_1109 <= icmp_ln886_fu_670_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_fu_466_p2 == 1'd0) & (ap_phi_mux_row_ind_V_0_2_phi_fu_258_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_V_0_0_fu_96[1 : 0] <= zext_ln304_fu_478_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        row_ind_V_0_0_load_reg_954[1 : 0] <= row_ind_V_0_0_fu_96[1 : 0];
        row_ind_V_1_0_load_reg_959[1 : 0] <= row_ind_V_1_0_fu_100[1 : 0];
        row_ind_V_2_0_load_reg_966[1 : 0] <= row_ind_V_2_0_fu_104[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_fu_466_p2 == 1'd0) & (ap_phi_mux_row_ind_V_0_2_phi_fu_258_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_V_1_0_fu_100[1 : 0] <= zext_ln304_fu_478_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_row_ind_V_0_2_phi_fu_258_p4 == 2'd1) & ~(ap_phi_mux_row_ind_V_0_2_phi_fu_258_p4 == 2'd0) & (icmp_ln882_fu_466_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_V_2_0_fu_104[1 : 0] <= zext_ln304_fu_478_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln882_2_fu_503_p2 == 1'd0))) begin
        trunc_ln324_1_reg_998 <= trunc_ln324_1_fu_512_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln882_2_fu_503_p2 == 1'd1))) begin
        trunc_ln324_reg_994 <= trunc_ln324_fu_508_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        wide_trip_count_reg_985[1 : 0] <= wide_trip_count_fu_500_p1[1 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln882_3_fu_515_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln882_4_fu_540_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln882_5_fu_629_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_condition_pp3_flush_enable = 1'b1;
    end else begin
        ap_condition_pp3_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln485_fu_571_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln882_5_reg_1071 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_mux_empty_49_phi_fu_347_p4 = add_ln695_8_reg_1075;
    end else begin
        ap_phi_mux_empty_49_phi_fu_347_p4 = empty_49_reg_343;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln882_3_reg_1003 == 1'd0))) begin
        ap_phi_mux_empty_phi_fu_279_p4 = add_ln695_reg_1007;
    end else begin
        ap_phi_mux_empty_phi_fu_279_p4 = empty_reg_275;
    end
end

always @ (*) begin
    if ((icmp_ln882_5_reg_1071_pp3_iter2_reg == 1'd0)) begin
        if ((icmp_ln886_reg_1109 == 1'd1)) begin
            ap_phi_mux_src_buf_V_0_0_11_phi_fu_437_p4 = src_buf_V_0_1_fu_756_p3;
        end else if ((icmp_ln886_reg_1109 == 1'd0)) begin
            ap_phi_mux_src_buf_V_0_0_11_phi_fu_437_p4 = src_buf_V_0_2_3_reg_399;
        end else begin
            ap_phi_mux_src_buf_V_0_0_11_phi_fu_437_p4 = ap_phi_reg_pp3_iter3_src_buf_V_0_0_11_reg_433;
        end
    end else begin
        ap_phi_mux_src_buf_V_0_0_11_phi_fu_437_p4 = ap_phi_reg_pp3_iter3_src_buf_V_0_0_11_reg_433;
    end
end

always @ (*) begin
    if ((icmp_ln882_5_reg_1071_pp3_iter2_reg == 1'd0)) begin
        if ((icmp_ln886_reg_1109 == 1'd1)) begin
            ap_phi_mux_src_buf_V_1_0_1_phi_fu_425_p4 = src_buf_V_1_1_fu_748_p3;
        end else if ((icmp_ln886_reg_1109 == 1'd0)) begin
            ap_phi_mux_src_buf_V_1_0_1_phi_fu_425_p4 = src_buf_V_1_2_3_reg_377;
        end else begin
            ap_phi_mux_src_buf_V_1_0_1_phi_fu_425_p4 = ap_phi_reg_pp3_iter3_src_buf_V_1_0_1_reg_421;
        end
    end else begin
        ap_phi_mux_src_buf_V_1_0_1_phi_fu_425_p4 = ap_phi_reg_pp3_iter3_src_buf_V_1_0_1_reg_421;
    end
end

always @ (*) begin
    if ((icmp_ln882_5_reg_1071_pp3_iter2_reg == 1'd0)) begin
        if ((icmp_ln886_reg_1109 == 1'd1)) begin
            ap_phi_mux_storemerge_phi_fu_449_p4 = src_buf_V_2_0_2_fu_764_p3;
        end else if ((icmp_ln886_reg_1109 == 1'd0)) begin
            ap_phi_mux_storemerge_phi_fu_449_p4 = src_buf_V_2_0_reg_355;
        end else begin
            ap_phi_mux_storemerge_phi_fu_449_p4 = ap_phi_reg_pp3_iter3_storemerge_reg_445;
        end
    end else begin
        ap_phi_mux_storemerge_phi_fu_449_p4 = ap_phi_reg_pp3_iter3_storemerge_reg_445;
    end
end

always @ (*) begin
    if (((icmp_ln485_fu_571_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        buf_0_V_address0 = conv_i180_i_fu_663_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_0_V_address0 = conv_i101_fu_552_p1;
    end else begin
        buf_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        buf_0_V_address1 = zext_ln538_4_fu_652_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_0_V_address1 = buf_0_V_addr_1_reg_1026;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_0_V_address1 = zext_ln538_3_fu_527_p1;
    end else begin
        buf_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1)))) begin
        buf_0_V_ce0 = 1'b1;
    end else begin
        buf_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_0_V_ce1 = 1'b1;
    end else begin
        buf_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_0_V_d1 = tmp_fu_559_p5;
    end else if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_0_V_d1 = gaussian_mat_4364_dout;
    end else begin
        buf_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln203_reg_1087) & (icmp_ln882_5_reg_1071 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (empty_50_fu_659_p1 == 2'd0) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln882_4_reg_1017 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln324_reg_994 == 2'd0)))) begin
        buf_0_V_we1 = 1'b1;
    end else begin
        buf_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        buf_1_V_address0 = conv_i180_i_fu_663_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_1_V_address0 = conv_i101_fu_552_p1;
    end else begin
        buf_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        buf_1_V_address1 = zext_ln538_4_fu_652_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_1_V_address1 = zext_ln538_3_fu_527_p1;
    end else begin
        buf_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1)))) begin
        buf_1_V_ce0 = 1'b1;
    end else begin
        buf_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_1_V_ce1 = 1'b1;
    end else begin
        buf_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln203_reg_1087) & (icmp_ln882_5_reg_1071 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (empty_50_fu_659_p1 == 2'd1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln324_reg_994 == 2'd1)))) begin
        buf_1_V_we1 = 1'b1;
    end else begin
        buf_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        buf_2_V_address0 = conv_i180_i_fu_663_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_2_V_address0 = conv_i101_fu_552_p1;
    end else begin
        buf_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        buf_2_V_address1 = zext_ln538_4_fu_652_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_2_V_address1 = zext_ln538_3_fu_527_p1;
    end else begin
        buf_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1)))) begin
        buf_2_V_ce0 = 1'b1;
    end else begin
        buf_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_2_V_ce1 = 1'b1;
    end else begin
        buf_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((~(empty_50_fu_659_p1 == 2'd0) & ~(empty_50_fu_659_p1 == 2'd1) & (1'd1 == and_ln203_reg_1087) & (icmp_ln882_5_reg_1071 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | (~(trunc_ln324_reg_994 == 2'd0) & ~(trunc_ln324_reg_994 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_2_V_we1 = 1'b1;
    end else begin
        buf_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln203_reg_1087) & (icmp_ln882_5_reg_1071 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        gaussian_mat_4364_blk_n = gaussian_mat_4364_empty_n;
    end else begin
        gaussian_mat_4364_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op133_read_state13 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        gaussian_mat_4364_read = 1'b1;
    end else begin
        gaussian_mat_4364_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln886_reg_1109 == 1'd0) & (icmp_ln882_5_reg_1071_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        gradx_mat_4365_blk_n = gradx_mat_4365_full_n;
    end else begin
        gradx_mat_4365_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_predicate_op205_write_state15 == 1'b1))) begin
        gradx_mat_4365_write = 1'b1;
    end else begin
        gradx_mat_4365_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln886_reg_1109 == 1'd0) & (icmp_ln882_5_reg_1071_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        grady_mat_4368_blk_n = grady_mat_4368_full_n;
    end else begin
        grady_mat_4368_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_predicate_op206_write_state15 == 1'b1))) begin
        grady_mat_4368_write = 1'b1;
    end else begin
        grady_mat_4368_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln882_fu_466_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln882_2_fu_503_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln882_3_fu_515_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln882_3_fu_515_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln882_4_fu_540_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln882_4_fu_540_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln485_fu_571_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1350_1_fu_818_p2 = (zext_ln1350_3_fu_814_p1 + zext_ln1350_2_fu_810_p1);

assign add_ln1350_2_fu_883_p2 = (zext_ln1350_3_fu_814_p1 + zext_ln1350_1_fu_800_p1);

assign add_ln1350_3_fu_889_p2 = (zext_ln1350_2_fu_810_p1 + zext_ln1350_fu_796_p1);

assign add_ln1350_fu_804_p2 = (zext_ln1350_1_fu_800_p1 + zext_ln1350_fu_796_p1);

assign add_ln456_fu_534_p2 = (init_buf_reg_265 + 64'd1);

assign add_ln695_6_fu_546_p2 = (empty_46_reg_287 + 11'd1);

assign add_ln695_7_fu_930_p2 = (empty_47_reg_331 + 11'd1);

assign add_ln695_8_fu_635_p2 = (ap_phi_mux_empty_49_phi_fu_347_p4 + 11'd1);

assign add_ln695_fu_521_p2 = (ap_phi_mux_empty_phi_fu_279_p4 + 11'd1);

assign add_ln69_1_fu_919_p2 = (sub_ln69_3_fu_913_p2 + zext_ln1350_4_fu_879_p1);

assign add_ln69_fu_842_p2 = ($signed(sext_ln69_fu_838_p1) + $signed(zext_ln69_fu_824_p1));

assign and_ln203_fu_647_p2 = (icmp_ln882_6_fu_641_p2 & cmp_i_i326_i_reg_1046);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (gaussian_mat_4364_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_enable_reg_pp1_iter1 == 1'b1) & (gaussian_mat_4364_empty_n == 1'b0));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = (((ap_predicate_op133_read_state13 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (gaussian_mat_4364_empty_n == 1'b0)) | ((ap_enable_reg_pp3_iter3 == 1'b1) & (((grady_mat_4368_full_n == 1'b0) & (ap_predicate_op206_write_state15 == 1'b1)) | ((gradx_mat_4365_full_n == 1'b0) & (ap_predicate_op205_write_state15 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = (((ap_predicate_op133_read_state13 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (gaussian_mat_4364_empty_n == 1'b0)) | ((ap_enable_reg_pp3_iter3 == 1'b1) & (((grady_mat_4368_full_n == 1'b0) & (ap_predicate_op206_write_state15 == 1'b1)) | ((gradx_mat_4365_full_n == 1'b0) & (ap_predicate_op205_write_state15 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = (((ap_predicate_op133_read_state13 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (gaussian_mat_4364_empty_n == 1'b0)) | ((ap_enable_reg_pp3_iter3 == 1'b1) & (((grady_mat_4368_full_n == 1'b0) & (ap_predicate_op206_write_state15 == 1'b1)) | ((gradx_mat_4365_full_n == 1'b0) & (ap_predicate_op205_write_state15 == 1'b1)))));
end

assign ap_block_state12_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp3_stage0_iter1 = ((ap_predicate_op133_read_state13 == 1'b1) & (gaussian_mat_4364_empty_n == 1'b0));
end

assign ap_block_state14_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp3_stage0_iter3 = (((grady_mat_4368_full_n == 1'b0) & (ap_predicate_op206_write_state15 == 1'b1)) | ((gradx_mat_4365_full_n == 1'b0) & (ap_predicate_op205_write_state15 == 1'b1)));
end

assign ap_block_state5_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp1_stage0_iter1 = (gaussian_mat_4364_empty_n == 1'b0);
end

assign ap_block_state8_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_phi_mux_row_ind_V_0_2_phi_fu_258_p4 = row_ind_V_0_2_reg_254;

assign ap_phi_reg_pp3_iter3_src_buf_V_0_0_11_reg_433 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_1_0_1_reg_421 = 'bx;

assign ap_phi_reg_pp3_iter3_storemerge_reg_445 = 'bx;

always @ (*) begin
    ap_predicate_op133_read_state13 = ((1'd1 == and_ln203_reg_1087) & (icmp_ln882_5_reg_1071 == 1'd0));
end

always @ (*) begin
    ap_predicate_op205_write_state15 = ((icmp_ln886_reg_1109 == 1'd0) & (icmp_ln882_5_reg_1071_pp3_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op206_write_state15 = ((icmp_ln886_reg_1109 == 1'd0) & (icmp_ln882_5_reg_1071_pp3_iter2_reg == 1'd0));
end

assign cmp_i_i227_i_2_fu_609_p2 = (($signed(sub_i_i256_i_fu_597_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign cmp_i_i282_i_fu_583_p2 = ((empty_47_reg_331 > 11'd1079) ? 1'b1 : 1'b0);

assign cmp_i_i326_i_fu_577_p2 = ((empty_47_reg_331 < 11'd1080) ? 1'b1 : 1'b0);

assign conv_i101_fu_552_p1 = empty_46_reg_287;

assign conv_i180_i_fu_663_p1 = empty_49_reg_343_pp3_iter1_reg;

assign empty_48_fu_593_p1 = empty_47_reg_331[1:0];

assign empty_50_fu_659_p1 = row_ind_V_1_1_reg_298[1:0];

assign empty_52_fu_741_p3 = ((spec_select971_reg_1056[0:0] === 1'b1) ? tmp_1_fu_713_p5 : tmp_2_fu_729_p5);

assign gradx_mat_4365_din = $signed(sub_ln69_1_fu_848_p2);

assign grady_mat_4368_din = $signed(add_ln69_1_fu_919_p2);

assign icmp_ln485_fu_571_p2 = ((empty_47_reg_331 == 11'd1081) ? 1'b1 : 1'b0);

assign icmp_ln882_2_fu_503_p2 = ((init_buf_reg_265 < wide_trip_count_reg_985) ? 1'b1 : 1'b0);

assign icmp_ln882_3_fu_515_p2 = ((ap_phi_mux_empty_phi_fu_279_p4 == 11'd1920) ? 1'b1 : 1'b0);

assign icmp_ln882_4_fu_540_p2 = ((empty_46_reg_287 == 11'd1920) ? 1'b1 : 1'b0);

assign icmp_ln882_5_fu_629_p2 = ((ap_phi_mux_empty_49_phi_fu_347_p4 == 11'd1921) ? 1'b1 : 1'b0);

assign icmp_ln882_6_fu_641_p2 = ((ap_phi_mux_empty_49_phi_fu_347_p4 < 11'd1920) ? 1'b1 : 1'b0);

assign icmp_ln882_fu_466_p2 = ((row_ind_V_0_2_reg_254 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_670_p2 = ((empty_49_reg_343_pp3_iter1_reg == 11'd0) ? 1'b1 : 1'b0);

assign init_row_ind_fu_472_p2 = (row_ind_V_0_2_reg_254 + 2'd1);

assign p_cast_fu_589_p1 = empty_47_reg_331;

assign sext_ln69_1_fu_909_p1 = $signed(sub_ln69_2_fu_903_p2);

assign sext_ln69_fu_838_p1 = $signed(sub_ln69_fu_832_p2);

assign shl_ln1501_1_fu_784_p3 = {{src_buf_V_1_1_fu_748_p3}, {1'd0}};

assign shl_ln1501_2_fu_859_p3 = {{src_buf_V_0_2_3_reg_399}, {1'd0}};

assign shl_ln1501_3_fu_871_p3 = {{src_buf_V_2_0_reg_355}, {1'd0}};

assign shl_ln_fu_772_p3 = {{src_buf_V_1_0_0_reg_388}, {1'd0}};

assign spec_select971_fu_615_p2 = (cmp_i_i282_i_fu_583_p2 & cmp_i_i227_i_2_fu_609_p2);

assign src_buf_V_0_1_fu_756_p3 = ((icmp_ln882_6_reg_1080_pp3_iter2_reg[0:0] === 1'b1) ? src_buf_V_0_2_fu_676_p5 : src_buf_V_0_2_3_reg_399);

assign src_buf_V_1_1_fu_748_p3 = ((icmp_ln882_6_reg_1080_pp3_iter2_reg[0:0] === 1'b1) ? src_buf_V_1_2_fu_687_p5 : src_buf_V_1_2_3_reg_377);

assign src_buf_V_2_0_2_fu_764_p3 = ((icmp_ln882_6_reg_1080_pp3_iter2_reg[0:0] === 1'b1) ? empty_52_fu_741_p3 : src_buf_V_2_0_reg_355);

assign sub_i239_i_fu_603_p2 = (2'd1 - empty_48_fu_593_p1);

assign sub_i_i256_i_fu_597_p2 = ($signed(12'd3017) + $signed(p_cast_fu_589_p1));

assign sub_ln69_1_fu_848_p2 = (add_ln69_fu_842_p2 - zext_ln69_1_fu_828_p1);

assign sub_ln69_2_fu_903_p2 = (zext_ln69_2_fu_895_p1 - zext_ln69_3_fu_899_p1);

assign sub_ln69_3_fu_913_p2 = ($signed(sext_ln69_1_fu_909_p1) - $signed(zext_ln79_1_fu_867_p1));

assign sub_ln69_fu_832_p2 = (zext_ln215_fu_792_p1 - zext_ln79_fu_780_p1);

assign tmp_1_fu_713_p4 = tmp_s_fu_698_p5[1:0];

assign tmp_2_fu_729_p4 = row_ind_V_1_1_reg_298[1:0];

assign trunc_ln324_1_fu_512_p1 = row_ind_V_1_0_load_reg_959[1:0];

assign trunc_ln324_2_fu_621_p1 = row_ind_V_2_reg_319[1:0];

assign trunc_ln324_3_fu_625_p1 = row_ind_V_0_reg_308[1:0];

assign trunc_ln324_fu_508_p1 = init_buf_reg_265[1:0];

assign wide_trip_count_fu_500_p1 = row_ind_V_2_0_load_reg_966;

assign zext_ln1350_1_fu_800_p1 = src_buf_V_2_0_2_fu_764_p3;

assign zext_ln1350_2_fu_810_p1 = src_buf_V_0_0_0_reg_410;

assign zext_ln1350_3_fu_814_p1 = src_buf_V_2_0_0_reg_366;

assign zext_ln1350_4_fu_879_p1 = shl_ln1501_3_fu_871_p3;

assign zext_ln1350_fu_796_p1 = src_buf_V_0_1_fu_756_p3;

assign zext_ln215_fu_792_p1 = shl_ln1501_1_fu_784_p3;

assign zext_ln304_fu_478_p1 = row_ind_V_0_2_reg_254;

assign zext_ln538_3_fu_527_p1 = empty_reg_275;

assign zext_ln538_4_fu_652_p1 = empty_49_reg_343;

assign zext_ln538_fu_497_p1 = row_ind_V_1_0_load_reg_959;

assign zext_ln69_1_fu_828_p1 = add_ln1350_1_fu_818_p2;

assign zext_ln69_2_fu_895_p1 = add_ln1350_2_fu_883_p2;

assign zext_ln69_3_fu_899_p1 = add_ln1350_3_fu_889_p2;

assign zext_ln69_fu_824_p1 = add_ln1350_fu_804_p2;

assign zext_ln79_1_fu_867_p1 = shl_ln1501_2_fu_859_p3;

assign zext_ln79_fu_780_p1 = shl_ln_fu_772_p3;

always @ (posedge ap_clk) begin
    row_ind_V_0_0_load_reg_954[12:2] <= 11'b00000000000;
    row_ind_V_1_0_load_reg_959[12:2] <= 11'b00000000000;
    row_ind_V_2_0_load_reg_966[12:2] <= 11'b00000000000;
    wide_trip_count_reg_985[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    row_ind_V_0_0_fu_96[12:2] <= 11'b00000000000;
    row_ind_V_1_0_fu_100[12:2] <= 11'b00000000000;
    row_ind_V_2_0_fu_104[12:2] <= 11'b00000000000;
end

endmodule //edge_canny_detector_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s
