// Seed: 332141477
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic id_3, id_4, id_5, id_6, id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout tri1 id_2;
  output tri1 id_1;
  wire id_5;
  assign id_2 = 1 && 1 || id_3 || id_2 || 1;
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  assign id_1 = id_5 == id_6;
  wire [-1 : -1] id_7;
  wire id_8;
endmodule
