
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: gen_sync.enable_sync_reg[0]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v gen_sync.enable_sync_reg[0]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_sync.enable_sync_reg[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.10    0.10   library hold time
                                  0.10   data required time
-----------------------------------------------------------------------------
                                  0.10   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: gen_sync.enable_sync_reg[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: enable_latch$_DLATCH_N_
          (positive level-sensitive latch clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_sync.enable_sync_reg[1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     1    0.01    0.05    0.36    0.36 v gen_sync.enable_sync_reg[1]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         enable_final (net)
                  0.05    0.00    0.36 v _1_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.17    0.53 v _1_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0_ (net)
                  0.06    0.00    0.53 v enable_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                  0.53   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ enable_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          0.53    0.53   time borrowed from endpoint
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
core_clock pulse width                  5.00
library setup time                     -0.22
--------------------------------------------
max time borrow                         4.78
actual time borrow                      0.53
--------------------------------------------



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: gen_sync.enable_sync_reg[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: enable_latch$_DLATCH_N_
          (positive level-sensitive latch clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_sync.enable_sync_reg[1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     1    0.01    0.05    0.36    0.36 v gen_sync.enable_sync_reg[1]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         enable_final (net)
                  0.05    0.00    0.36 v _1_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.17    0.53 v _1_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0_ (net)
                  0.06    0.00    0.53 v enable_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                  0.53   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ enable_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          0.53    0.53   time borrowed from endpoint
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
core_clock pulse width                  5.00
library setup time                     -0.22
--------------------------------------------
max time borrow                         4.78
actual time borrow                      0.53
--------------------------------------------



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.16e-04   2.76e-06   1.50e-09   2.18e-04  71.1%
Combinational          5.40e-06   7.16e-07   1.73e-10   6.11e-06   2.0%
Clock                  8.25e-05   0.00e+00   8.29e-09   8.25e-05  26.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.04e-04   3.48e-06   9.97e-09   3.07e-04 100.0%
                          98.9%       1.1%       0.0%
