<dec f='linux/include/uapi/drm/i915_drm.h' l='1063'/>
<doc f='linux/include/uapi/drm/i915_drm.h' l='1056'>/**
 * I915_CACHING_CACHED
 *
 * GPU access is coherent with cpu caches and furthermore the data is cached in
 * last-level caches shared between cpu cores and the gpu GT. Default on
 * machines with HAS_LLC.
 */</doc>
<use f='linux/drivers/gpu/drm/i915/i915_gem.c' l='3801' u='c'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem.c' l='3830' u='c'/>
