<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p405" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_405{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_405{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_405{left:385px;bottom:1141px;letter-spacing:-0.14px;}
#t4_405{left:70px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-1.22px;}
#t5_405{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t6_405{left:70px;bottom:1021px;letter-spacing:-0.09px;}
#t7_405{left:156px;bottom:1021px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t8_405{left:70px;bottom:998px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#t9_405{left:70px;bottom:982px;letter-spacing:-0.17px;word-spacing:-0.76px;}
#ta_405{left:70px;bottom:965px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_405{left:70px;bottom:942px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#tc_405{left:70px;bottom:925px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_405{left:70px;bottom:899px;}
#te_405{left:96px;bottom:902px;letter-spacing:-0.22px;word-spacing:-1.28px;}
#tf_405{left:96px;bottom:885px;letter-spacing:-0.46px;word-spacing:-0.15px;}
#tg_405{left:70px;bottom:859px;}
#th_405{left:96px;bottom:862px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ti_405{left:70px;bottom:839px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tj_405{left:70px;bottom:823px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_405{left:70px;bottom:806px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tl_405{left:70px;bottom:783px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#tm_405{left:70px;bottom:766px;letter-spacing:-0.17px;word-spacing:-0.97px;}
#tn_405{left:70px;bottom:749px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_405{left:70px;bottom:726px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#tp_405{left:70px;bottom:710px;letter-spacing:-0.18px;word-spacing:-0.5px;}
#tq_405{left:70px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_405{left:70px;bottom:660px;}
#ts_405{left:96px;bottom:664px;letter-spacing:-0.25px;}
#tt_405{left:70px;bottom:637px;}
#tu_405{left:96px;bottom:641px;letter-spacing:-0.16px;}
#tv_405{left:70px;bottom:614px;}
#tw_405{left:96px;bottom:618px;letter-spacing:-0.26px;}
#tx_405{left:70px;bottom:592px;}
#ty_405{left:96px;bottom:595px;letter-spacing:-0.17px;}
#tz_405{left:70px;bottom:569px;}
#t10_405{left:96px;bottom:572px;letter-spacing:-0.17px;}
#t11_405{left:70px;bottom:549px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_405{left:70px;bottom:532px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t13_405{left:70px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#t14_405{left:70px;bottom:499px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t15_405{left:70px;bottom:472px;}
#t16_405{left:96px;bottom:476px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t17_405{left:96px;bottom:459px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t18_405{left:70px;bottom:433px;}
#t19_405{left:96px;bottom:436px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1a_405{left:70px;bottom:410px;}
#t1b_405{left:96px;bottom:413px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1c_405{left:96px;bottom:396px;letter-spacing:-0.21px;word-spacing:-0.43px;}
#t1d_405{left:96px;bottom:380px;letter-spacing:-0.41px;word-spacing:-0.21px;}
#t1e_405{left:96px;bottom:363px;letter-spacing:-0.25px;word-spacing:-0.36px;}
#t1f_405{left:70px;bottom:336px;}
#t1g_405{left:96px;bottom:340px;letter-spacing:-0.23px;word-spacing:-0.38px;}
#t1h_405{left:70px;bottom:314px;}
#t1i_405{left:96px;bottom:317px;letter-spacing:-0.19px;word-spacing:-0.6px;}
#t1j_405{left:96px;bottom:300px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1k_405{left:96px;bottom:283px;letter-spacing:-0.19px;word-spacing:-0.47px;}
#t1l_405{left:70px;bottom:257px;}
#t1m_405{left:96px;bottom:260px;letter-spacing:-0.24px;word-spacing:-0.4px;}
#t1n_405{left:70px;bottom:234px;}
#t1o_405{left:96px;bottom:237px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1p_405{left:206px;bottom:237px;}
#t1q_405{left:215px;bottom:237px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t1r_405{left:70px;bottom:211px;}
#t1s_405{left:96px;bottom:215px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t1t_405{left:70px;bottom:188px;}
#t1u_405{left:96px;bottom:192px;letter-spacing:-0.23px;word-spacing:-0.4px;}
#t1v_405{left:96px;bottom:175px;letter-spacing:-0.23px;word-spacing:-0.39px;}
#t1w_405{left:70px;bottom:149px;}
#t1x_405{left:96px;bottom:152px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1y_405{left:70px;bottom:126px;}
#t1z_405{left:96px;bottom:129px;letter-spacing:-0.25px;word-spacing:-0.36px;}

.s1_405{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_405{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_405{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_405{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_405{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_405{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts405" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg405Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg405" style="-webkit-user-select: none;"><object width="935" height="1210" data="405/405.svg" type="image/svg+xml" id="pdf405" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_405" class="t s1_405">Vol. 1 </span><span id="t2_405" class="t s1_405">16-7 </span>
<span id="t3_405" class="t s2_405">PROGRAMMING WITH INTEL® TRANSACTIONAL SYNCHRONIZATION EXTENSIONS </span>
<span id="t4_405" class="t s3_405">committed transactional execution updates architectural state. Transactional aborts never cause functional failures </span>
<span id="t5_405" class="t s3_405">and only affect performance. </span>
<span id="t6_405" class="t s4_405">16.3.9.1 </span><span id="t7_405" class="t s4_405">Instruction Based Considerations </span>
<span id="t8_405" class="t s3_405">Programmers can use any instruction safely inside a transactional region. Further, programmers can use the Intel </span>
<span id="t9_405" class="t s3_405">TSX instructions and prefixes at any privilege level. However, some instructions will always abort the transactional </span>
<span id="ta_405" class="t s3_405">execution and cause execution to seamlessly and safely transition to a non-transactional path. </span>
<span id="tb_405" class="t s3_405">Intel TSX allows for most common instructions to be used inside transactional regions without causing aborts. The </span>
<span id="tc_405" class="t s3_405">following operations inside a transactional region do not typically cause an abort. </span>
<span id="td_405" class="t s5_405">• </span><span id="te_405" class="t s3_405">Operations on the instruction pointer register, general purpose registers (GPRs) and the status flags (CF, OF, SF, </span>
<span id="tf_405" class="t s3_405">PF, AF, and ZF). </span>
<span id="tg_405" class="t s5_405">• </span><span id="th_405" class="t s3_405">Operations on XMM and YMM registers and the MXCSR register </span>
<span id="ti_405" class="t s3_405">However, programmers must be careful when intermixing SSE and AVX operations inside a transactional region. </span>
<span id="tj_405" class="t s3_405">Intermixing SSE instructions accessing XMM registers and AVX instructions accessing YMM registers may cause </span>
<span id="tk_405" class="t s3_405">transactional regions to abort. </span>
<span id="tl_405" class="t s3_405">CLD and STD instructions when used inside transactional regions may cause aborts if they change the value of the </span>
<span id="tm_405" class="t s3_405">DF flag. However, if DF is 1, the STD instruction will not cause an abort. Similarly, if DF is 0, the CLD instruction will </span>
<span id="tn_405" class="t s3_405">not cause an abort. </span>
<span id="to_405" class="t s3_405">Instructions not enumerated here as causing abort when used inside a transactional region will typically not cause </span>
<span id="tp_405" class="t s3_405">the execution to abort (examples include but are not limited to MFENCE, LFENCE, SFENCE, RDTSC, RDTSCP, etc.). </span>
<span id="tq_405" class="t s3_405">The following instructions will abort transactional execution on any implementation: </span>
<span id="tr_405" class="t s5_405">• </span><span id="ts_405" class="t s3_405">XABORT </span>
<span id="tt_405" class="t s5_405">• </span><span id="tu_405" class="t s3_405">CPUID </span>
<span id="tv_405" class="t s5_405">• </span><span id="tw_405" class="t s3_405">PAUSE </span>
<span id="tx_405" class="t s5_405">• </span><span id="ty_405" class="t s3_405">ENCLS </span>
<span id="tz_405" class="t s5_405">• </span><span id="t10_405" class="t s3_405">ENCLU </span>
<span id="t11_405" class="t s3_405">In addition, in some implementations, the following instructions may always cause transactional aborts. These </span>
<span id="t12_405" class="t s3_405">instructions are not expected to be commonly used inside typical transactional regions. However, programmers </span>
<span id="t13_405" class="t s3_405">must not rely on these instructions to force a transactional abort, since whether they cause transactional aborts is </span>
<span id="t14_405" class="t s3_405">implementation dependent. </span>
<span id="t15_405" class="t s5_405">• </span><span id="t16_405" class="t s3_405">Operations on X87 and MMX architecture state. This includes all MMX and X87 instructions, including the </span>
<span id="t17_405" class="t s3_405">FXRSTOR and FXSAVE instructions. </span>
<span id="t18_405" class="t s5_405">• </span><span id="t19_405" class="t s3_405">Update to non-status portion of EFLAGS or to UIF: CLI, CLUI, STI, STUI, POPFD, POPFQ, CLAC, and STAC. </span>
<span id="t1a_405" class="t s5_405">• </span><span id="t1b_405" class="t s3_405">Instructions that update segment registers, debug registers and/or control registers: MOV to </span>
<span id="t1c_405" class="t s3_405">DS/ES/FS/GS/SS, POP DS/ES/FS/GS/SS, LDS, LES, LFS, LGS, LSS, SWAPGS, WRFSBASE, WRGSBASE, LGDT, </span>
<span id="t1d_405" class="t s3_405">SGDT, LIDT, SIDT, LLDT, SLDT, LTR, STR, Far CALL, Far JMP, Far RET, IRET, MOV to DRx, MOV to </span>
<span id="t1e_405" class="t s3_405">CR0/CR2/CR3/CR4/CR8, CLTS, and LMSW. </span>
<span id="t1f_405" class="t s5_405">• </span><span id="t1g_405" class="t s3_405">Ring transitions: SYSENTER, SYSCALL, SYSEXIT, and SYSRET. </span>
<span id="t1h_405" class="t s5_405">• </span><span id="t1i_405" class="t s3_405">TLB and Cacheability control: CLFLUSH, CLFLUSHOPT, CLWB, INVD, WBINVD, INVLPG, INVPCID, and memory </span>
<span id="t1j_405" class="t s3_405">instructions with a non-temporal hint (V/MOVNTDQA, V/MOVNTDQ, V/MOVNTI, V/MOVNTPD, V/MOVNTPS, </span>
<span id="t1k_405" class="t s3_405">V/MOVNTQ, V/MASKMOVQ, and V/MASKMOVDQU). </span>
<span id="t1l_405" class="t s5_405">• </span><span id="t1m_405" class="t s3_405">Extended state management: XRSTOR, XRSTORS, XSAVE, XSAVEC, XSAVEOPT, XSAVES, and XSETBV. </span>
<span id="t1n_405" class="t s5_405">• </span><span id="t1o_405" class="t s3_405">Interrupts: INT </span><span id="t1p_405" class="t s6_405">n</span><span id="t1q_405" class="t s3_405">, INTO, INT3, and INT1. </span>
<span id="t1r_405" class="t s5_405">• </span><span id="t1s_405" class="t s3_405">I/O: IN, INS, REP INS, OUT, OUTS, REP OUTS and their variants. </span>
<span id="t1t_405" class="t s5_405">• </span><span id="t1u_405" class="t s3_405">VMX: VMPTRLD, VMPTRST, VMCLEAR, VMREAD, VMWRITE, VMCALL, VMLAUNCH, VMRESUME, VMXOFF, </span>
<span id="t1v_405" class="t s3_405">VMXON, INVEPT, INVVPID, and VMFUNC. </span>
<span id="t1w_405" class="t s5_405">• </span><span id="t1x_405" class="t s3_405">SMX: GETSEC. </span>
<span id="t1y_405" class="t s5_405">• </span><span id="t1z_405" class="t s3_405">UD0, UD1, UD2, RSM, RDMSR, WRMSR, WRPKRU, HLT, MONITOR, MWAIT, and VZEROUPPER. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
