![logo](https://raw.githubusercontent.com/signalius/FPGA_Verilog_Examples/master/www/logo.png)

## 7 led display
* Simplest 7 segment led display [example](https://github.com/signalius/FPGA_Verilog_Examples/tree/master/Example_7seg_led_display) [SystemVerilog]
