// Seed: 2235072078
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wire id_4,
    input tri1 id_5,
    input tri id_6
);
  tri id_8, id_9;
  generate
    begin : LABEL_0
      begin : LABEL_0
        wire id_10;
        always begin : LABEL_0
          id_8 = id_3;
          id_11;
        end
      end
      wire id_12;
    end
    assign id_9 = id_5;
    supply0 id_13, id_14;
  endgenerate
  assign id_8 = 1;
  assign id_8 = id_1;
  id_15(
      -1, id_4, 1'b0, id_13
  );
  assign id_9 = id_13;
  assign module_1.id_19 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri id_6,
    output supply0 id_7,
    input wire id_8,
    output wor id_9,
    output wor id_10,
    input wire id_11,
    input supply0 id_12,
    output tri0 id_13,
    output wire id_14,
    input tri id_15,
    input wire id_16,
    output tri id_17,
    output supply1 id_18,
    input wor id_19,
    input wor id_20
);
  module_0 modCall_1 (
      id_20,
      id_15,
      id_19,
      id_8,
      id_19,
      id_8,
      id_6
  );
endmodule
