0.6
2019.1
Sep  4 2019
09:57:52
C:/Users/phatle/UART.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/phatle/UART.srcs/sim_1/new/UART_RX_tb.v,1612994013,verilog,,,,UART_RX_tb,,,,,,,,
C:/Users/phatle/UART.srcs/sources_1/new/UART_RX.v,1612994287,verilog,,C:/Users/phatle/UART.srcs/sim_1/new/UART_RX_tb.v,,UART_RX,,,,,,,,
