$date
	Thu May 14 23:13:55 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DFF_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # clrn $end
$var reg 1 $ d $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 # clrn $end
$var wire 1 $ d $end
$var wire 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
1"
0!
$end
#1
1!
1$
#2
0$
0"
#3
1$
#4
0!
0$
1"
0#
#5
1$
#6
0$
0"
#7
1$
#8
0!
0$
1"
1#
#9
1!
1$
#10
0$
0"
#11
1$
#12
0!
0$
1"
0#
#13
1$
#14
0$
0"
#15
1$
#16
0!
0$
1"
1#
#17
1!
1$
#18
0$
0"
#19
1$
#20
0!
0$
1"
0#
