

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Sep 02 06:44:46 2015

* Version:        2015.3 (Build 1330533 on Tue Aug 25 18:17:46 PM 2015)
* Project:        test
* Solution:       solution1
* Product family: qvirtex7
* Target device:  xq7vx690trf1930-1i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   29|   29|   30|   30|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |   27|   27|         8|          2|          1|    11|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      48|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      4|       0|       0|
|Memory           |        0|      -|      64|       6|
|Multiplexer      |        -|      -|       -|     112|
|Register         |        -|      -|      84|       1|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      4|     148|     167|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |fir_mul_32s_32s_32_6_U0  |fir_mul_32s_32s_32_6  |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |shift_reg_U  |fir_shift_reg  |        0|  64|   6|    11|   32|     1|          352|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |Total        |               |        0|  64|   6|    11|   32|     1|          352|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |acc_1_fu_187_p2  |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_175_p2    |     +    |      0|  0|   5|           5|           2|
    |tmp_2_fu_154_p2  |     +    |      0|  0|   4|           4|           2|
    |ap_sig_bdd_103   |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_106   |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_137   |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_226   |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_94    |    and   |      0|  0|   1|           1|           1|
    |tmp_1_fu_148_p2  |   icmp   |      0|  0|   2|           5|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  48|          51|          42|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |acc_reg_101                            |  32|          2|   32|         64|
    |ap_NS_fsm                              |   1|          5|    1|          5|
    |ap_reg_phiprechg_data1_reg_126pp0_it1  |  32|          3|   32|         96|
    |ap_reg_ppiten_pp0_it3                  |   1|          2|    1|          2|
    |i_phi_fu_118_p4                        |   5|          2|    5|         10|
    |i_reg_114                              |   5|          2|    5|         10|
    |shift_reg_address0                     |   4|          4|    4|         16|
    |shift_reg_d0                           |  32|          3|   32|         96|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 112|         23|  112|        299|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |acc_reg_101                            |  32|   0|   32|          0|
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_reg_phiprechg_data1_reg_126pp0_it1  |  32|   0|   32|          0|
    |ap_reg_ppiten_pp0_it0                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                  |   1|   0|    1|          0|
    |i_1_reg_222                            |   5|   0|    5|          0|
    |i_reg_114                              |   5|   0|    5|          0|
    |tmp_1_reg_203                          |   1|   0|    1|          0|
    |tmp_reg_199                            |   1|   0|    1|          0|
    |tmp_reg_199                            |   0|   1|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |  84|   1|   85|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      fir     | return value |
|y           | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld    | out |    1|   ap_vld   |       y      |    pointer   |
|c_address0  | out |    4|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_q0        |  in |   32|  ap_memory |       c      |     array    |
|x           |  in |   32|   ap_none  |       x      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

