{"vcs1":{"timestamp_begin":1719433670.111624821, "rt":0.42, "ut":0.22, "st":0.18}}
{"vcselab":{"timestamp_begin":1719433670.645433685, "rt":0.53, "ut":0.38, "st":0.11}}
{"link":{"timestamp_begin":1719433671.252527484, "rt":0.37, "ut":0.28, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1719433669.471997204}
{"VCS_COMP_START_TIME": 1719433669.471997204}
{"VCS_COMP_END_TIME": 1719433671.716661796}
{"VCS_USER_OPTIONS": "-full64 -licqueue -timescale=1ns/1ns +vcs+flush+all +warn=all -sverilog design.sv testbench.sv"}
{"vcs1": {"peak_mem": 346436}}
{"vcselab": {"peak_mem": 217156}}
