{
  "module_name": "dma3_qm_regs.h",
  "hash_id": "45c5ba96894caecdf78bcd9eccdb963e0566503c86cd5cf498efa9d5826f776f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/dma3_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA3_QM_REGS_H_\n#define ASIC_REG_DMA3_QM_REGS_H_\n\n \n\n#define mmDMA3_QM_GLBL_CFG0                                          0x568000\n\n#define mmDMA3_QM_GLBL_CFG1                                          0x568004\n\n#define mmDMA3_QM_GLBL_PROT                                          0x568008\n\n#define mmDMA3_QM_GLBL_ERR_CFG                                       0x56800C\n\n#define mmDMA3_QM_GLBL_SECURE_PROPS_0                                0x568010\n\n#define mmDMA3_QM_GLBL_SECURE_PROPS_1                                0x568014\n\n#define mmDMA3_QM_GLBL_SECURE_PROPS_2                                0x568018\n\n#define mmDMA3_QM_GLBL_SECURE_PROPS_3                                0x56801C\n\n#define mmDMA3_QM_GLBL_SECURE_PROPS_4                                0x568020\n\n#define mmDMA3_QM_GLBL_NON_SECURE_PROPS_0                            0x568024\n\n#define mmDMA3_QM_GLBL_NON_SECURE_PROPS_1                            0x568028\n\n#define mmDMA3_QM_GLBL_NON_SECURE_PROPS_2                            0x56802C\n\n#define mmDMA3_QM_GLBL_NON_SECURE_PROPS_3                            0x568030\n\n#define mmDMA3_QM_GLBL_NON_SECURE_PROPS_4                            0x568034\n\n#define mmDMA3_QM_GLBL_STS0                                          0x568038\n\n#define mmDMA3_QM_GLBL_STS1_0                                        0x568040\n\n#define mmDMA3_QM_GLBL_STS1_1                                        0x568044\n\n#define mmDMA3_QM_GLBL_STS1_2                                        0x568048\n\n#define mmDMA3_QM_GLBL_STS1_3                                        0x56804C\n\n#define mmDMA3_QM_GLBL_STS1_4                                        0x568050\n\n#define mmDMA3_QM_GLBL_MSG_EN_0                                      0x568054\n\n#define mmDMA3_QM_GLBL_MSG_EN_1                                      0x568058\n\n#define mmDMA3_QM_GLBL_MSG_EN_2                                      0x56805C\n\n#define mmDMA3_QM_GLBL_MSG_EN_3                                      0x568060\n\n#define mmDMA3_QM_GLBL_MSG_EN_4                                      0x568068\n\n#define mmDMA3_QM_PQ_BASE_LO_0                                       0x568070\n\n#define mmDMA3_QM_PQ_BASE_LO_1                                       0x568074\n\n#define mmDMA3_QM_PQ_BASE_LO_2                                       0x568078\n\n#define mmDMA3_QM_PQ_BASE_LO_3                                       0x56807C\n\n#define mmDMA3_QM_PQ_BASE_HI_0                                       0x568080\n\n#define mmDMA3_QM_PQ_BASE_HI_1                                       0x568084\n\n#define mmDMA3_QM_PQ_BASE_HI_2                                       0x568088\n\n#define mmDMA3_QM_PQ_BASE_HI_3                                       0x56808C\n\n#define mmDMA3_QM_PQ_SIZE_0                                          0x568090\n\n#define mmDMA3_QM_PQ_SIZE_1                                          0x568094\n\n#define mmDMA3_QM_PQ_SIZE_2                                          0x568098\n\n#define mmDMA3_QM_PQ_SIZE_3                                          0x56809C\n\n#define mmDMA3_QM_PQ_PI_0                                            0x5680A0\n\n#define mmDMA3_QM_PQ_PI_1                                            0x5680A4\n\n#define mmDMA3_QM_PQ_PI_2                                            0x5680A8\n\n#define mmDMA3_QM_PQ_PI_3                                            0x5680AC\n\n#define mmDMA3_QM_PQ_CI_0                                            0x5680B0\n\n#define mmDMA3_QM_PQ_CI_1                                            0x5680B4\n\n#define mmDMA3_QM_PQ_CI_2                                            0x5680B8\n\n#define mmDMA3_QM_PQ_CI_3                                            0x5680BC\n\n#define mmDMA3_QM_PQ_CFG0_0                                          0x5680C0\n\n#define mmDMA3_QM_PQ_CFG0_1                                          0x5680C4\n\n#define mmDMA3_QM_PQ_CFG0_2                                          0x5680C8\n\n#define mmDMA3_QM_PQ_CFG0_3                                          0x5680CC\n\n#define mmDMA3_QM_PQ_CFG1_0                                          0x5680D0\n\n#define mmDMA3_QM_PQ_CFG1_1                                          0x5680D4\n\n#define mmDMA3_QM_PQ_CFG1_2                                          0x5680D8\n\n#define mmDMA3_QM_PQ_CFG1_3                                          0x5680DC\n\n#define mmDMA3_QM_PQ_ARUSER_31_11_0                                  0x5680E0\n\n#define mmDMA3_QM_PQ_ARUSER_31_11_1                                  0x5680E4\n\n#define mmDMA3_QM_PQ_ARUSER_31_11_2                                  0x5680E8\n\n#define mmDMA3_QM_PQ_ARUSER_31_11_3                                  0x5680EC\n\n#define mmDMA3_QM_PQ_STS0_0                                          0x5680F0\n\n#define mmDMA3_QM_PQ_STS0_1                                          0x5680F4\n\n#define mmDMA3_QM_PQ_STS0_2                                          0x5680F8\n\n#define mmDMA3_QM_PQ_STS0_3                                          0x5680FC\n\n#define mmDMA3_QM_PQ_STS1_0                                          0x568100\n\n#define mmDMA3_QM_PQ_STS1_1                                          0x568104\n\n#define mmDMA3_QM_PQ_STS1_2                                          0x568108\n\n#define mmDMA3_QM_PQ_STS1_3                                          0x56810C\n\n#define mmDMA3_QM_CQ_CFG0_0                                          0x568110\n\n#define mmDMA3_QM_CQ_CFG0_1                                          0x568114\n\n#define mmDMA3_QM_CQ_CFG0_2                                          0x568118\n\n#define mmDMA3_QM_CQ_CFG0_3                                          0x56811C\n\n#define mmDMA3_QM_CQ_CFG0_4                                          0x568120\n\n#define mmDMA3_QM_CQ_CFG1_0                                          0x568124\n\n#define mmDMA3_QM_CQ_CFG1_1                                          0x568128\n\n#define mmDMA3_QM_CQ_CFG1_2                                          0x56812C\n\n#define mmDMA3_QM_CQ_CFG1_3                                          0x568130\n\n#define mmDMA3_QM_CQ_CFG1_4                                          0x568134\n\n#define mmDMA3_QM_CQ_ARUSER_31_11_0                                  0x568138\n\n#define mmDMA3_QM_CQ_ARUSER_31_11_1                                  0x56813C\n\n#define mmDMA3_QM_CQ_ARUSER_31_11_2                                  0x568140\n\n#define mmDMA3_QM_CQ_ARUSER_31_11_3                                  0x568144\n\n#define mmDMA3_QM_CQ_ARUSER_31_11_4                                  0x568148\n\n#define mmDMA3_QM_CQ_STS0_0                                          0x56814C\n\n#define mmDMA3_QM_CQ_STS0_1                                          0x568150\n\n#define mmDMA3_QM_CQ_STS0_2                                          0x568154\n\n#define mmDMA3_QM_CQ_STS0_3                                          0x568158\n\n#define mmDMA3_QM_CQ_STS0_4                                          0x56815C\n\n#define mmDMA3_QM_CQ_STS1_0                                          0x568160\n\n#define mmDMA3_QM_CQ_STS1_1                                          0x568164\n\n#define mmDMA3_QM_CQ_STS1_2                                          0x568168\n\n#define mmDMA3_QM_CQ_STS1_3                                          0x56816C\n\n#define mmDMA3_QM_CQ_STS1_4                                          0x568170\n\n#define mmDMA3_QM_CQ_PTR_LO_0                                        0x568174\n\n#define mmDMA3_QM_CQ_PTR_HI_0                                        0x568178\n\n#define mmDMA3_QM_CQ_TSIZE_0                                         0x56817C\n\n#define mmDMA3_QM_CQ_CTL_0                                           0x568180\n\n#define mmDMA3_QM_CQ_PTR_LO_1                                        0x568184\n\n#define mmDMA3_QM_CQ_PTR_HI_1                                        0x568188\n\n#define mmDMA3_QM_CQ_TSIZE_1                                         0x56818C\n\n#define mmDMA3_QM_CQ_CTL_1                                           0x568190\n\n#define mmDMA3_QM_CQ_PTR_LO_2                                        0x568194\n\n#define mmDMA3_QM_CQ_PTR_HI_2                                        0x568198\n\n#define mmDMA3_QM_CQ_TSIZE_2                                         0x56819C\n\n#define mmDMA3_QM_CQ_CTL_2                                           0x5681A0\n\n#define mmDMA3_QM_CQ_PTR_LO_3                                        0x5681A4\n\n#define mmDMA3_QM_CQ_PTR_HI_3                                        0x5681A8\n\n#define mmDMA3_QM_CQ_TSIZE_3                                         0x5681AC\n\n#define mmDMA3_QM_CQ_CTL_3                                           0x5681B0\n\n#define mmDMA3_QM_CQ_PTR_LO_4                                        0x5681B4\n\n#define mmDMA3_QM_CQ_PTR_HI_4                                        0x5681B8\n\n#define mmDMA3_QM_CQ_TSIZE_4                                         0x5681BC\n\n#define mmDMA3_QM_CQ_CTL_4                                           0x5681C0\n\n#define mmDMA3_QM_CQ_PTR_LO_STS_0                                    0x5681C4\n\n#define mmDMA3_QM_CQ_PTR_LO_STS_1                                    0x5681C8\n\n#define mmDMA3_QM_CQ_PTR_LO_STS_2                                    0x5681CC\n\n#define mmDMA3_QM_CQ_PTR_LO_STS_3                                    0x5681D0\n\n#define mmDMA3_QM_CQ_PTR_LO_STS_4                                    0x5681D4\n\n#define mmDMA3_QM_CQ_PTR_HI_STS_0                                    0x5681D8\n\n#define mmDMA3_QM_CQ_PTR_HI_STS_1                                    0x5681DC\n\n#define mmDMA3_QM_CQ_PTR_HI_STS_2                                    0x5681E0\n\n#define mmDMA3_QM_CQ_PTR_HI_STS_3                                    0x5681E4\n\n#define mmDMA3_QM_CQ_PTR_HI_STS_4                                    0x5681E8\n\n#define mmDMA3_QM_CQ_TSIZE_STS_0                                     0x5681EC\n\n#define mmDMA3_QM_CQ_TSIZE_STS_1                                     0x5681F0\n\n#define mmDMA3_QM_CQ_TSIZE_STS_2                                     0x5681F4\n\n#define mmDMA3_QM_CQ_TSIZE_STS_3                                     0x5681F8\n\n#define mmDMA3_QM_CQ_TSIZE_STS_4                                     0x5681FC\n\n#define mmDMA3_QM_CQ_CTL_STS_0                                       0x568200\n\n#define mmDMA3_QM_CQ_CTL_STS_1                                       0x568204\n\n#define mmDMA3_QM_CQ_CTL_STS_2                                       0x568208\n\n#define mmDMA3_QM_CQ_CTL_STS_3                                       0x56820C\n\n#define mmDMA3_QM_CQ_CTL_STS_4                                       0x568210\n\n#define mmDMA3_QM_CQ_IFIFO_CNT_0                                     0x568214\n\n#define mmDMA3_QM_CQ_IFIFO_CNT_1                                     0x568218\n\n#define mmDMA3_QM_CQ_IFIFO_CNT_2                                     0x56821C\n\n#define mmDMA3_QM_CQ_IFIFO_CNT_3                                     0x568220\n\n#define mmDMA3_QM_CQ_IFIFO_CNT_4                                     0x568224\n\n#define mmDMA3_QM_CP_MSG_BASE0_ADDR_LO_0                             0x568228\n\n#define mmDMA3_QM_CP_MSG_BASE0_ADDR_LO_1                             0x56822C\n\n#define mmDMA3_QM_CP_MSG_BASE0_ADDR_LO_2                             0x568230\n\n#define mmDMA3_QM_CP_MSG_BASE0_ADDR_LO_3                             0x568234\n\n#define mmDMA3_QM_CP_MSG_BASE0_ADDR_LO_4                             0x568238\n\n#define mmDMA3_QM_CP_MSG_BASE0_ADDR_HI_0                             0x56823C\n\n#define mmDMA3_QM_CP_MSG_BASE0_ADDR_HI_1                             0x568240\n\n#define mmDMA3_QM_CP_MSG_BASE0_ADDR_HI_2                             0x568244\n\n#define mmDMA3_QM_CP_MSG_BASE0_ADDR_HI_3                             0x568248\n\n#define mmDMA3_QM_CP_MSG_BASE0_ADDR_HI_4                             0x56824C\n\n#define mmDMA3_QM_CP_MSG_BASE1_ADDR_LO_0                             0x568250\n\n#define mmDMA3_QM_CP_MSG_BASE1_ADDR_LO_1                             0x568254\n\n#define mmDMA3_QM_CP_MSG_BASE1_ADDR_LO_2                             0x568258\n\n#define mmDMA3_QM_CP_MSG_BASE1_ADDR_LO_3                             0x56825C\n\n#define mmDMA3_QM_CP_MSG_BASE1_ADDR_LO_4                             0x568260\n\n#define mmDMA3_QM_CP_MSG_BASE1_ADDR_HI_0                             0x568264\n\n#define mmDMA3_QM_CP_MSG_BASE1_ADDR_HI_1                             0x568268\n\n#define mmDMA3_QM_CP_MSG_BASE1_ADDR_HI_2                             0x56826C\n\n#define mmDMA3_QM_CP_MSG_BASE1_ADDR_HI_3                             0x568270\n\n#define mmDMA3_QM_CP_MSG_BASE1_ADDR_HI_4                             0x568274\n\n#define mmDMA3_QM_CP_MSG_BASE2_ADDR_LO_0                             0x568278\n\n#define mmDMA3_QM_CP_MSG_BASE2_ADDR_LO_1                             0x56827C\n\n#define mmDMA3_QM_CP_MSG_BASE2_ADDR_LO_2                             0x568280\n\n#define mmDMA3_QM_CP_MSG_BASE2_ADDR_LO_3                             0x568284\n\n#define mmDMA3_QM_CP_MSG_BASE2_ADDR_LO_4                             0x568288\n\n#define mmDMA3_QM_CP_MSG_BASE2_ADDR_HI_0                             0x56828C\n\n#define mmDMA3_QM_CP_MSG_BASE2_ADDR_HI_1                             0x568290\n\n#define mmDMA3_QM_CP_MSG_BASE2_ADDR_HI_2                             0x568294\n\n#define mmDMA3_QM_CP_MSG_BASE2_ADDR_HI_3                             0x568298\n\n#define mmDMA3_QM_CP_MSG_BASE2_ADDR_HI_4                             0x56829C\n\n#define mmDMA3_QM_CP_MSG_BASE3_ADDR_LO_0                             0x5682A0\n\n#define mmDMA3_QM_CP_MSG_BASE3_ADDR_LO_1                             0x5682A4\n\n#define mmDMA3_QM_CP_MSG_BASE3_ADDR_LO_2                             0x5682A8\n\n#define mmDMA3_QM_CP_MSG_BASE3_ADDR_LO_3                             0x5682AC\n\n#define mmDMA3_QM_CP_MSG_BASE3_ADDR_LO_4                             0x5682B0\n\n#define mmDMA3_QM_CP_MSG_BASE3_ADDR_HI_0                             0x5682B4\n\n#define mmDMA3_QM_CP_MSG_BASE3_ADDR_HI_1                             0x5682B8\n\n#define mmDMA3_QM_CP_MSG_BASE3_ADDR_HI_2                             0x5682BC\n\n#define mmDMA3_QM_CP_MSG_BASE3_ADDR_HI_3                             0x5682C0\n\n#define mmDMA3_QM_CP_MSG_BASE3_ADDR_HI_4                             0x5682C4\n\n#define mmDMA3_QM_CP_LDMA_TSIZE_OFFSET_0                             0x5682C8\n\n#define mmDMA3_QM_CP_LDMA_TSIZE_OFFSET_1                             0x5682CC\n\n#define mmDMA3_QM_CP_LDMA_TSIZE_OFFSET_2                             0x5682D0\n\n#define mmDMA3_QM_CP_LDMA_TSIZE_OFFSET_3                             0x5682D4\n\n#define mmDMA3_QM_CP_LDMA_TSIZE_OFFSET_4                             0x5682D8\n\n#define mmDMA3_QM_CP_LDMA_SRC_BASE_LO_OFFSET_0                       0x5682E0\n\n#define mmDMA3_QM_CP_LDMA_SRC_BASE_LO_OFFSET_1                       0x5682E4\n\n#define mmDMA3_QM_CP_LDMA_SRC_BASE_LO_OFFSET_2                       0x5682E8\n\n#define mmDMA3_QM_CP_LDMA_SRC_BASE_LO_OFFSET_3                       0x5682EC\n\n#define mmDMA3_QM_CP_LDMA_SRC_BASE_LO_OFFSET_4                       0x5682F0\n\n#define mmDMA3_QM_CP_LDMA_DST_BASE_LO_OFFSET_0                       0x5682F4\n\n#define mmDMA3_QM_CP_LDMA_DST_BASE_LO_OFFSET_1                       0x5682F8\n\n#define mmDMA3_QM_CP_LDMA_DST_BASE_LO_OFFSET_2                       0x5682FC\n\n#define mmDMA3_QM_CP_LDMA_DST_BASE_LO_OFFSET_3                       0x568300\n\n#define mmDMA3_QM_CP_LDMA_DST_BASE_LO_OFFSET_4                       0x568304\n\n#define mmDMA3_QM_CP_FENCE0_RDATA_0                                  0x568308\n\n#define mmDMA3_QM_CP_FENCE0_RDATA_1                                  0x56830C\n\n#define mmDMA3_QM_CP_FENCE0_RDATA_2                                  0x568310\n\n#define mmDMA3_QM_CP_FENCE0_RDATA_3                                  0x568314\n\n#define mmDMA3_QM_CP_FENCE0_RDATA_4                                  0x568318\n\n#define mmDMA3_QM_CP_FENCE1_RDATA_0                                  0x56831C\n\n#define mmDMA3_QM_CP_FENCE1_RDATA_1                                  0x568320\n\n#define mmDMA3_QM_CP_FENCE1_RDATA_2                                  0x568324\n\n#define mmDMA3_QM_CP_FENCE1_RDATA_3                                  0x568328\n\n#define mmDMA3_QM_CP_FENCE1_RDATA_4                                  0x56832C\n\n#define mmDMA3_QM_CP_FENCE2_RDATA_0                                  0x568330\n\n#define mmDMA3_QM_CP_FENCE2_RDATA_1                                  0x568334\n\n#define mmDMA3_QM_CP_FENCE2_RDATA_2                                  0x568338\n\n#define mmDMA3_QM_CP_FENCE2_RDATA_3                                  0x56833C\n\n#define mmDMA3_QM_CP_FENCE2_RDATA_4                                  0x568340\n\n#define mmDMA3_QM_CP_FENCE3_RDATA_0                                  0x568344\n\n#define mmDMA3_QM_CP_FENCE3_RDATA_1                                  0x568348\n\n#define mmDMA3_QM_CP_FENCE3_RDATA_2                                  0x56834C\n\n#define mmDMA3_QM_CP_FENCE3_RDATA_3                                  0x568350\n\n#define mmDMA3_QM_CP_FENCE3_RDATA_4                                  0x568354\n\n#define mmDMA3_QM_CP_FENCE0_CNT_0                                    0x568358\n\n#define mmDMA3_QM_CP_FENCE0_CNT_1                                    0x56835C\n\n#define mmDMA3_QM_CP_FENCE0_CNT_2                                    0x568360\n\n#define mmDMA3_QM_CP_FENCE0_CNT_3                                    0x568364\n\n#define mmDMA3_QM_CP_FENCE0_CNT_4                                    0x568368\n\n#define mmDMA3_QM_CP_FENCE1_CNT_0                                    0x56836C\n\n#define mmDMA3_QM_CP_FENCE1_CNT_1                                    0x568370\n\n#define mmDMA3_QM_CP_FENCE1_CNT_2                                    0x568374\n\n#define mmDMA3_QM_CP_FENCE1_CNT_3                                    0x568378\n\n#define mmDMA3_QM_CP_FENCE1_CNT_4                                    0x56837C\n\n#define mmDMA3_QM_CP_FENCE2_CNT_0                                    0x568380\n\n#define mmDMA3_QM_CP_FENCE2_CNT_1                                    0x568384\n\n#define mmDMA3_QM_CP_FENCE2_CNT_2                                    0x568388\n\n#define mmDMA3_QM_CP_FENCE2_CNT_3                                    0x56838C\n\n#define mmDMA3_QM_CP_FENCE2_CNT_4                                    0x568390\n\n#define mmDMA3_QM_CP_FENCE3_CNT_0                                    0x568394\n\n#define mmDMA3_QM_CP_FENCE3_CNT_1                                    0x568398\n\n#define mmDMA3_QM_CP_FENCE3_CNT_2                                    0x56839C\n\n#define mmDMA3_QM_CP_FENCE3_CNT_3                                    0x5683A0\n\n#define mmDMA3_QM_CP_FENCE3_CNT_4                                    0x5683A4\n\n#define mmDMA3_QM_CP_STS_0                                           0x5683A8\n\n#define mmDMA3_QM_CP_STS_1                                           0x5683AC\n\n#define mmDMA3_QM_CP_STS_2                                           0x5683B0\n\n#define mmDMA3_QM_CP_STS_3                                           0x5683B4\n\n#define mmDMA3_QM_CP_STS_4                                           0x5683B8\n\n#define mmDMA3_QM_CP_CURRENT_INST_LO_0                               0x5683BC\n\n#define mmDMA3_QM_CP_CURRENT_INST_LO_1                               0x5683C0\n\n#define mmDMA3_QM_CP_CURRENT_INST_LO_2                               0x5683C4\n\n#define mmDMA3_QM_CP_CURRENT_INST_LO_3                               0x5683C8\n\n#define mmDMA3_QM_CP_CURRENT_INST_LO_4                               0x5683CC\n\n#define mmDMA3_QM_CP_CURRENT_INST_HI_0                               0x5683D0\n\n#define mmDMA3_QM_CP_CURRENT_INST_HI_1                               0x5683D4\n\n#define mmDMA3_QM_CP_CURRENT_INST_HI_2                               0x5683D8\n\n#define mmDMA3_QM_CP_CURRENT_INST_HI_3                               0x5683DC\n\n#define mmDMA3_QM_CP_CURRENT_INST_HI_4                               0x5683E0\n\n#define mmDMA3_QM_CP_BARRIER_CFG_0                                   0x5683F4\n\n#define mmDMA3_QM_CP_BARRIER_CFG_1                                   0x5683F8\n\n#define mmDMA3_QM_CP_BARRIER_CFG_2                                   0x5683FC\n\n#define mmDMA3_QM_CP_BARRIER_CFG_3                                   0x568400\n\n#define mmDMA3_QM_CP_BARRIER_CFG_4                                   0x568404\n\n#define mmDMA3_QM_CP_DBG_0_0                                         0x568408\n\n#define mmDMA3_QM_CP_DBG_0_1                                         0x56840C\n\n#define mmDMA3_QM_CP_DBG_0_2                                         0x568410\n\n#define mmDMA3_QM_CP_DBG_0_3                                         0x568414\n\n#define mmDMA3_QM_CP_DBG_0_4                                         0x568418\n\n#define mmDMA3_QM_CP_ARUSER_31_11_0                                  0x56841C\n\n#define mmDMA3_QM_CP_ARUSER_31_11_1                                  0x568420\n\n#define mmDMA3_QM_CP_ARUSER_31_11_2                                  0x568424\n\n#define mmDMA3_QM_CP_ARUSER_31_11_3                                  0x568428\n\n#define mmDMA3_QM_CP_ARUSER_31_11_4                                  0x56842C\n\n#define mmDMA3_QM_CP_AWUSER_31_11_0                                  0x568430\n\n#define mmDMA3_QM_CP_AWUSER_31_11_1                                  0x568434\n\n#define mmDMA3_QM_CP_AWUSER_31_11_2                                  0x568438\n\n#define mmDMA3_QM_CP_AWUSER_31_11_3                                  0x56843C\n\n#define mmDMA3_QM_CP_AWUSER_31_11_4                                  0x568440\n\n#define mmDMA3_QM_ARB_CFG_0                                          0x568A00\n\n#define mmDMA3_QM_ARB_CHOISE_Q_PUSH                                  0x568A04\n\n#define mmDMA3_QM_ARB_WRR_WEIGHT_0                                   0x568A08\n\n#define mmDMA3_QM_ARB_WRR_WEIGHT_1                                   0x568A0C\n\n#define mmDMA3_QM_ARB_WRR_WEIGHT_2                                   0x568A10\n\n#define mmDMA3_QM_ARB_WRR_WEIGHT_3                                   0x568A14\n\n#define mmDMA3_QM_ARB_CFG_1                                          0x568A18\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_0                               0x568A20\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_1                               0x568A24\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_2                               0x568A28\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_3                               0x568A2C\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_4                               0x568A30\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_5                               0x568A34\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_6                               0x568A38\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_7                               0x568A3C\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_8                               0x568A40\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_9                               0x568A44\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_10                              0x568A48\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_11                              0x568A4C\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_12                              0x568A50\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_13                              0x568A54\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_14                              0x568A58\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_15                              0x568A5C\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_16                              0x568A60\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_17                              0x568A64\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_18                              0x568A68\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_19                              0x568A6C\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_20                              0x568A70\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_21                              0x568A74\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_22                              0x568A78\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_23                              0x568A7C\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_24                              0x568A80\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_25                              0x568A84\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_26                              0x568A88\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_27                              0x568A8C\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_28                              0x568A90\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_29                              0x568A94\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_30                              0x568A98\n\n#define mmDMA3_QM_ARB_MST_AVAIL_CRED_31                              0x568A9C\n\n#define mmDMA3_QM_ARB_MST_CRED_INC                                   0x568AA0\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_0                         0x568AA4\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_1                         0x568AA8\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_2                         0x568AAC\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_3                         0x568AB0\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_4                         0x568AB4\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_5                         0x568AB8\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_6                         0x568ABC\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_7                         0x568AC0\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_8                         0x568AC4\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_9                         0x568AC8\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_10                        0x568ACC\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_11                        0x568AD0\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_12                        0x568AD4\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_13                        0x568AD8\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_14                        0x568ADC\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_15                        0x568AE0\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_16                        0x568AE4\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_17                        0x568AE8\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_18                        0x568AEC\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_19                        0x568AF0\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_20                        0x568AF4\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_21                        0x568AF8\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_22                        0x568AFC\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_23                        0x568B00\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_24                        0x568B04\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_25                        0x568B08\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_26                        0x568B0C\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_27                        0x568B10\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_28                        0x568B14\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_29                        0x568B18\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_30                        0x568B1C\n\n#define mmDMA3_QM_ARB_MST_CHOISE_PUSH_OFST_31                        0x568B20\n\n#define mmDMA3_QM_ARB_SLV_MASTER_INC_CRED_OFST                       0x568B28\n\n#define mmDMA3_QM_ARB_MST_SLAVE_EN                                   0x568B2C\n\n#define mmDMA3_QM_ARB_MST_QUIET_PER                                  0x568B34\n\n#define mmDMA3_QM_ARB_SLV_CHOISE_WDT                                 0x568B38\n\n#define mmDMA3_QM_ARB_SLV_ID                                         0x568B3C\n\n#define mmDMA3_QM_ARB_MSG_MAX_INFLIGHT                               0x568B44\n\n#define mmDMA3_QM_ARB_MSG_AWUSER_31_11                               0x568B48\n\n#define mmDMA3_QM_ARB_MSG_AWUSER_SEC_PROP                            0x568B4C\n\n#define mmDMA3_QM_ARB_MSG_AWUSER_NON_SEC_PROP                        0x568B50\n\n#define mmDMA3_QM_ARB_BASE_LO                                        0x568B54\n\n#define mmDMA3_QM_ARB_BASE_HI                                        0x568B58\n\n#define mmDMA3_QM_ARB_STATE_STS                                      0x568B80\n\n#define mmDMA3_QM_ARB_CHOISE_FULLNESS_STS                            0x568B84\n\n#define mmDMA3_QM_ARB_MSG_STS                                        0x568B88\n\n#define mmDMA3_QM_ARB_SLV_CHOISE_Q_HEAD                              0x568B8C\n\n#define mmDMA3_QM_ARB_ERR_CAUSE                                      0x568B9C\n\n#define mmDMA3_QM_ARB_ERR_MSG_EN                                     0x568BA0\n\n#define mmDMA3_QM_ARB_ERR_STS_DRP                                    0x568BA8\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_0                                 0x568BB0\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_1                                 0x568BB4\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_2                                 0x568BB8\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_3                                 0x568BBC\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_4                                 0x568BC0\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_5                                 0x568BC4\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_6                                 0x568BC8\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_7                                 0x568BCC\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_8                                 0x568BD0\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_9                                 0x568BD4\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_10                                0x568BD8\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_11                                0x568BDC\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_12                                0x568BE0\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_13                                0x568BE4\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_14                                0x568BE8\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_15                                0x568BEC\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_16                                0x568BF0\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_17                                0x568BF4\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_18                                0x568BF8\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_19                                0x568BFC\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_20                                0x568C00\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_21                                0x568C04\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_22                                0x568C08\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_23                                0x568C0C\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_24                                0x568C10\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_25                                0x568C14\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_26                                0x568C18\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_27                                0x568C1C\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_28                                0x568C20\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_29                                0x568C24\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_30                                0x568C28\n\n#define mmDMA3_QM_ARB_MST_CRED_STS_31                                0x568C2C\n\n#define mmDMA3_QM_CGM_CFG                                            0x568C70\n\n#define mmDMA3_QM_CGM_STS                                            0x568C74\n\n#define mmDMA3_QM_CGM_CFG1                                           0x568C78\n\n#define mmDMA3_QM_LOCAL_RANGE_BASE                                   0x568C80\n\n#define mmDMA3_QM_LOCAL_RANGE_SIZE                                   0x568C84\n\n#define mmDMA3_QM_CSMR_STRICT_PRIO_CFG                               0x568C90\n\n#define mmDMA3_QM_HBW_RD_RATE_LIM_CFG_1                              0x568C94\n\n#define mmDMA3_QM_LBW_WR_RATE_LIM_CFG_0                              0x568C98\n\n#define mmDMA3_QM_LBW_WR_RATE_LIM_CFG_1                              0x568C9C\n\n#define mmDMA3_QM_HBW_RD_RATE_LIM_CFG_0                              0x568CA0\n\n#define mmDMA3_QM_GLBL_AXCACHE                                       0x568CA4\n\n#define mmDMA3_QM_IND_GW_APB_CFG                                     0x568CB0\n\n#define mmDMA3_QM_IND_GW_APB_WDATA                                   0x568CB4\n\n#define mmDMA3_QM_IND_GW_APB_RDATA                                   0x568CB8\n\n#define mmDMA3_QM_IND_GW_APB_STATUS                                  0x568CBC\n\n#define mmDMA3_QM_GLBL_ERR_ADDR_LO                                   0x568CD0\n\n#define mmDMA3_QM_GLBL_ERR_ADDR_HI                                   0x568CD4\n\n#define mmDMA3_QM_GLBL_ERR_WDATA                                     0x568CD8\n\n#define mmDMA3_QM_GLBL_MEM_INIT_BUSY                                 0x568D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}