#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 24 15:29:51 2025
# Process ID: 68677
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/vivado.jou
# Running On: coder-hftsoi-hls2, OS: Linux, CPU Frequency: 2866.930 MHz, CPU Physical cores: 16, Host memory: 1081723 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.895 ; gain = 114.992 ; free physical = 812177 ; free virtual = 978486
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 68688
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2896.383 ; gain = 463.629 ; free physical = 812130 ; free virtual = 978450
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1281]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1282]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1283]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1284]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1285]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1286]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1287]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1288]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1289]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1290]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1291]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1292]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1293]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1294]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1295]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1296]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1297]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1298]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1299]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1300]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1301]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1302]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1303]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1304]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1305]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1306]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1307]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1308]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1309]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1310]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1311]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1312]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1313]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1314]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1315]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1316]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1317]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1318]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1319]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1320]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1321]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1322]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1323]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1324]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1325]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1326]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1327]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1328]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1329]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1330]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1331]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1332]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1333]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1334]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1335]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1336]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1337]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1338]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1339]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1340]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1341]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1342]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1343]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1344]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1345]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1346]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1347]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1348]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1349]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1350]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1351]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1352]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1353]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1354]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1355]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1356]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1357]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1358]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1359]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1360]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1361]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1362]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1363]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1364]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1365]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1366]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1367]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1368]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1369]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1370]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1371]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1372]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1373]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1374]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1375]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1376]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1377]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1378]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1379]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1380]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_13_4_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_13_4_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_13_4_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_13_4_4_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_13_4_8_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_13_4_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_13_4_8_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_13_4_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_9_4_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_9_4_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_9_4_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_9_4_4_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_9_4_8_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_9_4_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_9_4_8_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_9_4_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_flow_control_loop_pipe' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_flow_control_loop_pipe' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out100/flatten-p15-c1-out100/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module hls_dummy_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_25_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_25_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_25_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_25_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3393.008 ; gain = 960.254 ; free physical = 811399 ; free virtual = 977623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3393.008 ; gain = 960.254 ; free physical = 809930 ; free virtual = 975903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3412.934 ; gain = 980.180 ; free physical = 810901 ; free virtual = 976813
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 4074.664 ; gain = 1641.910 ; free physical = 803804 ; free virtual = 969907
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    8 Bit       Adders := 15    
	   2 Input    8 Bit       Adders := 75    
	   9 Input    8 Bit       Adders := 15    
	   3 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 420   
	   3 Input    5 Bit       Adders := 420   
	   2 Input    5 Bit       Adders := 1     
	   4 Input    4 Bit       Adders := 210   
	   2 Input    4 Bit       Adders := 211   
	   2 Input    2 Bit       Adders := 380   
+---XORs : 
	   2 Input      1 Bit         XORs := 321   
+---Registers : 
	               12 Bit    Registers := 26    
	                8 Bit    Registers := 1273  
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 186   
	                2 Bit    Registers := 190   
	                1 Bit    Registers := 1000  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	  10 Input    8 Bit        Muxes := 210   
	   2 Input    8 Bit        Muxes := 3108  
	   2 Input    7 Bit        Muxes := 154   
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 362   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 192   
	   2 Input    1 Bit        Muxes := 887   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:14 . Memory (MB): peak = 4570.285 ; gain = 2137.531 ; free physical = 797737 ; free virtual = 964011
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:19 . Memory (MB): peak = 4570.285 ; gain = 2137.531 ; free physical = 797329 ; free virtual = 963848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:10 ; elapsed = 00:02:28 . Memory (MB): peak = 4570.285 ; gain = 2137.531 ; free physical = 797444 ; free virtual = 963834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:15 ; elapsed = 00:02:33 . Memory (MB): peak = 4570.285 ; gain = 2137.531 ; free physical = 797670 ; free virtual = 963862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:15 ; elapsed = 00:02:34 . Memory (MB): peak = 4570.285 ; gain = 2137.531 ; free physical = 798142 ; free virtual = 964445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:18 ; elapsed = 00:02:36 . Memory (MB): peak = 4570.285 ; gain = 2137.531 ; free physical = 798295 ; free virtual = 964736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:19 ; elapsed = 00:02:37 . Memory (MB): peak = 4570.285 ; gain = 2137.531 ; free physical = 797314 ; free virtual = 963509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:40 . Memory (MB): peak = 4570.285 ; gain = 2137.531 ; free physical = 797916 ; free virtual = 964356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:02:40 . Memory (MB): peak = 4570.285 ; gain = 2137.531 ; free physical = 798038 ; free virtual = 964234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1548|
|3     |LUT1   |   268|
|4     |LUT2   |  6253|
|5     |LUT3   |  3240|
|6     |LUT4   | 10591|
|7     |LUT5   |  4733|
|8     |LUT6   | 14194|
|9     |MUXF7  |    17|
|10    |FDRE   | 11655|
|11    |FDSE   |   572|
|12    |IBUF   |   804|
|13    |OBUF   |   903|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|      |Instance                                                              |Module                                                                                     |Cells |
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|1     |top                                                                   |                                                                                           | 54779|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                               |   800|
|3     |  flatten_out_10_U                                                    |hls_dummy_fifo_w8_d2_S                                                                     |    41|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_606                                                        |    32|
|5     |  flatten_out_11_U                                                    |hls_dummy_fifo_w8_d2_S_0                                                                   |    41|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_605                                                        |    32|
|7     |  flatten_out_12_U                                                    |hls_dummy_fifo_w8_d2_S_1                                                                   |    44|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_604                                                        |    32|
|9     |  flatten_out_13_U                                                    |hls_dummy_fifo_w8_d2_S_2                                                                   |    42|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_603                                                        |    32|
|11    |  flatten_out_14_U                                                    |hls_dummy_fifo_w8_d2_S_3                                                                   |    41|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_602                                                        |    32|
|13    |  flatten_out_15_U                                                    |hls_dummy_fifo_w8_d2_S_4                                                                   |    41|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_601                                                        |    32|
|15    |  flatten_out_16_U                                                    |hls_dummy_fifo_w8_d2_S_5                                                                   |    44|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_600                                                        |    32|
|17    |  flatten_out_17_U                                                    |hls_dummy_fifo_w8_d2_S_6                                                                   |    42|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_599                                                        |    32|
|19    |  flatten_out_18_U                                                    |hls_dummy_fifo_w8_d2_S_7                                                                   |    41|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_598                                                        |    32|
|21    |  flatten_out_19_U                                                    |hls_dummy_fifo_w8_d2_S_8                                                                   |    41|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_597                                                        |    32|
|23    |  flatten_out_1_U                                                     |hls_dummy_fifo_w8_d2_S_9                                                                   |    43|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_596                                                        |    32|
|25    |  flatten_out_20_U                                                    |hls_dummy_fifo_w8_d2_S_10                                                                  |    42|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_595                                                        |    32|
|27    |  flatten_out_21_U                                                    |hls_dummy_fifo_w8_d2_S_11                                                                  |    41|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_594                                                        |    32|
|29    |  flatten_out_22_U                                                    |hls_dummy_fifo_w8_d2_S_12                                                                  |    45|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_593                                                        |    32|
|31    |  flatten_out_23_U                                                    |hls_dummy_fifo_w8_d2_S_13                                                                  |    42|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_592                                                        |    32|
|33    |  flatten_out_24_U                                                    |hls_dummy_fifo_w8_d2_S_14                                                                  |    41|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_591                                                        |    32|
|35    |  flatten_out_25_U                                                    |hls_dummy_fifo_w8_d2_S_15                                                                  |    41|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_590                                                        |    32|
|37    |  flatten_out_26_U                                                    |hls_dummy_fifo_w8_d2_S_16                                                                  |    41|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_589                                                        |    32|
|39    |  flatten_out_27_U                                                    |hls_dummy_fifo_w8_d2_S_17                                                                  |    43|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_588                                                        |    32|
|41    |  flatten_out_28_U                                                    |hls_dummy_fifo_w8_d2_S_18                                                                  |    42|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_587                                                        |    32|
|43    |  flatten_out_29_U                                                    |hls_dummy_fifo_w8_d2_S_19                                                                  |    41|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_586                                                        |    32|
|45    |  flatten_out_2_U                                                     |hls_dummy_fifo_w8_d2_S_20                                                                  |    41|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_585                                                        |    32|
|47    |  flatten_out_30_U                                                    |hls_dummy_fifo_w8_d2_S_21                                                                  |    44|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_584                                                        |    32|
|49    |  flatten_out_31_U                                                    |hls_dummy_fifo_w8_d2_S_22                                                                  |    41|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_583                                                        |    32|
|51    |  flatten_out_32_U                                                    |hls_dummy_fifo_w8_d2_S_23                                                                  |    43|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_582                                                        |    32|
|53    |  flatten_out_33_U                                                    |hls_dummy_fifo_w8_d2_S_24                                                                  |    41|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_581                                                        |    32|
|55    |  flatten_out_34_U                                                    |hls_dummy_fifo_w8_d2_S_25                                                                  |    43|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_580                                                        |    32|
|57    |  flatten_out_35_U                                                    |hls_dummy_fifo_w8_d2_S_26                                                                  |    41|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_579                                                        |    32|
|59    |  flatten_out_36_U                                                    |hls_dummy_fifo_w8_d2_S_27                                                                  |    43|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_578                                                        |    32|
|61    |  flatten_out_37_U                                                    |hls_dummy_fifo_w8_d2_S_28                                                                  |    41|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_577                                                        |    32|
|63    |  flatten_out_38_U                                                    |hls_dummy_fifo_w8_d2_S_29                                                                  |    41|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_576                                                        |    32|
|65    |  flatten_out_39_U                                                    |hls_dummy_fifo_w8_d2_S_30                                                                  |    42|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_575                                                        |    32|
|67    |  flatten_out_3_U                                                     |hls_dummy_fifo_w8_d2_S_31                                                                  |    41|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_574                                                        |    32|
|69    |  flatten_out_40_U                                                    |hls_dummy_fifo_w8_d2_S_32                                                                  |    42|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_573                                                        |    32|
|71    |  flatten_out_41_U                                                    |hls_dummy_fifo_w8_d2_S_33                                                                  |    43|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_572                                                        |    32|
|73    |  flatten_out_42_U                                                    |hls_dummy_fifo_w8_d2_S_34                                                                  |    42|
|74    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_571                                                        |    32|
|75    |  flatten_out_43_U                                                    |hls_dummy_fifo_w8_d2_S_35                                                                  |    41|
|76    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_570                                                        |    32|
|77    |  flatten_out_44_U                                                    |hls_dummy_fifo_w8_d2_S_36                                                                  |    42|
|78    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_569                                                        |    32|
|79    |  flatten_out_45_U                                                    |hls_dummy_fifo_w8_d2_S_37                                                                  |    43|
|80    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_568                                                        |    32|
|81    |  flatten_out_46_U                                                    |hls_dummy_fifo_w8_d2_S_38                                                                  |    42|
|82    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_567                                                        |    32|
|83    |  flatten_out_47_U                                                    |hls_dummy_fifo_w8_d2_S_39                                                                  |    41|
|84    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_566                                                        |    32|
|85    |  flatten_out_48_U                                                    |hls_dummy_fifo_w8_d2_S_40                                                                  |    42|
|86    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_565                                                        |    32|
|87    |  flatten_out_49_U                                                    |hls_dummy_fifo_w8_d2_S_41                                                                  |    42|
|88    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_564                                                        |    32|
|89    |  flatten_out_4_U                                                     |hls_dummy_fifo_w8_d2_S_42                                                                  |    41|
|90    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_563                                                        |    32|
|91    |  flatten_out_50_U                                                    |hls_dummy_fifo_w8_d2_S_43                                                                  |    41|
|92    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_562                                                        |    32|
|93    |  flatten_out_51_U                                                    |hls_dummy_fifo_w8_d2_S_44                                                                  |    43|
|94    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_561                                                        |    32|
|95    |  flatten_out_52_U                                                    |hls_dummy_fifo_w8_d2_S_45                                                                  |    43|
|96    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_560                                                        |    32|
|97    |  flatten_out_53_U                                                    |hls_dummy_fifo_w8_d2_S_46                                                                  |    41|
|98    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_559                                                        |    32|
|99    |  flatten_out_54_U                                                    |hls_dummy_fifo_w8_d2_S_47                                                                  |    42|
|100   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_558                                                        |    32|
|101   |  flatten_out_55_U                                                    |hls_dummy_fifo_w8_d2_S_48                                                                  |    41|
|102   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_557                                                        |    32|
|103   |  flatten_out_56_U                                                    |hls_dummy_fifo_w8_d2_S_49                                                                  |    43|
|104   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_556                                                        |    32|
|105   |  flatten_out_57_U                                                    |hls_dummy_fifo_w8_d2_S_50                                                                  |    45|
|106   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_555                                                        |    32|
|107   |  flatten_out_58_U                                                    |hls_dummy_fifo_w8_d2_S_51                                                                  |    41|
|108   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_554                                                        |    32|
|109   |  flatten_out_59_U                                                    |hls_dummy_fifo_w8_d2_S_52                                                                  |    44|
|110   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_553                                                        |    32|
|111   |  flatten_out_5_U                                                     |hls_dummy_fifo_w8_d2_S_53                                                                  |    41|
|112   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_552                                                        |    32|
|113   |  flatten_out_60_U                                                    |hls_dummy_fifo_w8_d2_S_54                                                                  |    42|
|114   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_551                                                        |    32|
|115   |  flatten_out_61_U                                                    |hls_dummy_fifo_w8_d2_S_55                                                                  |    41|
|116   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_550                                                        |    32|
|117   |  flatten_out_62_U                                                    |hls_dummy_fifo_w8_d2_S_56                                                                  |    42|
|118   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_549                                                        |    32|
|119   |  flatten_out_63_U                                                    |hls_dummy_fifo_w8_d2_S_57                                                                  |    42|
|120   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_548                                                        |    32|
|121   |  flatten_out_64_U                                                    |hls_dummy_fifo_w8_d2_S_58                                                                  |    41|
|122   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_547                                                        |    32|
|123   |  flatten_out_65_U                                                    |hls_dummy_fifo_w8_d2_S_59                                                                  |    45|
|124   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_546                                                        |    32|
|125   |  flatten_out_66_U                                                    |hls_dummy_fifo_w8_d2_S_60                                                                  |    41|
|126   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_545                                                        |    32|
|127   |  flatten_out_67_U                                                    |hls_dummy_fifo_w8_d2_S_61                                                                  |    42|
|128   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_544                                                        |    32|
|129   |  flatten_out_68_U                                                    |hls_dummy_fifo_w8_d2_S_62                                                                  |    41|
|130   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_543                                                        |    32|
|131   |  flatten_out_69_U                                                    |hls_dummy_fifo_w8_d2_S_63                                                                  |    43|
|132   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_542                                                        |    32|
|133   |  flatten_out_6_U                                                     |hls_dummy_fifo_w8_d2_S_64                                                                  |    42|
|134   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_541                                                        |    32|
|135   |  flatten_out_70_U                                                    |hls_dummy_fifo_w8_d2_S_65                                                                  |    42|
|136   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_540                                                        |    32|
|137   |  flatten_out_71_U                                                    |hls_dummy_fifo_w8_d2_S_66                                                                  |    42|
|138   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_539                                                        |    32|
|139   |  flatten_out_72_U                                                    |hls_dummy_fifo_w8_d2_S_67                                                                  |    42|
|140   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_538                                                        |    32|
|141   |  flatten_out_73_U                                                    |hls_dummy_fifo_w8_d2_S_68                                                                  |    41|
|142   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_537                                                        |    32|
|143   |  flatten_out_74_U                                                    |hls_dummy_fifo_w8_d2_S_69                                                                  |    43|
|144   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_536                                                        |    32|
|145   |  flatten_out_75_U                                                    |hls_dummy_fifo_w8_d2_S_70                                                                  |    42|
|146   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_535                                                        |    32|
|147   |  flatten_out_76_U                                                    |hls_dummy_fifo_w8_d2_S_71                                                                  |    42|
|148   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_534                                                        |    32|
|149   |  flatten_out_77_U                                                    |hls_dummy_fifo_w8_d2_S_72                                                                  |    41|
|150   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_533                                                        |    32|
|151   |  flatten_out_78_U                                                    |hls_dummy_fifo_w8_d2_S_73                                                                  |    42|
|152   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_532                                                        |    32|
|153   |  flatten_out_79_U                                                    |hls_dummy_fifo_w8_d2_S_74                                                                  |    41|
|154   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_531                                                        |    32|
|155   |  flatten_out_7_U                                                     |hls_dummy_fifo_w8_d2_S_75                                                                  |    41|
|156   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_530                                                        |    32|
|157   |  flatten_out_80_U                                                    |hls_dummy_fifo_w8_d2_S_76                                                                  |    44|
|158   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_529                                                        |    32|
|159   |  flatten_out_81_U                                                    |hls_dummy_fifo_w8_d2_S_77                                                                  |    43|
|160   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_528                                                        |    32|
|161   |  flatten_out_82_U                                                    |hls_dummy_fifo_w8_d2_S_78                                                                  |    41|
|162   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_527                                                        |    32|
|163   |  flatten_out_83_U                                                    |hls_dummy_fifo_w8_d2_S_79                                                                  |    41|
|164   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_526                                                        |    32|
|165   |  flatten_out_84_U                                                    |hls_dummy_fifo_w8_d2_S_80                                                                  |    42|
|166   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_525                                                        |    32|
|167   |  flatten_out_85_U                                                    |hls_dummy_fifo_w8_d2_S_81                                                                  |    43|
|168   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_524                                                        |    32|
|169   |  flatten_out_86_U                                                    |hls_dummy_fifo_w8_d2_S_82                                                                  |    43|
|170   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_523                                                        |    32|
|171   |  flatten_out_87_U                                                    |hls_dummy_fifo_w8_d2_S_83                                                                  |    41|
|172   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_522                                                        |    32|
|173   |  flatten_out_88_U                                                    |hls_dummy_fifo_w8_d2_S_84                                                                  |    42|
|174   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_521                                                        |    32|
|175   |  flatten_out_89_U                                                    |hls_dummy_fifo_w8_d2_S_85                                                                  |    42|
|176   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_520                                                        |    32|
|177   |  flatten_out_8_U                                                     |hls_dummy_fifo_w8_d2_S_86                                                                  |    43|
|178   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_519                                                        |    32|
|179   |  flatten_out_90_U                                                    |hls_dummy_fifo_w8_d2_S_87                                                                  |    42|
|180   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_518                                                        |    32|
|181   |  flatten_out_91_U                                                    |hls_dummy_fifo_w8_d2_S_88                                                                  |    42|
|182   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_517                                                        |    32|
|183   |  flatten_out_92_U                                                    |hls_dummy_fifo_w8_d2_S_89                                                                  |    43|
|184   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_516                                                        |    32|
|185   |  flatten_out_93_U                                                    |hls_dummy_fifo_w8_d2_S_90                                                                  |    44|
|186   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_515                                                        |    32|
|187   |  flatten_out_94_U                                                    |hls_dummy_fifo_w8_d2_S_91                                                                  |    41|
|188   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_514                                                        |    32|
|189   |  flatten_out_95_U                                                    |hls_dummy_fifo_w8_d2_S_92                                                                  |    41|
|190   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_513                                                        |    32|
|191   |  flatten_out_96_U                                                    |hls_dummy_fifo_w8_d2_S_93                                                                  |    41|
|192   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_512                                                        |    32|
|193   |  flatten_out_97_U                                                    |hls_dummy_fifo_w8_d2_S_94                                                                  |    42|
|194   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_511                                                        |    32|
|195   |  flatten_out_98_U                                                    |hls_dummy_fifo_w8_d2_S_95                                                                  |    42|
|196   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_510                                                        |    32|
|197   |  flatten_out_99_U                                                    |hls_dummy_fifo_w8_d2_S_96                                                                  |    41|
|198   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_509                                                        |    32|
|199   |  flatten_out_9_U                                                     |hls_dummy_fifo_w8_d2_S_97                                                                  |    41|
|200   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_508                                                        |    32|
|201   |  flatten_out_U                                                       |hls_dummy_fifo_w8_d2_S_98                                                                  |    42|
|202   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_507                                                        |    32|
|203   |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w8_d2_S_99                                                                  |    37|
|204   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_506                                                        |    25|
|205   |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_100                                                                 |    34|
|206   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_505                                                        |    24|
|207   |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_101                                                                 |    37|
|208   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_504                                                        |    24|
|209   |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_102                                                                 |    35|
|210   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_503                                                        |    24|
|211   |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_103                                                                 |    34|
|212   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_502                                                        |    24|
|213   |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_104                                                                 |    34|
|214   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_501                                                        |    24|
|215   |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_105                                                                 |    34|
|216   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_500                                                        |    24|
|217   |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_106                                                                 |    36|
|218   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_499                                                        |    24|
|219   |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_107                                                                 |    35|
|220   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_498                                                        |    24|
|221   |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_108                                                                 |    35|
|222   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_497                                                        |    24|
|223   |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_109                                                                 |    35|
|224   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_496                                                        |    24|
|225   |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_110                                                                 |    34|
|226   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_495                                                        |    25|
|227   |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_111                                                                 |    35|
|228   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_494                                                        |    25|
|229   |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_112                                                                 |    35|
|230   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_493                                                        |    25|
|231   |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w8_d2_S_113                                                                 |    35|
|232   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_492                                                        |    24|
|233   |  sparse_arr_feat_reduce_out_10_U                                     |hls_dummy_fifo_w8_d2_S_114                                                                 |   424|
|234   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_491                                                        |   416|
|235   |  sparse_arr_feat_reduce_out_11_U                                     |hls_dummy_fifo_w8_d2_S_115                                                                 |   422|
|236   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_490                                                        |   414|
|237   |  sparse_arr_feat_reduce_out_12_U                                     |hls_dummy_fifo_w8_d2_S_116                                                                 |   420|
|238   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_489                                                        |   412|
|239   |  sparse_arr_feat_reduce_out_13_U                                     |hls_dummy_fifo_w8_d2_S_117                                                                 |   420|
|240   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_488                                                        |   411|
|241   |  sparse_arr_feat_reduce_out_14_U                                     |hls_dummy_fifo_w8_d2_S_118                                                                 |   417|
|242   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_487                                                        |   409|
|243   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w8_d2_S_119                                                                 |   442|
|244   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_486                                                        |   433|
|245   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w8_d2_S_120                                                                 |   439|
|246   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_485                                                        |   431|
|247   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w8_d2_S_121                                                                 |   437|
|248   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_484                                                        |   429|
|249   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w8_d2_S_122                                                                 |   435|
|250   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_483                                                        |   427|
|251   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w8_d2_S_123                                                                 |   434|
|252   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_482                                                        |   425|
|253   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w8_d2_S_124                                                                 |   432|
|254   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_481                                                        |   423|
|255   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w8_d2_S_125                                                                 |   429|
|256   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_480                                                        |   421|
|257   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w8_d2_S_126                                                                 |   427|
|258   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_479                                                        |   419|
|259   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w8_d2_S_127                                                                 |   427|
|260   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_478                                                        |   418|
|261   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w8_d2_S_128                                                                 |   442|
|262   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg                                                            |   434|
|263   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                     |   263|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_477                                                        |   254|
|265   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_129                                                                 |    23|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_476                                                        |    13|
|267   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_130                                                                 |   161|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_475                                                        |   153|
|269   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_131                                                                 |    22|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_474                                                        |    13|
|271   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_132                                                                 |   259|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_473                                                        |   251|
|273   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_133                                                                 |    22|
|274   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_472                                                        |    13|
|275   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_134                                                                 |   147|
|276   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_471                                                        |   139|
|277   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_135                                                                 |    22|
|278   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_470                                                        |    13|
|279   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_136                                                                 |   354|
|280   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_469                                                        |   345|
|281   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_137                                                                 |    23|
|282   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_468                                                        |    13|
|283   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_138                                                                 |   163|
|284   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_467                                                        |   155|
|285   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_139                                                                 |    23|
|286   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_466                                                        |    14|
|287   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_140                                                                 |   224|
|288   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_465                                                        |   216|
|289   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_141                                                                 |    22|
|290   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_464                                                        |    13|
|291   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_142                                                                 |   154|
|292   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_463                                                        |   146|
|293   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_143                                                                 |    22|
|294   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_462                                                        |    13|
|295   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_144                                                                 |   177|
|296   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_461                                                        |   168|
|297   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_145                                                                 |    23|
|298   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_460                                                        |    14|
|299   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_146                                                                 |   160|
|300   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_459                                                        |   152|
|301   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_147                                                                 |    22|
|302   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_458                                                        |    13|
|303   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_148                                                                 |   118|
|304   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_457                                                        |   110|
|305   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_149                                                                 |    22|
|306   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_456                                                        |    13|
|307   |  sparse_arr_hash_reduce_out_20_c32_channel_U                         |hls_dummy_fifo_w4_d2_S_150                                                                 |   261|
|308   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_455                                                        |   253|
|309   |  sparse_arr_hash_reduce_out_20_c_U                                   |hls_dummy_fifo_w4_d2_S_151                                                                 |    22|
|310   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_454                                                        |    13|
|311   |  sparse_arr_hash_reduce_out_21_c33_channel_U                         |hls_dummy_fifo_w4_d2_S_152                                                                 |   162|
|312   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_453                                                        |   154|
|313   |  sparse_arr_hash_reduce_out_21_c_U                                   |hls_dummy_fifo_w4_d2_S_153                                                                 |    22|
|314   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_452                                                        |    13|
|315   |  sparse_arr_hash_reduce_out_22_c34_channel_U                         |hls_dummy_fifo_w4_d2_S_154                                                                 |   258|
|316   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_451                                                        |   249|
|317   |  sparse_arr_hash_reduce_out_22_c_U                                   |hls_dummy_fifo_w4_d2_S_155                                                                 |    23|
|318   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_450                                                        |    13|
|319   |  sparse_arr_hash_reduce_out_23_c35_channel_U                         |hls_dummy_fifo_w4_d2_S_156                                                                 |   165|
|320   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_449                                                        |   157|
|321   |  sparse_arr_hash_reduce_out_23_c_U                                   |hls_dummy_fifo_w4_d2_S_157                                                                 |    22|
|322   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_448                                                        |    13|
|323   |  sparse_arr_hash_reduce_out_24_c36_channel_U                         |hls_dummy_fifo_w4_d2_S_158                                                                 |   241|
|324   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_447                                                        |   233|
|325   |  sparse_arr_hash_reduce_out_24_c_U                                   |hls_dummy_fifo_w4_d2_S_159                                                                 |    22|
|326   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_446                                                        |    13|
|327   |  sparse_arr_hash_reduce_out_25_c37_channel_U                         |hls_dummy_fifo_w4_d2_S_160                                                                 |   161|
|328   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_445                                                        |   153|
|329   |  sparse_arr_hash_reduce_out_25_c_U                                   |hls_dummy_fifo_w4_d2_S_161                                                                 |    22|
|330   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_444                                                        |    13|
|331   |  sparse_arr_hash_reduce_out_26_c38_channel_U                         |hls_dummy_fifo_w4_d2_S_162                                                                 |   267|
|332   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_443                                                        |   258|
|333   |  sparse_arr_hash_reduce_out_26_c_U                                   |hls_dummy_fifo_w4_d2_S_163                                                                 |    24|
|334   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_442                                                        |    15|
|335   |  sparse_arr_hash_reduce_out_27_c39_channel_U                         |hls_dummy_fifo_w4_d2_S_164                                                                 |   148|
|336   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_441                                                        |   140|
|337   |  sparse_arr_hash_reduce_out_27_c_U                                   |hls_dummy_fifo_w4_d2_S_165                                                                 |    24|
|338   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_440                                                        |    13|
|339   |  sparse_arr_hash_reduce_out_28_c40_channel_U                         |hls_dummy_fifo_w4_d2_S_166                                                                 |   258|
|340   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_439                                                        |   250|
|341   |  sparse_arr_hash_reduce_out_28_c_U                                   |hls_dummy_fifo_w4_d2_S_167                                                                 |    23|
|342   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_438                                                        |    13|
|343   |  sparse_arr_hash_reduce_out_29_c41_channel_U                         |hls_dummy_fifo_w4_d2_S_168                                                                 |   140|
|344   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_437                                                        |   131|
|345   |  sparse_arr_hash_reduce_out_29_c_U                                   |hls_dummy_fifo_w4_d2_S_169                                                                 |    22|
|346   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_436                                                        |    13|
|347   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_170                                                                 |   223|
|348   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_435                                                        |   213|
|349   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_171                                                                 |    22|
|350   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_434                                                        |    13|
|351   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_172                                                                 |   101|
|352   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_433                                                        |    93|
|353   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_173                                                                 |    22|
|354   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_432                                                        |    13|
|355   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_174                                                                 |   269|
|356   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_431                                                        |   261|
|357   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_175                                                                 |    22|
|358   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_430                                                        |    13|
|359   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_176                                                                 |   143|
|360   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_429                                                        |   135|
|361   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_177                                                                 |    23|
|362   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_428                                                        |    14|
|363   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_178                                                                 |   266|
|364   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_427                                                        |   257|
|365   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_179                                                                 |    22|
|366   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_426                                                        |    13|
|367   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_180                                                                 |   129|
|368   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_425                                                        |   121|
|369   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_181                                                                 |    23|
|370   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_424                                                        |    13|
|371   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_182                                                                 |   297|
|372   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_423                                                        |   289|
|373   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_183                                                                 |    23|
|374   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_422                                                        |    14|
|375   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_184                                                                 |   129|
|376   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_421                                                        |   121|
|377   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_185                                                                 |    22|
|378   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_420                                                        |    13|
|379   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_186                                                                 |   228|
|380   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_419                                                        |   220|
|381   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_187                                                                 |    22|
|382   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                            |    13|
|383   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s               | 18649|
|384   |    mul_8s_7ns_14_1_1_U10                                             |hls_dummy_mul_8s_7ns_14_1_1                                                                |     9|
|385   |    mul_8s_7ns_14_1_1_U106                                            |hls_dummy_mul_8s_7ns_14_1_1_196                                                            |     9|
|386   |    mul_8s_7ns_14_1_1_U122                                            |hls_dummy_mul_8s_7ns_14_1_1_197                                                            |     9|
|387   |    mul_8s_7ns_14_1_1_U138                                            |hls_dummy_mul_8s_7ns_14_1_1_198                                                            |     9|
|388   |    mul_8s_7ns_14_1_1_U154                                            |hls_dummy_mul_8s_7ns_14_1_1_199                                                            |     9|
|389   |    mul_8s_7ns_14_1_1_U170                                            |hls_dummy_mul_8s_7ns_14_1_1_200                                                            |     9|
|390   |    mul_8s_7ns_14_1_1_U186                                            |hls_dummy_mul_8s_7ns_14_1_1_201                                                            |     9|
|391   |    mul_8s_7ns_14_1_1_U202                                            |hls_dummy_mul_8s_7ns_14_1_1_202                                                            |     9|
|392   |    mul_8s_7ns_14_1_1_U218                                            |hls_dummy_mul_8s_7ns_14_1_1_203                                                            |     9|
|393   |    mul_8s_7ns_14_1_1_U234                                            |hls_dummy_mul_8s_7ns_14_1_1_204                                                            |     9|
|394   |    mul_8s_7ns_14_1_1_U26                                             |hls_dummy_mul_8s_7ns_14_1_1_205                                                            |     9|
|395   |    mul_8s_7ns_14_1_1_U42                                             |hls_dummy_mul_8s_7ns_14_1_1_206                                                            |     9|
|396   |    mul_8s_7ns_14_1_1_U58                                             |hls_dummy_mul_8s_7ns_14_1_1_207                                                            |     9|
|397   |    mul_8s_7ns_14_1_1_U74                                             |hls_dummy_mul_8s_7ns_14_1_1_208                                                            |     9|
|398   |    mul_8s_7ns_14_1_1_U90                                             |hls_dummy_mul_8s_7ns_14_1_1_209                                                            |     9|
|399   |    mul_8s_8s_14_1_1_U100                                             |hls_dummy_mul_8s_8s_14_1_1                                                                 |    23|
|400   |    mul_8s_8s_14_1_1_U101                                             |hls_dummy_mul_8s_8s_14_1_1_210                                                             |    26|
|401   |    mul_8s_8s_14_1_1_U102                                             |hls_dummy_mul_8s_8s_14_1_1_211                                                             |    17|
|402   |    mul_8s_8s_14_1_1_U103                                             |hls_dummy_mul_8s_8s_14_1_1_212                                                             |    27|
|403   |    mul_8s_8s_14_1_1_U104                                             |hls_dummy_mul_8s_8s_14_1_1_213                                                             |    23|
|404   |    mul_8s_8s_14_1_1_U105                                             |hls_dummy_mul_8s_8s_14_1_1_214                                                             |    17|
|405   |    mul_8s_8s_14_1_1_U107                                             |hls_dummy_mul_8s_8s_14_1_1_215                                                             |    16|
|406   |    mul_8s_8s_14_1_1_U108                                             |hls_dummy_mul_8s_8s_14_1_1_216                                                             |    25|
|407   |    mul_8s_8s_14_1_1_U109                                             |hls_dummy_mul_8s_8s_14_1_1_217                                                             |    22|
|408   |    mul_8s_8s_14_1_1_U11                                              |hls_dummy_mul_8s_8s_14_1_1_218                                                             |    22|
|409   |    mul_8s_8s_14_1_1_U110                                             |hls_dummy_mul_8s_8s_14_1_1_219                                                             |    16|
|410   |    mul_8s_8s_14_1_1_U111                                             |hls_dummy_mul_8s_8s_14_1_1_220                                                             |    28|
|411   |    mul_8s_8s_14_1_1_U112                                             |hls_dummy_mul_8s_8s_14_1_1_221                                                             |    21|
|412   |    mul_8s_8s_14_1_1_U113                                             |hls_dummy_mul_8s_8s_14_1_1_222                                                             |    17|
|413   |    mul_8s_8s_14_1_1_U114                                             |hls_dummy_mul_8s_8s_14_1_1_223                                                             |    25|
|414   |    mul_8s_8s_14_1_1_U115                                             |hls_dummy_mul_8s_8s_14_1_1_224                                                             |    23|
|415   |    mul_8s_8s_14_1_1_U116                                             |hls_dummy_mul_8s_8s_14_1_1_225                                                             |    26|
|416   |    mul_8s_8s_14_1_1_U117                                             |hls_dummy_mul_8s_8s_14_1_1_226                                                             |    17|
|417   |    mul_8s_8s_14_1_1_U118                                             |hls_dummy_mul_8s_8s_14_1_1_227                                                             |    27|
|418   |    mul_8s_8s_14_1_1_U119                                             |hls_dummy_mul_8s_8s_14_1_1_228                                                             |    23|
|419   |    mul_8s_8s_14_1_1_U12                                              |hls_dummy_mul_8s_8s_14_1_1_229                                                             |    25|
|420   |    mul_8s_8s_14_1_1_U120                                             |hls_dummy_mul_8s_8s_14_1_1_230                                                             |    17|
|421   |    mul_8s_8s_14_1_1_U121                                             |hls_dummy_mul_8s_8s_14_1_1_231                                                             |    17|
|422   |    mul_8s_8s_14_1_1_U123                                             |hls_dummy_mul_8s_8s_14_1_1_232                                                             |    25|
|423   |    mul_8s_8s_14_1_1_U124                                             |hls_dummy_mul_8s_8s_14_1_1_233                                                             |    22|
|424   |    mul_8s_8s_14_1_1_U125                                             |hls_dummy_mul_8s_8s_14_1_1_234                                                             |    16|
|425   |    mul_8s_8s_14_1_1_U126                                             |hls_dummy_mul_8s_8s_14_1_1_235                                                             |    28|
|426   |    mul_8s_8s_14_1_1_U127                                             |hls_dummy_mul_8s_8s_14_1_1_236                                                             |    21|
|427   |    mul_8s_8s_14_1_1_U128                                             |hls_dummy_mul_8s_8s_14_1_1_237                                                             |    17|
|428   |    mul_8s_8s_14_1_1_U129                                             |hls_dummy_mul_8s_8s_14_1_1_238                                                             |    25|
|429   |    mul_8s_8s_14_1_1_U13                                              |hls_dummy_mul_8s_8s_14_1_1_239                                                             |    16|
|430   |    mul_8s_8s_14_1_1_U130                                             |hls_dummy_mul_8s_8s_14_1_1_240                                                             |    23|
|431   |    mul_8s_8s_14_1_1_U131                                             |hls_dummy_mul_8s_8s_14_1_1_241                                                             |    26|
|432   |    mul_8s_8s_14_1_1_U132                                             |hls_dummy_mul_8s_8s_14_1_1_242                                                             |    17|
|433   |    mul_8s_8s_14_1_1_U133                                             |hls_dummy_mul_8s_8s_14_1_1_243                                                             |    27|
|434   |    mul_8s_8s_14_1_1_U134                                             |hls_dummy_mul_8s_8s_14_1_1_244                                                             |    23|
|435   |    mul_8s_8s_14_1_1_U135                                             |hls_dummy_mul_8s_8s_14_1_1_245                                                             |    17|
|436   |    mul_8s_8s_14_1_1_U136                                             |hls_dummy_mul_8s_8s_14_1_1_246                                                             |    17|
|437   |    mul_8s_8s_14_1_1_U137                                             |hls_dummy_mul_8s_8s_14_1_1_247                                                             |    26|
|438   |    mul_8s_8s_14_1_1_U139                                             |hls_dummy_mul_8s_8s_14_1_1_248                                                             |    22|
|439   |    mul_8s_8s_14_1_1_U14                                              |hls_dummy_mul_8s_8s_14_1_1_249                                                             |    27|
|440   |    mul_8s_8s_14_1_1_U140                                             |hls_dummy_mul_8s_8s_14_1_1_250                                                             |    16|
|441   |    mul_8s_8s_14_1_1_U141                                             |hls_dummy_mul_8s_8s_14_1_1_251                                                             |    28|
|442   |    mul_8s_8s_14_1_1_U142                                             |hls_dummy_mul_8s_8s_14_1_1_252                                                             |    21|
|443   |    mul_8s_8s_14_1_1_U143                                             |hls_dummy_mul_8s_8s_14_1_1_253                                                             |    17|
|444   |    mul_8s_8s_14_1_1_U144                                             |hls_dummy_mul_8s_8s_14_1_1_254                                                             |    25|
|445   |    mul_8s_8s_14_1_1_U145                                             |hls_dummy_mul_8s_8s_14_1_1_255                                                             |    23|
|446   |    mul_8s_8s_14_1_1_U146                                             |hls_dummy_mul_8s_8s_14_1_1_256                                                             |    26|
|447   |    mul_8s_8s_14_1_1_U147                                             |hls_dummy_mul_8s_8s_14_1_1_257                                                             |    17|
|448   |    mul_8s_8s_14_1_1_U148                                             |hls_dummy_mul_8s_8s_14_1_1_258                                                             |    27|
|449   |    mul_8s_8s_14_1_1_U149                                             |hls_dummy_mul_8s_8s_14_1_1_259                                                             |    23|
|450   |    mul_8s_8s_14_1_1_U15                                              |hls_dummy_mul_8s_8s_14_1_1_260                                                             |    22|
|451   |    mul_8s_8s_14_1_1_U150                                             |hls_dummy_mul_8s_8s_14_1_1_261                                                             |    17|
|452   |    mul_8s_8s_14_1_1_U151                                             |hls_dummy_mul_8s_8s_14_1_1_262                                                             |    17|
|453   |    mul_8s_8s_14_1_1_U152                                             |hls_dummy_mul_8s_8s_14_1_1_263                                                             |    26|
|454   |    mul_8s_8s_14_1_1_U153                                             |hls_dummy_mul_8s_8s_14_1_1_264                                                             |    23|
|455   |    mul_8s_8s_14_1_1_U155                                             |hls_dummy_mul_8s_8s_14_1_1_265                                                             |    16|
|456   |    mul_8s_8s_14_1_1_U156                                             |hls_dummy_mul_8s_8s_14_1_1_266                                                             |    33|
|457   |    mul_8s_8s_14_1_1_U157                                             |hls_dummy_mul_8s_8s_14_1_1_267                                                             |    16|
|458   |    mul_8s_8s_14_1_1_U158                                             |hls_dummy_mul_8s_8s_14_1_1_268                                                             |    17|
|459   |    mul_8s_8s_14_1_1_U159                                             |hls_dummy_mul_8s_8s_14_1_1_269                                                             |    25|
|460   |    mul_8s_8s_14_1_1_U16                                              |hls_dummy_mul_8s_8s_14_1_1_270                                                             |    16|
|461   |    mul_8s_8s_14_1_1_U160                                             |hls_dummy_mul_8s_8s_14_1_1_271                                                             |    23|
|462   |    mul_8s_8s_14_1_1_U161                                             |hls_dummy_mul_8s_8s_14_1_1_272                                                             |    26|
|463   |    mul_8s_8s_14_1_1_U162                                             |hls_dummy_mul_8s_8s_14_1_1_273                                                             |    17|
|464   |    mul_8s_8s_14_1_1_U163                                             |hls_dummy_mul_8s_8s_14_1_1_274                                                             |    27|
|465   |    mul_8s_8s_14_1_1_U164                                             |hls_dummy_mul_8s_8s_14_1_1_275                                                             |    23|
|466   |    mul_8s_8s_14_1_1_U165                                             |hls_dummy_mul_8s_8s_14_1_1_276                                                             |    17|
|467   |    mul_8s_8s_14_1_1_U166                                             |hls_dummy_mul_8s_8s_14_1_1_277                                                             |    17|
|468   |    mul_8s_8s_14_1_1_U167                                             |hls_dummy_mul_8s_8s_14_1_1_278                                                             |    26|
|469   |    mul_8s_8s_14_1_1_U168                                             |hls_dummy_mul_8s_8s_14_1_1_279                                                             |    23|
|470   |    mul_8s_8s_14_1_1_U169                                             |hls_dummy_mul_8s_8s_14_1_1_280                                                             |    17|
|471   |    mul_8s_8s_14_1_1_U17                                              |hls_dummy_mul_8s_8s_14_1_1_281                                                             |    16|
|472   |    mul_8s_8s_14_1_1_U171                                             |hls_dummy_mul_8s_8s_14_1_1_282                                                             |    33|
|473   |    mul_8s_8s_14_1_1_U172                                             |hls_dummy_mul_8s_8s_14_1_1_283                                                             |    16|
|474   |    mul_8s_8s_14_1_1_U173                                             |hls_dummy_mul_8s_8s_14_1_1_284                                                             |    17|
|475   |    mul_8s_8s_14_1_1_U174                                             |hls_dummy_mul_8s_8s_14_1_1_285                                                             |    25|
|476   |    mul_8s_8s_14_1_1_U175                                             |hls_dummy_mul_8s_8s_14_1_1_286                                                             |    23|
|477   |    mul_8s_8s_14_1_1_U176                                             |hls_dummy_mul_8s_8s_14_1_1_287                                                             |    26|
|478   |    mul_8s_8s_14_1_1_U177                                             |hls_dummy_mul_8s_8s_14_1_1_288                                                             |    17|
|479   |    mul_8s_8s_14_1_1_U178                                             |hls_dummy_mul_8s_8s_14_1_1_289                                                             |    27|
|480   |    mul_8s_8s_14_1_1_U179                                             |hls_dummy_mul_8s_8s_14_1_1_290                                                             |    23|
|481   |    mul_8s_8s_14_1_1_U18                                              |hls_dummy_mul_8s_8s_14_1_1_291                                                             |    25|
|482   |    mul_8s_8s_14_1_1_U180                                             |hls_dummy_mul_8s_8s_14_1_1_292                                                             |    17|
|483   |    mul_8s_8s_14_1_1_U181                                             |hls_dummy_mul_8s_8s_14_1_1_293                                                             |    17|
|484   |    mul_8s_8s_14_1_1_U182                                             |hls_dummy_mul_8s_8s_14_1_1_294                                                             |    26|
|485   |    mul_8s_8s_14_1_1_U183                                             |hls_dummy_mul_8s_8s_14_1_1_295                                                             |    23|
|486   |    mul_8s_8s_14_1_1_U184                                             |hls_dummy_mul_8s_8s_14_1_1_296                                                             |    17|
|487   |    mul_8s_8s_14_1_1_U185                                             |hls_dummy_mul_8s_8s_14_1_1_297                                                             |    34|
|488   |    mul_8s_8s_14_1_1_U187                                             |hls_dummy_mul_8s_8s_14_1_1_298                                                             |    16|
|489   |    mul_8s_8s_14_1_1_U188                                             |hls_dummy_mul_8s_8s_14_1_1_299                                                             |    17|
|490   |    mul_8s_8s_14_1_1_U189                                             |hls_dummy_mul_8s_8s_14_1_1_300                                                             |    25|
|491   |    mul_8s_8s_14_1_1_U19                                              |hls_dummy_mul_8s_8s_14_1_1_301                                                             |    22|
|492   |    mul_8s_8s_14_1_1_U190                                             |hls_dummy_mul_8s_8s_14_1_1_302                                                             |    23|
|493   |    mul_8s_8s_14_1_1_U191                                             |hls_dummy_mul_8s_8s_14_1_1_303                                                             |    26|
|494   |    mul_8s_8s_14_1_1_U192                                             |hls_dummy_mul_8s_8s_14_1_1_304                                                             |    17|
|495   |    mul_8s_8s_14_1_1_U193                                             |hls_dummy_mul_8s_8s_14_1_1_305                                                             |    27|
|496   |    mul_8s_8s_14_1_1_U194                                             |hls_dummy_mul_8s_8s_14_1_1_306                                                             |    23|
|497   |    mul_8s_8s_14_1_1_U195                                             |hls_dummy_mul_8s_8s_14_1_1_307                                                             |    17|
|498   |    mul_8s_8s_14_1_1_U196                                             |hls_dummy_mul_8s_8s_14_1_1_308                                                             |    17|
|499   |    mul_8s_8s_14_1_1_U197                                             |hls_dummy_mul_8s_8s_14_1_1_309                                                             |    26|
|500   |    mul_8s_8s_14_1_1_U198                                             |hls_dummy_mul_8s_8s_14_1_1_310                                                             |    23|
|501   |    mul_8s_8s_14_1_1_U199                                             |hls_dummy_mul_8s_8s_14_1_1_311                                                             |    17|
|502   |    mul_8s_8s_14_1_1_U20                                              |hls_dummy_mul_8s_8s_14_1_1_312                                                             |    16|
|503   |    mul_8s_8s_14_1_1_U200                                             |hls_dummy_mul_8s_8s_14_1_1_313                                                             |    29|
|504   |    mul_8s_8s_14_1_1_U201                                             |hls_dummy_mul_8s_8s_14_1_1_314                                                             |    22|
|505   |    mul_8s_8s_14_1_1_U203                                             |hls_dummy_mul_8s_8s_14_1_1_315                                                             |    17|
|506   |    mul_8s_8s_14_1_1_U204                                             |hls_dummy_mul_8s_8s_14_1_1_316                                                             |    25|
|507   |    mul_8s_8s_14_1_1_U205                                             |hls_dummy_mul_8s_8s_14_1_1_317                                                             |    23|
|508   |    mul_8s_8s_14_1_1_U206                                             |hls_dummy_mul_8s_8s_14_1_1_318                                                             |    26|
|509   |    mul_8s_8s_14_1_1_U207                                             |hls_dummy_mul_8s_8s_14_1_1_319                                                             |    17|
|510   |    mul_8s_8s_14_1_1_U208                                             |hls_dummy_mul_8s_8s_14_1_1_320                                                             |    27|
|511   |    mul_8s_8s_14_1_1_U209                                             |hls_dummy_mul_8s_8s_14_1_1_321                                                             |    23|
|512   |    mul_8s_8s_14_1_1_U21                                              |hls_dummy_mul_8s_8s_14_1_1_322                                                             |    33|
|513   |    mul_8s_8s_14_1_1_U210                                             |hls_dummy_mul_8s_8s_14_1_1_323                                                             |    17|
|514   |    mul_8s_8s_14_1_1_U211                                             |hls_dummy_mul_8s_8s_14_1_1_324                                                             |    17|
|515   |    mul_8s_8s_14_1_1_U212                                             |hls_dummy_mul_8s_8s_14_1_1_325                                                             |    26|
|516   |    mul_8s_8s_14_1_1_U213                                             |hls_dummy_mul_8s_8s_14_1_1_326                                                             |    23|
|517   |    mul_8s_8s_14_1_1_U214                                             |hls_dummy_mul_8s_8s_14_1_1_327                                                             |    17|
|518   |    mul_8s_8s_14_1_1_U215                                             |hls_dummy_mul_8s_8s_14_1_1_328                                                             |    29|
|519   |    mul_8s_8s_14_1_1_U216                                             |hls_dummy_mul_8s_8s_14_1_1_329                                                             |    22|
|520   |    mul_8s_8s_14_1_1_U217                                             |hls_dummy_mul_8s_8s_14_1_1_330                                                             |    18|
|521   |    mul_8s_8s_14_1_1_U219                                             |hls_dummy_mul_8s_8s_14_1_1_331                                                             |    25|
|522   |    mul_8s_8s_14_1_1_U22                                              |hls_dummy_mul_8s_8s_14_1_1_332                                                             |    16|
|523   |    mul_8s_8s_14_1_1_U220                                             |hls_dummy_mul_8s_8s_14_1_1_333                                                             |    23|
|524   |    mul_8s_8s_14_1_1_U221                                             |hls_dummy_mul_8s_8s_14_1_1_334                                                             |    26|
|525   |    mul_8s_8s_14_1_1_U222                                             |hls_dummy_mul_8s_8s_14_1_1_335                                                             |    17|
|526   |    mul_8s_8s_14_1_1_U223                                             |hls_dummy_mul_8s_8s_14_1_1_336                                                             |    27|
|527   |    mul_8s_8s_14_1_1_U224                                             |hls_dummy_mul_8s_8s_14_1_1_337                                                             |    23|
|528   |    mul_8s_8s_14_1_1_U225                                             |hls_dummy_mul_8s_8s_14_1_1_338                                                             |    17|
|529   |    mul_8s_8s_14_1_1_U226                                             |hls_dummy_mul_8s_8s_14_1_1_339                                                             |    17|
|530   |    mul_8s_8s_14_1_1_U227                                             |hls_dummy_mul_8s_8s_14_1_1_340                                                             |    26|
|531   |    mul_8s_8s_14_1_1_U228                                             |hls_dummy_mul_8s_8s_14_1_1_341                                                             |    23|
|532   |    mul_8s_8s_14_1_1_U229                                             |hls_dummy_mul_8s_8s_14_1_1_342                                                             |    17|
|533   |    mul_8s_8s_14_1_1_U23                                              |hls_dummy_mul_8s_8s_14_1_1_343                                                             |    17|
|534   |    mul_8s_8s_14_1_1_U230                                             |hls_dummy_mul_8s_8s_14_1_1_344                                                             |    34|
|535   |    mul_8s_8s_14_1_1_U231                                             |hls_dummy_mul_8s_8s_14_1_1_345                                                             |    17|
|536   |    mul_8s_8s_14_1_1_U232                                             |hls_dummy_mul_8s_8s_14_1_1_346                                                             |    18|
|537   |    mul_8s_8s_14_1_1_U233                                             |hls_dummy_mul_8s_8s_14_1_1_347                                                             |    26|
|538   |    mul_8s_8s_14_1_1_U24                                              |hls_dummy_mul_8s_8s_14_1_1_348                                                             |    25|
|539   |    mul_8s_8s_14_1_1_U25                                              |hls_dummy_mul_8s_8s_14_1_1_349                                                             |    23|
|540   |    mul_8s_8s_14_1_1_U27                                              |hls_dummy_mul_8s_8s_14_1_1_350                                                             |    25|
|541   |    mul_8s_8s_14_1_1_U28                                              |hls_dummy_mul_8s_8s_14_1_1_351                                                             |    16|
|542   |    mul_8s_8s_14_1_1_U29                                              |hls_dummy_mul_8s_8s_14_1_1_352                                                             |    26|
|543   |    mul_8s_8s_14_1_1_U30                                              |hls_dummy_mul_8s_8s_14_1_1_353                                                             |    22|
|544   |    mul_8s_8s_14_1_1_U31                                              |hls_dummy_mul_8s_8s_14_1_1_354                                                             |    16|
|545   |    mul_8s_8s_14_1_1_U32                                              |hls_dummy_mul_8s_8s_14_1_1_355                                                             |    16|
|546   |    mul_8s_8s_14_1_1_U33                                              |hls_dummy_mul_8s_8s_14_1_1_356                                                             |    25|
|547   |    mul_8s_8s_14_1_1_U34                                              |hls_dummy_mul_8s_8s_14_1_1_357                                                             |    22|
|548   |    mul_8s_8s_14_1_1_U35                                              |hls_dummy_mul_8s_8s_14_1_1_358                                                             |    16|
|549   |    mul_8s_8s_14_1_1_U36                                              |hls_dummy_mul_8s_8s_14_1_1_359                                                             |    28|
|550   |    mul_8s_8s_14_1_1_U37                                              |hls_dummy_mul_8s_8s_14_1_1_360                                                             |    21|
|551   |    mul_8s_8s_14_1_1_U38                                              |hls_dummy_mul_8s_8s_14_1_1_361                                                             |    17|
|552   |    mul_8s_8s_14_1_1_U39                                              |hls_dummy_mul_8s_8s_14_1_1_362                                                             |    25|
|553   |    mul_8s_8s_14_1_1_U40                                              |hls_dummy_mul_8s_8s_14_1_1_363                                                             |    23|
|554   |    mul_8s_8s_14_1_1_U41                                              |hls_dummy_mul_8s_8s_14_1_1_364                                                             |    26|
|555   |    mul_8s_8s_14_1_1_U43                                              |hls_dummy_mul_8s_8s_14_1_1_365                                                             |    16|
|556   |    mul_8s_8s_14_1_1_U44                                              |hls_dummy_mul_8s_8s_14_1_1_366                                                             |    27|
|557   |    mul_8s_8s_14_1_1_U45                                              |hls_dummy_mul_8s_8s_14_1_1_367                                                             |    22|
|558   |    mul_8s_8s_14_1_1_U46                                              |hls_dummy_mul_8s_8s_14_1_1_368                                                             |    16|
|559   |    mul_8s_8s_14_1_1_U47                                              |hls_dummy_mul_8s_8s_14_1_1_369                                                             |    16|
|560   |    mul_8s_8s_14_1_1_U48                                              |hls_dummy_mul_8s_8s_14_1_1_370                                                             |    25|
|561   |    mul_8s_8s_14_1_1_U49                                              |hls_dummy_mul_8s_8s_14_1_1_371                                                             |    22|
|562   |    mul_8s_8s_14_1_1_U50                                              |hls_dummy_mul_8s_8s_14_1_1_372                                                             |    16|
|563   |    mul_8s_8s_14_1_1_U51                                              |hls_dummy_mul_8s_8s_14_1_1_373                                                             |    28|
|564   |    mul_8s_8s_14_1_1_U52                                              |hls_dummy_mul_8s_8s_14_1_1_374                                                             |    21|
|565   |    mul_8s_8s_14_1_1_U53                                              |hls_dummy_mul_8s_8s_14_1_1_375                                                             |    17|
|566   |    mul_8s_8s_14_1_1_U54                                              |hls_dummy_mul_8s_8s_14_1_1_376                                                             |    25|
|567   |    mul_8s_8s_14_1_1_U55                                              |hls_dummy_mul_8s_8s_14_1_1_377                                                             |    23|
|568   |    mul_8s_8s_14_1_1_U56                                              |hls_dummy_mul_8s_8s_14_1_1_378                                                             |    26|
|569   |    mul_8s_8s_14_1_1_U57                                              |hls_dummy_mul_8s_8s_14_1_1_379                                                             |    17|
|570   |    mul_8s_8s_14_1_1_U59                                              |hls_dummy_mul_8s_8s_14_1_1_380                                                             |    26|
|571   |    mul_8s_8s_14_1_1_U60                                              |hls_dummy_mul_8s_8s_14_1_1_381                                                             |    22|
|572   |    mul_8s_8s_14_1_1_U61                                              |hls_dummy_mul_8s_8s_14_1_1_382                                                             |    16|
|573   |    mul_8s_8s_14_1_1_U62                                              |hls_dummy_mul_8s_8s_14_1_1_383                                                             |    16|
|574   |    mul_8s_8s_14_1_1_U63                                              |hls_dummy_mul_8s_8s_14_1_1_384                                                             |    25|
|575   |    mul_8s_8s_14_1_1_U64                                              |hls_dummy_mul_8s_8s_14_1_1_385                                                             |    22|
|576   |    mul_8s_8s_14_1_1_U65                                              |hls_dummy_mul_8s_8s_14_1_1_386                                                             |    16|
|577   |    mul_8s_8s_14_1_1_U66                                              |hls_dummy_mul_8s_8s_14_1_1_387                                                             |    28|
|578   |    mul_8s_8s_14_1_1_U67                                              |hls_dummy_mul_8s_8s_14_1_1_388                                                             |    21|
|579   |    mul_8s_8s_14_1_1_U68                                              |hls_dummy_mul_8s_8s_14_1_1_389                                                             |    17|
|580   |    mul_8s_8s_14_1_1_U69                                              |hls_dummy_mul_8s_8s_14_1_1_390                                                             |    25|
|581   |    mul_8s_8s_14_1_1_U70                                              |hls_dummy_mul_8s_8s_14_1_1_391                                                             |    23|
|582   |    mul_8s_8s_14_1_1_U71                                              |hls_dummy_mul_8s_8s_14_1_1_392                                                             |    26|
|583   |    mul_8s_8s_14_1_1_U72                                              |hls_dummy_mul_8s_8s_14_1_1_393                                                             |    17|
|584   |    mul_8s_8s_14_1_1_U73                                              |hls_dummy_mul_8s_8s_14_1_1_394                                                             |    27|
|585   |    mul_8s_8s_14_1_1_U75                                              |hls_dummy_mul_8s_8s_14_1_1_395                                                             |    22|
|586   |    mul_8s_8s_14_1_1_U76                                              |hls_dummy_mul_8s_8s_14_1_1_396                                                             |    16|
|587   |    mul_8s_8s_14_1_1_U77                                              |hls_dummy_mul_8s_8s_14_1_1_397                                                             |    16|
|588   |    mul_8s_8s_14_1_1_U78                                              |hls_dummy_mul_8s_8s_14_1_1_398                                                             |    25|
|589   |    mul_8s_8s_14_1_1_U79                                              |hls_dummy_mul_8s_8s_14_1_1_399                                                             |    22|
|590   |    mul_8s_8s_14_1_1_U80                                              |hls_dummy_mul_8s_8s_14_1_1_400                                                             |    16|
|591   |    mul_8s_8s_14_1_1_U81                                              |hls_dummy_mul_8s_8s_14_1_1_401                                                             |    28|
|592   |    mul_8s_8s_14_1_1_U82                                              |hls_dummy_mul_8s_8s_14_1_1_402                                                             |    21|
|593   |    mul_8s_8s_14_1_1_U83                                              |hls_dummy_mul_8s_8s_14_1_1_403                                                             |    17|
|594   |    mul_8s_8s_14_1_1_U84                                              |hls_dummy_mul_8s_8s_14_1_1_404                                                             |    25|
|595   |    mul_8s_8s_14_1_1_U85                                              |hls_dummy_mul_8s_8s_14_1_1_405                                                             |    23|
|596   |    mul_8s_8s_14_1_1_U86                                              |hls_dummy_mul_8s_8s_14_1_1_406                                                             |    26|
|597   |    mul_8s_8s_14_1_1_U87                                              |hls_dummy_mul_8s_8s_14_1_1_407                                                             |    17|
|598   |    mul_8s_8s_14_1_1_U88                                              |hls_dummy_mul_8s_8s_14_1_1_408                                                             |    27|
|599   |    mul_8s_8s_14_1_1_U89                                              |hls_dummy_mul_8s_8s_14_1_1_409                                                             |    23|
|600   |    mul_8s_8s_14_1_1_U91                                              |hls_dummy_mul_8s_8s_14_1_1_410                                                             |    16|
|601   |    mul_8s_8s_14_1_1_U92                                              |hls_dummy_mul_8s_8s_14_1_1_411                                                             |    16|
|602   |    mul_8s_8s_14_1_1_U93                                              |hls_dummy_mul_8s_8s_14_1_1_412                                                             |    25|
|603   |    mul_8s_8s_14_1_1_U94                                              |hls_dummy_mul_8s_8s_14_1_1_413                                                             |    22|
|604   |    mul_8s_8s_14_1_1_U95                                              |hls_dummy_mul_8s_8s_14_1_1_414                                                             |    16|
|605   |    mul_8s_8s_14_1_1_U96                                              |hls_dummy_mul_8s_8s_14_1_1_415                                                             |    28|
|606   |    mul_8s_8s_14_1_1_U97                                              |hls_dummy_mul_8s_8s_14_1_1_416                                                             |    21|
|607   |    mul_8s_8s_14_1_1_U98                                              |hls_dummy_mul_8s_8s_14_1_1_417                                                             |    17|
|608   |    mul_8s_8s_14_1_1_U99                                              |hls_dummy_mul_8s_8s_14_1_1_418                                                             |    25|
|609   |    w2_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb | 10801|
|610   |  sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_U0          |hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_s                        | 11661|
|611   |    flow_control_loop_pipe_U                                          |hls_dummy_flow_control_loop_pipe                                                           |    15|
|612   |    mux_13_4_4_1_1_U313                                               |hls_dummy_mux_13_4_4_1_1                                                                   |    13|
|613   |    mux_13_4_4_1_1_U314                                               |hls_dummy_mux_13_4_4_1_1_188                                                               |    10|
|614   |    mux_13_4_4_1_1_U316                                               |hls_dummy_mux_13_4_4_1_1_189                                                               |    13|
|615   |    mux_13_4_4_1_1_U317                                               |hls_dummy_mux_13_4_4_1_1_190                                                               |    10|
|616   |    mux_13_4_4_1_1_U319                                               |hls_dummy_mux_13_4_4_1_1_191                                                               |     4|
|617   |    mux_13_4_4_1_1_U320                                               |hls_dummy_mux_13_4_4_1_1_192                                                               |     4|
|618   |    mux_13_4_8_1_1_U315                                               |hls_dummy_mux_13_4_8_1_1                                                                   |     8|
|619   |    mux_13_4_8_1_1_U318                                               |hls_dummy_mux_13_4_8_1_1_193                                                               |     8|
|620   |    mux_13_4_8_1_1_U321                                               |hls_dummy_mux_13_4_8_1_1_194                                                               |    24|
|621   |    mux_9_4_4_1_1_U322                                                |hls_dummy_mux_9_4_4_1_1                                                                    |     5|
|622   |    mux_9_4_4_1_1_U323                                                |hls_dummy_mux_9_4_4_1_1_195                                                                |     2|
|623   |    mux_9_4_8_1_1_U324                                                |hls_dummy_mux_9_4_8_1_1                                                                    |     8|
|624   |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4                   |  3934|
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:02:40 . Memory (MB): peak = 4570.285 ; gain = 2137.531 ; free physical = 797777 ; free virtual = 963972
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 245 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:24 ; elapsed = 00:02:42 . Memory (MB): peak = 4574.195 ; gain = 2141.441 ; free physical = 809721 ; free virtual = 975916
Synthesis Optimization Complete : Time (s): cpu = 00:02:24 ; elapsed = 00:02:42 . Memory (MB): peak = 4574.195 ; gain = 2141.441 ; free physical = 809737 ; free virtual = 975933
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4574.195 ; gain = 0.000 ; free physical = 809549 ; free virtual = 975989
INFO: [Netlist 29-17] Analyzing 2370 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4618.309 ; gain = 0.000 ; free physical = 810351 ; free virtual = 976546
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 805 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: b7f5e167
INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:37 ; elapsed = 00:02:55 . Memory (MB): peak = 4618.309 ; gain = 2209.414 ; free physical = 810471 ; free virtual = 976795
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16495.980; main = 3932.807; forked = 12788.191
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21573.762; main = 4618.312; forked = 17003.473
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 4682.340 ; gain = 64.031 ; free physical = 809482 ; free virtual = 975827

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e56f4608

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4721.918 ; gain = 39.578 ; free physical = 810174 ; free virtual = 976369

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 818 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fa12b267

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4721.918 ; gain = 0.000 ; free physical = 810945 ; free virtual = 977385
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 5 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c8534f7c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4721.918 ; gain = 0.000 ; free physical = 810953 ; free virtual = 977393
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 21 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: bd5ae34d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4721.918 ; gain = 0.000 ; free physical = 810331 ; free virtual = 976642
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 10d024839

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4721.918 ; gain = 0.000 ; free physical = 810929 ; free virtual = 977369
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 60808df7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4721.918 ; gain = 0.000 ; free physical = 810695 ; free virtual = 977135
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |               5  |                                              0  |
|  Constant propagation         |               8  |              21  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d0bf7f76

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4721.918 ; gain = 0.000 ; free physical = 810519 ; free virtual = 976959

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d0bf7f76

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4721.918 ; gain = 0.000 ; free physical = 810407 ; free virtual = 976604

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d0bf7f76

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4721.918 ; gain = 0.000 ; free physical = 810389 ; free virtual = 976586

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4721.918 ; gain = 0.000 ; free physical = 810431 ; free virtual = 976628
Ending Netlist Obfuscation Task | Checksum: d0bf7f76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4721.918 ; gain = 0.000 ; free physical = 810415 ; free virtual = 976612
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4721.918 ; gain = 103.609 ; free physical = 810407 ; free virtual = 976604
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Thu Jul 24 15:33:06 2025...
