INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/verilogMLP/vivadoVerilogMLP/vivadoVerilogMLP.srcs/sim_1/new/testTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
