

================================================================
== Vivado HLS Report for 'matrix_vector'
================================================================
* Date:           Wed Jun 21 11:10:40 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrix_vector_proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.435 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      145|      145| 1.160 us | 1.160 us |  145|  145|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_loop          |      144|      144|        18|          -|          -|     8|    no    |
        | + dot_product_loop  |       16|       16|         2|          -|          -|     8|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      3|       0|     120|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      54|    -|
|Register         |        -|      -|      60|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      3|      60|     174|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln11_fu_173_p2   |     *    |      3|  0|  20|          32|          32|
    |add_ln11_fu_163_p2   |     +    |      0|  0|  15|           8|           8|
    |i_fu_120_p2          |     +    |      0|  0|  12|           4|           1|
    |j_fu_148_p2          |     +    |      0|  0|  12|           4|           1|
    |sum_fu_179_p2        |     +    |      0|  0|  39|          32|          32|
    |icmp_ln10_fu_142_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln7_fu_114_p2   |   icmp   |      0|  0|  11|           4|           5|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 120|          88|          84|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  27|          5|    1|          5|
    |i_0_reg_79     |   9|          2|    4|          8|
    |j_0_reg_90     |   9|          2|    4|          8|
    |sum_0_reg_101  |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          |  54|         11|   41|         85|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   4|   0|    4|          0|
    |i_0_reg_79         |   4|   0|    4|          0|
    |i_reg_188          |   4|   0|    4|          0|
    |j_0_reg_90         |   4|   0|    4|          0|
    |j_reg_206          |   4|   0|    4|          0|
    |sum_0_reg_101      |  32|   0|   32|          0|
    |zext_ln10_reg_198  |   4|   0|    8|          4|
    |zext_ln11_reg_193  |   4|   0|   64|         60|
    +-------------------+----+----+-----+-----------+
    |Total              |  60|   0|  124|         64|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_start        |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_done         | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_idle         | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_ready        | out |    1| ap_ctrl_hs | matrix_vector | return value |
|M_address0      | out |    6|  ap_memory |       M       |     array    |
|M_ce0           | out |    1|  ap_memory |       M       |     array    |
|M_q0            |  in |   32|  ap_memory |       M       |     array    |
|V_In_address0   | out |    3|  ap_memory |      V_In     |     array    |
|V_In_ce0        | out |    1|  ap_memory |      V_In     |     array    |
|V_In_q0         |  in |   32|  ap_memory |      V_In     |     array    |
|V_Out_address0  | out |    3|  ap_memory |     V_Out     |     array    |
|V_Out_ce0       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_we0       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_d0        | out |   32|  ap_memory |     V_Out     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %M) nounwind, !map !7"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %V_In) nounwind, !map !13"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %V_Out) nounwind, !map !18"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @matrix_vector_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.75ns)   --->   "br label %1" [matrix_vector_base.c:7]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %data_loop_end ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.88ns)   --->   "%icmp_ln7 = icmp eq i4 %i_0, -8" [matrix_vector_base.c:7]   --->   Operation 11 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.86ns)   --->   "%i = add i4 %i_0, 1" [matrix_vector_base.c:7]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %4, label %data_loop_begin" [matrix_vector_base.c:7]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str) nounwind" [matrix_vector_base.c:7]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind" [matrix_vector_base.c:7]   --->   Operation 16 'specregionbegin' 'tmp' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i4 %i_0 to i64" [matrix_vector_base.c:11]   --->   Operation 17 'zext' 'zext_ln11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)" [matrix_vector_base.c:11]   --->   Operation 18 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i7 %tmp_1 to i8" [matrix_vector_base.c:10]   --->   Operation 19 'zext' 'zext_ln10' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.75ns)   --->   "br label %2" [matrix_vector_base.c:10]   --->   Operation 20 'br' <Predicate = (!icmp_ln7)> <Delay = 0.75>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [matrix_vector_base.c:15]   --->   Operation 21 'ret' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.24>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %data_loop_begin ], [ %j, %3 ]"   --->   Operation 22 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%sum_0 = phi i32 [ 0, %data_loop_begin ], [ %sum, %3 ]"   --->   Operation 23 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.88ns)   --->   "%icmp_ln10 = icmp eq i4 %j_0, -8" [matrix_vector_base.c:10]   --->   Operation 24 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 25 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.86ns)   --->   "%j = add i4 %j_0, 1" [matrix_vector_base.c:10]   --->   Operation 26 'add' 'j' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %data_loop_end, label %3" [matrix_vector_base.c:10]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i4 %j_0 to i64" [matrix_vector_base.c:11]   --->   Operation 28 'zext' 'zext_ln11_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln11_2 = zext i4 %j_0 to i8" [matrix_vector_base.c:11]   --->   Operation 29 'zext' 'zext_ln11_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.89ns)   --->   "%add_ln11 = add i8 %zext_ln10, %zext_ln11_2" [matrix_vector_base.c:11]   --->   Operation 30 'add' 'add_ln11' <Predicate = (!icmp_ln10)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln11_3 = zext i8 %add_ln11 to i64" [matrix_vector_base.c:11]   --->   Operation 31 'zext' 'zext_ln11_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%M_addr = getelementptr [64 x i32]* %M, i64 0, i64 %zext_ln11_3" [matrix_vector_base.c:11]   --->   Operation 32 'getelementptr' 'M_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%V_In_addr = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_1" [matrix_vector_base.c:11]   --->   Operation 33 'getelementptr' 'V_In_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.79ns)   --->   "%V_In_load = load i32* %V_In_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 34 'load' 'V_In_load' <Predicate = (!icmp_ln10)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 35 [2/2] (1.35ns)   --->   "%M_load = load i32* %M_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 35 'load' 'M_load' <Predicate = (!icmp_ln10)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%V_Out_addr = getelementptr [8 x i32]* %V_Out, i64 0, i64 %zext_ln11" [matrix_vector_base.c:13]   --->   Operation 36 'getelementptr' 'V_Out_addr' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.79ns)   --->   "store i32 %sum_0, i32* %V_Out_addr, align 4" [matrix_vector_base.c:13]   --->   Operation 37 'store' <Predicate = (icmp_ln10)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp) nounwind" [matrix_vector_base.c:14]   --->   Operation 38 'specregionend' 'empty_3' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [matrix_vector_base.c:7]   --->   Operation 39 'br' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1) nounwind" [matrix_vector_base.c:10]   --->   Operation 40 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/2] (0.79ns)   --->   "%V_In_load = load i32* %V_In_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 41 'load' 'V_In_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 42 [1/2] (1.35ns)   --->   "%M_load = load i32* %M_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 42 'load' 'M_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 43 [1/1] (3.88ns)   --->   "%mul_ln11 = mul nsw i32 %M_load, %V_In_load" [matrix_vector_base.c:11]   --->   Operation 43 'mul' 'mul_ln11' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (1.20ns)   --->   "%sum = add nsw i32 %sum_0, %mul_ln11" [matrix_vector_base.c:11]   --->   Operation 44 'add' 'sum' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br label %2" [matrix_vector_base.c:10]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_In]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_Out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
br_ln7            (br               ) [ 01111]
i_0               (phi              ) [ 00100]
icmp_ln7          (icmp             ) [ 00111]
empty             (speclooptripcount) [ 00000]
i                 (add              ) [ 01111]
br_ln7            (br               ) [ 00000]
specloopname_ln7  (specloopname     ) [ 00000]
tmp               (specregionbegin  ) [ 00011]
zext_ln11         (zext             ) [ 00011]
tmp_1             (bitconcatenate   ) [ 00000]
zext_ln10         (zext             ) [ 00011]
br_ln10           (br               ) [ 00111]
ret_ln15          (ret              ) [ 00000]
j_0               (phi              ) [ 00010]
sum_0             (phi              ) [ 00011]
icmp_ln10         (icmp             ) [ 00111]
empty_2           (speclooptripcount) [ 00000]
j                 (add              ) [ 00111]
br_ln10           (br               ) [ 00000]
zext_ln11_1       (zext             ) [ 00000]
zext_ln11_2       (zext             ) [ 00000]
add_ln11          (add              ) [ 00000]
zext_ln11_3       (zext             ) [ 00000]
M_addr            (getelementptr    ) [ 00001]
V_In_addr         (getelementptr    ) [ 00001]
V_Out_addr        (getelementptr    ) [ 00000]
store_ln13        (store            ) [ 00000]
empty_3           (specregionend    ) [ 00000]
br_ln7            (br               ) [ 01111]
specloopname_ln10 (specloopname     ) [ 00000]
V_In_load         (load             ) [ 00000]
M_load            (load             ) [ 00000]
mul_ln11          (mul              ) [ 00000]
sum               (add              ) [ 00111]
br_ln10           (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="V_In">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="V_Out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_Out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_vector_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="M_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="8" slack="0"/>
<pin id="44" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr/3 "/>
</bind>
</comp>

<comp id="47" class="1004" name="V_In_addr_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="4" slack="0"/>
<pin id="51" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_In_addr/3 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="3" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V_In_load/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="6" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_load/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="V_Out_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="4" slack="1"/>
<pin id="70" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_Out_addr/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln13_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="3" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="79" class="1005" name="i_0_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="1"/>
<pin id="81" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_0_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="4" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="j_0_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="1"/>
<pin id="92" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="j_0_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="101" class="1005" name="sum_0_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="sum_0_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="32" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln7_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln11_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln10_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln10_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="j_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln11_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_1/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln11_2_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_2/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln11_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="1"/>
<pin id="165" dir="0" index="1" bw="4" slack="0"/>
<pin id="166" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln11_3_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_3/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="mul_ln11_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sum_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="188" class="1005" name="i_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="193" class="1005" name="zext_ln11_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="198" class="1005" name="zext_ln10_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="1"/>
<pin id="200" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln10 "/>
</bind>
</comp>

<comp id="206" class="1005" name="j_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="211" class="1005" name="M_addr_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="1"/>
<pin id="213" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="M_addr "/>
</bind>
</comp>

<comp id="216" class="1005" name="V_In_addr_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="1"/>
<pin id="218" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="V_In_addr "/>
</bind>
</comp>

<comp id="221" class="1005" name="sum_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="34" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="34" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="59"><net_src comp="47" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="40" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="105" pin="4"/><net_sink comp="73" pin=1"/></net>

<net id="113"><net_src comp="105" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="118"><net_src comp="83" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="83" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="83" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="83" pin="4"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="94" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="94" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="94" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="162"><net_src comp="94" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="159" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="163" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="177"><net_src comp="60" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="54" pin="3"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="101" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="173" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="120" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="196"><net_src comp="126" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="201"><net_src comp="138" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="209"><net_src comp="148" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="214"><net_src comp="40" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="219"><net_src comp="47" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="224"><net_src comp="179" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="105" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: V_Out | {3 }
 - Input state : 
	Port: matrix_vector : M | {3 4 }
	Port: matrix_vector : V_In | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln7 : 1
		i : 1
		br_ln7 : 2
		zext_ln11 : 1
		tmp_1 : 1
		zext_ln10 : 2
	State 3
		icmp_ln10 : 1
		j : 1
		br_ln10 : 2
		zext_ln11_1 : 1
		zext_ln11_2 : 1
		add_ln11 : 2
		zext_ln11_3 : 3
		M_addr : 4
		V_In_addr : 2
		V_In_load : 3
		M_load : 5
		store_ln13 : 1
	State 4
		mul_ln11 : 1
		sum : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |      i_fu_120      |    0    |    0    |    12   |
|    add   |      j_fu_148      |    0    |    0    |    12   |
|          |   add_ln11_fu_163  |    0    |    0    |    15   |
|          |     sum_fu_179     |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln11_fu_173  |    3    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|   icmp   |   icmp_ln7_fu_114  |    0    |    0    |    9    |
|          |  icmp_ln10_fu_142  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln11_fu_126  |    0    |    0    |    0    |
|          |  zext_ln10_fu_138  |    0    |    0    |    0    |
|   zext   | zext_ln11_1_fu_154 |    0    |    0    |    0    |
|          | zext_ln11_2_fu_159 |    0    |    0    |    0    |
|          | zext_ln11_3_fu_168 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_1_fu_130    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |    0    |   116   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  M_addr_reg_211 |    6   |
|V_In_addr_reg_216|    3   |
|    i_0_reg_79   |    4   |
|    i_reg_188    |    4   |
|    j_0_reg_90   |    4   |
|    j_reg_206    |    4   |
|  sum_0_reg_101  |   32   |
|   sum_reg_221   |   32   |
|zext_ln10_reg_198|    8   |
|zext_ln11_reg_193|   64   |
+-----------------+--------+
|      Total      |   161  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_54 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_60 |  p0  |   2  |   6  |   12   ||    9    |
|   sum_0_reg_101  |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   82   ||  2.265  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   116  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |   161  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   161  |   143  |
+-----------+--------+--------+--------+--------+
