$comment
	File created using the following command:
		vcd file AdderDemo.msim.vcd -direction
$end
$date
	Tue Mar 21 09:01:15 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module adder4_vhd_vec_tst $end
$var wire 1 ! a [3] $end
$var wire 1 " a [2] $end
$var wire 1 # a [1] $end
$var wire 1 $ a [0] $end
$var wire 1 % b [3] $end
$var wire 1 & b [2] $end
$var wire 1 ' b [1] $end
$var wire 1 ( b [0] $end
$var wire 1 ) cin $end
$var wire 1 * cout $end
$var wire 1 + s [3] $end
$var wire 1 , s [2] $end
$var wire 1 - s [1] $end
$var wire 1 . s [0] $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var wire 1 2 devoe $end
$var wire 1 3 devclrn $end
$var wire 1 4 devpor $end
$var wire 1 5 ww_devoe $end
$var wire 1 6 ww_devclrn $end
$var wire 1 7 ww_devpor $end
$var wire 1 8 ww_a [3] $end
$var wire 1 9 ww_a [2] $end
$var wire 1 : ww_a [1] $end
$var wire 1 ; ww_a [0] $end
$var wire 1 < ww_b [3] $end
$var wire 1 = ww_b [2] $end
$var wire 1 > ww_b [1] $end
$var wire 1 ? ww_b [0] $end
$var wire 1 @ ww_cin $end
$var wire 1 A ww_s [3] $end
$var wire 1 B ww_s [2] $end
$var wire 1 C ww_s [1] $end
$var wire 1 D ww_s [0] $end
$var wire 1 E ww_cout $end
$var wire 1 F \s[0]~output_o\ $end
$var wire 1 G \s[1]~output_o\ $end
$var wire 1 H \s[2]~output_o\ $end
$var wire 1 I \s[3]~output_o\ $end
$var wire 1 J \cout~output_o\ $end
$var wire 1 K \a[0]~input_o\ $end
$var wire 1 L \b[0]~input_o\ $end
$var wire 1 M \cin~input_o\ $end
$var wire 1 N \bit0|s~0_combout\ $end
$var wire 1 O \a[1]~input_o\ $end
$var wire 1 P \b[1]~input_o\ $end
$var wire 1 Q \bit1|s~0_combout\ $end
$var wire 1 R \a[2]~input_o\ $end
$var wire 1 S \b[2]~input_o\ $end
$var wire 1 T \bit2|s~0_combout\ $end
$var wire 1 U \a[3]~input_o\ $end
$var wire 1 V \b[3]~input_o\ $end
$var wire 1 W \bit3|s~0_combout\ $end
$var wire 1 X \bit3|cout~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
1*
0/
10
x1
12
13
14
15
16
17
1@
1E
0F
1G
1H
0I
1J
0K
1L
1M
0N
0O
0P
1Q
1R
1S
1T
1U
0V
0W
1X
1!
1"
0#
0$
0%
1&
0'
1(
18
19
0:
0;
0<
1=
0>
1?
0+
1,
1-
0.
0A
1B
1C
0D
$end
#60000
0!
1%
0(
0)
08
0?
1<
0@
0M
1V
0L
0U
0Q
0T
1W
0X
0J
1I
0H
0G
0E
1A
0B
0C
0*
0-
0,
1+
#120000
1!
0%
1(
1)
0"
1$
0&
1;
09
18
1?
0=
0<
1@
1M
0V
0S
1L
1U
0R
1K
1N
1Q
1T
0W
1X
1J
0I
1H
1G
1F
1E
0A
1B
1C
1D
1*
1.
1-
1,
0+
#180000
0!
0)
1'
08
0@
1>
1P
0M
0U
0N
0T
0X
0J
0H
0F
0E
0B
0D
0*
0.
0,
#240000
1!
1)
0'
1%
1"
0$
1&
1#
0;
1:
19
18
1@
0>
1=
1<
1V
1S
0P
1M
1U
1R
1O
0K
0Q
1T
1W
1X
1J
1I
1H
0G
1E
1A
1B
0C
1*
0-
1,
1+
#300000
1'
0%
0(
0?
1>
0<
0V
1P
0L
1N
1Q
0W
0I
1G
1F
0A
1C
1D
1.
1-
0+
#360000
1(
0!
0)
1?
08
0@
0M
0U
1L
0Q
0T
0X
0J
0H
0G
0E
0B
0C
0*
0-
0,
#420000
0(
0&
0#
0?
0=
0:
0O
0S
0L
0N
1T
1Q
1G
1H
0F
1C
1B
0D
0.
1-
1,
#480000
1(
1#
0'
0"
1?
0>
1:
09
0R
1O
0P
1L
1N
0T
0H
1F
0B
1D
1.
0,
#540000
1&
1!
1)
1%
1$
1=
1<
1;
18
1@
1M
1U
1K
1V
1S
0Q
1W
1X
1J
1I
0G
1E
1A
0C
1*
0-
1+
#600000
0&
0)
0$
1'
1>
0=
0@
0;
0K
0M
0S
1P
0W
0I
0A
0+
#660000
1&
1)
1$
0'
0(
0#
0?
0>
1=
1@
1;
0:
0O
1K
1M
1S
0P
0L
1W
0N
1Q
1G
0F
1I
1C
0D
1A
0.
1-
1+
#720000
1'
1#
0!
1"
1>
1:
19
08
0U
1R
1O
1P
1T
0W
0I
1H
0A
1B
1,
0+
#780000
0#
1!
0&
1(
0%
0:
18
1?
0=
0<
0V
0S
1L
1U
0O
0Q
1N
0T
0H
1F
0G
0B
1D
0C
1.
0-
0,
#840000
0!
1&
0"
0)
09
08
1=
0@
0M
1S
0U
0R
0N
1Q
1T
0X
0J
1H
1G
0F
0E
1B
1C
0D
0*
0.
1-
1,
#900000
0&
1%
0'
0$
0>
0=
1<
0;
0K
1V
0S
0P
0Q
0T
1W
1N
1F
1I
0H
0G
1D
1A
0B
0C
1.
0-
0,
1+
#960000
1&
1$
1"
1=
1;
19
1R
1K
1S
0N
0F
0D
0.
#1000000
