ModuleName levelToPulse
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 168 ,Y1: 160 ,X2: 216 ,Y2: 160
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 168 ,Y1: 208 ,X2: 272 ,Y2: 208
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 328 ,Y1: 112 ,X2: 344 ,Y2: 112
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 400 ,Y1: 112 ,X2: 424 ,Y2: 112
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 200 ,Y1: 96 ,X2: 424 ,Y2: 96
Edge X1: 200 ,Y1: 96 ,X2: 200 ,Y2: 112
Edge X1: 168 ,Y1: 112 ,X2: 200 ,Y2: 112
Edge X1: 200 ,Y1: 112 ,X2: 216 ,Y2: 112
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 488 ,Y1: 104 ,X2: 504 ,Y2: 104
End
Branches
End
End
Ports
Port Left: 168 Top: 112 ,Orientation: 0
Portname: check ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 168 Top: 160 ,Orientation: 0
Portname: clock ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 168 Top: 208 ,Orientation: 0
Portname: reset ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 504 Top: 104 ,Orientation: 0
Portname: out ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 240 Top: 104
Name: s0
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 344 Top: 104
Name: s1
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 424 Top: 88
Name: s2
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
End
Texts
End
Links
End
