`timescale 1ns/10ps
module ALU_tb;

	reg  [31:0] A, B;
	reg  [4:0]  opcode;
	wire [31:0] result;
	
	ALU ALU_instance(A, B, opcode, result);
	
	initial begin
		A <= 7;
		B <= 10;
		opcode <= 0;
	end
	
endmodule