timestamp 1644951706
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 2200000 3050000 1700000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12200 125 125 47 47 29 5
use contact_12 contact_12_0 1 0 48 0 1 338
use contact_11 contact_11_0 1 0 1662 0 1 51
use contact_10 contact_10_0 1 0 1662 0 1 705
use nmos_m14_w0_480_sli_dli_da_p nmos_m14_w0_480_sli_dli_da_p_0 1 0 54 0 1 51
use pmos_m14_w1_440_sli_dli_da_p pmos_m14_w1_440_sli_dli_da_p_0 1 0 54 0 1 499
node "Z" 153 270.702 814 166 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14518 922 0 0 0 0 0 0 0 0 0 0 0 0
node "A" 380 277.288 48 338 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11556 672 0 0 4356 264 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd" 7836 4658.33 -36 402 nw 0 0 0 0 909092 4674 0 0 4100 264 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 121312 7204 0 0 0 0 0 0 0 0 0 0 0 0
substrate "gnd" 0 0 1662 51 pw 0 0 4100 264 0 0 0 0 0 0 4100 264 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77248 4612 0 0 0 0 0 0 0 0 0 0 0 0
cap "vdd" "A" 5.4466
cap "Z" "vdd" 10.0519
subcap "vdd" -1809.07
subcap "gnd" -441.156
cap "A" "Z" 23.7067
cap "A" "gnd" 1.3216
cap "Z" "gnd" 312.636
cap "Z" "vdd" 148.124
subcap "gnd" -1025.88
cap "pmos_m14_w1_440_sli_dli_da_p_0/S" "pmos_m14_w1_440_sli_dli_da_p_0/D" 17.7053
cap "nmos_m14_w0_480_sli_dli_da_p_0/D" "nmos_m14_w0_480_sli_dli_da_p_0/S" 52.973
cap "nmos_m14_w0_480_sli_dli_da_p_0/D" "pmos_m14_w1_440_sli_dli_da_p_0/D" 12.7368
cap "nmos_m14_w0_480_sli_dli_da_p_0/G" "pmos_m14_w1_440_sli_dli_da_p_0/G" 17.6333
merge "pmos_m14_w1_440_sli_dli_da_p_0/S_uq0" "pmos_m14_w1_440_sli_dli_da_p_0/S" -2799.69 0 0 0 0 -659832 -4136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8052 -1600 0 0 0 0 0 0 0 0 0 0 0 0
merge "pmos_m14_w1_440_sli_dli_da_p_0/S" "pmos_m14_w1_440_sli_dli_da_p_0/S_uq1"
merge "pmos_m14_w1_440_sli_dli_da_p_0/S_uq1" "pmos_m14_w1_440_sli_dli_da_p_0/S_uq2"
merge "pmos_m14_w1_440_sli_dli_da_p_0/S_uq2" "pmos_m14_w1_440_sli_dli_da_p_0/S_uq3"
merge "pmos_m14_w1_440_sli_dli_da_p_0/S_uq3" "pmos_m14_w1_440_sli_dli_da_p_0/S_uq4"
merge "pmos_m14_w1_440_sli_dli_da_p_0/S_uq4" "pmos_m14_w1_440_sli_dli_da_p_0/S_uq5"
merge "pmos_m14_w1_440_sli_dli_da_p_0/S_uq5" "pmos_m14_w1_440_sli_dli_da_p_0/S_uq6"
merge "pmos_m14_w1_440_sli_dli_da_p_0/S_uq6" "pmos_m14_w1_440_sli_dli_da_p_0/w_n59_60#"
merge "pmos_m14_w1_440_sli_dli_da_p_0/w_n59_60#" "vdd"
merge "pmos_m14_w1_440_sli_dli_da_p_0/gnd" "nmos_m14_w0_480_sli_dli_da_p_0/gnd" -135.224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -544 0 0 0 0 0 0 0 0 0 0 0 0
merge "nmos_m14_w0_480_sli_dli_da_p_0/gnd" "nmos_m14_w0_480_sli_dli_da_p_0/S_uq0"
merge "nmos_m14_w0_480_sli_dli_da_p_0/S_uq0" "nmos_m14_w0_480_sli_dli_da_p_0/S"
merge "nmos_m14_w0_480_sli_dli_da_p_0/S" "nmos_m14_w0_480_sli_dli_da_p_0/S_uq1"
merge "nmos_m14_w0_480_sli_dli_da_p_0/S_uq1" "nmos_m14_w0_480_sli_dli_da_p_0/S_uq2"
merge "nmos_m14_w0_480_sli_dli_da_p_0/S_uq2" "nmos_m14_w0_480_sli_dli_da_p_0/S_uq3"
merge "nmos_m14_w0_480_sli_dli_da_p_0/S_uq3" "nmos_m14_w0_480_sli_dli_da_p_0/S_uq4"
merge "nmos_m14_w0_480_sli_dli_da_p_0/S_uq4" "nmos_m14_w0_480_sli_dli_da_p_0/S_uq5"
merge "nmos_m14_w0_480_sli_dli_da_p_0/S_uq5" "nmos_m14_w0_480_sli_dli_da_p_0/S_uq6"
merge "nmos_m14_w0_480_sli_dli_da_p_0/S_uq6" "contact_10_0/gnd"
merge "contact_10_0/gnd" "contact_11_0/gnd"
merge "contact_11_0/gnd" "contact_12_0/gnd"
merge "contact_12_0/gnd" "gnd"
merge "pmos_m14_w1_440_sli_dli_da_p_0/D" "nmos_m14_w0_480_sli_dli_da_p_0/D" -99.0636 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2312 -272 0 0 0 0 0 0 0 0 0 0 0 0
merge "nmos_m14_w0_480_sli_dli_da_p_0/D" "Z"
merge "pmos_m14_w1_440_sli_dli_da_p_0/G" "nmos_m14_w0_480_sli_dli_da_p_0/G" -33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -120 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nmos_m14_w0_480_sli_dli_da_p_0/G" "A"
