#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Nov 15 11:36:10 2023
# Process ID: 24240
# Current directory: C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23896 C:\Users\Young Jae\OneDrive - SNU\maskgenFPGA\dfx\ip\dma\vivado\dma\dma.xpr
# Log file: C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/vivado.log
# Journal file: C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma\vivado.jou
# Running On: sml, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 16902 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.xpr}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top apatb_ConvNormReluPoolWrapper_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
set_property file_type Verilog [get_files  {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v}}]
launch_simulation
launch_simulation
set_property file_type SystemVerilog [get_files  {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v}}]
launch_simulation
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
source apatb_ConvNormReluPoolWrapper_top.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
source apatb_ConvNormReluPoolWrapper_top.tcl
export_ip_user_files -of_objects  [get_files {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav.wcfg}}
export_ip_user_files -of_objects  [get_files {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav1.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav1.wcfg}}
create_wave_config
save_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}}
set_property xsim.view {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav.wcfg} {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav1.wcfg} {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg} {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}} [get_filesets sim_1]
run 8 us
relaunch_sim
run 8 us
restart
run 8 us
restart
run 8 us
restart
run 8 us
run 8 us
restart
run 8 us
run 8 us
relaunch_sim
run 1 ms
run 1 ms
relaunch_sim
run 2 ms
run 10 ms
run 5.1 ms
run 5.1 ms
restart
relaunch_sim
run 17.1 ms
run 1 ms
run 5 ms
save_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top initialization_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
source initialization_tb.tcl
run 7 ms
run 7 ms
relaunch_sim
relaunch_sim
relaunch_sim
run 7 ms
run 1 ms
relaunch_sim
run 7 ms
run 1 ms
relaunch_sim
run 7.2 ms
relaunch_sim
run 7.2 ms
relaunch_sim
run 7.2 ms
relaunch_sim
run 7.2 ms
relaunch_sim
run 7.2 ms
save_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top apatb_ConvNormReluPoolWrapper_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
source apatb_ConvNormReluPoolWrapper_top.tcl
run 16.9 ms
run 5 ms
run 2 ms
restart
run 18 ms
run 18 ms
save_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top initialization_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
source initialization_tb.tcl
run 7.2 ms
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top apatb_ConvNormReluPoolWrapper_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
source apatb_ConvNormReluPoolWrapper_top.tcl
run 1 us
run 12 ms
run 5.1 ms
restart
run 5.1 us
restart
run 5.1 us
restart
run 5.1 us
save_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top initialization_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
source initialization_tb.tcl
restart
run 5.1 us
save_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top apatb_ConvNormReluPoolWrapper_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
source apatb_ConvNormReluPoolWrapper_top.tcl
run 5.1 us
restart
run 5.1 us
relaunch_sim
run 5.1 us
run 5.1 us
relaunch_sim
run 5.1 us
run 18 ms
save_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
close_sim
