
centos-preinstalled/ubsha1:     file format elf32-littlearm


Disassembly of section .init:

00010700 <.init>:
   10700:	push	{r3, lr}
   10704:	bl	10ab4 <close@plt+0x298>
   10708:	pop	{r3, pc}

Disassembly of section .plt:

0001070c <free@plt-0x14>:
   1070c:	push	{lr}		; (str lr, [sp, #-4]!)
   10710:	ldr	lr, [pc, #4]	; 1071c <free@plt-0x4>
   10714:	add	lr, pc, lr
   10718:	ldr	pc, [lr, #8]!
   1071c:	andeq	r2, r1, r4, ror #17

00010720 <free@plt>:
   10720:	add	ip, pc, #0, 12
   10724:	add	ip, ip, #73728	; 0x12000
   10728:	ldr	pc, [ip, #2276]!	; 0x8e4

0001072c <memcpy@plt>:
   1072c:	add	ip, pc, #0, 12
   10730:	add	ip, ip, #73728	; 0x12000
   10734:	ldr	pc, [ip, #2268]!	; 0x8dc

00010738 <lseek@plt>:
   10738:	add	ip, pc, #0, 12
   1073c:	add	ip, ip, #73728	; 0x12000
   10740:	ldr	pc, [ip, #2260]!	; 0x8d4

00010744 <__stack_chk_fail@plt>:
   10744:	add	ip, pc, #0, 12
   10748:	add	ip, ip, #73728	; 0x12000
   1074c:	ldr	pc, [ip, #2252]!	; 0x8cc

00010750 <puts@plt>:
   10750:	add	ip, pc, #0, 12
   10754:	add	ip, ip, #73728	; 0x12000
   10758:	ldr	pc, [ip, #2244]!	; 0x8c4

0001075c <malloc@plt>:
   1075c:	add	ip, pc, #0, 12
   10760:	add	ip, ip, #73728	; 0x12000
   10764:	ldr	pc, [ip, #2236]!	; 0x8bc

00010768 <__libc_start_main@plt>:
   10768:	add	ip, pc, #0, 12
   1076c:	add	ip, ip, #73728	; 0x12000
   10770:	ldr	pc, [ip, #2228]!	; 0x8b4

00010774 <strerror@plt>:
   10774:	add	ip, pc, #0, 12
   10778:	add	ip, ip, #73728	; 0x12000
   1077c:	ldr	pc, [ip, #2220]!	; 0x8ac

00010780 <__fxstat@plt>:
   10780:	add	ip, pc, #0, 12
   10784:	add	ip, ip, #73728	; 0x12000
   10788:	ldr	pc, [ip, #2212]!	; 0x8a4

0001078c <__gmon_start__@plt>:
   1078c:	add	ip, pc, #0, 12
   10790:	add	ip, ip, #73728	; 0x12000
   10794:	ldr	pc, [ip, #2204]!	; 0x89c

00010798 <open@plt>:
   10798:	add	ip, pc, #0, 12
   1079c:	add	ip, ip, #73728	; 0x12000
   107a0:	ldr	pc, [ip, #2196]!	; 0x894

000107a4 <exit@plt>:
   107a4:	add	ip, pc, #0, 12
   107a8:	add	ip, ip, #73728	; 0x12000
   107ac:	ldr	pc, [ip, #2188]!	; 0x88c

000107b0 <mmap@plt>:
   107b0:	add	ip, pc, #0, 12
   107b4:	add	ip, ip, #73728	; 0x12000
   107b8:	ldr	pc, [ip, #2180]!	; 0x884

000107bc <__errno_location@plt>:
   107bc:	add	ip, pc, #0, 12
   107c0:	add	ip, ip, #73728	; 0x12000
   107c4:	ldr	pc, [ip, #2172]!	; 0x87c

000107c8 <memset@plt>:
   107c8:	add	ip, pc, #0, 12
   107cc:	add	ip, ip, #73728	; 0x12000
   107d0:	ldr	pc, [ip, #2164]!	; 0x874

000107d4 <putchar@plt>:
   107d4:	add	ip, pc, #0, 12
   107d8:	add	ip, ip, #73728	; 0x12000
   107dc:	ldr	pc, [ip, #2156]!	; 0x86c

000107e0 <__printf_chk@plt>:
   107e0:	add	ip, pc, #0, 12
   107e4:	add	ip, ip, #73728	; 0x12000
   107e8:	ldr	pc, [ip, #2148]!	; 0x864

000107ec <write@plt>:
   107ec:	add	ip, pc, #0, 12
   107f0:	add	ip, ip, #73728	; 0x12000
   107f4:	ldr	pc, [ip, #2140]!	; 0x85c

000107f8 <__fprintf_chk@plt>:
   107f8:	add	ip, pc, #0, 12
   107fc:	add	ip, ip, #73728	; 0x12000
   10800:	ldr	pc, [ip, #2132]!	; 0x854

00010804 <munmap@plt>:
   10804:	add	ip, pc, #0, 12
   10808:	add	ip, ip, #73728	; 0x12000
   1080c:	ldr	pc, [ip, #2124]!	; 0x84c

00010810 <abort@plt>:
   10810:	add	ip, pc, #0, 12
   10814:	add	ip, ip, #73728	; 0x12000
   10818:	ldr	pc, [ip, #2116]!	; 0x844

0001081c <close@plt>:
   1081c:	add	ip, pc, #0, 12
   10820:	add	ip, ip, #73728	; 0x12000
   10824:	ldr	pc, [ip, #2108]!	; 0x83c

Disassembly of section .text:

00010828 <.text>:
   10828:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1082c:	movw	r6, #12032	; 0x2f00
   10830:	movt	r6, #2
   10834:	sub	sp, sp, #132	; 0x84
   10838:	cmp	r0, #1
   1083c:	ldr	r2, [r6]
   10840:	str	r2, [sp, #124]	; 0x7c
   10844:	ble	10978 <close@plt+0x15c>
   10848:	mov	r3, r1
   1084c:	ldr	r0, [r1, #4]
   10850:	ldr	r3, [r3]
   10854:	mov	r1, #2
   10858:	str	r0, [sp, #12]
   1085c:	str	r3, [sp, #8]
   10860:	bl	10798 <open@plt>
   10864:	subs	r8, r0, #0
   10868:	blt	10994 <close@plt+0x178>
   1086c:	add	r2, sp, #16
   10870:	mov	r1, r8
   10874:	mov	r0, #3
   10878:	bl	10780 <__fxstat@plt>
   1087c:	cmp	r0, #0
   10880:	blt	10a44 <close@plt+0x228>
   10884:	ldr	r7, [sp, #60]	; 0x3c
   10888:	mov	r4, #0
   1088c:	mov	r3, #1
   10890:	str	r8, [sp]
   10894:	str	r4, [sp, #4]
   10898:	mov	r0, r4
   1089c:	mov	r1, r7
   108a0:	mov	r2, r3
   108a4:	bl	107b0 <mmap@plt>
   108a8:	cmn	r0, #1
   108ac:	mov	sl, r0
   108b0:	beq	10a10 <close@plt+0x1f4>
   108b4:	mov	r0, r7
   108b8:	bl	1075c <malloc@plt>
   108bc:	mov	r2, r7
   108c0:	mov	r1, sl
   108c4:	mov	r9, r0
   108c8:	bl	1072c <memcpy@plt>
   108cc:	sub	r3, r7, #33	; 0x21
   108d0:	sub	r2, r7, #13
   108d4:	add	r3, r9, r3
   108d8:	add	r2, r9, r2
   108dc:	strb	r4, [r3, #1]!
   108e0:	cmp	r3, r2
   108e4:	bne	108dc <close@plt+0xc0>
   108e8:	mov	r1, r7
   108ec:	mov	r0, r9
   108f0:	add	r2, sp, #104	; 0x68
   108f4:	movw	r4, #9688	; 0x25d8
   108f8:	bl	12208 <close@plt+0x19ec>
   108fc:	movw	r0, #9676	; 0x25cc
   10900:	movt	r0, #1
   10904:	movt	r4, #1
   10908:	bl	10750 <puts@plt>
   1090c:	add	fp, sp, #103	; 0x67
   10910:	add	r5, sp, #123	; 0x7b
   10914:	ldrb	r2, [fp, #1]!
   10918:	mov	r1, r4
   1091c:	mov	r0, #1
   10920:	bl	107e0 <__printf_chk@plt>
   10924:	cmp	r5, fp
   10928:	bne	10914 <close@plt+0xf8>
   1092c:	mov	r0, #10
   10930:	bl	107d4 <putchar@plt>
   10934:	mov	r2, #2
   10938:	mvn	r1, #31
   1093c:	mov	r0, r8
   10940:	bl	10738 <lseek@plt>
   10944:	add	r1, sp, #104	; 0x68
   10948:	mov	r2, #20
   1094c:	mov	r0, r8
   10950:	bl	107ec <write@plt>
   10954:	cmp	r0, #20
   10958:	bne	109dc <close@plt+0x1c0>
   1095c:	mov	r0, r9
   10960:	bl	10720 <free@plt>
   10964:	mov	r1, r7
   10968:	mov	r0, sl
   1096c:	bl	10804 <munmap@plt>
   10970:	mov	r0, r8
   10974:	bl	1081c <close@plt>
   10978:	ldr	r2, [sp, #124]	; 0x7c
   1097c:	mov	r0, #0
   10980:	ldr	r3, [r6]
   10984:	cmp	r2, r3
   10988:	bne	109d8 <close@plt+0x1bc>
   1098c:	add	sp, sp, #132	; 0x84
   10990:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10994:	movw	r3, #12396	; 0x306c
   10998:	movt	r3, #2
   1099c:	ldr	r4, [r3]
   109a0:	bl	107bc <__errno_location@plt>
   109a4:	ldr	r0, [r0]
   109a8:	bl	10774 <strerror@plt>
   109ac:	ldr	r3, [sp, #12]
   109b0:	movw	r2, #9604	; 0x2584
   109b4:	movt	r2, #1
   109b8:	mov	r1, #1
   109bc:	str	r3, [sp]
   109c0:	ldr	r3, [sp, #8]
   109c4:	str	r0, [sp, #4]
   109c8:	mov	r0, r4
   109cc:	bl	107f8 <__fprintf_chk@plt>
   109d0:	mov	r0, #1
   109d4:	bl	107a4 <exit@plt>
   109d8:	bl	10744 <__stack_chk_fail@plt>
   109dc:	movw	r3, #12396	; 0x306c
   109e0:	movt	r3, #2
   109e4:	ldr	r4, [r3]
   109e8:	bl	107bc <__errno_location@plt>
   109ec:	ldr	r0, [r0]
   109f0:	bl	10774 <strerror@plt>
   109f4:	ldr	r3, [sp, #12]
   109f8:	movw	r2, #9696	; 0x25e0
   109fc:	mov	r1, #1
   10a00:	movt	r2, #1
   10a04:	str	r3, [sp]
   10a08:	ldr	r3, [sp, #8]
   10a0c:	b	109c4 <close@plt+0x1a8>
   10a10:	movw	r3, #12396	; 0x306c
   10a14:	movt	r3, #2
   10a18:	ldr	r4, [r3]
   10a1c:	bl	107bc <__errno_location@plt>
   10a20:	ldr	r0, [r0]
   10a24:	bl	10774 <strerror@plt>
   10a28:	ldr	r3, [sp, #12]
   10a2c:	movw	r2, #9652	; 0x25b4
   10a30:	mov	r1, #1
   10a34:	movt	r2, #1
   10a38:	str	r3, [sp]
   10a3c:	ldr	r3, [sp, #8]
   10a40:	b	109c4 <close@plt+0x1a8>
   10a44:	movw	r3, #12396	; 0x306c
   10a48:	movt	r3, #2
   10a4c:	ldr	r4, [r3]
   10a50:	bl	107bc <__errno_location@plt>
   10a54:	ldr	r0, [r0]
   10a58:	bl	10774 <strerror@plt>
   10a5c:	ldr	r3, [sp, #12]
   10a60:	movw	r2, #9628	; 0x259c
   10a64:	mov	r1, #1
   10a68:	movt	r2, #1
   10a6c:	str	r3, [sp]
   10a70:	ldr	r3, [sp, #8]
   10a74:	b	109c4 <close@plt+0x1a8>
   10a78:	mov	fp, #0
   10a7c:	mov	lr, #0
   10a80:	pop	{r1}		; (ldr r1, [sp], #4)
   10a84:	mov	r2, sp
   10a88:	push	{r2}		; (str r2, [sp, #-4]!)
   10a8c:	push	{r0}		; (str r0, [sp, #-4]!)
   10a90:	ldr	ip, [pc, #16]	; 10aa8 <close@plt+0x28c>
   10a94:	push	{ip}		; (str ip, [sp, #-4]!)
   10a98:	ldr	r0, [pc, #12]	; 10aac <close@plt+0x290>
   10a9c:	ldr	r3, [pc, #12]	; 10ab0 <close@plt+0x294>
   10aa0:	bl	10768 <__libc_start_main@plt>
   10aa4:	bl	10810 <abort@plt>
   10aa8:	andeq	r2, r1, r0, ror r5
   10aac:	andeq	r0, r1, r8, lsr #16
   10ab0:	andeq	r2, r1, ip, lsl #10
   10ab4:	ldr	r3, [pc, #20]	; 10ad0 <close@plt+0x2b4>
   10ab8:	ldr	r2, [pc, #20]	; 10ad4 <close@plt+0x2b8>
   10abc:	add	r3, pc, r3
   10ac0:	ldr	r2, [r3, r2]
   10ac4:	cmp	r2, #0
   10ac8:	bxeq	lr
   10acc:	b	1078c <__gmon_start__@plt>
   10ad0:	andeq	r2, r1, ip, lsr r5
   10ad4:	andeq	r0, r0, r4, rrx
   10ad8:	movw	r0, #12396	; 0x306c
   10adc:	movt	r0, #2
   10ae0:	movw	r3, #12396	; 0x306c
   10ae4:	movt	r3, #2
   10ae8:	cmp	r3, r0
   10aec:	bxeq	lr
   10af0:	movw	r3, #0
   10af4:	movt	r3, #0
   10af8:	cmp	r3, #0
   10afc:	bxeq	lr
   10b00:	bx	r3
   10b04:	movw	r0, #12396	; 0x306c
   10b08:	movt	r0, #2
   10b0c:	movw	r1, #12396	; 0x306c
   10b10:	movt	r1, #2
   10b14:	sub	r1, r1, r0
   10b18:	asr	r1, r1, #2
   10b1c:	add	r1, r1, r1, lsr #31
   10b20:	asrs	r1, r1, #1
   10b24:	bxeq	lr
   10b28:	movw	r3, #0
   10b2c:	movt	r3, #0
   10b30:	cmp	r3, #0
   10b34:	bxeq	lr
   10b38:	bx	r3
   10b3c:	push	{r4, lr}
   10b40:	movw	r4, #12400	; 0x3070
   10b44:	movt	r4, #2
   10b48:	ldrb	r3, [r4]
   10b4c:	cmp	r3, #0
   10b50:	popne	{r4, pc}
   10b54:	bl	10ad8 <close@plt+0x2bc>
   10b58:	mov	r3, #1
   10b5c:	strb	r3, [r4]
   10b60:	pop	{r4, pc}
   10b64:	b	10b04 <close@plt+0x2e8>
   10b68:	ldr	r3, [r0, #12]
   10b6c:	movw	r2, #31129	; 0x7999
   10b70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10b74:	sub	sp, sp, #100	; 0x64
   10b78:	ldr	r7, [r0, #16]
   10b7c:	movt	r2, #23170	; 0x5a82
   10b80:	ldr	ip, [r0, #20]
   10b84:	ror	lr, r3, #2
   10b88:	ldr	r5, [r0, #24]
   10b8c:	eor	r4, r7, lr
   10b90:	ldr	r9, [r0, #8]
   10b94:	eor	r6, r7, ip
   10b98:	ldr	r8, [r1]
   10b9c:	and	r6, r6, r3
   10ba0:	str	r5, [sp, #88]	; 0x58
   10ba4:	add	r5, r5, r2
   10ba8:	str	r0, [sp, #92]	; 0x5c
   10bac:	add	r5, r5, r9, ror #27
   10bb0:	ldr	r0, [r1, #4]
   10bb4:	and	r4, r4, r9
   10bb8:	eor	r6, r6, ip
   10bbc:	str	ip, [sp, #84]	; 0x54
   10bc0:	rev	r8, r8
   10bc4:	add	ip, ip, r2
   10bc8:	eor	r4, r4, r7
   10bcc:	add	r6, r6, r5
   10bd0:	add	r5, r8, r6
   10bd4:	rev	fp, r0
   10bd8:	ldr	sl, [r1, #8]
   10bdc:	add	r4, r4, ip
   10be0:	ror	ip, r9, #2
   10be4:	add	r4, r4, fp
   10be8:	eor	r6, lr, ip
   10bec:	add	r4, r4, r5, ror #27
   10bf0:	ror	r0, r5, #2
   10bf4:	str	r8, [sp, #16]
   10bf8:	str	r7, [sp, #80]	; 0x50
   10bfc:	rev	sl, sl
   10c00:	ldr	r8, [r1, #12]
   10c04:	and	r6, r6, r5
   10c08:	add	r7, r7, r2
   10c0c:	eor	r5, ip, r0
   10c10:	add	r7, r7, sl
   10c14:	eor	r6, r6, lr
   10c18:	str	fp, [sp, #20]
   10c1c:	rev	r8, r8
   10c20:	ror	fp, r4, #2
   10c24:	str	sl, [sp, #24]
   10c28:	and	r5, r5, r4
   10c2c:	ldr	sl, [r1, #16]
   10c30:	add	lr, lr, r2
   10c34:	add	r6, r6, r7
   10c38:	add	r6, r6, r4, ror #27
   10c3c:	str	r8, [sp, #4]
   10c40:	add	lr, lr, r8
   10c44:	eor	r7, r0, fp
   10c48:	ldr	r8, [r1, #20]
   10c4c:	eor	r5, r5, ip
   10c50:	add	r5, r5, lr
   10c54:	add	ip, ip, r2
   10c58:	rev	lr, sl
   10c5c:	and	r7, r7, r6
   10c60:	add	r5, r5, r6, ror #27
   10c64:	str	lr, [sp, #8]
   10c68:	ror	r6, r6, #2
   10c6c:	add	ip, ip, lr
   10c70:	eor	r7, r7, r0
   10c74:	rev	lr, r8
   10c78:	ldr	r8, [r1, #24]
   10c7c:	eor	r4, fp, r6
   10c80:	add	r7, r7, ip
   10c84:	str	lr, [sp, #32]
   10c88:	add	r7, r7, r5, ror #27
   10c8c:	add	ip, lr, r2
   10c90:	and	r4, r4, r5
   10c94:	ror	lr, r5, #2
   10c98:	rev	r5, r8
   10c9c:	add	r0, ip, r0
   10ca0:	eor	r4, r4, fp
   10ca4:	eor	ip, r6, lr
   10ca8:	mov	r8, r5
   10cac:	ldr	r5, [r1, #28]
   10cb0:	add	sl, r8, r2
   10cb4:	and	ip, ip, r7
   10cb8:	rev	r5, r5
   10cbc:	add	r4, r4, r0
   10cc0:	ror	r0, r7, #2
   10cc4:	add	r4, r4, r7, ror #27
   10cc8:	add	fp, sl, fp
   10ccc:	eor	sl, ip, r6
   10cd0:	mov	ip, r5
   10cd4:	eor	r5, lr, r0
   10cd8:	ldr	r7, [r1, #32]
   10cdc:	and	r5, r5, r4
   10ce0:	str	r9, [sp, #72]	; 0x48
   10ce4:	add	sl, sl, fp
   10ce8:	add	r9, ip, r2
   10cec:	add	sl, sl, r4, ror #27
   10cf0:	str	ip, [sp, #56]	; 0x38
   10cf4:	ror	r4, r4, #2
   10cf8:	add	r6, r9, r6
   10cfc:	eor	ip, r5, lr
   10d00:	eor	r9, r0, r4
   10d04:	rev	r5, r7
   10d08:	add	ip, ip, r6
   10d0c:	ldr	r6, [r1, #36]	; 0x24
   10d10:	add	ip, ip, sl, ror #27
   10d14:	str	r5, [sp, #12]
   10d18:	and	r9, r9, sl
   10d1c:	add	r5, r5, r2
   10d20:	ror	sl, sl, #2
   10d24:	add	r5, r5, lr
   10d28:	eor	r9, r9, r0
   10d2c:	rev	lr, r6
   10d30:	eor	r6, r4, sl
   10d34:	add	r7, lr, r2
   10d38:	str	r8, [sp, #28]
   10d3c:	add	r9, r9, r5
   10d40:	ldr	r8, [r1, #40]	; 0x28
   10d44:	and	r6, r6, ip
   10d48:	add	r9, r9, ip, ror #27
   10d4c:	str	r3, [sp, #76]	; 0x4c
   10d50:	eor	r6, r6, r4
   10d54:	str	lr, [sp, #40]	; 0x28
   10d58:	add	r0, r7, r0
   10d5c:	ror	lr, ip, #2
   10d60:	ldr	r7, [r1, #44]	; 0x2c
   10d64:	rev	r8, r8
   10d68:	eor	r5, sl, lr
   10d6c:	add	r0, r6, r0
   10d70:	add	fp, r8, r2
   10d74:	add	r0, r0, r9, ror #27
   10d78:	and	r5, r5, r9
   10d7c:	ror	r9, r9, #2
   10d80:	rev	r3, r7
   10d84:	eor	r5, r5, sl
   10d88:	add	r4, fp, r4
   10d8c:	eor	fp, lr, r9
   10d90:	str	r8, [sp, #36]	; 0x24
   10d94:	add	r4, r5, r4
   10d98:	ldr	r8, [r1, #48]	; 0x30
   10d9c:	add	r5, r3, r2
   10da0:	and	fp, fp, r0
   10da4:	add	r4, r4, r0, ror #27
   10da8:	ldr	r7, [r1, #52]	; 0x34
   10dac:	ror	r0, r0, #2
   10db0:	add	sl, r5, sl
   10db4:	eor	fp, fp, lr
   10db8:	rev	r6, r8
   10dbc:	eor	ip, r9, r0
   10dc0:	add	fp, fp, sl
   10dc4:	str	r6, [sp, #44]	; 0x2c
   10dc8:	ror	sl, r4, #2
   10dcc:	add	fp, fp, r4, ror #27
   10dd0:	add	r6, r6, r2
   10dd4:	and	ip, ip, r4
   10dd8:	rev	r4, r7
   10ddc:	ldr	r7, [r1, #56]	; 0x38
   10de0:	str	r3, [sp, #60]	; 0x3c
   10de4:	add	lr, r6, lr
   10de8:	ldr	r3, [sp, #24]
   10dec:	eor	r6, ip, r9
   10df0:	ldr	ip, [sp, #16]
   10df4:	add	r8, r4, r2
   10df8:	eor	r5, r0, sl
   10dfc:	add	r6, r6, lr
   10e00:	rev	lr, r7
   10e04:	ldr	r7, [r1, #60]	; 0x3c
   10e08:	ldr	r1, [sp, #12]
   10e0c:	add	r9, r8, r9
   10e10:	and	r5, r5, fp
   10e14:	eor	r8, ip, r3
   10e18:	add	r6, r6, fp, ror #27
   10e1c:	eor	r5, r5, r0
   10e20:	ror	fp, fp, #2
   10e24:	eor	r8, r8, r1
   10e28:	add	r1, lr, r2
   10e2c:	eor	ip, sl, fp
   10e30:	add	r0, r1, r0
   10e34:	add	r5, r5, r9
   10e38:	ldr	r1, [sp, #4]
   10e3c:	rev	r9, r7
   10e40:	ldr	r7, [sp, #20]
   10e44:	add	r5, r5, r6, ror #27
   10e48:	str	lr, [sp, #16]
   10e4c:	and	ip, ip, r6
   10e50:	ror	lr, r6, #2
   10e54:	ldr	r6, [sp, #40]	; 0x28
   10e58:	eor	r1, r7, r1
   10e5c:	str	r4, [sp, #48]	; 0x30
   10e60:	eor	r8, r8, r4
   10e64:	eor	ip, ip, sl
   10e68:	eor	r4, fp, lr
   10e6c:	eor	r1, r1, r6
   10e70:	ldr	r6, [sp, #8]
   10e74:	add	ip, ip, r0
   10e78:	and	r4, r4, r5
   10e7c:	add	r0, r9, r2
   10e80:	ror	r8, r8, #31
   10e84:	eor	r4, r4, fp
   10e88:	add	r0, r0, sl
   10e8c:	mov	sl, r3
   10e90:	eor	sl, sl, r6
   10e94:	ldr	r6, [sp, #16]
   10e98:	mov	r7, r9
   10e9c:	add	r0, r4, r0
   10ea0:	ror	r9, r5, #2
   10ea4:	add	r4, r8, r2
   10ea8:	add	ip, ip, r5, ror #27
   10eac:	str	r8, [sp, #20]
   10eb0:	eor	r5, lr, r9
   10eb4:	ldr	r8, [sp, #36]	; 0x24
   10eb8:	add	fp, r4, fp
   10ebc:	eor	r1, r1, r6
   10ec0:	ldr	r4, [sp, #4]
   10ec4:	and	r5, r5, ip
   10ec8:	ldr	r6, [sp, #32]
   10ecc:	eor	sl, sl, r8
   10ed0:	ldr	r3, [sp, #60]	; 0x3c
   10ed4:	eor	r5, r5, lr
   10ed8:	eor	r8, r4, r6
   10edc:	add	r5, r5, fp
   10ee0:	eor	r8, r8, r3
   10ee4:	ldr	fp, [sp, #8]
   10ee8:	ldr	r3, [sp, #28]
   10eec:	add	r0, r0, ip, ror #27
   10ef0:	str	r7, [sp, #52]	; 0x34
   10ef4:	ror	ip, ip, #2
   10ef8:	eor	sl, sl, r7
   10efc:	eor	r7, fp, r3
   10f00:	ldr	fp, [sp, #20]
   10f04:	ror	r1, r1, #31
   10f08:	eor	r4, r9, ip
   10f0c:	add	r6, r1, r2
   10f10:	and	r4, r4, r0
   10f14:	eor	r8, r8, fp
   10f18:	add	r6, r6, lr
   10f1c:	ldr	fp, [sp, #44]	; 0x2c
   10f20:	eor	r4, r4, r9
   10f24:	add	r5, r5, r0, ror #27
   10f28:	str	r1, [sp, #24]
   10f2c:	ror	r0, r0, #2
   10f30:	ldr	r1, [sp, #56]	; 0x38
   10f34:	ror	sl, sl, #31
   10f38:	add	r4, r4, r6
   10f3c:	str	sl, [sp, #28]
   10f40:	ldr	r6, [sp, #32]
   10f44:	ror	r8, r8, #31
   10f48:	str	r8, [sp, #8]
   10f4c:	eor	lr, ip, r0
   10f50:	ldr	r8, [sp, #24]
   10f54:	eor	r7, r7, fp
   10f58:	add	fp, sl, r2
   10f5c:	and	lr, lr, r5
   10f60:	eor	r7, r7, r8
   10f64:	add	r9, fp, r9
   10f68:	ldr	fp, [sp, #8]
   10f6c:	eor	lr, lr, ip
   10f70:	ldr	r8, [sp, #48]	; 0x30
   10f74:	add	lr, lr, r9
   10f78:	add	r2, fp, r2
   10f7c:	ror	r9, r7, #31
   10f80:	ldr	fp, [sp, #12]
   10f84:	eor	r6, r6, r1
   10f88:	ror	sl, r5, #2
   10f8c:	eor	r6, r6, r8
   10f90:	eor	r8, r3, fp
   10f94:	mov	r3, r9
   10f98:	ldr	r9, [sp, #28]
   10f9c:	add	r5, r4, r5, ror #27
   10fa0:	eor	r4, r0, sl
   10fa4:	add	r2, r2, ip
   10fa8:	and	r4, r4, r5
   10fac:	eor	r6, r6, r9
   10fb0:	ldr	r9, [sp, #16]
   10fb4:	add	lr, lr, r5, ror #27
   10fb8:	eor	ip, r4, r0
   10fbc:	ror	r5, r5, #2
   10fc0:	movw	r4, #60321	; 0xeba1
   10fc4:	movt	r4, #28377	; 0x6ed9
   10fc8:	add	r7, r3, r4
   10fcc:	eor	r8, r8, r9
   10fd0:	eor	r9, sl, r5
   10fd4:	str	r4, [sp, #4]
   10fd8:	eor	r9, r9, lr
   10fdc:	add	r0, r7, r0
   10fe0:	ldr	r4, [sp, #8]
   10fe4:	add	ip, ip, r2
   10fe8:	add	r0, r9, r0
   10fec:	mov	r2, r1
   10ff0:	ldr	r9, [sp, #4]
   10ff4:	ror	fp, r6, #31
   10ff8:	ldr	r1, [sp, #40]	; 0x28
   10ffc:	add	ip, ip, lr, ror #27
   11000:	ldr	r6, [sp, #52]	; 0x34
   11004:	ror	lr, lr, #2
   11008:	ldr	r7, [sp, #12]
   1100c:	eor	r2, r2, r1
   11010:	eor	r8, r8, r4
   11014:	add	r4, fp, r9
   11018:	ldr	r9, [sp, #36]	; 0x24
   1101c:	eor	r2, r2, r6
   11020:	add	sl, r4, sl
   11024:	eor	r6, r5, lr
   11028:	ldr	r4, [sp, #20]
   1102c:	eor	r6, r6, ip
   11030:	eor	r7, r7, r9
   11034:	ldr	r9, [sp, #4]
   11038:	add	r0, r0, ip, ror #27
   1103c:	ror	r8, r8, #31
   11040:	ror	ip, ip, #2
   11044:	eor	r7, r7, r4
   11048:	add	sl, r6, sl
   1104c:	mov	r6, r1
   11050:	ldr	r1, [sp, #60]	; 0x3c
   11054:	add	r4, r8, r9
   11058:	str	r8, [sp, #32]
   1105c:	eor	r2, r2, r3
   11060:	str	r3, [sp, #56]	; 0x38
   11064:	eor	r8, lr, ip
   11068:	ldr	r3, [sp, #24]
   1106c:	eor	r7, r7, fp
   11070:	eor	r8, r8, r0
   11074:	eor	r6, r6, r1
   11078:	add	r5, r4, r5
   1107c:	eor	r6, r6, r3
   11080:	add	r5, r8, r5
   11084:	ldr	r3, [sp, #44]	; 0x2c
   11088:	ldr	r8, [sp, #36]	; 0x24
   1108c:	ror	r7, r7, #31
   11090:	ror	r2, r2, #31
   11094:	add	sl, sl, r0, ror #27
   11098:	add	r9, r2, r9
   1109c:	eor	r8, r8, r3
   110a0:	mov	r3, r7
   110a4:	ldr	r7, [sp, #32]
   110a8:	add	lr, r9, lr
   110ac:	ldr	r9, [sp, #28]
   110b0:	ror	r0, r0, #2
   110b4:	eor	r6, r6, r7
   110b8:	eor	r4, ip, r0
   110bc:	eor	r8, r8, r9
   110c0:	ldr	r9, [sp, #4]
   110c4:	add	r5, r5, sl, ror #27
   110c8:	ldr	r7, [sp, #48]	; 0x30
   110cc:	eor	r4, r4, sl
   110d0:	ror	r6, r6, #31
   110d4:	ror	sl, sl, #2
   110d8:	add	r9, r3, r9
   110dc:	add	r4, r4, lr
   110e0:	eor	lr, r0, sl
   110e4:	str	r3, [sp, #36]	; 0x24
   110e8:	add	ip, r9, ip
   110ec:	eor	r7, r1, r7
   110f0:	eor	lr, lr, r5
   110f4:	mov	r1, r6
   110f8:	ldr	r6, [sp, #8]
   110fc:	eor	r8, r8, r2
   11100:	ldr	r9, [sp, #4]
   11104:	add	lr, lr, ip
   11108:	ldr	ip, [sp, #36]	; 0x24
   1110c:	add	r4, r4, r5, ror #27
   11110:	eor	r7, r7, r6
   11114:	ror	r5, r5, #2
   11118:	ldr	r3, [sp, #44]	; 0x2c
   1111c:	add	r9, r1, r9
   11120:	eor	r6, sl, r5
   11124:	eor	r7, r7, ip
   11128:	ror	ip, r8, #31
   1112c:	ldr	r8, [sp, #16]
   11130:	add	r0, r9, r0
   11134:	eor	r6, r6, r4
   11138:	str	ip, [sp, #40]	; 0x28
   1113c:	eor	r8, r3, r8
   11140:	ldr	ip, [sp, #56]	; 0x38
   11144:	add	r6, r6, r0
   11148:	ldr	r3, [sp, #40]	; 0x28
   1114c:	add	lr, lr, r4, ror #27
   11150:	ldr	r0, [sp, #4]
   11154:	ror	r4, r4, #2
   11158:	eor	r8, r8, ip
   1115c:	str	r1, [sp, #60]	; 0x3c
   11160:	add	r9, r3, r0
   11164:	ror	r0, r7, #31
   11168:	ldr	r7, [sp, #52]	; 0x34
   1116c:	eor	ip, r5, r4
   11170:	str	r0, [sp, #12]
   11174:	eor	r8, r8, r1
   11178:	ldr	r0, [sp, #48]	; 0x30
   1117c:	add	r6, r6, lr, ror #27
   11180:	ldr	r1, [sp, #12]
   11184:	add	sl, r9, sl
   11188:	eor	r7, r0, r7
   1118c:	ldr	r0, [sp, #4]
   11190:	eor	ip, ip, lr
   11194:	ror	lr, lr, #2
   11198:	add	r9, r1, r0
   1119c:	add	ip, ip, sl
   111a0:	eor	r0, r4, lr
   111a4:	ror	sl, r8, #31
   111a8:	ldr	r8, [sp, #16]
   111ac:	eor	r0, r0, r6
   111b0:	str	sl, [sp, #44]	; 0x2c
   111b4:	eor	r7, r7, fp
   111b8:	ldr	sl, [sp, #20]
   111bc:	add	r5, r9, r5
   111c0:	ldr	r9, [sp, #32]
   111c4:	eor	r7, r7, r3
   111c8:	eor	r8, r8, sl
   111cc:	ldr	r3, [sp, #44]	; 0x2c
   111d0:	add	r5, r0, r5
   111d4:	ldr	r0, [sp, #4]
   111d8:	eor	r8, r8, r9
   111dc:	add	ip, ip, r6, ror #27
   111e0:	add	r9, r3, r0
   111e4:	eor	r8, r8, r1
   111e8:	ldr	r0, [sp, #52]	; 0x34
   111ec:	ror	r6, r6, #2
   111f0:	ldr	r1, [sp, #24]
   111f4:	ror	r7, r7, #31
   111f8:	str	r7, [sp, #16]
   111fc:	eor	sl, lr, r6
   11200:	eor	r7, r0, r1
   11204:	add	r4, r9, r4
   11208:	ldr	r1, [sp, #16]
   1120c:	eor	sl, sl, ip
   11210:	ldr	r9, [sp, #4]
   11214:	add	r5, r5, ip, ror #27
   11218:	add	r4, sl, r4
   1121c:	ror	ip, ip, #2
   11220:	ldr	sl, [sp, #28]
   11224:	add	r9, r1, r9
   11228:	ror	r8, r8, #31
   1122c:	str	r8, [sp, #48]	; 0x30
   11230:	ldr	r8, [sp, #20]
   11234:	eor	r0, r6, ip
   11238:	add	lr, r9, lr
   1123c:	ldr	r9, [sp, #36]	; 0x24
   11240:	eor	r0, r0, r5
   11244:	eor	r8, r8, sl
   11248:	eor	r8, r8, r9
   1124c:	add	lr, r0, lr
   11250:	ldr	r9, [sp, #48]	; 0x30
   11254:	eor	r8, r8, r1
   11258:	ldr	r0, [sp, #4]
   1125c:	add	r4, r4, r5, ror #27
   11260:	ldr	r1, [sp, #24]
   11264:	ror	r5, r5, #2
   11268:	add	r9, r9, r0
   1126c:	ldr	r0, [sp, #8]
   11270:	eor	r7, r7, r2
   11274:	eor	sl, ip, r5
   11278:	eor	r7, r7, r3
   1127c:	eor	r1, r1, r0
   11280:	ldr	r0, [sp, #60]	; 0x3c
   11284:	eor	sl, sl, r4
   11288:	add	r6, r9, r6
   1128c:	ror	r7, r7, #31
   11290:	ldr	r9, [sp, #48]	; 0x30
   11294:	eor	r1, r1, r0
   11298:	add	r6, sl, r6
   1129c:	ldr	r0, [sp, #4]
   112a0:	ror	r8, r8, #31
   112a4:	str	r8, [sp, #20]
   112a8:	ldr	sl, [sp, #28]
   112ac:	add	lr, lr, r4, ror #27
   112b0:	ldr	r8, [sp, #56]	; 0x38
   112b4:	ror	r4, r4, #2
   112b8:	mov	r3, r7
   112bc:	eor	r1, r1, r9
   112c0:	add	r7, r7, r0
   112c4:	eor	r8, sl, r8
   112c8:	eor	r0, r5, r4
   112cc:	ldr	sl, [sp, #40]	; 0x28
   112d0:	eor	r0, r0, lr
   112d4:	add	ip, r7, ip
   112d8:	eor	r8, r8, sl
   112dc:	add	ip, r0, ip
   112e0:	ldr	sl, [sp, #20]
   112e4:	ror	r1, r1, #31
   112e8:	ldr	r0, [sp, #4]
   112ec:	add	r6, r6, lr, ror #27
   112f0:	ror	lr, lr, #2
   112f4:	eor	r8, r8, r3
   112f8:	add	r9, sl, r0
   112fc:	eor	sl, r4, lr
   11300:	mov	r0, r1
   11304:	ldr	r1, [sp, #8]
   11308:	ldr	r7, [sp, #12]
   1130c:	eor	sl, sl, r6
   11310:	add	r5, r9, r5
   11314:	eor	r1, r1, fp
   11318:	add	r5, sl, r5
   1131c:	ror	sl, r8, #31
   11320:	str	sl, [sp, #24]
   11324:	eor	r1, r1, r7
   11328:	ldr	sl, [sp, #20]
   1132c:	add	ip, ip, r6, ror #27
   11330:	str	r3, [sp, #52]	; 0x34
   11334:	mov	r3, r0
   11338:	ldr	r0, [sp, #4]
   1133c:	ror	r6, r6, #2
   11340:	ldr	r8, [sp, #56]	; 0x38
   11344:	eor	r1, r1, sl
   11348:	ldr	sl, [sp, #32]
   1134c:	add	r9, r3, r0
   11350:	eor	r0, lr, r6
   11354:	add	r4, r9, r4
   11358:	eor	r7, r8, sl
   1135c:	eor	r0, r0, ip
   11360:	ldr	r8, [sp, #44]	; 0x2c
   11364:	add	r4, r0, r4
   11368:	ldr	r9, [sp, #24]
   1136c:	add	r5, r5, ip, ror #27
   11370:	ldr	r0, [sp, #4]
   11374:	ror	ip, ip, #2
   11378:	eor	r7, r7, r8
   1137c:	ror	r1, r1, #31
   11380:	add	sl, r9, r0
   11384:	eor	r8, r6, ip
   11388:	eor	r7, r7, r3
   1138c:	mov	r0, r1
   11390:	eor	r8, r8, r5
   11394:	ldr	r1, [sp, #16]
   11398:	add	lr, sl, lr
   1139c:	eor	fp, fp, r2
   113a0:	add	lr, r8, lr
   113a4:	ror	r8, r7, #31
   113a8:	eor	fp, fp, r1
   113ac:	ldr	r1, [sp, #4]
   113b0:	add	r4, r4, r5, ror #27
   113b4:	mov	sl, r8
   113b8:	ror	r5, r5, #2
   113bc:	eor	fp, fp, r9
   113c0:	ldrd	r8, [sp, #32]
   113c4:	add	lr, lr, r4, ror #27
   113c8:	str	r3, [sp, #64]	; 0x40
   113cc:	mov	r3, r0
   113d0:	add	r0, r0, r1
   113d4:	eor	r1, ip, r5
   113d8:	eor	r7, r8, r9
   113dc:	eor	r1, r1, r4
   113e0:	ldr	r9, [sp, #48]	; 0x30
   113e4:	add	r6, r0, r6
   113e8:	add	r6, r1, r6
   113ec:	ror	fp, fp, #31
   113f0:	ldr	r1, [sp, #4]
   113f4:	ror	r4, r4, #2
   113f8:	eor	r7, r7, r9
   113fc:	mov	r8, sl
   11400:	add	r9, sl, r1
   11404:	mov	r0, fp
   11408:	eor	sl, r5, r4
   1140c:	ldr	fp, [sp, #60]	; 0x3c
   11410:	eor	r7, r7, r3
   11414:	ldr	r1, [sp, #52]	; 0x34
   11418:	eor	sl, sl, lr
   1141c:	add	ip, r9, ip
   11420:	eor	r2, r2, fp
   11424:	add	ip, sl, ip
   11428:	ror	sl, r7, #31
   1142c:	eor	r2, r2, r1
   11430:	str	r8, [sp, #60]	; 0x3c
   11434:	eor	r2, r2, r8
   11438:	ldr	r1, [sp, #4]
   1143c:	mov	r9, sl
   11440:	ldr	r8, [sp, #36]	; 0x24
   11444:	add	r6, r6, lr, ror #27
   11448:	ldr	sl, [sp, #40]	; 0x28
   1144c:	ror	lr, lr, #2
   11450:	str	r3, [sp, #56]	; 0x38
   11454:	mov	r3, r0
   11458:	eor	r7, r8, sl
   1145c:	add	r0, r0, r1
   11460:	ldr	r8, [sp, #4]
   11464:	eor	r1, r4, lr
   11468:	add	ip, ip, r6, ror #27
   1146c:	eor	r1, r1, r6
   11470:	ror	r6, r6, #2
   11474:	add	r5, r0, r5
   11478:	ror	r2, r2, #31
   1147c:	mov	r0, r9
   11480:	str	r2, [sp, #8]
   11484:	add	r9, r9, r8
   11488:	ldr	r2, [sp, #20]
   1148c:	eor	r8, lr, r6
   11490:	str	r3, [sp, #40]	; 0x28
   11494:	eor	r8, r8, ip
   11498:	add	r5, r1, r5
   1149c:	add	r4, r9, r4
   114a0:	ldr	r1, [sp, #12]
   114a4:	add	r9, r8, r4
   114a8:	eor	r7, r7, r2
   114ac:	ldr	r4, [sp, #64]	; 0x40
   114b0:	eor	r7, r7, r3
   114b4:	eor	r2, fp, r1
   114b8:	ldmib	sp, {r3, fp}
   114bc:	eor	r2, r2, r4
   114c0:	eor	r2, r2, r0
   114c4:	add	r5, r5, ip, ror #27
   114c8:	add	r3, fp, r3
   114cc:	ldr	fp, [sp, #44]	; 0x2c
   114d0:	ror	ip, ip, #2
   114d4:	add	lr, r3, lr
   114d8:	eor	r8, sl, fp
   114dc:	ror	r3, r7, #31
   114e0:	ror	sl, r2, #31
   114e4:	str	sl, [sp, #4]
   114e8:	ldr	sl, [sp, #24]
   114ec:	eor	r1, r6, ip
   114f0:	add	r9, r9, r5, ror #27
   114f4:	mov	r4, r3
   114f8:	eor	r1, r1, r5
   114fc:	eor	r8, r8, sl
   11500:	movw	r3, #48348	; 0xbcdc
   11504:	ldr	sl, [sp, #8]
   11508:	movt	r3, #36635	; 0x8f1b
   1150c:	ror	r5, r5, #2
   11510:	add	lr, r1, lr
   11514:	add	r1, r4, r3
   11518:	add	lr, lr, r9, ror #27
   1151c:	str	r4, [sp, #44]	; 0x2c
   11520:	eor	r8, r8, sl
   11524:	orr	r4, r9, r5
   11528:	ldr	sl, [sp, #16]
   1152c:	add	r6, r1, r6
   11530:	ldr	r1, [sp, #12]
   11534:	and	r4, r4, ip
   11538:	str	r0, [sp, #68]	; 0x44
   1153c:	ror	r0, r9, #2
   11540:	and	r9, r9, r5
   11544:	eor	r7, r1, sl
   11548:	orr	r4, r4, r9
   1154c:	ldr	sl, [sp, #56]	; 0x38
   11550:	add	r6, r6, lr, ror #27
   11554:	orr	r2, lr, r0
   11558:	add	r6, r4, r6
   1155c:	ldr	r4, [sp, #44]	; 0x2c
   11560:	and	r9, lr, r0
   11564:	ldr	r1, [sp, #4]
   11568:	and	r2, r2, r5
   1156c:	eor	r7, r7, sl
   11570:	orr	r2, r2, r9
   11574:	eor	r7, r7, r4
   11578:	ldr	r9, [sp, #48]	; 0x30
   1157c:	add	r1, r1, r3
   11580:	add	ip, r1, ip
   11584:	ror	r1, r8, #31
   11588:	eor	r8, fp, r9
   1158c:	ror	fp, r7, #31
   11590:	str	fp, [sp, #12]
   11594:	ror	lr, lr, #2
   11598:	ldr	fp, [sp, #60]	; 0x3c
   1159c:	add	r4, r1, r3
   115a0:	add	ip, r2, ip
   115a4:	add	r5, r4, r5
   115a8:	eor	r8, r8, fp
   115ac:	ldr	fp, [sp, #4]
   115b0:	ldr	r4, [sp, #16]
   115b4:	orr	r2, r6, lr
   115b8:	eor	r8, r8, fp
   115bc:	ldr	fp, [sp, #52]	; 0x34
   115c0:	add	ip, ip, r6, ror #27
   115c4:	str	r1, [sp, #28]
   115c8:	and	r2, r2, r0
   115cc:	ror	r1, r6, #2
   115d0:	and	r6, r6, lr
   115d4:	eor	r7, r4, fp
   115d8:	orr	r6, r2, r6
   115dc:	ldr	r4, [sp, #40]	; 0x28
   115e0:	ldr	r2, [sp, #12]
   115e4:	orr	sl, ip, r1
   115e8:	add	r5, r5, ip, ror #27
   115ec:	and	fp, ip, r1
   115f0:	add	r5, r6, r5
   115f4:	add	r2, r2, r3
   115f8:	ror	r6, r8, #31
   115fc:	and	sl, sl, lr
   11600:	ldr	r8, [sp, #28]
   11604:	eor	r7, r7, r4
   11608:	ldr	r4, [sp, #20]
   1160c:	add	r0, r2, r0
   11610:	str	r6, [sp, #48]	; 0x30
   11614:	add	r2, r6, r3
   11618:	orr	sl, sl, fp
   1161c:	ldr	r6, [sp, #68]	; 0x44
   11620:	ror	ip, ip, #2
   11624:	eor	r7, r7, r8
   11628:	add	sl, sl, r0
   1162c:	eor	r8, r9, r4
   11630:	add	lr, r2, lr
   11634:	ldr	r2, [sp, #12]
   11638:	add	sl, sl, r5, ror #27
   1163c:	orr	r0, r5, ip
   11640:	eor	r8, r8, r6
   11644:	ror	fp, r5, #2
   11648:	ror	r9, r7, #31
   1164c:	and	r0, r0, r1
   11650:	str	r9, [sp, #16]
   11654:	eor	r8, r8, r2
   11658:	and	r5, r5, ip
   1165c:	ldr	r9, [sp, #64]	; 0x40
   11660:	ldr	r6, [sp, #52]	; 0x34
   11664:	orr	r5, r0, r5
   11668:	add	lr, lr, sl, ror #27
   1166c:	ldr	r0, [sp, #16]
   11670:	add	lr, r5, lr
   11674:	ror	r5, r8, #31
   11678:	add	r2, r0, r3
   1167c:	orr	r4, sl, fp
   11680:	eor	r7, r6, r9
   11684:	ldr	r6, [sp, #8]
   11688:	and	r0, sl, fp
   1168c:	add	r1, r2, r1
   11690:	and	r4, r4, ip
   11694:	mov	r2, r5
   11698:	ldr	r5, [sp, #48]	; 0x30
   1169c:	eor	r7, r7, r6
   116a0:	orr	r4, r4, r0
   116a4:	ldr	r6, [sp, #44]	; 0x2c
   116a8:	eor	r7, r7, r5
   116ac:	add	r4, r4, r1
   116b0:	ldr	r5, [sp, #24]
   116b4:	ror	sl, sl, #2
   116b8:	ldr	r1, [sp, #20]
   116bc:	add	r4, r4, lr, ror #27
   116c0:	str	r2, [sp, #24]
   116c4:	ror	r0, lr, #2
   116c8:	eor	r8, r1, r5
   116cc:	add	r1, r2, r3
   116d0:	add	ip, r1, ip
   116d4:	ldr	r1, [sp, #16]
   116d8:	orr	r2, lr, sl
   116dc:	eor	r8, r8, r6
   116e0:	and	r2, r2, fp
   116e4:	eor	r8, r8, r1
   116e8:	and	lr, lr, sl
   116ec:	ldr	r1, [sp, #56]	; 0x38
   116f0:	add	ip, ip, r4, ror #27
   116f4:	orr	lr, r2, lr
   116f8:	add	lr, lr, ip
   116fc:	ror	r7, r7, #31
   11700:	ror	ip, r8, #31
   11704:	add	r2, r7, r3
   11708:	eor	r1, r9, r1
   1170c:	ldr	r9, [sp, #4]
   11710:	add	fp, r2, fp
   11714:	mov	r2, ip
   11718:	ldr	ip, [sp, #24]
   1171c:	eor	r1, r1, r9
   11720:	ldr	r8, [sp, #60]	; 0x3c
   11724:	orr	r6, r4, r0
   11728:	eor	r1, r1, ip
   1172c:	ror	r9, r4, #2
   11730:	str	r7, [sp, #64]	; 0x40
   11734:	and	r6, r6, sl
   11738:	and	r7, r4, r0
   1173c:	orr	ip, lr, r9
   11740:	orr	r6, r6, r7
   11744:	eor	r7, r5, r8
   11748:	ror	r5, r1, #31
   1174c:	str	r5, [sp, #36]	; 0x24
   11750:	ldr	r5, [sp, #28]
   11754:	add	fp, r6, fp
   11758:	and	r6, ip, r0
   1175c:	ldr	ip, [sp, #64]	; 0x40
   11760:	eor	r7, r7, r5
   11764:	ldr	r1, [sp, #56]	; 0x38
   11768:	eor	r7, r7, ip
   1176c:	ldr	ip, [sp, #40]	; 0x28
   11770:	add	fp, fp, lr, ror #27
   11774:	ror	r4, lr, #2
   11778:	and	lr, lr, r9
   1177c:	eor	r1, r1, ip
   11780:	orr	ip, r6, lr
   11784:	ldr	lr, [sp, #36]	; 0x24
   11788:	str	r2, [sp, #32]
   1178c:	add	r2, r2, r3
   11790:	add	r5, lr, r3
   11794:	add	sl, r2, sl
   11798:	ldr	lr, [sp, #12]
   1179c:	add	sl, sl, fp, ror #27
   117a0:	orr	r8, fp, r4
   117a4:	and	r2, fp, r4
   117a8:	eor	r1, r1, lr
   117ac:	add	lr, ip, sl
   117b0:	ror	sl, r7, #31
   117b4:	and	r8, r8, r9
   117b8:	orr	r8, r8, r2
   117bc:	add	r0, r5, r0
   117c0:	mov	ip, sl
   117c4:	ldr	sl, [sp, #32]
   117c8:	add	r5, r8, r0
   117cc:	ror	r8, fp, #2
   117d0:	eor	r6, r1, sl
   117d4:	ldr	fp, [sp, #68]	; 0x44
   117d8:	ldr	r1, [sp, #60]	; 0x3c
   117dc:	add	r5, r5, lr, ror #27
   117e0:	ror	sl, lr, #2
   117e4:	add	r0, ip, r3
   117e8:	eor	r7, r1, fp
   117ec:	ror	r1, r6, #31
   117f0:	str	r1, [sp, #20]
   117f4:	orr	r2, lr, r8
   117f8:	ldr	r1, [sp, #48]	; 0x30
   117fc:	add	r9, r0, r9
   11800:	str	ip, [sp, #56]	; 0x38
   11804:	and	ip, lr, r8
   11808:	ldr	lr, [sp, #36]	; 0x24
   1180c:	eor	r7, r7, r1
   11810:	ldr	r1, [sp, #40]	; 0x28
   11814:	and	r2, r2, r4
   11818:	eor	r7, r7, lr
   1181c:	ldr	lr, [sp, #8]
   11820:	add	r9, r9, r5, ror #27
   11824:	orr	r2, r2, ip
   11828:	eor	r0, r1, lr
   1182c:	ldr	r1, [sp, #20]
   11830:	add	r2, r2, r9
   11834:	orr	r6, r5, sl
   11838:	ror	r9, r7, #31
   1183c:	add	lr, r1, r3
   11840:	and	ip, r5, sl
   11844:	ldr	r1, [sp, #16]
   11848:	and	r6, r6, r8
   1184c:	add	r4, lr, r4
   11850:	orr	r6, r6, ip
   11854:	mov	ip, r9
   11858:	ldr	r9, [sp, #56]	; 0x38
   1185c:	eor	r0, r0, r1
   11860:	add	lr, r6, r4
   11864:	ldr	r6, [sp, #44]	; 0x2c
   11868:	eor	r0, r0, r9
   1186c:	str	ip, [sp, #60]	; 0x3c
   11870:	add	ip, ip, r3
   11874:	ror	r5, r5, #2
   11878:	ror	r4, r0, #31
   1187c:	eor	r9, fp, r6
   11880:	add	ip, ip, r8
   11884:	ldr	r8, [sp, #20]
   11888:	mov	r7, r4
   1188c:	ldr	r4, [sp, #24]
   11890:	add	lr, lr, r2, ror #27
   11894:	orr	r1, r2, r5
   11898:	eor	r9, r9, r4
   1189c:	ror	fp, r2, #2
   118a0:	eor	r9, r9, r8
   118a4:	and	r2, r2, r5
   118a8:	and	r1, r1, sl
   118ac:	ldmib	sp, {r4, r8}
   118b0:	add	ip, ip, lr, ror #27
   118b4:	orr	r1, r1, r2
   118b8:	add	r1, r1, ip
   118bc:	orr	r0, lr, fp
   118c0:	ror	ip, r9, #31
   118c4:	ldr	r2, [sp, #64]	; 0x40
   118c8:	and	r0, r0, r5
   118cc:	eor	r8, r4, r8
   118d0:	and	r4, lr, fp
   118d4:	eor	r8, r8, r2
   118d8:	orr	r4, r0, r4
   118dc:	mov	r0, ip
   118e0:	ldr	ip, [sp, #60]	; 0x3c
   118e4:	ror	lr, lr, #2
   118e8:	str	r7, [sp, #40]	; 0x28
   118ec:	add	r7, r7, r3
   118f0:	eor	r8, r8, ip
   118f4:	add	sl, r7, sl
   118f8:	ldr	ip, [sp, #28]
   118fc:	add	r4, r4, sl
   11900:	ror	sl, r8, #31
   11904:	str	sl, [sp, #8]
   11908:	ldr	sl, [sp, #32]
   1190c:	eor	r9, r6, ip
   11910:	add	r4, r4, r1, ror #27
   11914:	add	r2, r0, r3
   11918:	eor	r9, r9, sl
   1191c:	ldr	sl, [sp, #40]	; 0x28
   11920:	ldr	r8, [sp, #4]
   11924:	orr	r6, r1, lr
   11928:	eor	r9, r9, sl
   1192c:	ldr	sl, [sp, #12]
   11930:	ror	ip, r1, #2
   11934:	add	r5, r2, r5
   11938:	and	r1, r1, lr
   1193c:	and	r6, r6, fp
   11940:	eor	r7, r8, sl
   11944:	add	r5, r5, r4, ror #27
   11948:	ldr	r8, [sp, #8]
   1194c:	orr	r6, r6, r1
   11950:	add	r6, r6, r5
   11954:	ror	r5, r9, #31
   11958:	str	r0, [sp, #44]	; 0x2c
   1195c:	add	sl, r8, r3
   11960:	ldr	r8, [sp, #36]	; 0x24
   11964:	mov	r2, r5
   11968:	ldr	r5, [sp, #44]	; 0x2c
   1196c:	orr	r0, r4, ip
   11970:	eor	r7, r7, r8
   11974:	and	r1, r4, ip
   11978:	and	r0, r0, lr
   1197c:	eor	r7, r7, r5
   11980:	add	fp, sl, fp
   11984:	orr	r1, r0, r1
   11988:	add	r1, r1, fp
   1198c:	ror	fp, r7, #31
   11990:	ror	r8, r4, #2
   11994:	ldr	r0, [sp, #48]	; 0x30
   11998:	ldr	r4, [sp, #28]
   1199c:	mov	r7, fp
   119a0:	ldr	fp, [sp, #56]	; 0x38
   119a4:	add	r1, r1, r6, ror #27
   119a8:	ldr	r9, [sp, #8]
   119ac:	eor	sl, r4, r0
   119b0:	eor	sl, sl, fp
   119b4:	ror	r5, r6, #2
   119b8:	str	r2, [sp, #28]
   119bc:	add	r4, r2, r3
   119c0:	eor	sl, sl, r9
   119c4:	orr	r2, r6, r8
   119c8:	ldr	r9, [sp, #12]
   119cc:	and	r6, r6, r8
   119d0:	ldr	fp, [sp, #16]
   119d4:	add	r4, r4, lr
   119d8:	and	r2, r2, ip
   119dc:	orr	lr, r1, r5
   119e0:	add	r4, r4, r1, ror #27
   119e4:	and	lr, lr, r8
   119e8:	eor	fp, r9, fp
   119ec:	orr	r2, r2, r6
   119f0:	and	r9, r1, r5
   119f4:	ldr	r6, [sp, #20]
   119f8:	add	r2, r2, r4
   119fc:	orr	r9, lr, r9
   11a00:	ror	r4, sl, #31
   11a04:	ldr	lr, [sp, #28]
   11a08:	str	r7, [sp, #48]	; 0x30
   11a0c:	eor	fp, fp, r6
   11a10:	add	r7, r7, r3
   11a14:	eor	fp, fp, lr
   11a18:	add	ip, r7, ip
   11a1c:	mov	r7, r4
   11a20:	ldr	r4, [sp, #24]
   11a24:	add	ip, r9, ip
   11a28:	ldr	r9, [sp, #60]	; 0x3c
   11a2c:	add	r6, ip, r2, ror #27
   11a30:	str	r7, [sp, #52]	; 0x34
   11a34:	ror	sl, r1, #2
   11a38:	ror	ip, fp, #31
   11a3c:	ldr	r1, [sp, #16]
   11a40:	str	ip, [sp, #4]
   11a44:	mov	lr, r0
   11a48:	ldr	fp, [sp, #64]	; 0x40
   11a4c:	eor	lr, lr, r4
   11a50:	ldr	ip, [sp, #48]	; 0x30
   11a54:	orr	r0, r2, sl
   11a58:	eor	lr, lr, r9
   11a5c:	add	r4, r7, r3
   11a60:	eor	lr, lr, ip
   11a64:	eor	r9, r1, fp
   11a68:	and	r1, r0, r5
   11a6c:	ldr	r0, [sp, #4]
   11a70:	ror	r7, r2, #2
   11a74:	add	r4, r4, r8
   11a78:	and	r2, r2, sl
   11a7c:	ldr	r8, [sp, #40]	; 0x28
   11a80:	add	r3, r0, r3
   11a84:	orr	r0, r1, r2
   11a88:	ror	r1, lr, #31
   11a8c:	str	r1, [sp, #12]
   11a90:	ldr	r1, [sp, #52]	; 0x34
   11a94:	eor	r9, r9, r8
   11a98:	ldr	lr, [sp, #32]
   11a9c:	orr	ip, r6, r7
   11aa0:	eor	r9, r9, r1
   11aa4:	ldr	r1, [sp, #24]
   11aa8:	add	r4, r4, r6, ror #27
   11aac:	and	r8, r6, r7
   11ab0:	eor	lr, r1, lr
   11ab4:	add	r1, r3, r5
   11ab8:	ldr	r5, [sp, #44]	; 0x2c
   11abc:	add	r0, r0, r4
   11ac0:	and	ip, ip, sl
   11ac4:	ldr	r4, [sp, #12]
   11ac8:	eor	lr, lr, r5
   11acc:	ldr	r5, [sp, #4]
   11ad0:	orr	r2, ip, r8
   11ad4:	movw	r3, #49622	; 0xc1d6
   11ad8:	ror	ip, r6, #2
   11adc:	movt	r3, #51810	; 0xca62
   11ae0:	ror	r6, r9, #31
   11ae4:	ldr	r9, [sp, #36]	; 0x24
   11ae8:	ldr	r8, [sp, #8]
   11aec:	eor	lr, lr, r5
   11af0:	add	r2, r2, r1
   11af4:	add	r1, r4, r3
   11af8:	eor	r4, r7, ip
   11afc:	add	r2, r2, r0, ror #27
   11b00:	eor	r5, fp, r9
   11b04:	add	r1, r1, sl
   11b08:	ldr	fp, [sp, #12]
   11b0c:	eor	r4, r4, r0
   11b10:	ror	r0, r0, #2
   11b14:	ldr	sl, [sp, #56]	; 0x38
   11b18:	str	r6, [sp, #24]
   11b1c:	eor	r5, r5, r8
   11b20:	add	r4, r4, r1
   11b24:	ror	r8, lr, #31
   11b28:	eor	r1, ip, r0
   11b2c:	ldr	lr, [sp, #32]
   11b30:	add	r6, r6, r3
   11b34:	eor	r5, r5, fp
   11b38:	add	r6, r6, r7
   11b3c:	ldr	fp, [sp, #28]
   11b40:	eor	r1, r1, r2
   11b44:	eor	lr, lr, sl
   11b48:	add	r1, r1, r6
   11b4c:	ldr	r6, [sp, #24]
   11b50:	eor	lr, lr, fp
   11b54:	add	r4, r4, r2, ror #27
   11b58:	eor	lr, lr, r6
   11b5c:	ror	r2, r2, #2
   11b60:	ldr	r6, [sp, #20]
   11b64:	eor	r7, r0, r2
   11b68:	str	r8, [sp, #32]
   11b6c:	add	r8, r8, r3
   11b70:	add	r1, r1, r4, ror #27
   11b74:	ror	fp, r5, #31
   11b78:	eor	r5, r9, r6
   11b7c:	add	r6, r8, ip
   11b80:	ror	ip, r4, #2
   11b84:	eor	r8, r7, r4
   11b88:	ldr	r4, [sp, #48]	; 0x30
   11b8c:	add	r8, r8, r6
   11b90:	str	fp, [sp, #16]
   11b94:	eor	fp, r2, ip
   11b98:	eor	r5, r5, r4
   11b9c:	ldr	r4, [sp, #16]
   11ba0:	ror	r9, r1, #2
   11ba4:	add	r8, r8, r1, ror #27
   11ba8:	add	r6, r4, r3
   11bac:	ror	r4, lr, #31
   11bb0:	ldr	lr, [sp, #32]
   11bb4:	eor	fp, fp, r1
   11bb8:	str	r4, [sp, #56]	; 0x38
   11bbc:	add	r0, r6, r0
   11bc0:	eor	r5, r5, lr
   11bc4:	ldr	lr, [sp, #60]	; 0x3c
   11bc8:	add	r4, r4, r3
   11bcc:	add	fp, fp, r0
   11bd0:	eor	r7, sl, lr
   11bd4:	ldr	sl, [sp, #52]	; 0x34
   11bd8:	ror	r1, r5, #31
   11bdc:	str	r1, [sp, #36]	; 0x24
   11be0:	ldr	r1, [sp, #16]
   11be4:	eor	r7, r7, sl
   11be8:	eor	sl, ip, r9
   11bec:	add	r2, r4, r2
   11bf0:	eor	r7, r7, r1
   11bf4:	ldr	r1, [sp, #20]
   11bf8:	ldr	r5, [sp, #40]	; 0x28
   11bfc:	eor	sl, sl, r8
   11c00:	ldr	r4, [sp, #56]	; 0x38
   11c04:	add	sl, sl, r2
   11c08:	eor	r6, r1, r5
   11c0c:	ldr	r1, [sp, #4]
   11c10:	ldr	r2, [sp, #36]	; 0x24
   11c14:	add	fp, fp, r8, ror #27
   11c18:	eor	r6, r6, r1
   11c1c:	ror	r8, r8, #2
   11c20:	eor	r6, r6, r4
   11c24:	ldr	r4, [sp, #44]	; 0x2c
   11c28:	eor	r0, r9, r8
   11c2c:	add	r1, r2, r3
   11c30:	ldr	r2, [sp, #12]
   11c34:	add	sl, sl, fp, ror #27
   11c38:	ror	r7, r7, #31
   11c3c:	eor	r5, lr, r4
   11c40:	eor	r0, r0, fp
   11c44:	ldr	r4, [sp, #8]
   11c48:	ror	fp, fp, #2
   11c4c:	add	r1, r1, ip
   11c50:	ldr	ip, [sp, #40]	; 0x28
   11c54:	add	lr, r7, r3
   11c58:	eor	r5, r5, r2
   11c5c:	ror	r6, r6, #31
   11c60:	eor	r2, r8, fp
   11c64:	str	r6, [sp, #20]
   11c68:	ldr	r6, [sp, #24]
   11c6c:	add	lr, lr, r9
   11c70:	eor	ip, ip, r4
   11c74:	eor	r2, r2, sl
   11c78:	ldr	r9, [sp, #28]
   11c7c:	eor	ip, ip, r6
   11c80:	add	r2, r2, lr
   11c84:	ldr	lr, [sp, #44]	; 0x2c
   11c88:	ldr	r6, [sp, #20]
   11c8c:	eor	ip, ip, r7
   11c90:	add	r1, r0, r1
   11c94:	ldr	r0, [sp, #36]	; 0x24
   11c98:	add	r1, r1, sl, ror #27
   11c9c:	eor	r9, lr, r9
   11ca0:	ror	sl, sl, #2
   11ca4:	ldr	lr, [sp, #32]
   11ca8:	eor	r4, fp, sl
   11cac:	eor	r5, r5, r0
   11cb0:	add	r0, r6, r3
   11cb4:	ror	r6, ip, #31
   11cb8:	ldr	ip, [sp, #20]
   11cbc:	add	r8, r0, r8
   11cc0:	eor	r4, r4, r1
   11cc4:	eor	r9, r9, lr
   11cc8:	add	r2, r2, r1, ror #27
   11ccc:	ror	r5, r5, #31
   11cd0:	ror	r1, r1, #2
   11cd4:	eor	r9, r9, ip
   11cd8:	add	r4, r4, r8
   11cdc:	ldr	ip, [sp, #8]
   11ce0:	ldr	r8, [sp, #48]	; 0x30
   11ce4:	add	r0, r5, r3
   11ce8:	eor	lr, sl, r1
   11cec:	add	fp, r0, fp
   11cf0:	eor	r8, ip, r8
   11cf4:	eor	lr, lr, r2
   11cf8:	ldr	ip, [sp, #16]
   11cfc:	add	lr, lr, fp
   11d00:	ror	fp, r9, #31
   11d04:	ldr	r9, [sp, #28]
   11d08:	str	fp, [sp, #8]
   11d0c:	add	r0, r6, r3
   11d10:	ldr	fp, [sp, #52]	; 0x34
   11d14:	eor	r8, r8, ip
   11d18:	add	r0, r0, sl
   11d1c:	eor	r8, r8, r5
   11d20:	ldr	sl, [sp, #56]	; 0x38
   11d24:	eor	r9, r9, fp
   11d28:	ldr	fp, [sp, #8]
   11d2c:	add	r4, r4, r2, ror #27
   11d30:	eor	r9, r9, sl
   11d34:	ror	r2, r2, #2
   11d38:	add	sl, fp, r3
   11d3c:	ror	r8, r8, #31
   11d40:	str	r8, [sp, #28]
   11d44:	eor	ip, r1, r2
   11d48:	ldr	fp, [sp, #4]
   11d4c:	add	r1, sl, r1
   11d50:	ldr	r8, [sp, #48]	; 0x30
   11d54:	eor	r9, r9, r6
   11d58:	ldr	sl, [sp, #28]
   11d5c:	add	lr, lr, r4, ror #27
   11d60:	str	r6, [sp, #40]	; 0x28
   11d64:	eor	r8, r8, fp
   11d68:	ldr	r6, [sp, #36]	; 0x24
   11d6c:	add	fp, sl, r3
   11d70:	ldr	sl, [sp, #8]
   11d74:	eor	ip, ip, r4
   11d78:	eor	r8, r8, r6
   11d7c:	ror	r4, r4, #2
   11d80:	eor	r8, r8, sl
   11d84:	ldr	sl, [sp, #52]	; 0x34
   11d88:	ldr	r6, [sp, #12]
   11d8c:	add	ip, ip, r0
   11d90:	eor	r0, r2, r4
   11d94:	add	r2, fp, r2
   11d98:	eor	sl, sl, r6
   11d9c:	ldr	fp, [sp, #4]
   11da0:	ldr	r6, [sp, #24]
   11da4:	add	ip, ip, lr, ror #27
   11da8:	eor	r0, r0, lr
   11dac:	ror	lr, lr, #2
   11db0:	eor	fp, fp, r6
   11db4:	ldr	r6, [sp, #28]
   11db8:	add	r0, r0, r1
   11dbc:	eor	r7, r7, sl
   11dc0:	eor	r1, r4, lr
   11dc4:	add	r0, r0, ip, ror #27
   11dc8:	ror	r9, r9, #31
   11dcc:	eor	r1, r1, ip
   11dd0:	eor	r7, r7, r6
   11dd4:	ror	ip, ip, #2
   11dd8:	ldr	r6, [sp, #20]
   11ddc:	add	sl, r9, r3
   11de0:	add	r1, r1, r2
   11de4:	eor	r2, lr, ip
   11de8:	eor	r2, r2, r0
   11dec:	add	r4, sl, r4
   11df0:	eor	r6, r6, fp
   11df4:	add	r4, r2, r4
   11df8:	eor	r6, r6, r9
   11dfc:	ldr	r2, [sp, #32]
   11e00:	ldr	r9, [sp, #12]
   11e04:	add	r1, r1, r0, ror #27
   11e08:	ror	r8, r8, #31
   11e0c:	ror	r0, r0, #2
   11e10:	eor	r9, r9, r2
   11e14:	add	sl, r8, r3
   11e18:	eor	fp, ip, r0
   11e1c:	eor	r5, r5, r9
   11e20:	add	r4, r4, r1, ror #27
   11e24:	eor	fp, fp, r1
   11e28:	ror	r7, r7, #31
   11e2c:	ror	r1, r1, #2
   11e30:	add	lr, sl, lr
   11e34:	eor	r8, r8, r5
   11e38:	ldr	r9, [sp, #16]
   11e3c:	add	r2, r7, r3
   11e40:	ldr	r5, [sp, #24]
   11e44:	eor	sl, r0, r1
   11e48:	add	lr, fp, lr
   11e4c:	eor	sl, sl, r4
   11e50:	add	lr, lr, r4, ror #27
   11e54:	ror	r6, r6, #31
   11e58:	ror	r4, r4, #2
   11e5c:	add	ip, r2, ip
   11e60:	eor	r9, r5, r9
   11e64:	ldr	r5, [sp, #40]	; 0x28
   11e68:	add	r2, r6, r3
   11e6c:	eor	fp, r1, r4
   11e70:	add	ip, sl, ip
   11e74:	eor	r9, r9, r5
   11e78:	ror	sl, lr, #2
   11e7c:	add	ip, ip, lr, ror #27
   11e80:	eor	fp, fp, lr
   11e84:	ldr	r5, [sp, #56]	; 0x38
   11e88:	add	r0, r2, r0
   11e8c:	ldr	lr, [sp, #32]
   11e90:	add	r0, fp, r0
   11e94:	ldr	fp, [sp, #8]
   11e98:	ror	r8, r8, #31
   11e9c:	eor	lr, lr, r5
   11ea0:	eor	lr, lr, fp
   11ea4:	eor	r5, r4, sl
   11ea8:	eor	r7, r7, r9
   11eac:	add	r9, r8, r3
   11eb0:	eor	r5, r5, ip
   11eb4:	ldr	fp, [sp, #36]	; 0x24
   11eb8:	add	r1, r9, r1
   11ebc:	eor	r6, r6, lr
   11ec0:	ldr	lr, [sp, #16]
   11ec4:	add	r0, r0, ip, ror #27
   11ec8:	add	r1, r5, r1
   11ecc:	ror	ip, ip, #2
   11ed0:	ldr	r5, [sp, #28]
   11ed4:	add	r7, r3, r7, ror #31
   11ed8:	eor	r2, lr, fp
   11edc:	eor	lr, sl, ip
   11ee0:	add	r1, r1, r0, ror #27
   11ee4:	eor	r2, r2, r5
   11ee8:	add	r4, r7, r4
   11eec:	ldr	r9, [sp, #72]	; 0x48
   11ef0:	eor	r7, lr, r0
   11ef4:	ror	r0, r0, #2
   11ef8:	eor	fp, ip, r0
   11efc:	add	r4, r4, r7
   11f00:	eor	r8, r8, r2
   11f04:	add	r4, r4, r1, ror #27
   11f08:	eor	fp, fp, r1
   11f0c:	add	r6, r3, r6, ror #31
   11f10:	ror	r1, r1, #2
   11f14:	add	r3, r9, r3
   11f18:	ldr	r2, [sp, #92]	; 0x5c
   11f1c:	add	r8, r3, r8, ror #31
   11f20:	add	r6, r6, sl
   11f24:	eor	r3, r0, r1
   11f28:	add	r6, r6, fp
   11f2c:	add	ip, r8, ip
   11f30:	ldr	r7, [sp, #80]	; 0x50
   11f34:	eor	r8, r3, r4
   11f38:	ldr	r3, [sp, #76]	; 0x4c
   11f3c:	add	r6, r6, r4, ror #27
   11f40:	ldr	r5, [sp, #88]	; 0x58
   11f44:	add	r4, r7, r4, ror #2
   11f48:	add	r3, r3, r6
   11f4c:	str	r4, [r2, #16]
   11f50:	str	r3, [r2, #12]
   11f54:	mov	r3, r2
   11f58:	ldr	r2, [sp, #84]	; 0x54
   11f5c:	add	ip, ip, r8
   11f60:	add	ip, ip, r6, ror #27
   11f64:	add	r0, r5, r0
   11f68:	add	r1, r2, r1
   11f6c:	str	ip, [r3, #8]
   11f70:	str	r1, [r3, #20]
   11f74:	str	r0, [r3, #24]
   11f78:	add	sp, sp, #100	; 0x64
   11f7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11f80:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11f84:	mov	r6, r0
   11f88:	ldr	r8, [r0]
   11f8c:	mov	r7, r2
   11f90:	mov	r4, r1
   11f94:	adds	r3, r8, r2
   11f98:	str	r3, [r0]
   11f9c:	and	r8, r8, #63	; 0x3f
   11fa0:	ldrcs	r3, [r0, #4]
   11fa4:	rsb	r5, r8, #64	; 0x40
   11fa8:	addcs	r3, r3, #1
   11fac:	strcs	r3, [r0, #4]
   11fb0:	cmp	r5, r2
   11fb4:	movhi	r3, #0
   11fb8:	movls	r3, #1
   11fbc:	cmp	r8, #0
   11fc0:	moveq	r3, #0
   11fc4:	cmp	r3, #0
   11fc8:	bne	12020 <close@plt+0x1804>
   11fcc:	cmp	r7, #63	; 0x3f
   11fd0:	bls	12000 <close@plt+0x17e4>
   11fd4:	sub	r5, r7, #64	; 0x40
   11fd8:	bic	r5, r5, #63	; 0x3f
   11fdc:	add	r5, r5, #64	; 0x40
   11fe0:	add	r5, r4, r5
   11fe4:	mov	r1, r4
   11fe8:	mov	r0, r6
   11fec:	add	r4, r4, #64	; 0x40
   11ff0:	bl	10b68 <close@plt+0x34c>
   11ff4:	cmp	r4, r5
   11ff8:	bne	11fe4 <close@plt+0x17c8>
   11ffc:	and	r7, r7, #63	; 0x3f
   12000:	cmp	r7, #0
   12004:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   12008:	add	r0, r6, #28
   1200c:	mov	r2, r7
   12010:	add	r0, r0, r8
   12014:	mov	r1, r4
   12018:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1201c:	b	1072c <memcpy@plt>
   12020:	add	r9, r0, #28
   12024:	mov	r2, r5
   12028:	add	r0, r9, r8
   1202c:	sub	r7, r7, r5
   12030:	bl	1072c <memcpy@plt>
   12034:	mov	r1, r9
   12038:	mov	r0, r6
   1203c:	add	r4, r4, r5
   12040:	bl	10b68 <close@plt+0x34c>
   12044:	mov	r8, #0
   12048:	b	11fcc <close@plt+0x17b0>
   1204c:	movw	r2, #8961	; 0x2301
   12050:	movw	r3, #43913	; 0xab89
   12054:	movt	r2, #26437	; 0x6745
   12058:	movt	r3, #61389	; 0xefcd
   1205c:	strd	r2, [r0, #8]
   12060:	movw	r2, #56574	; 0xdcfe
   12064:	movw	r3, #21622	; 0x5476
   12068:	movt	r2, #39098	; 0x98ba
   1206c:	movt	r3, #4146	; 0x1032
   12070:	strd	r2, [r0, #16]
   12074:	mov	r3, #0
   12078:	movw	r2, #57840	; 0xe1f0
   1207c:	str	r3, [r0]
   12080:	movt	r2, #50130	; 0xc3d2
   12084:	str	r3, [r0, #4]
   12088:	str	r2, [r0, #24]
   1208c:	bx	lr
   12090:	cmp	r2, #0
   12094:	bxeq	lr
   12098:	b	11f80 <close@plt+0x1764>
   1209c:	ldr	r3, [r0]
   120a0:	push	{r4, r5, r6, lr}
   120a4:	mov	r4, r0
   120a8:	ldr	r0, [r0, #4]
   120ac:	movw	r6, #12032	; 0x2f00
   120b0:	movt	r6, #2
   120b4:	mov	r5, r1
   120b8:	lsr	r1, r3, #29
   120bc:	sub	sp, sp, #16
   120c0:	orr	r1, r1, r0, lsl #3
   120c4:	ldr	r0, [r6]
   120c8:	and	r2, r3, #63	; 0x3f
   120cc:	lsl	r3, r3, #3
   120d0:	cmp	r2, #55	; 0x37
   120d4:	lsr	ip, r1, #24
   120d8:	rsbls	r2, r2, #56	; 0x38
   120dc:	rsbhi	r2, r2, #120	; 0x78
   120e0:	strb	r1, [sp, #7]
   120e4:	strb	ip, [sp, #4]
   120e8:	lsr	ip, r1, #16
   120ec:	str	r0, [sp, #12]
   120f0:	lsr	r1, r1, #8
   120f4:	mov	r0, r4
   120f8:	strb	r1, [sp, #6]
   120fc:	lsr	r1, r3, #24
   12100:	strb	r1, [sp, #8]
   12104:	lsr	r1, r3, #16
   12108:	strb	r1, [sp, #9]
   1210c:	movw	r1, #9720	; 0x25f8
   12110:	movt	r1, #1
   12114:	strb	r3, [sp, #11]
   12118:	lsr	r3, r3, #8
   1211c:	strb	ip, [sp, #5]
   12120:	strb	r3, [sp, #10]
   12124:	bl	11f80 <close@plt+0x1764>
   12128:	mov	r2, #8
   1212c:	add	r1, sp, #4
   12130:	mov	r0, r4
   12134:	bl	11f80 <close@plt+0x1764>
   12138:	ldrb	r3, [r4, #11]
   1213c:	strb	r3, [r5]
   12140:	ldrh	r3, [r4, #10]
   12144:	strb	r3, [r5, #1]
   12148:	ldr	r3, [r4, #8]
   1214c:	lsr	r3, r3, #8
   12150:	strb	r3, [r5, #2]
   12154:	ldr	r3, [r4, #8]
   12158:	strb	r3, [r5, #3]
   1215c:	ldrb	r3, [r4, #15]
   12160:	strb	r3, [r5, #4]
   12164:	ldrh	r3, [r4, #14]
   12168:	strb	r3, [r5, #5]
   1216c:	ldr	r3, [r4, #12]
   12170:	lsr	r3, r3, #8
   12174:	strb	r3, [r5, #6]
   12178:	ldr	r3, [r4, #12]
   1217c:	strb	r3, [r5, #7]
   12180:	ldrb	r3, [r4, #19]
   12184:	strb	r3, [r5, #8]
   12188:	ldrh	r3, [r4, #18]
   1218c:	strb	r3, [r5, #9]
   12190:	ldr	r3, [r4, #16]
   12194:	lsr	r3, r3, #8
   12198:	strb	r3, [r5, #10]
   1219c:	ldr	r3, [r4, #16]
   121a0:	strb	r3, [r5, #11]
   121a4:	ldrb	r3, [r4, #23]
   121a8:	strb	r3, [r5, #12]
   121ac:	ldrh	r3, [r4, #22]
   121b0:	strb	r3, [r5, #13]
   121b4:	ldr	r3, [r4, #20]
   121b8:	lsr	r3, r3, #8
   121bc:	strb	r3, [r5, #14]
   121c0:	ldr	r3, [r4, #20]
   121c4:	strb	r3, [r5, #15]
   121c8:	ldrb	r3, [r4, #27]
   121cc:	ldr	r1, [sp, #12]
   121d0:	ldr	r2, [r6]
   121d4:	strb	r3, [r5, #16]
   121d8:	ldrh	r3, [r4, #26]
   121dc:	cmp	r1, r2
   121e0:	strb	r3, [r5, #17]
   121e4:	ldr	r3, [r4, #24]
   121e8:	lsr	r3, r3, #8
   121ec:	strb	r3, [r5, #18]
   121f0:	ldr	r3, [r4, #24]
   121f4:	strb	r3, [r5, #19]
   121f8:	bne	12204 <close@plt+0x19e8>
   121fc:	add	sp, sp, #16
   12200:	pop	{r4, r5, r6, pc}
   12204:	bl	10744 <__stack_chk_fail@plt>
   12208:	push	{r4, r5, r6, lr}
   1220c:	movw	r4, #12032	; 0x2f00
   12210:	movt	r4, #2
   12214:	sub	sp, sp, #96	; 0x60
   12218:	cmp	r1, #0
   1221c:	movw	r3, #8961	; 0x2301
   12220:	ldr	ip, [r4]
   12224:	movt	r3, #26437	; 0x6745
   12228:	mov	r5, sp
   1222c:	str	r3, [sp, #8]
   12230:	mov	r6, r2
   12234:	movw	r3, #43913	; 0xab89
   12238:	str	ip, [sp, #92]	; 0x5c
   1223c:	movt	r3, #61389	; 0xefcd
   12240:	str	r3, [sp, #12]
   12244:	movw	r3, #56574	; 0xdcfe
   12248:	movt	r3, #39098	; 0x98ba
   1224c:	str	r3, [sp, #16]
   12250:	movw	r3, #21622	; 0x5476
   12254:	movt	r3, #4146	; 0x1032
   12258:	str	r3, [sp, #20]
   1225c:	movw	r3, #57840	; 0xe1f0
   12260:	movt	r3, #50130	; 0xc3d2
   12264:	str	r3, [sp, #24]
   12268:	mov	r3, #0
   1226c:	str	r3, [sp]
   12270:	str	r3, [sp, #4]
   12274:	beq	12288 <close@plt+0x1a6c>
   12278:	mov	r2, r1
   1227c:	mov	r1, r0
   12280:	mov	r0, r5
   12284:	bl	11f80 <close@plt+0x1764>
   12288:	mov	r1, r6
   1228c:	mov	r0, r5
   12290:	bl	1209c <close@plt+0x1880>
   12294:	ldr	r2, [sp, #92]	; 0x5c
   12298:	ldr	r3, [r4]
   1229c:	cmp	r2, r3
   122a0:	bne	122ac <close@plt+0x1a90>
   122a4:	add	sp, sp, #96	; 0x60
   122a8:	pop	{r4, r5, r6, pc}
   122ac:	bl	10744 <__stack_chk_fail@plt>
   122b0:	push	{r4, r5, r6, lr}
   122b4:	movw	r4, #12032	; 0x2f00
   122b8:	movt	r4, #2
   122bc:	sub	sp, sp, #96	; 0x60
   122c0:	cmp	r1, #0
   122c4:	movw	r3, #8961	; 0x2301
   122c8:	ldr	ip, [r4]
   122cc:	movt	r3, #26437	; 0x6745
   122d0:	mov	r5, sp
   122d4:	str	r3, [sp, #8]
   122d8:	mov	r6, r2
   122dc:	movw	r3, #43913	; 0xab89
   122e0:	str	ip, [sp, #92]	; 0x5c
   122e4:	movt	r3, #61389	; 0xefcd
   122e8:	str	r3, [sp, #12]
   122ec:	movw	r3, #56574	; 0xdcfe
   122f0:	movt	r3, #39098	; 0x98ba
   122f4:	str	r3, [sp, #16]
   122f8:	movw	r3, #21622	; 0x5476
   122fc:	movt	r3, #4146	; 0x1032
   12300:	str	r3, [sp, #20]
   12304:	movw	r3, #57840	; 0xe1f0
   12308:	movt	r3, #50130	; 0xc3d2
   1230c:	str	r3, [sp, #24]
   12310:	mov	r3, #0
   12314:	str	r3, [sp]
   12318:	str	r3, [sp, #4]
   1231c:	beq	12330 <close@plt+0x1b14>
   12320:	mov	r2, r1
   12324:	mov	r1, r0
   12328:	mov	r0, r5
   1232c:	bl	11f80 <close@plt+0x1764>
   12330:	mov	r1, r6
   12334:	mov	r0, r5
   12338:	bl	1209c <close@plt+0x1880>
   1233c:	ldr	r2, [sp, #92]	; 0x5c
   12340:	ldr	r3, [r4]
   12344:	cmp	r2, r3
   12348:	bne	12354 <close@plt+0x1b38>
   1234c:	add	sp, sp, #96	; 0x60
   12350:	pop	{r4, r5, r6, pc}
   12354:	bl	10744 <__stack_chk_fail@plt>
   12358:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1235c:	movw	r5, #12032	; 0x2f00
   12360:	movt	r5, #2
   12364:	sub	sp, sp, #248	; 0xf8
   12368:	mov	r4, r1
   1236c:	mov	r9, r0
   12370:	ldr	ip, [r5]
   12374:	mov	r1, #54	; 0x36
   12378:	mov	r8, r2
   1237c:	add	r0, sp, #116	; 0x74
   12380:	mov	r2, #64	; 0x40
   12384:	mov	r6, r3
   12388:	str	ip, [sp, #244]	; 0xf4
   1238c:	ldr	r7, [sp, #280]	; 0x118
   12390:	bl	107c8 <memset@plt>
   12394:	add	r0, sp, #180	; 0xb4
   12398:	mov	r2, #64	; 0x40
   1239c:	mov	r1, #92	; 0x5c
   123a0:	bl	107c8 <memset@plt>
   123a4:	cmp	r4, #0
   123a8:	ble	123f8 <close@plt+0x1bdc>
   123ac:	sub	r0, r9, #1
   123b0:	add	lr, sp, #179	; 0xb3
   123b4:	add	r9, sp, #115	; 0x73
   123b8:	mov	r2, #0
   123bc:	add	r2, r2, #1
   123c0:	ldrb	r1, [r9, #1]!
   123c4:	cmp	r2, #63	; 0x3f
   123c8:	ldrb	sl, [lr, #1]!
   123cc:	ldrb	r3, [r0, #1]!
   123d0:	movle	ip, #0
   123d4:	movgt	ip, #1
   123d8:	cmp	r4, r2
   123dc:	orrle	ip, ip, #1
   123e0:	eor	r1, r1, r3
   123e4:	cmp	ip, #0
   123e8:	eor	r3, r3, sl
   123ec:	strb	r1, [r9]
   123f0:	strb	r3, [lr]
   123f4:	beq	123bc <close@plt+0x1ba0>
   123f8:	add	r1, sp, #116	; 0x74
   123fc:	mov	r2, #64	; 0x40
   12400:	add	r0, sp, #4
   12404:	movw	r3, #8961	; 0x2301
   12408:	movt	r3, #26437	; 0x6745
   1240c:	str	r3, [sp, #12]
   12410:	movw	r3, #43913	; 0xab89
   12414:	movt	r3, #61389	; 0xefcd
   12418:	str	r3, [sp, #16]
   1241c:	movw	r3, #56574	; 0xdcfe
   12420:	movt	r3, #39098	; 0x98ba
   12424:	str	r3, [sp, #20]
   12428:	movw	r3, #21622	; 0x5476
   1242c:	movt	r3, #4146	; 0x1032
   12430:	str	r3, [sp, #24]
   12434:	movw	r3, #57840	; 0xe1f0
   12438:	movt	r3, #50130	; 0xc3d2
   1243c:	str	r3, [sp, #28]
   12440:	mov	r3, #0
   12444:	str	r3, [sp, #4]
   12448:	str	r3, [sp, #8]
   1244c:	bl	11f80 <close@plt+0x1764>
   12450:	cmp	r6, #0
   12454:	beq	12468 <close@plt+0x1c4c>
   12458:	mov	r2, r6
   1245c:	mov	r1, r8
   12460:	add	r0, sp, #4
   12464:	bl	11f80 <close@plt+0x1764>
   12468:	add	r0, sp, #4
   1246c:	add	r1, sp, #96	; 0x60
   12470:	bl	1209c <close@plt+0x1880>
   12474:	add	r1, sp, #180	; 0xb4
   12478:	mov	r2, #64	; 0x40
   1247c:	add	r0, sp, #4
   12480:	movw	r3, #8961	; 0x2301
   12484:	movt	r3, #26437	; 0x6745
   12488:	str	r3, [sp, #12]
   1248c:	movw	r3, #43913	; 0xab89
   12490:	movt	r3, #61389	; 0xefcd
   12494:	str	r3, [sp, #16]
   12498:	movw	r3, #56574	; 0xdcfe
   1249c:	movt	r3, #39098	; 0x98ba
   124a0:	str	r3, [sp, #20]
   124a4:	movw	r3, #21622	; 0x5476
   124a8:	movt	r3, #4146	; 0x1032
   124ac:	str	r3, [sp, #24]
   124b0:	movw	r3, #57840	; 0xe1f0
   124b4:	movt	r3, #50130	; 0xc3d2
   124b8:	str	r3, [sp, #28]
   124bc:	mov	r3, #0
   124c0:	str	r3, [sp, #4]
   124c4:	str	r3, [sp, #8]
   124c8:	bl	11f80 <close@plt+0x1764>
   124cc:	mov	r2, #20
   124d0:	add	r1, sp, #96	; 0x60
   124d4:	add	r0, sp, #4
   124d8:	bl	11f80 <close@plt+0x1764>
   124dc:	mov	r1, r7
   124e0:	add	r0, sp, #4
   124e4:	bl	1209c <close@plt+0x1880>
   124e8:	ldr	r2, [sp, #244]	; 0xf4
   124ec:	ldr	r3, [r5]
   124f0:	cmp	r2, r3
   124f4:	bne	12500 <close@plt+0x1ce4>
   124f8:	add	sp, sp, #248	; 0xf8
   124fc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12500:	bl	10744 <__stack_chk_fail@plt>
   12504:	mov	r0, #0
   12508:	bx	lr
   1250c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   12510:	mov	r7, r0
   12514:	ldr	r6, [pc, #76]	; 12568 <close@plt+0x1d4c>
   12518:	mov	r8, r1
   1251c:	ldr	r5, [pc, #72]	; 1256c <close@plt+0x1d50>
   12520:	mov	r9, r2
   12524:	add	r6, pc, r6
   12528:	bl	10700 <free@plt-0x20>
   1252c:	add	r5, pc, r5
   12530:	rsb	r6, r5, r6
   12534:	asrs	r6, r6, #2
   12538:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   1253c:	sub	r5, r5, #4
   12540:	mov	r4, #0
   12544:	add	r4, r4, #1
   12548:	ldr	r3, [r5, #4]!
   1254c:	mov	r0, r7
   12550:	mov	r1, r8
   12554:	mov	r2, r9
   12558:	blx	r3
   1255c:	cmp	r4, r6
   12560:	bne	12544 <close@plt+0x1d28>
   12564:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12568:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   1256c:	andeq	r0, r1, r4, asr #19
   12570:	bx	lr

Disassembly of section .fini:

00012574 <.fini>:
   12574:	push	{r3, lr}
   12578:	pop	{r3, pc}
