// Seed: 2857818844
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  wire id_4, id_5;
  assign id_4 = ~1;
  assign id_5 = id_4;
  logic [7:0] id_6, id_7, id_8, id_9;
  wire id_10 = id_7[~1];
  tri  id_11 = 1;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1
);
  always begin
    @(posedge 1'h0) begin
      $display(1);
      id_3 <= id_1;
      id_3 = 1;
      @((1 + id_3))
      if (1'h0)
        if (1'b0) begin
          id_3 = 1;
        end
    end
    @(negedge id_1 or posedge 1 or id_0 or negedge 1'b0) begin
      id_4 = 1;
    end
    @(posedge 1 or posedge id_0) id_5 = id_1;
  end
  assign id_6 = (1);
  module_0(
      id_6, id_6, id_6
  );
  wire id_7;
endmodule
