Running file test.elf.
ELF Entry @ 0x80000086
CSR mstatus <- 0x00000000 (input: 0x00000000)
mem[X,0x00001000] -> 0x0297
mem[X,0x00001002] -> 0x0000
[0] [M]: 0x00001000 (0x00000297) auipc t0, 0
x5 <- 0x00001000

mem[X,0x00001004] -> 0x8593
mem[X,0x00001006] -> 0x0202
[1] [M]: 0x00001004 (0x02028593) addi a1, t0, 32
x11 <- 0x00001020

mem[X,0x00001008] -> 0x2573
mem[X,0x0000100A] -> 0xF140
[2] [M]: 0x00001008 (0xF1402573) csrrs a0, mhartid, zero
CSR mhartid -> 0x00000000
x10 <- 0x00000000

mem[X,0x0000100C] -> 0xA283
mem[X,0x0000100E] -> 0x0182
[3] [M]: 0x0000100C (0x0182A283) lw t0, 24(t0)
mem[R,0x00001018] -> 0x80000086
x5 <- 0x80000086

mem[X,0x00001010] -> 0x8067
mem[X,0x00001012] -> 0x0002
[4] [M]: 0x00001010 (0x00028067) jalr zero, t0, 0

mem[X,0x80000086] -> 0x2317
mem[X,0x80000088] -> 0x0000
[5] [M]: 0x80000086 (0x00002317) auipc t1, 2
x6 <- 0x80002086

mem[X,0x8000008A] -> 0x0313
mem[X,0x8000008C] -> 0xF7A3
[6] [M]: 0x8000008A (0xF7A30313) addi t1, t1, 3962
x6 <- 0x80002000

mem[X,0x8000008E] -> 0x859A
[7] [M]: 0x8000008E (0x859A) c.mv a1, t1
x11 <- 0x80002000

mem[X,0x80000090] -> 0x9513
mem[X,0x80000092] -> 0x0145
[8] [M]: 0x80000090 (0x01459513) slli a0, a1, 20
x10 <- 0x00000000

mem[X,0x80000094] -> 0x8151
[9] [M]: 0x80000094 (0x8151) c.srli a0, 20
x10 <- 0x00000000

mem[X,0x80000096] -> 0x0293
mem[X,0x80000098] -> 0x2800
[10] [M]: 0x80000096 (0x28000293) addi t0, zero, 640
x5 <- 0x00000280

mem[X,0x8000009A] -> 0x02DA
[11] [M]: 0x8000009A (0x02DA) c.slli t0, 22
x5 <- 0xA0000000

mem[X,0x8000009C] -> 0x6533
mem[X,0x8000009E] -> 0x0055
[12] [M]: 0x8000009C (0x00556533) or a0, a0, t0
x10 <- 0xA0000000

mem[X,0x800000A0] -> 0x4289
[13] [M]: 0x800000A0 (0x4289) c.li t0, 2
x5 <- 0x00000002

mem[X,0x800000A2] -> 0x02B2
[14] [M]: 0x800000A2 (0x02B2) c.slli t0, 12
x5 <- 0x00002000

mem[X,0x800000A4] -> 0x6533
mem[X,0x800000A6] -> 0x0055
[15] [M]: 0x800000A4 (0x00556533) or a0, a0, t0
x10 <- 0xA0002000

mem[X,0x800000A8] -> 0x4605
[16] [M]: 0x800000A8 (0x4605) c.li a2, 1
x12 <- 0x00000001

mem[X,0x800000AA] -> 0x81B1
[17] [M]: 0x800000AA (0x81B1) c.srli a1, 12
x11 <- 0x00080002

mem[X,0x800000AC] -> 0x05AA
[18] [M]: 0x800000AC (0x05AA) c.slli a1, 10
x11 <- 0x20000800

mem[X,0x800000AE] -> 0x8DD1
[19] [M]: 0x800000AE (0x8DD1) c.or a1, a2
x11 <- 0x20000801

mem[X,0x800000B0] -> 0x1337
mem[X,0x800000B2] -> 0x8000
[20] [M]: 0x800000B0 (0x80001337) lui t1, 524289
x6 <- 0x80001000

mem[X,0x800000B4] -> 0x8159
[21] [M]: 0x800000B4 (0x8159) c.srli a0, 22
x10 <- 0x00000280

mem[X,0x800000B6] -> 0x050A
[22] [M]: 0x800000B6 (0x050A) c.slli a0, 2
x10 <- 0x00000A00

mem[X,0x800000B8] -> 0x932A
[23] [M]: 0x800000B8 (0x932A) c.add t1, a0
x6 <- 0x80001A00

mem[X,0x800000BA] -> 0x2023
mem[X,0x800000BC] -> 0x00B3
[24] [M]: 0x800000BA (0x00B32023) sw a1, 0(t1)
mem[0x80001A00] <- 0x20000801

mem[X,0x800000BE] -> 0x0317
mem[X,0x800000C0] -> 0x0000
[25] [M]: 0x800000BE (0x00000317) auipc t1, 0
x6 <- 0x800000BE

mem[X,0x800000C2] -> 0x0313
mem[X,0x800000C4] -> 0x10C3
[26] [M]: 0x800000C2 (0x10C30313) addi t1, t1, 268
x6 <- 0x800001CA

mem[X,0x800000C6] -> 0x859A
[27] [M]: 0x800000C6 (0x859A) c.mv a1, t1
x11 <- 0x800001CA

mem[X,0x800000C8] -> 0x9513
mem[X,0x800000CA] -> 0x0145
[28] [M]: 0x800000C8 (0x01459513) slli a0, a1, 20
x10 <- 0x1CA00000

mem[X,0x800000CC] -> 0x8151
[29] [M]: 0x800000CC (0x8151) c.srli a0, 20
x10 <- 0x000001CA

mem[X,0x800000CE] -> 0x0293
mem[X,0x800000D0] -> 0x2800
[30] [M]: 0x800000CE (0x28000293) addi t0, zero, 640
x5 <- 0x00000280

mem[X,0x800000D2] -> 0x02DA
[31] [M]: 0x800000D2 (0x02DA) c.slli t0, 22
x5 <- 0xA0000000

mem[X,0x800000D4] -> 0x6533
mem[X,0x800000D6] -> 0x0055
[32] [M]: 0x800000D4 (0x00556533) or a0, a0, t0
x10 <- 0xA00001CA

mem[X,0x800000D8] -> 0x4281
[33] [M]: 0x800000D8 (0x4281) c.li t0, 0
x5 <- 0x00000000

mem[X,0x800000DA] -> 0x02B2
[34] [M]: 0x800000DA (0x02B2) c.slli t0, 12
x5 <- 0x00000000

mem[X,0x800000DC] -> 0x6533
mem[X,0x800000DE] -> 0x0055
[35] [M]: 0x800000DC (0x00556533) or a0, a0, t0
x10 <- 0xA00001CA

mem[X,0x800000E0] -> 0x8E2A
[36] [M]: 0x800000E0 (0x8E2A) c.mv t3, a0
x28 <- 0xA00001CA

mem[X,0x800000E2] -> 0x0613
mem[X,0x800000E4] -> 0x0CF0
[37] [M]: 0x800000E2 (0x0CF00613) addi a2, zero, 207
x12 <- 0x000000CF

mem[X,0x800000E6] -> 0x81B1
[38] [M]: 0x800000E6 (0x81B1) c.srli a1, 12
x11 <- 0x00080000

mem[X,0x800000E8] -> 0x05AA
[39] [M]: 0x800000E8 (0x05AA) c.slli a1, 10
x11 <- 0x20000000

mem[X,0x800000EA] -> 0x8DD1
[40] [M]: 0x800000EA (0x8DD1) c.or a1, a2
x11 <- 0x200000CF

mem[X,0x800000EC] -> 0x2337
mem[X,0x800000EE] -> 0x8000
[41] [M]: 0x800000EC (0x80002337) lui t1, 524290
x6 <- 0x80002000

mem[X,0x800000F0] -> 0x052A
[42] [M]: 0x800000F0 (0x052A) c.slli a0, 10
x10 <- 0x00072800

mem[X,0x800000F2] -> 0x8159
[43] [M]: 0x800000F2 (0x8159) c.srli a0, 22
x10 <- 0x00000000

mem[X,0x800000F4] -> 0x050A
[44] [M]: 0x800000F4 (0x050A) c.slli a0, 2
x10 <- 0x00000000

mem[X,0x800000F6] -> 0x932A
[45] [M]: 0x800000F6 (0x932A) c.add t1, a0
x6 <- 0x80002000

mem[X,0x800000F8] -> 0x2023
mem[X,0x800000FA] -> 0x00B3
[46] [M]: 0x800000F8 (0x00B32023) sw a1, 0(t1)
mem[0x80002000] <- 0x200000CF

mem[X,0x800000FC] -> 0x4317
mem[X,0x800000FE] -> 0x0000
[47] [M]: 0x800000FC (0x00004317) auipc t1, 4
x6 <- 0x800040FC

mem[X,0x80000100] -> 0x0313
mem[X,0x80000102] -> 0xF043
[48] [M]: 0x80000100 (0xF0430313) addi t1, t1, 3844
x6 <- 0x80004000

mem[X,0x80000104] -> 0x859A
[49] [M]: 0x80000104 (0x859A) c.mv a1, t1
x11 <- 0x80004000

mem[X,0x80000106] -> 0x9513
mem[X,0x80000108] -> 0x0145
[50] [M]: 0x80000106 (0x01459513) slli a0, a1, 20
x10 <- 0x00000000

mem[X,0x8000010A] -> 0x8151
[51] [M]: 0x8000010A (0x8151) c.srli a0, 20
x10 <- 0x00000000

mem[X,0x8000010C] -> 0x0293
mem[X,0x8000010E] -> 0x2800
[52] [M]: 0x8000010C (0x28000293) addi t0, zero, 640
x5 <- 0x00000280

mem[X,0x80000110] -> 0x02DA
[53] [M]: 0x80000110 (0x02DA) c.slli t0, 22
x5 <- 0xA0000000

mem[X,0x80000112] -> 0x6533
mem[X,0x80000114] -> 0x0055
[54] [M]: 0x80000112 (0x00556533) or a0, a0, t0
x10 <- 0xA0000000

mem[X,0x80000116] -> 0x4291
[55] [M]: 0x80000116 (0x4291) c.li t0, 4
x5 <- 0x00000004

mem[X,0x80000118] -> 0x02B2
[56] [M]: 0x80000118 (0x02B2) c.slli t0, 12
x5 <- 0x00004000

mem[X,0x8000011A] -> 0x6533
mem[X,0x8000011C] -> 0x0055
[57] [M]: 0x8000011A (0x00556533) or a0, a0, t0
x10 <- 0xA0004000

mem[X,0x8000011E] -> 0x8EAA
[58] [M]: 0x8000011E (0x8EAA) c.mv t4, a0
x29 <- 0xA0004000

mem[X,0x80000120] -> 0x0613
mem[X,0x80000122] -> 0x0C30
[59] [M]: 0x80000120 (0x0C300613) addi a2, zero, 195
x12 <- 0x000000C3

mem[X,0x80000124] -> 0x81B1
[60] [M]: 0x80000124 (0x81B1) c.srli a1, 12
x11 <- 0x00080004

mem[X,0x80000126] -> 0x05AA
[61] [M]: 0x80000126 (0x05AA) c.slli a1, 10
x11 <- 0x20001000

mem[X,0x80000128] -> 0x8DD1
[62] [M]: 0x80000128 (0x8DD1) c.or a1, a2
x11 <- 0x200010C3

mem[X,0x8000012A] -> 0x2337
mem[X,0x8000012C] -> 0x8000
[63] [M]: 0x8000012A (0x80002337) lui t1, 524290
x6 <- 0x80002000

mem[X,0x8000012E] -> 0x052A
[64] [M]: 0x8000012E (0x052A) c.slli a0, 10
x10 <- 0x01000000

mem[X,0x80000130] -> 0x8159
[65] [M]: 0x80000130 (0x8159) c.srli a0, 22
x10 <- 0x00000004

mem[X,0x80000132] -> 0x050A
[66] [M]: 0x80000132 (0x050A) c.slli a0, 2
x10 <- 0x00000010

mem[X,0x80000134] -> 0x932A
[67] [M]: 0x80000134 (0x932A) c.add t1, a0
x6 <- 0x80002010

mem[X,0x80000136] -> 0x2023
mem[X,0x80000138] -> 0x00B3
[68] [M]: 0x80000136 (0x00B32023) sw a1, 0(t1)
mem[0x80002010] <- 0x200010C3

mem[X,0x8000013A] -> 0x4381
[69] [M]: 0x8000013A (0x4381) c.li t2, 0
x7 <- 0x00000000

mem[X,0x8000013C] -> 0x9073
mem[X,0x8000013E] -> 0x1803
[70] [M]: 0x8000013C (0x18039073) csrrw zero, satp, t2
CSR satp -> 0x00000000
CSR satp <- 0x00000000 (input: 0x00000000)

mem[X,0x80000140] -> 0x0397
mem[X,0x80000142] -> 0x0000
[71] [M]: 0x80000140 (0x00000397) auipc t2, 0
x7 <- 0x80000140

mem[X,0x80000144] -> 0x8393
mem[X,0x80000146] -> 0xEC03
[72] [M]: 0x80000144 (0xEC038393) addi t2, t2, 3776
x7 <- 0x80000000

mem[X,0x80000148] -> 0x9073
mem[X,0x8000014A] -> 0x3053
[73] [M]: 0x80000148 (0x30539073) csrrw zero, mtvec, t2
CSR mtvec -> 0x00000000
CSR mtvec <- 0x80000000 (input: 0x80000000)

mem[X,0x8000014C] -> 0x1073
mem[X,0x8000014E] -> 0x341E
[74] [M]: 0x8000014C (0x341E1073) csrrw zero, mepc, t3
CSR mepc -> 0x00000000
CSR mepc <- 0xA00001CA (input: 0xA00001CA)

mem[X,0x80000150] -> 0x6389
[75] [M]: 0x80000150 (0x6389) c.lui t2, 2
x7 <- 0x00002000

mem[X,0x80000152] -> 0x8393
mem[X,0x80000154] -> 0x8003
[76] [M]: 0x80000152 (0x80038393) addi t2, t2, 2048
x7 <- 0x00001800

mem[X,0x80000156] -> 0xB073
mem[X,0x80000158] -> 0x3003
[77] [M]: 0x80000156 (0x3003B073) csrrc zero, mstatus, t2
CSR mstatus -> 0x00000000
CSR mstatus <- 0x00000000 (input: 0x00000000)

mem[X,0x8000015A] -> 0x13B7
mem[X,0x8000015C] -> 0x000C
[78] [M]: 0x8000015A (0x000C13B7) lui t2, 193
x7 <- 0x000C1000

mem[X,0x8000015E] -> 0x8393
mem[X,0x80000160] -> 0x8003
[79] [M]: 0x8000015E (0x80038393) addi t2, t2, 2048
x7 <- 0x000C0800

mem[X,0x80000162] -> 0x9073
mem[X,0x80000164] -> 0x3003
[80] [M]: 0x80000162 (0x30039073) csrrw zero, mstatus, t2
CSR mstatus -> 0x00000000
CSR mstatus <- 0x000C0800 (input: 0x000C0800)

mem[X,0x80000166] -> 0x0E93
mem[X,0x80000168] -> 0x4440
[81] [M]: 0x80000166 (0x44400E93) addi t4, zero, 1092
x29 <- 0x00000444

mem[X,0x8000016A] -> 0x0073
mem[X,0x8000016C] -> 0x3020
[82] [M]: 0x8000016A (0x30200073) mret
CSR mstatus <- 0x000C0080
ret-ing from M to S

within_phys_mem: 0xA00001CA not within phys-mem:
  plat_rom_base: 0x00001000
  plat_rom_size: 0x00001000
  plat_ram_base: 0x80000000
  plat_ram_size: 0x04000000
trapping from S to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0xA00001CA
CSR mstatus <- 0x000C0800

mem[X,0x80000000] -> 0x22F3
mem[X,0x80000002] -> 0x3420
[83] [M]: 0x80000000 (0x342022F3) csrrs t0, mcause, zero
CSR mcause -> 0x00000001
x5 <- 0x00000001

mem[X,0x80000004] -> 0x4305
[84] [M]: 0x80000004 (0x4305) c.li t1, 1
x6 <- 0x00000001

mem[X,0x80000006] -> 0x8563
mem[X,0x80000008] -> 0x0262
[85] [M]: 0x80000006 (0x02628563) beq t0, t1, 42

mem[X,0x80000030] -> 0x0F13
mem[X,0x80000032] -> 0x4440
[86] [M]: 0x80000030 (0x44400F13) addi t5, zero, 1092
x30 <- 0x00000444

mem[X,0x80000034] -> 0x0F93
mem[X,0x80000036] -> 0x5550
[87] [M]: 0x80000034 (0x55500F93) addi t6, zero, 1365
x31 <- 0x00000555

mem[X,0x80000038] -> 0x8D63
mem[X,0x8000003A] -> 0x01EE
[88] [M]: 0x80000038 (0x01EE8D63) beq t4, t5, 26

mem[X,0x80000052] -> 0x0F17
mem[X,0x80000054] -> 0x0000
[89] [M]: 0x80000052 (0x00000F17) auipc t5, 0
x30 <- 0x80000052

mem[X,0x80000056] -> 0x0F13
mem[X,0x80000058] -> 0x11CF
[90] [M]: 0x80000056 (0x11CF0F13) addi t5, t5, 284
x30 <- 0x8000016E

mem[X,0x8000005A] -> 0x1073
mem[X,0x8000005C] -> 0x341F
[91] [M]: 0x8000005A (0x341F1073) csrrw zero, mepc, t5
CSR mepc -> 0xA00001CA
CSR mepc <- 0x8000016E (input: 0x8000016E)

mem[X,0x8000005E] -> 0x6F89
[92] [M]: 0x8000005E (0x6F89) c.lui t6, 2
x31 <- 0x00002000

mem[X,0x80000060] -> 0x8F93
mem[X,0x80000062] -> 0x800F
[93] [M]: 0x80000060 (0x800F8F93) addi t6, t6, 2048
x31 <- 0x00001800

mem[X,0x80000064] -> 0x9073
mem[X,0x80000066] -> 0x300F
[94] [M]: 0x80000064 (0x300F9073) csrrw zero, mstatus, t6
CSR mstatus -> 0x000C0800
CSR mstatus <- 0x00001800 (input: 0x00001800)

mem[X,0x80000068] -> 0x0073
mem[X,0x8000006A] -> 0x3020
[95] [M]: 0x80000068 (0x30200073) mret
CSR mstatus <- 0x00000080
ret-ing from M to M

mem[X,0x8000016E] -> 0x0393
mem[X,0x80000170] -> 0x1230
[96] [M]: 0x8000016E (0x12300393) addi t2, zero, 291
x7 <- 0x00000123

mem[X,0x80000172] -> 0x9073
mem[X,0x80000174] -> 0x1803
[97] [M]: 0x80000172 (0x18039073) csrrw zero, satp, t2
CSR satp -> 0x00000000
CSR satp <- 0x00000123 (input: 0x00000123)

mem[X,0x80000176] -> 0x1073
mem[X,0x80000178] -> 0x341E
[98] [M]: 0x80000176 (0x341E1073) csrrw zero, mepc, t3
CSR mepc -> 0x8000016E
CSR mepc <- 0xA00001CA (input: 0xA00001CA)

mem[X,0x8000017A] -> 0x6389
[99] [M]: 0x8000017A (0x6389) c.lui t2, 2
x7 <- 0x00002000

clint::tick mtime <- 0x0000000000000001
 clint timer pending at mtime 0x0000000000000001
htif::tick 0x0000000000000000
mem[X,0x8000017C] -> 0x8393
mem[X,0x8000017E] -> 0x8003
[100] [M]: 0x8000017C (0x80038393) addi t2, t2, 2048
x7 <- 0x00001800

mem[X,0x80000180] -> 0xB073
mem[X,0x80000182] -> 0x3003
[101] [M]: 0x80000180 (0x3003B073) csrrc zero, mstatus, t2
CSR mstatus -> 0x00000080
CSR mstatus <- 0x00000080 (input: 0x00000080)

mem[X,0x80000184] -> 0x13B7
mem[X,0x80000186] -> 0x000C
[102] [M]: 0x80000184 (0x000C13B7) lui t2, 193
x7 <- 0x000C1000

mem[X,0x80000188] -> 0x8393
mem[X,0x8000018A] -> 0x8003
[103] [M]: 0x80000188 (0x80038393) addi t2, t2, 2048
x7 <- 0x000C0800

mem[X,0x8000018C] -> 0x9073
mem[X,0x8000018E] -> 0x3003
[104] [M]: 0x8000018C (0x30039073) csrrw zero, mstatus, t2
CSR mstatus -> 0x00000080
CSR mstatus <- 0x000C0800 (input: 0x000C0800)

mem[X,0x80000190] -> 0x0E93
mem[X,0x80000192] -> 0x5550
[105] [M]: 0x80000190 (0x55500E93) addi t4, zero, 1365
x29 <- 0x00000555

mem[X,0x80000194] -> 0x0073
mem[X,0x80000196] -> 0x3020
[106] [M]: 0x80000194 (0x30200073) mret
CSR mstatus <- 0x000C0080
ret-ing from M to S

within_phys_mem: 0xA00001CA not within phys-mem:
  plat_rom_base: 0x00001000
  plat_rom_size: 0x00001000
  plat_ram_base: 0x80000000
  plat_ram_size: 0x04000000
trapping from S to M to handle fetch-access-fault
handling exc#0x01 at priv M with tval 0xA00001CA
CSR mstatus <- 0x000C0800

mem[X,0x80000000] -> 0x22F3
mem[X,0x80000002] -> 0x3420
[107] [M]: 0x80000000 (0x342022F3) csrrs t0, mcause, zero
CSR mcause -> 0x00000001
x5 <- 0x00000001

mem[X,0x80000004] -> 0x4305
[108] [M]: 0x80000004 (0x4305) c.li t1, 1
x6 <- 0x00000001

mem[X,0x80000006] -> 0x8563
mem[X,0x80000008] -> 0x0262
[109] [M]: 0x80000006 (0x02628563) beq t0, t1, 42

mem[X,0x80000030] -> 0x0F13
mem[X,0x80000032] -> 0x4440
[110] [M]: 0x80000030 (0x44400F13) addi t5, zero, 1092
x30 <- 0x00000444

mem[X,0x80000034] -> 0x0F93
mem[X,0x80000036] -> 0x5550
[111] [M]: 0x80000034 (0x55500F93) addi t6, zero, 1365
x31 <- 0x00000555

mem[X,0x80000038] -> 0x8D63
mem[X,0x8000003A] -> 0x01EE
[112] [M]: 0x80000038 (0x01EE8D63) beq t4, t5, 26

mem[X,0x8000003C] -> 0x8863
mem[X,0x8000003E] -> 0x03FE
[113] [M]: 0x8000003C (0x03FE8863) beq t4, t6, 48

mem[X,0x8000006C] -> 0x0F17
mem[X,0x8000006E] -> 0x0000
[114] [M]: 0x8000006C (0x00000F17) auipc t5, 0
x30 <- 0x8000006C

mem[X,0x80000070] -> 0x0F13
mem[X,0x80000072] -> 0x12CF
[115] [M]: 0x80000070 (0x12CF0F13) addi t5, t5, 300
x30 <- 0x80000198

mem[X,0x80000074] -> 0x1073
mem[X,0x80000076] -> 0x341F
[116] [M]: 0x80000074 (0x341F1073) csrrw zero, mepc, t5
CSR mepc -> 0xA00001CA
CSR mepc <- 0x80000198 (input: 0x80000198)

mem[X,0x80000078] -> 0x6F89
[117] [M]: 0x80000078 (0x6F89) c.lui t6, 2
x31 <- 0x00002000

mem[X,0x8000007A] -> 0x8F93
mem[X,0x8000007C] -> 0x800F
[118] [M]: 0x8000007A (0x800F8F93) addi t6, t6, 2048
x31 <- 0x00001800

mem[X,0x8000007E] -> 0x9073
mem[X,0x80000080] -> 0x300F
[119] [M]: 0x8000007E (0x300F9073) csrrw zero, mstatus, t6
CSR mstatus -> 0x000C0800
CSR mstatus <- 0x00001800 (input: 0x00001800)

mem[X,0x80000082] -> 0x0073
mem[X,0x80000084] -> 0x3020
[120] [M]: 0x80000082 (0x30200073) mret
CSR mstatus <- 0x00000080
ret-ing from M to M

mem[X,0x80000198] -> 0x0393
mem[X,0x8000019A] -> 0x1230
[121] [M]: 0x80000198 (0x12300393) addi t2, zero, 291
x7 <- 0x00000123

mem[X,0x8000019C] -> 0x9073
mem[X,0x8000019E] -> 0x1803
[122] [M]: 0x8000019C (0x18039073) csrrw zero, satp, t2
CSR satp -> 0x00000123
CSR satp <- 0x00000123 (input: 0x00000123)

mem[X,0x800001A0] -> 0x0E17
mem[X,0x800001A2] -> 0x0000
[123] [M]: 0x800001A0 (0x00000E17) auipc t3, 0
x28 <- 0x800001A0

mem[X,0x800001A4] -> 0x0E13
mem[X,0x800001A6] -> 0x02AE
[124] [M]: 0x800001A4 (0x02AE0E13) addi t3, t3, 42
x28 <- 0x800001CA

mem[X,0x800001A8] -> 0x1073
mem[X,0x800001AA] -> 0x341E
[125] [M]: 0x800001A8 (0x341E1073) csrrw zero, mepc, t3
CSR mepc -> 0x80000198
CSR mepc <- 0x800001CA (input: 0x800001CA)

mem[X,0x800001AC] -> 0x6389
[126] [M]: 0x800001AC (0x6389) c.lui t2, 2
x7 <- 0x00002000

mem[X,0x800001AE] -> 0x8393
mem[X,0x800001B0] -> 0x8003
[127] [M]: 0x800001AE (0x80038393) addi t2, t2, 2048
x7 <- 0x00001800

mem[X,0x800001B2] -> 0xB073
mem[X,0x800001B4] -> 0x3003
[128] [M]: 0x800001B2 (0x3003B073) csrrc zero, mstatus, t2
CSR mstatus -> 0x00000080
CSR mstatus <- 0x00000080 (input: 0x00000080)

mem[X,0x800001B6] -> 0x13B7
mem[X,0x800001B8] -> 0x000C
[129] [M]: 0x800001B6 (0x000C13B7) lui t2, 193
x7 <- 0x000C1000

mem[X,0x800001BA] -> 0x8393
mem[X,0x800001BC] -> 0x8003
[130] [M]: 0x800001BA (0x80038393) addi t2, t2, 2048
x7 <- 0x000C0800

mem[X,0x800001BE] -> 0x9073
mem[X,0x800001C0] -> 0x3003
[131] [M]: 0x800001BE (0x30039073) csrrw zero, mstatus, t2
CSR mstatus -> 0x00000080
CSR mstatus <- 0x000C0800 (input: 0x000C0800)

mem[X,0x800001C2] -> 0x0E93
mem[X,0x800001C4] -> 0x6660
[132] [M]: 0x800001C2 (0x66600E93) addi t4, zero, 1638
x29 <- 0x00000666

mem[X,0x800001C6] -> 0x0073
mem[X,0x800001C8] -> 0x3020
[133] [M]: 0x800001C6 (0x30200073) mret
CSR mstatus <- 0x000C0080
ret-ing from M to S

mem[X,0x800001CA] -> 0x4F85
[134] [S]: 0x800001CA (0x4F85) c.li t6, 1
x31 <- 0x00000001

mem[X,0x800001CC] -> 0x4297
mem[X,0x800001CE] -> 0x0000
[135] [S]: 0x800001CC (0x00004297) auipc t0, 4
x5 <- 0x800041CC

mem[X,0x800001D0] -> 0x8293
mem[X,0x800001D2] -> 0xE442
[136] [S]: 0x800001D0 (0xE4428293) addi t0, t0, 3652
x5 <- 0x80004010

mem[X,0x800001D4] -> 0x4305
[137] [S]: 0x800001D4 (0x4305) c.li t1, 1
x6 <- 0x00000001

mem[X,0x800001D6] -> 0xA023
mem[X,0x800001D8] -> 0x0062
[138] [S]: 0x800001D6 (0x0062A023) sw t1, 0(t0)
htif[0x80004010] <- 0x00000001

mem[X,0x800001DA] -> 0xBFCD
[139] [S]: 0x800001DA (0xBFCD) c.j 2041

mem[X,0x800001CC] -> 0x4297
mem[X,0x800001CE] -> 0x0000
[140] [S]: 0x800001CC (0x00004297) auipc t0, 4
x5 <- 0x800041CC

mem[X,0x800001D0] -> 0x8293
mem[X,0x800001D2] -> 0xE442
[141] [S]: 0x800001D0 (0xE4428293) addi t0, t0, 3652
x5 <- 0x80004010

mem[X,0x800001D4] -> 0x4305
[142] [S]: 0x800001D4 (0x4305) c.li t1, 1
x6 <- 0x00000001

mem[X,0x800001D6] -> 0xA023
mem[X,0x800001D8] -> 0x0062
[143] [S]: 0x800001D6 (0x0062A023) sw t1, 0(t0)
htif[0x80004010] <- 0x00000001

mem[X,0x800001DA] -> 0xBFCD
[144] [S]: 0x800001DA (0xBFCD) c.j 2041

mem[X,0x800001CC] -> 0x4297
mem[X,0x800001CE] -> 0x0000
[145] [S]: 0x800001CC (0x00004297) auipc t0, 4
x5 <- 0x800041CC

mem[X,0x800001D0] -> 0x8293
mem[X,0x800001D2] -> 0xE442
[146] [S]: 0x800001D0 (0xE4428293) addi t0, t0, 3652
x5 <- 0x80004010

mem[X,0x800001D4] -> 0x4305
[147] [S]: 0x800001D4 (0x4305) c.li t1, 1
x6 <- 0x00000001

mem[X,0x800001D6] -> 0xA023
mem[X,0x800001D8] -> 0x0062
[148] [S]: 0x800001D6 (0x0062A023) sw t1, 0(t0)
htif[0x80004010] <- 0x00000001
htif-syscall-proxy cmd: 0x000000000001

SUCCESS
