{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 24 08:41:39 2015 " "Info: Processing started: Fri Apr 24 08:41:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Info: Found design unit 1: counter-SYN" {  } { { "Counter.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Counter.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Info: Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my box files/school/csce230 project/projectpart4complete_restored/processor_old.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file my box files/school/csce230 project/projectpart4complete_restored/processor_old.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor_old " "Info: Found entity 1: processor_old" {  } { { "My Box Files/School/CSCE230 Project/ProjectPart4Complete_restored/processor_old.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/My Box Files/School/CSCE230 Project/ProjectPart4Complete_restored/processor_old.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline files/instrmem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipeline files/instrmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrmem-SYN " "Info: Found design unit 1: instrmem-SYN" {  } { { "Pipeline Files/instrMem.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/instrMem.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instrMem " "Info: Found entity 1: instrMem" {  } { { "Pipeline Files/instrMem.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/instrMem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline files/hazarddetectionunit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipeline files/hazarddetectionunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HazardDetectionUnit-arch " "Info: Found design unit 1: HazardDetectionUnit-arch" {  } { { "Pipeline Files/HazardDetectionUnit.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/HazardDetectionUnit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HazardDetectionUnit " "Info: Found entity 1: HazardDetectionUnit" {  } { { "Pipeline Files/HazardDetectionUnit.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/HazardDetectionUnit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline files/forwardingunit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipeline files/forwardingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ForwardingUnit-arch " "Info: Found design unit 1: ForwardingUnit-arch" {  } { { "Pipeline Files/ForwardingUnit.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/ForwardingUnit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Info: Found entity 1: ForwardingUnit" {  } { { "Pipeline Files/ForwardingUnit.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/ForwardingUnit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline files/control_unit_230.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipeline files/control_unit_230.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit_230-control_unit_230_arch " "Info: Found design unit 1: control_unit_230-control_unit_230_arch" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_unit_230 " "Info: Found entity 1: control_unit_230" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iomem/reg_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file iomem/reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-SYN " "Info: Found design unit 1: reg_16-SYN" {  } { { "IOmem/Reg_16.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/IOmem/Reg_16.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16 " "Info: Found entity 1: Reg_16" {  } { { "IOmem/Reg_16.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/IOmem/Reg_16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iomem/io_memoryinterface.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file iomem/io_memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_MemoryInterface " "Info: Found entity 1: IO_MemoryInterface" {  } { { "IOmem/IO_MemoryInterface.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/IOmem/IO_MemoryInterface.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1bit.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_1bit.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_1BIT " "Info: Found entity 1: REG_1BIT" {  } { { "REG_1BIT.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/REG_1BIT.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Info: Found design unit 1: adder-SYN" {  } { { "Adder.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Adder.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Info: Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Adder.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const-SYN " "Info: Found design unit 1: const-SYN" {  } { { "Const.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Const.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Const " "Info: Found entity 1: Const" {  } { { "Const.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Const.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file immediate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate-arch " "Info: Found design unit 1: immediate-arch" {  } { { "immediate.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/immediate.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 immediate " "Info: Found entity 1: immediate" {  } { { "immediate.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/immediate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionaddressgenerator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file instructionaddressgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Info: Found entity 1: InstructionAddressGenerator" {  } { { "InstructionAddressGenerator.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/InstructionAddressGenerator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmemory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mainmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Info: Found design unit 1: mainmemory-SYN" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MainMemory.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Info: Found entity 1: MainMemory" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MainMemory.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryinterface.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInterface " "Info: Found entity 1: MemoryInterface" {  } { { "MemoryInterface.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MemoryInterface.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxinc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file muxinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxinc-SYN " "Info: Found design unit 1: muxinc-SYN" {  } { { "MuxINC.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MuxINC.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxINC " "Info: Found entity 1: MuxINC" {  } { { "MuxINC.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MuxINC.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file muxpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxpc-SYN " "Info: Found design unit 1: muxpc-SYN" {  } { { "MuxPC.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MuxPC.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Info: Found entity 1: MuxPC" {  } { { "MuxPC.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MuxPC.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-SYN " "Info: Found design unit 1: pc-SYN" {  } { { "PC.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/PC.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/PC.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_temp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc_temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_temp-SYN " "Info: Found design unit 1: pc_temp-SYN" {  } { { "PC_Temp.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/PC_Temp.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_Temp " "Info: Found entity 1: PC_Temp" {  } { { "PC_Temp.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/PC_Temp.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_24.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_24-SYN " "Info: Found design unit 1: reg_24-SYN" {  } { { "Reg_24.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Reg_24.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg_24 " "Info: Found entity 1: Reg_24" {  } { { "Reg_24.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Reg_24.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/decode_4to16.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register/decode_4to16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE_4TO16 " "Info: Found entity 1: DECODE_4TO16" {  } { { "Register/DECODE_4TO16.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/DECODE_4TO16.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/dff_16bit.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register/dff_16bit.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_16BIT " "Info: Found entity 1: DFF_16BIT" {  } { { "Register/DFF_16BIT.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/DFF_16BIT.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/mux_16bit_16to1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register/mux_16bit_16to1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_16BIT_16TO1 " "Info: Found entity 1: MUX_16BIT_16TO1" {  } { { "Register/MUX_16BIT_16TO1.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/MUX_16BIT_16TO1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/regfile.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register/regfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "Register/regfile.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/regfile.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/zero.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register/zero.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ZERO " "Info: Found entity 1: ZERO" {  } { { "Register/ZERO.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/ZERO.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU/ALU.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu/and16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and16bit-SYN " "Info: Found design unit 1: and16bit-SYN" {  } { { "ALU/AND16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/AND16BIT.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AND16BIT " "Info: Found entity 1: AND16BIT" {  } { { "ALU/AND16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/AND16BIT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fa1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/fa1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA1BIT " "Info: Found entity 1: FA1BIT" {  } { { "ALU/FA1BIT.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/FA1BIT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fa16bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/fa16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA16BIT " "Info: Found entity 1: FA16BIT" {  } { { "ALU/FA16BIT.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/FA16BIT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/inv16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu/inv16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv16bit-SYN " "Info: Found design unit 1: inv16bit-SYN" {  } { { "ALU/INV16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/INV16BIT.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 INV16BIT " "Info: Found entity 1: INV16BIT" {  } { { "ALU/INV16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/INV16BIT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux2_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-SYN " "Info: Found design unit 1: mux2_1-SYN" {  } { { "ALU/MUX2_1.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/MUX2_1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Info: Found entity 1: MUX2_1" {  } { { "ALU/MUX2_1.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/MUX2_1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux4_1_16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu/mux4_1_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1_16bit-SYN " "Info: Found design unit 1: mux4_1_16bit-SYN" {  } { { "ALU/MUX4_1_16bit.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/MUX4_1_16bit.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1_16bit " "Info: Found entity 1: MUX4_1_16bit" {  } { { "ALU/MUX4_1_16bit.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/MUX4_1_16bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu/or16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or16bit-SYN " "Info: Found design unit 1: or16bit-SYN" {  } { { "ALU/OR16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/OR16BIT.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OR16BIT " "Info: Found entity 1: OR16BIT" {  } { { "ALU/OR16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/OR16BIT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu/xor16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor16bit-SYN " "Info: Found design unit 1: xor16bit-SYN" {  } { { "ALU/XOR16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/XOR16BIT.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 XOR16BIT " "Info: Found entity 1: XOR16BIT" {  } { { "ALU/XOR16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/XOR16BIT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "MUX_3TO1.vhd " "Warning: Can't analyze file -- file MUX_3TO1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_24bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_2_24bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_24bit-SYN " "Info: Found design unit 1: mux_2_24bit-SYN" {  } { { "MUX_2_24BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MUX_2_24BIT.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_24BIT " "Info: Found entity 1: MUX_2_24BIT" {  } { { "MUX_2_24BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MUX_2_24BIT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_one.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file const_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const_one-SYN " "Info: Found design unit 1: const_one-SYN" {  } { { "CONST_ONE.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/CONST_ONE.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONST_ONE " "Info: Found entity 1: CONST_ONE" {  } { { "CONST_ONE.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/CONST_ONE.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_15bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_2_15bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_15bit-SYN " "Info: Found design unit 1: mux_2_15bit-SYN" {  } { { "MUX_2_15BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MUX_2_15BIT.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_15BIT " "Info: Found entity 1: MUX_2_15BIT" {  } { { "MUX_2_15BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MUX_2_15BIT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrcache.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instrcache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrCache-behavior " "Info: Found design unit 1: instrCache-behavior" {  } { { "instrCache.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/instrCache.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instrCache " "Info: Found entity 1: instrCache" {  } { { "instrCache.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/instrCache.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datacache.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datacache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataCache-behavior " "Info: Found design unit 1: dataCache-behavior" {  } { { "dataCache.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/dataCache.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dataCache " "Info: Found entity 1: dataCache" {  } { { "dataCache.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/dataCache.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16to1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux16to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16to1-SYN " "Info: Found design unit 1: mux16to1-SYN" {  } { { "MUX16to1.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MUX16to1.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX16to1 " "Info: Found entity 1: MUX16to1" {  } { { "MUX16to1.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MUX16to1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Info: Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_1BIT REG_1BIT:inst53 " "Info: Elaborating entity \"REG_1BIT\" for hierarchy \"REG_1BIT:inst53\"" {  } { { "processor.bdf" "inst53" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 496 2208 2352 592 "inst53" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff REG_1BIT:inst53\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"REG_1BIT:inst53\|lpm_ff:lpm_ff_component\"" {  } { { "REG_1BIT.tdf" "lpm_ff_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/REG_1BIT.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "REG_1BIT:inst53\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"REG_1BIT:inst53\|lpm_ff:lpm_ff_component\"" {  } { { "REG_1BIT.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/REG_1BIT.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REG_1BIT:inst53\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"REG_1BIT:inst53\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "REG_1BIT.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/REG_1BIT.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst12 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst12\"" {  } { { "processor.bdf" "inst12" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 72 2296 2512 200 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA16BIT ALU:inst12\|FA16BIT:inst20 " "Info: Elaborating entity \"FA16BIT\" for hierarchy \"ALU:inst12\|FA16BIT:inst20\"" {  } { { "ALU/ALU.bdf" "inst20" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/ALU.bdf" { { 224 384 528 320 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA1BIT ALU:inst12\|FA16BIT:inst20\|FA1BIT:inst16 " "Info: Elaborating entity \"FA1BIT\" for hierarchy \"ALU:inst12\|FA16BIT:inst20\|FA1BIT:inst16\"" {  } { { "ALU/FA16BIT.bdf" "inst16" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/FA16BIT.bdf" { { 152 -1208 -1112 264 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 ALU:inst12\|MUX2_1:inst6 " "Info: Elaborating entity \"MUX2_1\" for hierarchy \"ALU:inst12\|MUX2_1:inst6\"" {  } { { "ALU/ALU.bdf" "inst6" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/ALU.bdf" { { -48 8 200 64 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ALU:inst12\|MUX2_1:inst6\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"ALU:inst12\|MUX2_1:inst6\|LPM_MUX:lpm_mux_component\"" {  } { { "ALU/MUX2_1.vhd" "lpm_mux_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/MUX2_1.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst12\|MUX2_1:inst6\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ALU:inst12\|MUX2_1:inst6\|LPM_MUX:lpm_mux_component\"" {  } { { "ALU/MUX2_1.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/MUX2_1.vhd" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst12\|MUX2_1:inst6\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"ALU:inst12\|MUX2_1:inst6\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU/MUX2_1.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/MUX2_1.vhd" 103 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m4e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_m4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m4e " "Info: Found entity 1: mux_m4e" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/db/mux_m4e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m4e ALU:inst12\|MUX2_1:inst6\|LPM_MUX:lpm_mux_component\|mux_m4e:auto_generated " "Info: Elaborating entity \"mux_m4e\" for hierarchy \"ALU:inst12\|MUX2_1:inst6\|LPM_MUX:lpm_mux_component\|mux_m4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INV16BIT ALU:inst12\|INV16BIT:inst8 " "Info: Elaborating entity \"INV16BIT\" for hierarchy \"ALU:inst12\|INV16BIT:inst8\"" {  } { { "ALU/ALU.bdf" "inst8" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/ALU.bdf" { { -32 -296 -112 48 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_inv ALU:inst12\|INV16BIT:inst8\|lpm_inv:lpm_inv_component " "Info: Elaborating entity \"lpm_inv\" for hierarchy \"ALU:inst12\|INV16BIT:inst8\|lpm_inv:lpm_inv_component\"" {  } { { "ALU/INV16BIT.vhd" "lpm_inv_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/INV16BIT.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst12\|INV16BIT:inst8\|lpm_inv:lpm_inv_component " "Info: Elaborated megafunction instantiation \"ALU:inst12\|INV16BIT:inst8\|lpm_inv:lpm_inv_component\"" {  } { { "ALU/INV16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/INV16BIT.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst12\|INV16BIT:inst8\|lpm_inv:lpm_inv_component " "Info: Instantiated megafunction \"ALU:inst12\|INV16BIT:inst8\|lpm_inv:lpm_inv_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_INV " "Info: Parameter \"lpm_type\" = \"LPM_INV\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU/INV16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/INV16BIT.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1_16bit ALU:inst12\|MUX4_1_16bit:inst " "Info: Elaborating entity \"MUX4_1_16bit\" for hierarchy \"ALU:inst12\|MUX4_1_16bit:inst\"" {  } { { "ALU/ALU.bdf" "inst" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/ALU.bdf" { { 104 776 968 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ALU:inst12\|MUX4_1_16bit:inst\|LPM_MUX:LPM_MUX_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"ALU:inst12\|MUX4_1_16bit:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/MUX4_1_16bit.vhd" "LPM_MUX_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/MUX4_1_16bit.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst12\|MUX4_1_16bit:inst\|LPM_MUX:LPM_MUX_component " "Info: Elaborated megafunction instantiation \"ALU:inst12\|MUX4_1_16bit:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/MUX4_1_16bit.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/MUX4_1_16bit.vhd" 137 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst12\|MUX4_1_16bit:inst\|LPM_MUX:LPM_MUX_component " "Info: Instantiated megafunction \"ALU:inst12\|MUX4_1_16bit:inst\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU/MUX4_1_16bit.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/MUX4_1_16bit.vhd" 137 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p4e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_p4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p4e " "Info: Found entity 1: mux_p4e" {  } { { "db/mux_p4e.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/db/mux_p4e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p4e ALU:inst12\|MUX4_1_16bit:inst\|LPM_MUX:LPM_MUX_component\|mux_p4e:auto_generated " "Info: Elaborating entity \"mux_p4e\" for hierarchy \"ALU:inst12\|MUX4_1_16bit:inst\|LPM_MUX:LPM_MUX_component\|mux_p4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND16BIT ALU:inst12\|AND16BIT:inst2 " "Info: Elaborating entity \"AND16BIT\" for hierarchy \"ALU:inst12\|AND16BIT:inst2\"" {  } { { "ALU/ALU.bdf" "inst2" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/ALU.bdf" { { -40 384 576 40 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND ALU:inst12\|AND16BIT:inst2\|LPM_AND:lpm_and_component " "Info: Elaborating entity \"LPM_AND\" for hierarchy \"ALU:inst12\|AND16BIT:inst2\|LPM_AND:lpm_and_component\"" {  } { { "ALU/AND16BIT.vhd" "lpm_and_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/AND16BIT.vhd" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst12\|AND16BIT:inst2\|LPM_AND:lpm_and_component " "Info: Elaborated megafunction instantiation \"ALU:inst12\|AND16BIT:inst2\|LPM_AND:lpm_and_component\"" {  } { { "ALU/AND16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/AND16BIT.vhd" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst12\|AND16BIT:inst2\|LPM_AND:lpm_and_component " "Info: Instantiated megafunction \"ALU:inst12\|AND16BIT:inst2\|LPM_AND:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Info: Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU/AND16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/AND16BIT.vhd" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR16BIT ALU:inst12\|OR16BIT:inst3 " "Info: Elaborating entity \"OR16BIT\" for hierarchy \"ALU:inst12\|OR16BIT:inst3\"" {  } { { "ALU/ALU.bdf" "inst3" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/ALU.bdf" { { 48 384 576 128 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR ALU:inst12\|OR16BIT:inst3\|LPM_OR:lpm_or_component " "Info: Elaborating entity \"LPM_OR\" for hierarchy \"ALU:inst12\|OR16BIT:inst3\|LPM_OR:lpm_or_component\"" {  } { { "ALU/OR16BIT.vhd" "lpm_or_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/OR16BIT.vhd" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst12\|OR16BIT:inst3\|LPM_OR:lpm_or_component " "Info: Elaborated megafunction instantiation \"ALU:inst12\|OR16BIT:inst3\|LPM_OR:lpm_or_component\"" {  } { { "ALU/OR16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/OR16BIT.vhd" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst12\|OR16BIT:inst3\|LPM_OR:lpm_or_component " "Info: Instantiated megafunction \"ALU:inst12\|OR16BIT:inst3\|LPM_OR:lpm_or_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_OR " "Info: Parameter \"LPM_TYPE\" = \"LPM_OR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU/OR16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/OR16BIT.vhd" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR16BIT ALU:inst12\|XOR16BIT:inst4 " "Info: Elaborating entity \"XOR16BIT\" for hierarchy \"ALU:inst12\|XOR16BIT:inst4\"" {  } { { "ALU/ALU.bdf" "inst4" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/ALU.bdf" { { 136 384 576 216 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_XOR ALU:inst12\|XOR16BIT:inst4\|LPM_XOR:lpm_xor_component " "Info: Elaborating entity \"LPM_XOR\" for hierarchy \"ALU:inst12\|XOR16BIT:inst4\|LPM_XOR:lpm_xor_component\"" {  } { { "ALU/XOR16BIT.vhd" "lpm_xor_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/XOR16BIT.vhd" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst12\|XOR16BIT:inst4\|LPM_XOR:lpm_xor_component " "Info: Elaborated megafunction instantiation \"ALU:inst12\|XOR16BIT:inst4\|LPM_XOR:lpm_xor_component\"" {  } { { "ALU/XOR16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/XOR16BIT.vhd" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst12\|XOR16BIT:inst4\|LPM_XOR:lpm_xor_component " "Info: Instantiated megafunction \"ALU:inst12\|XOR16BIT:inst4\|LPM_XOR:lpm_xor_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_XOR " "Info: Parameter \"LPM_TYPE\" = \"LPM_XOR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU/XOR16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/XOR16BIT.vhd" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg_1bit_sclr.tdf 1 1 " "Warning: Using design file reg_1bit_sclr.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_1BIT_SCLR " "Info: Found entity 1: REG_1BIT_SCLR" {  } { { "reg_1bit_sclr.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_1bit_sclr.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_1BIT_SCLR REG_1BIT_SCLR:inst26 " "Info: Elaborating entity \"REG_1BIT_SCLR\" for hierarchy \"REG_1BIT_SCLR:inst26\"" {  } { { "processor.bdf" "inst26" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 384 1496 1640 480 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff REG_1BIT_SCLR:inst26\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"REG_1BIT_SCLR:inst26\|lpm_ff:lpm_ff_component\"" {  } { { "reg_1bit_sclr.tdf" "lpm_ff_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_1bit_sclr.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "REG_1BIT_SCLR:inst26\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"REG_1BIT_SCLR:inst26\|lpm_ff:lpm_ff_component\"" {  } { { "reg_1bit_sclr.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_1bit_sclr.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REG_1BIT_SCLR:inst26\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"REG_1BIT_SCLR:inst26\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "reg_1bit_sclr.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_1bit_sclr.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetectionUnit HazardDetectionUnit:inst67 " "Info: Elaborating entity \"HazardDetectionUnit\" for hierarchy \"HazardDetectionUnit:inst67\"" {  } { { "processor.bdf" "inst67" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 520 3344 3552 696 "inst67" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_230 control_unit_230:inst8 " "Info: Elaborating entity \"control_unit_230\" for hierarchy \"control_unit_230:inst8\"" {  } { { "processor.bdf" "inst8" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 256 1000 1192 608 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op control_unit_230.vhd(41) " "Warning (10631): VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"alu_op\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c_select control_unit_230.vhd(41) " "Warning (10631): VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"c_select\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_select control_unit_230.vhd(41) " "Warning (10631): VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"y_select\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_write control_unit_230.vhd(41) " "Warning (10631): VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"rf_write\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_select control_unit_230.vhd(41) " "Warning (10631): VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"b_select\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a_inv control_unit_230.vhd(41) " "Warning (10631): VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"a_inv\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_inv control_unit_230.vhd(41) " "Warning (10631): VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"b_inv\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag_enable control_unit_230.vhd(41) " "Warning (10631): VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"flag_enable\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "extend control_unit_230.vhd(41) " "Warning (10631): VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"extend\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ir_enable control_unit_230.vhd(41) " "Warning (10631): VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"ir_enable\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ma_select control_unit_230.vhd(41) " "Warning (10631): VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"ma_select\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_write control_unit_230.vhd(41) " "Warning (10631): VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"mem_write\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_read control_unit_230.vhd(41) " "Warning (10631): VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"mem_read\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_select control_unit_230.vhd(41) " "Warning (10631): VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"pc_select\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_enable control_unit_230.vhd(41) " "Warning (10631): VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"pc_enable\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inc_select control_unit_230.vhd(41) " "Warning (10631): VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"inc_select\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "branch control_unit_230.vhd(41) " "Warning (10631): VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"branch\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jump control_unit_230.vhd(41) " "Warning (10631): VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"jump\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"jump\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"branch\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_select control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"inc_select\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_enable control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"pc_enable\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_select control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"pc_select\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"mem_read\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"mem_write\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ma_select control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"ma_select\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_enable control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"ir_enable\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extend\[0\] control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"extend\[0\]\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extend\[1\] control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"extend\[1\]\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_enable control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"flag_enable\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_inv control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"b_inv\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_inv control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"a_inv\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_select control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"b_select\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_write control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"rf_write\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_select\[0\] control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"y_select\[0\]\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_select\[1\] control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"y_select\[1\]\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_select\[0\] control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"c_select\[0\]\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_select\[1\] control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"c_select\[1\]\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"alu_op\[0\]\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] control_unit_230.vhd(41) " "Info (10041): Inferred latch for \"alu_op\[1\]\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg_24bit_sclr_enbl.tdf 1 1 " "Warning: Using design file reg_24bit_sclr_enbl.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_24BIT_SCLR_ENBL " "Info: Found entity 1: REG_24BIT_SCLR_ENBL" {  } { { "reg_24bit_sclr_enbl.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_24bit_sclr_enbl.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_24BIT_SCLR_ENBL REG_24BIT_SCLR_ENBL:inst72 " "Info: Elaborating entity \"REG_24BIT_SCLR_ENBL\" for hierarchy \"REG_24BIT_SCLR_ENBL:inst72\"" {  } { { "processor.bdf" "inst72" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 336 672 832 448 "inst72" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\"" {  } { { "reg_24bit_sclr_enbl.tdf" "lpm_ff_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_24bit_sclr_enbl.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\"" {  } { { "reg_24bit_sclr_enbl.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_24bit_sclr_enbl.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Info: Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "reg_24bit_sclr_enbl.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_24bit_sclr_enbl.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrCache instrCache:inst62 " "Info: Elaborating entity \"instrCache\" for hierarchy \"instrCache:inst62\"" {  } { { "processor.bdf" "inst62" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 352 320 552 480 "inst62" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram instrCache.vhd(24) " "Warning (10541): VHDL Signal Declaration warning at instrCache.vhd(24): used implicit default value for signal \"ram\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "instrCache.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/instrCache.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_15BIT MUX_2_15BIT:inst82 " "Info: Elaborating entity \"MUX_2_15BIT\" for hierarchy \"MUX_2_15BIT:inst82\"" {  } { { "processor.bdf" "inst82" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 256 152 296 336 "inst82" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_reg " "Info: Elaborating entity \"PC\" for hierarchy \"PC:PC_reg\"" {  } { { "processor.bdf" "PC_reg" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 200 -120 48 312 "PC_reg" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff PC:PC_reg\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"PC:PC_reg\|lpm_ff:lpm_ff_component\"" {  } { { "PC.vhd" "lpm_ff_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/PC.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:PC_reg\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"PC:PC_reg\|lpm_ff:lpm_ff_component\"" {  } { { "PC.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/PC.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC:PC_reg\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"PC:PC_reg\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PC.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/PC.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux_3to1.tdf 1 1 " "Warning: Using design file mux_3to1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_3TO1 " "Info: Found entity 1: MUX_3TO1" {  } { { "mux_3to1.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/mux_3to1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_3TO1 MUX_3TO1:inst6 " "Info: Elaborating entity \"MUX_3TO1\" for hierarchy \"MUX_3TO1:inst6\"" {  } { { "processor.bdf" "inst6" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 208 -608 -456 304 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX MUX_3TO1:inst6\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"MUX_3TO1:inst6\|LPM_MUX:lpm_mux_component\"" {  } { { "mux_3to1.tdf" "lpm_mux_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/mux_3to1.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX_3TO1:inst6\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"MUX_3TO1:inst6\|LPM_MUX:lpm_mux_component\"" {  } { { "mux_3to1.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/mux_3to1.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX_3TO1:inst6\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"MUX_3TO1:inst6\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Info: Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux_3to1.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/mux_3to1.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_doc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_doc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_doc " "Info: Found entity 1: mux_doc" {  } { { "db/mux_doc.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/db/mux_doc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_doc MUX_3TO1:inst6\|LPM_MUX:lpm_mux_component\|mux_doc:auto_generated " "Info: Elaborating entity \"mux_doc\" for hierarchy \"MUX_3TO1:inst6\|LPM_MUX:lpm_mux_component\|mux_doc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:PC_adder " "Info: Elaborating entity \"Adder\" for hierarchy \"Adder:PC_adder\"" {  } { { "processor.bdf" "PC_adder" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 136 344 536 216 "PC_adder" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Adder:PC_adder\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"Adder:PC_adder\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "Adder.vhd" "lpm_add_sub_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Adder.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder:PC_adder\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"Adder:PC_adder\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "Adder.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Adder.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder:PC_adder\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"Adder:PC_adder\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Adder.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Adder.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rlh " "Info: Found entity 1: add_sub_rlh" {  } { { "db/add_sub_rlh.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/db/add_sub_rlh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rlh Adder:PC_adder\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated " "Info: Elaborating entity \"add_sub_rlh\" for hierarchy \"Adder:PC_adder\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONST_ONE CONST_ONE:ONE " "Info: Elaborating entity \"CONST_ONE\" for hierarchy \"CONST_ONE:ONE\"" {  } { { "processor.bdf" "ONE" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 112 168 280 160 "ONE" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant CONST_ONE:ONE\|lpm_constant:LPM_CONSTANT_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"CONST_ONE:ONE\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "CONST_ONE.vhd" "LPM_CONSTANT_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/CONST_ONE.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CONST_ONE:ONE\|lpm_constant:LPM_CONSTANT_component " "Info: Elaborated megafunction instantiation \"CONST_ONE:ONE\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "CONST_ONE.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/CONST_ONE.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONST_ONE:ONE\|lpm_constant:LPM_CONSTANT_component " "Info: Instantiated megafunction \"CONST_ONE:ONE\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Info: Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CONST_ONE.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/CONST_ONE.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg_16bit_sclr_enbl.tdf 1 1 " "Warning: Using design file reg_16bit_sclr_enbl.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_16BIT_SCLR_ENBL " "Info: Found entity 1: REG_16BIT_SCLR_ENBL" {  } { { "reg_16bit_sclr_enbl.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_16bit_sclr_enbl.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_16BIT_SCLR_ENBL REG_16BIT_SCLR_ENBL:inst29 " "Info: Elaborating entity \"REG_16BIT_SCLR_ENBL\" for hierarchy \"REG_16BIT_SCLR_ENBL:inst29\"" {  } { { "processor.bdf" "inst29" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 184 672 832 296 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff REG_16BIT_SCLR_ENBL:inst29\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"REG_16BIT_SCLR_ENBL:inst29\|lpm_ff:lpm_ff_component\"" {  } { { "reg_16bit_sclr_enbl.tdf" "lpm_ff_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_16bit_sclr_enbl.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "REG_16BIT_SCLR_ENBL:inst29\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"REG_16BIT_SCLR_ENBL:inst29\|lpm_ff:lpm_ff_component\"" {  } { { "reg_16bit_sclr_enbl.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_16bit_sclr_enbl.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REG_16BIT_SCLR_ENBL:inst29\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"REG_16BIT_SCLR_ENBL:inst29\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "reg_16bit_sclr_enbl.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_16bit_sclr_enbl.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg_16bit_sclr.tdf 1 1 " "Warning: Using design file reg_16bit_sclr.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_16BIT_SCLR " "Info: Found entity 1: REG_16BIT_SCLR" {  } { { "reg_16bit_sclr.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_16bit_sclr.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_16BIT_SCLR REG_16BIT_SCLR:inst35 " "Info: Elaborating entity \"REG_16BIT_SCLR\" for hierarchy \"REG_16BIT_SCLR:inst35\"" {  } { { "processor.bdf" "inst35" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -48 2704 2848 48 "inst35" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\"" {  } { { "reg_16bit_sclr.tdf" "lpm_ff_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_16bit_sclr.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\"" {  } { { "reg_16bit_sclr.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_16bit_sclr.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "reg_16bit_sclr.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_16bit_sclr.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst7 " "Info: Elaborating entity \"regfile\" for hierarchy \"regfile:inst7\"" {  } { { "processor.bdf" "inst7" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -112 1000 1192 240 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_16BIT_16TO1 regfile:inst7\|MUX_16BIT_16TO1:inst52 " "Info: Elaborating entity \"MUX_16BIT_16TO1\" for hierarchy \"regfile:inst7\|MUX_16BIT_16TO1:inst52\"" {  } { { "Register/regfile.bdf" "inst52" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/regfile.bdf" { { 152 920 1080 456 "inst52" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX regfile:inst7\|MUX_16BIT_16TO1:inst52\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"regfile:inst7\|MUX_16BIT_16TO1:inst52\|LPM_MUX:lpm_mux_component\"" {  } { { "Register/MUX_16BIT_16TO1.tdf" "lpm_mux_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/MUX_16BIT_16TO1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile:inst7\|MUX_16BIT_16TO1:inst52\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"regfile:inst7\|MUX_16BIT_16TO1:inst52\|LPM_MUX:lpm_mux_component\"" {  } { { "Register/MUX_16BIT_16TO1.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/MUX_16BIT_16TO1.tdf" 63 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile:inst7\|MUX_16BIT_16TO1:inst52\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"regfile:inst7\|MUX_16BIT_16TO1:inst52\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Register/MUX_16BIT_16TO1.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/MUX_16BIT_16TO1.tdf" 63 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_3qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3qc " "Info: Found entity 1: mux_3qc" {  } { { "db/mux_3qc.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/db/mux_3qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3qc regfile:inst7\|MUX_16BIT_16TO1:inst52\|LPM_MUX:lpm_mux_component\|mux_3qc:auto_generated " "Info: Elaborating entity \"mux_3qc\" for hierarchy \"regfile:inst7\|MUX_16BIT_16TO1:inst52\|LPM_MUX:lpm_mux_component\|mux_3qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZERO regfile:inst7\|ZERO:inst54 " "Info: Elaborating entity \"ZERO\" for hierarchy \"regfile:inst7\|ZERO:inst54\"" {  } { { "Register/regfile.bdf" "inst54" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/regfile.bdf" { { 72 328 440 120 "inst54" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant regfile:inst7\|ZERO:inst54\|lpm_constant:LPM_CONSTANT_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"regfile:inst7\|ZERO:inst54\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Register/ZERO.tdf" "LPM_CONSTANT_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/ZERO.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile:inst7\|ZERO:inst54\|lpm_constant:LPM_CONSTANT_component " "Info: Elaborated megafunction instantiation \"regfile:inst7\|ZERO:inst54\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Register/ZERO.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/ZERO.tdf" 46 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile:inst7\|ZERO:inst54\|lpm_constant:LPM_CONSTANT_component " "Info: Instantiated megafunction \"regfile:inst7\|ZERO:inst54\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Info: Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Register/ZERO.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/ZERO.tdf" 46 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_16BIT regfile:inst7\|DFF_16BIT:Reg10 " "Info: Elaborating entity \"DFF_16BIT\" for hierarchy \"regfile:inst7\|DFF_16BIT:Reg10\"" {  } { { "Register/regfile.bdf" "Reg10" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/regfile.bdf" { { 1232 328 472 1328 "Reg10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff regfile:inst7\|DFF_16BIT:Reg10\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"regfile:inst7\|DFF_16BIT:Reg10\|lpm_ff:lpm_ff_component\"" {  } { { "Register/DFF_16BIT.tdf" "lpm_ff_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/DFF_16BIT.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile:inst7\|DFF_16BIT:Reg10\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"regfile:inst7\|DFF_16BIT:Reg10\|lpm_ff:lpm_ff_component\"" {  } { { "Register/DFF_16BIT.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/DFF_16BIT.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile:inst7\|DFF_16BIT:Reg10\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"regfile:inst7\|DFF_16BIT:Reg10\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Register/DFF_16BIT.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/DFF_16BIT.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODE_4TO16 regfile:inst7\|DECODE_4TO16:inst " "Info: Elaborating entity \"DECODE_4TO16\" for hierarchy \"regfile:inst7\|DECODE_4TO16:inst\"" {  } { { "Register/regfile.bdf" "inst" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/regfile.bdf" { { 784 -208 -80 1088 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode regfile:inst7\|DECODE_4TO16:inst\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"regfile:inst7\|DECODE_4TO16:inst\|lpm_decode:lpm_decode_component\"" {  } { { "Register/DECODE_4TO16.tdf" "lpm_decode_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/DECODE_4TO16.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile:inst7\|DECODE_4TO16:inst\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"regfile:inst7\|DECODE_4TO16:inst\|lpm_decode:lpm_decode_component\"" {  } { { "Register/DECODE_4TO16.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/DECODE_4TO16.tdf" 62 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile:inst7\|DECODE_4TO16:inst\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"regfile:inst7\|DECODE_4TO16:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 16 " "Info: Parameter \"LPM_DECODES\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Register/DECODE_4TO16.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/DECODE_4TO16.tdf" 62 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Info: Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/db/decode_c8f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f regfile:inst7\|DECODE_4TO16:inst\|lpm_decode:lpm_decode_component\|decode_c8f:auto_generated " "Info: Elaborating entity \"decode_c8f\" for hierarchy \"regfile:inst7\|DECODE_4TO16:inst\|lpm_decode:lpm_decode_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_24BIT MUX_2_24BIT:inst44 " "Info: Elaborating entity \"MUX_2_24BIT\" for hierarchy \"MUX_2_24BIT:inst44\"" {  } { { "processor.bdf" "inst44" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 3744 3888 96 "inst44" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX MUX_2_24BIT:inst44\|LPM_MUX:LPM_MUX_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"MUX_2_24BIT:inst44\|LPM_MUX:LPM_MUX_component\"" {  } { { "MUX_2_24BIT.vhd" "LPM_MUX_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MUX_2_24BIT.vhd" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX_2_24BIT:inst44\|LPM_MUX:LPM_MUX_component " "Info: Elaborated megafunction instantiation \"MUX_2_24BIT:inst44\|LPM_MUX:LPM_MUX_component\"" {  } { { "MUX_2_24BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MUX_2_24BIT.vhd" 119 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX_2_24BIT:inst44\|LPM_MUX:LPM_MUX_component " "Info: Instantiated megafunction \"MUX_2_24BIT:inst44\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Info: Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MUX_2_24BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MUX_2_24BIT.vhd" 119 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l4e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_l4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l4e " "Info: Found entity 1: mux_l4e" {  } { { "db/mux_l4e.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/db/mux_l4e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l4e MUX_2_24BIT:inst44\|LPM_MUX:LPM_MUX_component\|mux_l4e:auto_generated " "Info: Elaborating entity \"mux_l4e\" for hierarchy \"MUX_2_24BIT:inst44\|LPM_MUX:LPM_MUX_component\|mux_l4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataCache dataCache:inst4 " "Info: Elaborating entity \"dataCache\" for hierarchy \"dataCache:inst4\"" {  } { { "processor.bdf" "inst4" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 80 3400 3656 240 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram dataCache.vhd(26) " "Warning (10541): VHDL Signal Declaration warning at dataCache.vhd(26): used implicit default value for signal \"ram\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dataCache.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/dataCache.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:inst71 " "Info: Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:inst71\"" {  } { { "processor.bdf" "inst71" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 64 1648 1848 224 "inst71" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg_24bit_sclr.tdf 1 1 " "Warning: Using design file reg_24bit_sclr.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_24BIT_SCLR " "Info: Found entity 1: REG_24BIT_SCLR" {  } { { "reg_24bit_sclr.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_24bit_sclr.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_24BIT_SCLR REG_24BIT_SCLR:inst18 " "Info: Elaborating entity \"REG_24BIT_SCLR\" for hierarchy \"REG_24BIT_SCLR:inst18\"" {  } { { "processor.bdf" "inst18" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -504 1320 1464 -408 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff REG_24BIT_SCLR:inst18\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"REG_24BIT_SCLR:inst18\|lpm_ff:lpm_ff_component\"" {  } { { "reg_24bit_sclr.tdf" "lpm_ff_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_24bit_sclr.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "REG_24BIT_SCLR:inst18\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"REG_24BIT_SCLR:inst18\|lpm_ff:lpm_ff_component\"" {  } { { "reg_24bit_sclr.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_24bit_sclr.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REG_24BIT_SCLR:inst18\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"REG_24BIT_SCLR:inst18\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Info: Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "reg_24bit_sclr.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_24bit_sclr.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg_4bit_sclr.tdf 1 1 " "Warning: Using design file reg_4bit_sclr.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_4BIT_SCLR " "Info: Found entity 1: REG_4BIT_SCLR" {  } { { "reg_4bit_sclr.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_4bit_sclr.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_4BIT_SCLR REG_4BIT_SCLR:inst63 " "Info: Elaborating entity \"REG_4BIT_SCLR\" for hierarchy \"REG_4BIT_SCLR:inst63\"" {  } { { "processor.bdf" "inst63" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -256 2704 2848 -160 "inst63" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff REG_4BIT_SCLR:inst63\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"REG_4BIT_SCLR:inst63\|lpm_ff:lpm_ff_component\"" {  } { { "reg_4bit_sclr.tdf" "lpm_ff_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_4bit_sclr.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "REG_4BIT_SCLR:inst63\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"REG_4BIT_SCLR:inst63\|lpm_ff:lpm_ff_component\"" {  } { { "reg_4bit_sclr.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_4bit_sclr.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REG_4BIT_SCLR:inst63\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"REG_4BIT_SCLR:inst63\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "reg_4bit_sclr.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_4bit_sclr.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux4bit_3to1.tdf 1 1 " "Warning: Using design file mux4bit_3to1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4BIT_3TO1 " "Info: Found entity 1: MUX4BIT_3TO1" {  } { { "mux4bit_3to1.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/mux4bit_3to1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4BIT_3TO1 MUX4BIT_3TO1:inst5 " "Info: Elaborating entity \"MUX4BIT_3TO1\" for hierarchy \"MUX4BIT_3TO1:inst5\"" {  } { { "processor.bdf" "inst5" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -248 2336 2472 -152 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX MUX4BIT_3TO1:inst5\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"MUX4BIT_3TO1:inst5\|LPM_MUX:lpm_mux_component\"" {  } { { "mux4bit_3to1.tdf" "lpm_mux_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/mux4bit_3to1.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX4BIT_3TO1:inst5\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"MUX4BIT_3TO1:inst5\|LPM_MUX:lpm_mux_component\"" {  } { { "mux4bit_3to1.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/mux4bit_3to1.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX4BIT_3TO1:inst5\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"MUX4BIT_3TO1:inst5\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Info: Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux4bit_3to1.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/mux4bit_3to1.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qmc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_qmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qmc " "Info: Found entity 1: mux_qmc" {  } { { "db/mux_qmc.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/db/mux_qmc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qmc MUX4BIT_3TO1:inst5\|LPM_MUX:lpm_mux_component\|mux_qmc:auto_generated " "Info: Elaborating entity \"mux_qmc\" for hierarchy \"MUX4BIT_3TO1:inst5\|LPM_MUX:lpm_mux_component\|mux_qmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fifteenconst.tdf 1 1 " "Warning: Using design file fifteenconst.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FIFTEENCONST " "Info: Found entity 1: FIFTEENCONST" {  } { { "fifteenconst.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/fifteenconst.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFTEENCONST FIFTEENCONST:LINK " "Info: Elaborating entity \"FIFTEENCONST\" for hierarchy \"FIFTEENCONST:LINK\"" {  } { { "processor.bdf" "LINK" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -216 2160 2264 -168 "LINK" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant FIFTEENCONST:LINK\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"FIFTEENCONST:LINK\|lpm_constant:lpm_constant_component\"" {  } { { "fifteenconst.tdf" "lpm_constant_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/fifteenconst.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFTEENCONST:LINK\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"FIFTEENCONST:LINK\|lpm_constant:lpm_constant_component\"" {  } { { "fifteenconst.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/fifteenconst.tdf" 46 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFTEENCONST:LINK\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"FIFTEENCONST:LINK\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 15 " "Info: Parameter \"LPM_CVALUE\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifteenconst.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/fifteenconst.tdf" 46 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg_2bit_sclr.tdf 1 1 " "Warning: Using design file reg_2bit_sclr.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_2BIT_SCLR " "Info: Found entity 1: REG_2BIT_SCLR" {  } { { "reg_2bit_sclr.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_2bit_sclr.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_2BIT_SCLR REG_2BIT_SCLR:inst22 " "Info: Elaborating entity \"REG_2BIT_SCLR\" for hierarchy \"REG_2BIT_SCLR:inst22\"" {  } { { "processor.bdf" "inst22" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 112 1320 1464 208 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff REG_2BIT_SCLR:inst22\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"REG_2BIT_SCLR:inst22\|lpm_ff:lpm_ff_component\"" {  } { { "reg_2bit_sclr.tdf" "lpm_ff_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_2bit_sclr.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "REG_2BIT_SCLR:inst22\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"REG_2BIT_SCLR:inst22\|lpm_ff:lpm_ff_component\"" {  } { { "reg_2bit_sclr.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_2bit_sclr.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REG_2BIT_SCLR:inst22\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"REG_2BIT_SCLR:inst22\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "reg_2bit_sclr.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/reg_2bit_sclr.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_MemoryInterface IO_MemoryInterface:inst37 " "Info: Elaborating entity \"IO_MemoryInterface\" for hierarchy \"IO_MemoryInterface:inst37\"" {  } { { "processor.bdf" "inst37" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -216 3384 3648 40 "inst37" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX16to1 IO_MemoryInterface:inst37\|MUX16to1:inst " "Info: Elaborating entity \"MUX16to1\" for hierarchy \"IO_MemoryInterface:inst37\|MUX16to1:inst\"" {  } { { "IOmem/IO_MemoryInterface.bdf" "inst" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/IOmem/IO_MemoryInterface.bdf" { { 472 1016 1264 792 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX IO_MemoryInterface:inst37\|MUX16to1:inst\|LPM_MUX:LPM_MUX_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"IO_MemoryInterface:inst37\|MUX16to1:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "MUX16to1.vhd" "LPM_MUX_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MUX16to1.vhd" 365 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_MemoryInterface:inst37\|MUX16to1:inst\|LPM_MUX:LPM_MUX_component " "Info: Elaborated megafunction instantiation \"IO_MemoryInterface:inst37\|MUX16to1:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "MUX16to1.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MUX16to1.vhd" 365 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_MemoryInterface:inst37\|MUX16to1:inst\|LPM_MUX:LPM_MUX_component " "Info: Instantiated megafunction \"IO_MemoryInterface:inst37\|MUX16to1:inst\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MUX16to1.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MUX16to1.vhd" 365 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_e6e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_e6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_e6e " "Info: Found entity 1: mux_e6e" {  } { { "db/mux_e6e.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/db/mux_e6e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_e6e IO_MemoryInterface:inst37\|MUX16to1:inst\|LPM_MUX:LPM_MUX_component\|mux_e6e:auto_generated " "Info: Elaborating entity \"mux_e6e\" for hierarchy \"IO_MemoryInterface:inst37\|MUX16to1:inst\|LPM_MUX:LPM_MUX_component\|mux_e6e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16 IO_MemoryInterface:inst37\|Reg_16:PUSH_BUTTON " "Info: Elaborating entity \"Reg_16\" for hierarchy \"IO_MemoryInterface:inst37\|Reg_16:PUSH_BUTTON\"" {  } { { "IOmem/IO_MemoryInterface.bdf" "PUSH_BUTTON" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/IOmem/IO_MemoryInterface.bdf" { { 328 568 712 408 "PUSH_BUTTON" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff IO_MemoryInterface:inst37\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"IO_MemoryInterface:inst37\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\"" {  } { { "IOmem/Reg_16.vhd" "lpm_ff_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/IOmem/Reg_16.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_MemoryInterface:inst37\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"IO_MemoryInterface:inst37\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\"" {  } { { "IOmem/Reg_16.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/IOmem/Reg_16.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_MemoryInterface:inst37\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"IO_MemoryInterface:inst37\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "IOmem/Reg_16.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/IOmem/Reg_16.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:inst90 " "Info: Elaborating entity \"Counter\" for hierarchy \"Counter:inst90\"" {  } { { "processor.bdf" "inst90" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1264 488 640 1360 "inst90" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Counter:inst90\|lpm_counter:LPM_COUNTER_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"Counter:inst90\|lpm_counter:LPM_COUNTER_component\"" {  } { { "Counter.vhd" "LPM_COUNTER_component" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Counter.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter:inst90\|lpm_counter:LPM_COUNTER_component " "Info: Elaborated megafunction instantiation \"Counter:inst90\|lpm_counter:LPM_COUNTER_component\"" {  } { { "Counter.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Counter.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Counter:inst90\|lpm_counter:LPM_COUNTER_component " "Info: Instantiated megafunction \"Counter:inst90\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Counter.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Counter.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bpi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_bpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bpi " "Info: Found entity 1: cntr_bpi" {  } { { "db/cntr_bpi.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/db/cntr_bpi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bpi Counter:inst90\|lpm_counter:LPM_COUNTER_component\|cntr_bpi:auto_generated " "Info: Elaborating entity \"cntr_bpi\" for hierarchy \"Counter:inst90\|lpm_counter:LPM_COUNTER_component\|cntr_bpi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate immediate:inst " "Info: Elaborating entity \"immediate\" for hierarchy \"immediate:inst\"" {  } { { "processor.bdf" "inst" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -280 1016 1224 -200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_16BIT_SCLR REG_16BIT_SCLR:inst36 " "Info: Elaborating entity \"REG_16BIT_SCLR\" for hierarchy \"REG_16BIT_SCLR:inst36\"" {  } { { "processor.bdf" "inst36" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -152 2704 2848 -56 "inst36" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZERO ZERO:inst66 " "Info: Elaborating entity \"ZERO\" for hierarchy \"ZERO:inst66\"" {  } { { "processor.bdf" "inst66" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -144 -72 72 -48 "inst66" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_1BIT_SCLR REG_1BIT_SCLR:inst91 " "Info: Elaborating entity \"REG_1BIT_SCLR\" for hierarchy \"REG_1BIT_SCLR:inst91\"" {  } { { "processor.bdf" "inst91" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 352 3312 3456 448 "inst91" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Info: Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dataCache:inst4\|set2 " "Info: RAM logic \"dataCache:inst4\|set2\" is uninferred due to asynchronous read logic" {  } { { "dataCache.vhd" "set2" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/dataCache.vhd" 34 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dataCache:inst4\|set1 " "Info: RAM logic \"dataCache:inst4\|set1\" is uninferred due to asynchronous read logic" {  } { { "dataCache.vhd" "set1" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/dataCache.vhd" 33 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "instrCache:inst62\|set2 " "Info: RAM logic \"instrCache:inst62\|set2\" is uninferred due to asynchronous read logic" {  } { { "instrCache.vhd" "set2" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/instrCache.vhd" 32 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "instrCache:inst62\|set1 " "Info: RAM logic \"instrCache:inst62\|set1\" is uninferred due to asynchronous read logic" {  } { { "instrCache.vhd" "set1" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/instrCache.vhd" 31 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "256 1024 C:/Users/dshriver/Documents/Github/csce430/project_pipelined/instr.mif " "Critical Warning: Memory depth (256) in the design file differs from memory depth (1024) in the Memory Initialization File \"C:/Users/dshriver/Documents/Github/csce430/project_pipelined/instr.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|branch " "Warning: Latch control_unit_230:inst8\|branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Warning: Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[21\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|mem_read " "Warning: Latch control_unit_230:inst8\|mem_read has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Warning: Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 22 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|flag_enable " "Warning: Latch control_unit_230:inst8\|flag_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Warning: Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|b_inv " "Warning: Latch control_unit_230:inst8\|b_inv has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Warning: Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[22\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|alu_op\[1\] " "Warning: Latch control_unit_230:inst8\|alu_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Warning: Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|alu_op\[0\] " "Warning: Latch control_unit_230:inst8\|alu_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Warning: Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|rf_write " "Warning: Latch control_unit_230:inst8\|rf_write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Warning: Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|y_select\[0\] " "Warning: Latch control_unit_230:inst8\|y_select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Warning: Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|y_select\[1\] " "Warning: Latch control_unit_230:inst8\|y_select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Warning: Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit_230:inst8\|y_select\[0\] control_unit_230:inst8\|mem_read " "Info: Duplicate LATCH primitive \"control_unit_230:inst8\|y_select\[0\]\" merged with LATCH primitive \"control_unit_230:inst8\|mem_read\"" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[20\] GND " "Warning (13410): Pin \"IR\[20\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR\[23..0\]" "" } { -80 912 1000 -64 "IR\[15..12\]" "" } { -64 912 1000 -48 "IR\[11..8\]" "" } { 272 944 1003 288 "IR\[23..20\]" "" } { 288 944 1003 304 "IR\[19..16\]" "" } { 304 944 1000 320 "IR\[3..1\]" "" } { -264 944 1016 -248 "IR\[7..1\]" "" } { -472 1248 1320 -456 "IR\[23..0\]" "" } { 320 944 1000 336 "IR\[0\]" "" } { 8 192 245 24 "IR\[23..0\]" "" } { 608 688 747 624 "IR\[23..20\]" "" } { 632 688 747 648 "IR\[19..16\]" "" } { 656 688 744 672 "IR\[3..1\]" "" } { -464 616 704 -448 "IR\[15..0\]" "" } { 384 832 885 400 "IR\[23..0\]" "" } { 568 3256 3344 584 "IR\[11..8\]" "" } { 552 3256 3344 568 "IR\[15..12\]" "" } { 1176 -72 16 1192 "IR\[21\]" "" } { 1136 -72 0 1152 "IR\[23\]" "" } { 1024 -104 -32 1040 "IR\[19\]" "" } { 1040 -104 -32 1056 "IR\[18\]" "" } { 1072 -104 -32 1088 "IR\[16\]" "" } { 1056 -104 -32 1072 "IR\[17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "flush GND " "Warning (13410): Pin \"flush\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -592 1592 1768 -576 "flush" "" } { -624 1256 1352 -608 "flush" "" } { -464 2624 2728 -448 "flush" "" } { -600 1544 1592 -584 "flush" "" } { -16 464 600 -4 "flush" "" } { 584 3552 3664 600 "flush" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_mem GND " "Warning (13410): Pin \"mem_write_mem\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -184 3944 4123 -168 "mem_write_mem" "" } { 288 3090 3176 304 "mem_write_mem" "" } { 824 2848 2931 840 "mem_write_mem" "" } { -192 3880 3963 -176 "mem_write_mem" "" } { -184 3280 3384 -168 "mem_write_mem" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "IRexe\[20\] GND " "Warning (13410): Pin \"IRexe\[20\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe\[23..0\]" "" } { 296 2632 2704 312 "IRexe\[23..0\]" "" } { -120 2192 2280 -104 "IRexe\[15..0\]" "" } { -464 1464 1536 -448 "IRexe\[23..0\]" "" } { -280 168 264 -264 "IRexe\[23..0\]" "" } { -240 2280 2351 -224 "IRexe\[11..8\]" "" } { -224 2280 2345 -208 "IRexe\[7..4\]" "" } { 80 1576 1653 96 "IRexe\[15..12\]" "" } { 96 1576 1648 112 "IRexe\[11..8\]" "" } { 536 3256 3344 552 "IRexe\[11..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_select\[1\] GND " "Warning (13410): Pin \"pc_select\[1\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1080 3256 3432 1096 "pc_select\[1..0\]" "" } { 1072 3184 3267 1088 "pc_select\[1..0\]" "" } { 840 1112 1172 856 "pc_select\[0\]" "" } { 896 1112 1172 912 "pc_select\[1\]" "" } { 136 -544 -528 209 "pc_select\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "jmp_exe GND " "Warning (13410): Pin \"jmp_exe\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 1144 3256 3432 1160 "jmp_exe" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Warning (13410): Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -24 -88 88 -8 "HEX0\[6..0\]" "" } { -32 -152 -88 -16 "HEX0\[6..0\]" "" } { -168 3648 3720 -152 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -24 -88 88 -8 "HEX0\[6..0\]" "" } { -32 -152 -88 -16 "HEX0\[6..0\]" "" } { -168 3648 3720 -152 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Warning (13410): Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -24 -88 88 -8 "HEX0\[6..0\]" "" } { -32 -152 -88 -16 "HEX0\[6..0\]" "" } { -168 3648 3720 -152 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Warning (13410): Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -24 -88 88 -8 "HEX0\[6..0\]" "" } { -32 -152 -88 -16 "HEX0\[6..0\]" "" } { -168 3648 3720 -152 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Warning (13410): Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -24 -88 88 -8 "HEX0\[6..0\]" "" } { -32 -152 -88 -16 "HEX0\[6..0\]" "" } { -168 3648 3720 -152 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Warning (13410): Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -24 -88 88 -8 "HEX0\[6..0\]" "" } { -32 -152 -88 -16 "HEX0\[6..0\]" "" } { -168 3648 3720 -152 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Warning (13410): Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -24 -88 88 -8 "HEX0\[6..0\]" "" } { -32 -152 -88 -16 "HEX0\[6..0\]" "" } { -168 3648 3720 -152 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "IRmem\[20\] GND " "Warning (13410): Pin \"IRmem\[20\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem\[23..0\]" "" } { 304 2848 2926 320 "IRmem\[23..0\]" "" } { -232 160 264 -216 "IRmem\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "memout\[23\] GND " "Warning (13410): Pin \"memout\[23\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "memout\[22\] GND " "Warning (13410): Pin \"memout\[22\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "memout\[21\] GND " "Warning (13410): Pin \"memout\[21\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "memout\[20\] GND " "Warning (13410): Pin \"memout\[20\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "memout\[19\] GND " "Warning (13410): Pin \"memout\[19\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "memout\[18\] GND " "Warning (13410): Pin \"memout\[18\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "memout\[17\] GND " "Warning (13410): Pin \"memout\[17\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "memout\[16\] GND " "Warning (13410): Pin \"memout\[16\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "op_code\[0\] GND " "Warning (13410): Pin \"op_code\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { { 616 744 920 632 "op_code\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "80 80 " "Info: 80 registers lost all their fanouts during netlist optimizations. The first 80 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Register \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Register \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Register \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Register \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Register \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Register \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Register \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|hitCount\[16\] " "Info: Register \"dataCache:inst4\|hitCount\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|hitCount\[17\] " "Info: Register \"dataCache:inst4\|hitCount\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|hitCount\[18\] " "Info: Register \"dataCache:inst4\|hitCount\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|hitCount\[19\] " "Info: Register \"dataCache:inst4\|hitCount\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|hitCount\[20\] " "Info: Register \"dataCache:inst4\|hitCount\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|hitCount\[21\] " "Info: Register \"dataCache:inst4\|hitCount\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|hitCount\[22\] " "Info: Register \"dataCache:inst4\|hitCount\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|hitCount\[23\] " "Info: Register \"dataCache:inst4\|hitCount\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|hitCount\[24\] " "Info: Register \"dataCache:inst4\|hitCount\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|hitCount\[25\] " "Info: Register \"dataCache:inst4\|hitCount\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|hitCount\[26\] " "Info: Register \"dataCache:inst4\|hitCount\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|hitCount\[27\] " "Info: Register \"dataCache:inst4\|hitCount\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|hitCount\[28\] " "Info: Register \"dataCache:inst4\|hitCount\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|hitCount\[29\] " "Info: Register \"dataCache:inst4\|hitCount\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|hitCount\[30\] " "Info: Register \"dataCache:inst4\|hitCount\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|hitCount\[31\] " "Info: Register \"dataCache:inst4\|hitCount\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|missCount\[16\] " "Info: Register \"dataCache:inst4\|missCount\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|missCount\[17\] " "Info: Register \"dataCache:inst4\|missCount\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|missCount\[18\] " "Info: Register \"dataCache:inst4\|missCount\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|missCount\[19\] " "Info: Register \"dataCache:inst4\|missCount\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|missCount\[20\] " "Info: Register \"dataCache:inst4\|missCount\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|missCount\[21\] " "Info: Register \"dataCache:inst4\|missCount\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|missCount\[22\] " "Info: Register \"dataCache:inst4\|missCount\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|missCount\[23\] " "Info: Register \"dataCache:inst4\|missCount\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|missCount\[24\] " "Info: Register \"dataCache:inst4\|missCount\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|missCount\[25\] " "Info: Register \"dataCache:inst4\|missCount\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|missCount\[26\] " "Info: Register \"dataCache:inst4\|missCount\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|missCount\[27\] " "Info: Register \"dataCache:inst4\|missCount\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|missCount\[28\] " "Info: Register \"dataCache:inst4\|missCount\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|missCount\[29\] " "Info: Register \"dataCache:inst4\|missCount\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|missCount\[30\] " "Info: Register \"dataCache:inst4\|missCount\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataCache:inst4\|missCount\[31\] " "Info: Register \"dataCache:inst4\|missCount\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|hitCount\[16\] " "Info: Register \"instrCache:inst62\|hitCount\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|hitCount\[17\] " "Info: Register \"instrCache:inst62\|hitCount\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|hitCount\[18\] " "Info: Register \"instrCache:inst62\|hitCount\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|hitCount\[19\] " "Info: Register \"instrCache:inst62\|hitCount\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|hitCount\[20\] " "Info: Register \"instrCache:inst62\|hitCount\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|hitCount\[21\] " "Info: Register \"instrCache:inst62\|hitCount\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|hitCount\[22\] " "Info: Register \"instrCache:inst62\|hitCount\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|hitCount\[23\] " "Info: Register \"instrCache:inst62\|hitCount\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|hitCount\[24\] " "Info: Register \"instrCache:inst62\|hitCount\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|hitCount\[25\] " "Info: Register \"instrCache:inst62\|hitCount\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|hitCount\[26\] " "Info: Register \"instrCache:inst62\|hitCount\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|hitCount\[27\] " "Info: Register \"instrCache:inst62\|hitCount\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|hitCount\[28\] " "Info: Register \"instrCache:inst62\|hitCount\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|hitCount\[29\] " "Info: Register \"instrCache:inst62\|hitCount\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|hitCount\[30\] " "Info: Register \"instrCache:inst62\|hitCount\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|hitCount\[31\] " "Info: Register \"instrCache:inst62\|hitCount\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|missCount\[16\] " "Info: Register \"instrCache:inst62\|missCount\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|missCount\[17\] " "Info: Register \"instrCache:inst62\|missCount\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|missCount\[18\] " "Info: Register \"instrCache:inst62\|missCount\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|missCount\[19\] " "Info: Register \"instrCache:inst62\|missCount\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|missCount\[20\] " "Info: Register \"instrCache:inst62\|missCount\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|missCount\[21\] " "Info: Register \"instrCache:inst62\|missCount\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|missCount\[22\] " "Info: Register \"instrCache:inst62\|missCount\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|missCount\[23\] " "Info: Register \"instrCache:inst62\|missCount\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|missCount\[24\] " "Info: Register \"instrCache:inst62\|missCount\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|missCount\[25\] " "Info: Register \"instrCache:inst62\|missCount\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|missCount\[26\] " "Info: Register \"instrCache:inst62\|missCount\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|missCount\[27\] " "Info: Register \"instrCache:inst62\|missCount\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|missCount\[28\] " "Info: Register \"instrCache:inst62\|missCount\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|missCount\[29\] " "Info: Register \"instrCache:inst62\|missCount\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|missCount\[30\] " "Info: Register \"instrCache:inst62\|missCount\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instrCache:inst62\|missCount\[31\] " "Info: Register \"instrCache:inst62\|missCount\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Project " "Warning: Ignored assignments for entity \"Project\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Project -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Project -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Project -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Project -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10637 " "Info: Implemented 10637 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "442 " "Info: Implemented 442 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "10180 " "Info: Implemented 10180 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Info: Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 24 08:42:14 2015 " "Info: Processing ended: Fri Apr 24 08:42:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Info: Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Info: Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
