<?xml version="1.0" encoding="utf-8"?>
<html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd" MadCap:conditions="Status.Table-Register">
    <head><title>LP_CLKG</title>
    </head>
    <body>
        <h1>LP_CLKG
        </h1>
        <table width="100%" class="TableStyle-register_table" cellspacing="0" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');">
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p><a HREF="vispLPGlob.htm#LP_CLKG_CTRL">LP_CLKG_CTRL</a>
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00000000</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2">
                    <p>
                    </p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[28:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p><a HREF="vispLPGlob.htm#LP_CLKG_CTRL_CFG">CFG</a>
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x1FFFFFFF</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>0:csi2rx1_cfgClkg =CFG clock Gate to CSIRX1 
1:dphy_cfgClk_cg =CFG clock Gate to DPHY 
2:vidmute_cfgClkg =CFG clock Gate to VideoMute 
3:isplite_cfgClkg =CFG clock Gate to ISPLITE 
4:dhbintf_cfgClkg =CFG clock Gate to DHUBINTF 
5:dhub64b_cfgClkg =CFG clock Gate to DHUB64B 
6:bcmwrap_cfgClkg =CFG clock Gate to BCMBIU 
7:isplite_sysClkg =SYS clock Gate to ISPLITE 
8:dhub64b_sysClkg =SYS clock Gate to DHUB64B 
9:dhbintf_sysClkg =SYS clock Gate to DHUBINT 
10:bcmwrap_sysClkg =SYS clock Gate to BCMWRAP 
11:csi2rx1_ipiClkg =CLK clock Gate to CSIRX1 
12:hostrx1_ipi0Clkg=CFG clock Gate to CSIIPI0 
13:hostrx1_ipi1Clkg=CLK clock Gate to CSIIPI1 
14:hostrx1_ipi2Clkg=CFG clock Gate to CSIIPI2 
15:hostrx1_ipi3Clkg=CLK clock Gate to CSIIPI3 
16:rx1tdvp_ipi0Clkg=CLK clock Gate to RX1IPI0 
17:rx1tdvp_ipi1Clkg=CLK clock Gate to RX1IPI1 
18:rx1tdvp_ipi2Clkg=CLK clock Gate to RX1IPI2 
19:rx1tdvp_ipi3Clkg=CLK clock Gate to RX1IPI3 
20:rx2tdvp_ipixClkg=CLK clock Gate to RX2IPIx 
21:isplite_Clkg =CLK clock Gate to ISPLITE 
22:rx1tdhb_ipi0Clkg=CLK clock Gate to DHBIPI0 
23:rx1tdhb_ipi1Clkg=CLK clock Gate to DHBIPI1 
24:rx1tdhb_ipi2Clkg=CLK clock Gate to DHBIPI2 
25:rx1tdhb_ipi3Clkg=CLK clock Gate to DHBIPI3 
26:rx2tdhb_ipixClkg=CLK clock Gate to DHBIPIx 
27:isplite_biuClkg= BIU clock Gate to ISPLITE 
28:dhbintf_biuClkg= BIU clock Gate to DHBINTF</p>
                </td>
            </tr>
        </table>
        <p>
        </p>
    </body>
</html>