// Seed: 739470671
`define pp_6 0
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    input id_5
);
  logic id_6;
  always @(*) begin
    SystemTFIdentifier();
    if (1) SystemTFIdentifier(id_6, 1'h0, id_3 + 1, 1, id_3, 1, 1 + 1 - 1, 1);
  end
  assign id_4 = id_3;
  task id_7;
    forever begin
      if (id_2) id_7 = id_2;
    end
  endtask
endmodule
