# Info: [9569]: Logging session transcript to file C:/MentorGraphics/HDS_2018.2/bin/precision.log
//  Precision RTL Synthesis 64-bit 2018.1.0.19 (Production Release) Fri Aug 10 05:55:53 PDT 2018
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2018, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 10 W@DESKTOP-86TQKQ1  10.0.19041 x64
//  
//  Start time Fri Feb 26 20:57:55 2021
# -------------------------------------------------
# Info: [9569]: Logging session transcript to file C:/MentorGraphics/HDS_2018.2/bin/precision.log
# COMMAND: source C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/hds/precision.tcl
# Info: HDL Designer Synthesis run started
# Info: [9577]: Input directory: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct
# Info: [9572]: Moving session transcript to file C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/precision.log
# Info: [9578]: The Results Directory has been set to: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_18/
# Info: [9568]: Appending project transcript to file C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_18/precision.log
# Info: [9568]: Appending suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_18/precision.log.suppressed
# Info: [9552]: Activated implementation lab3_fetch_unit_struct_impl_18 in project C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct.psp.
# Info: [9531]: Created directory: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_19.
# Info: [9557]: Created implementation lab3_fetch_unit_struct_impl_19 in project C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct.psp.
# Info: [9578]: The Results Directory has been set to: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_19/
# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_19/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_19/precision.log.suppressed
# Info: [9552]: Activated implementation lab3_fetch_unit_struct_impl_19 in project C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct.psp.
# Info: [15300]: Setting up the design to use synthesis library "xis3.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15326]: Setting Part to: "3s50tq144".
# Info: [15327]: Setting Process to: "4".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/mux_2_to_1_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/or_gate_behave.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/nop_ctrl_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/read_ctrl_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/Increment_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/reg_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab2_counter_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/not_gate_behave.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab3_fetch_unit_struct.vhd" ...
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_19.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module CAD_lib.lab3_fetch_unit(struct){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.mux_2_to_1(mixed){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.or_gate(behave): Pre-processing...
# Info: [44506]: Module CAD_lib.pc_enable(behave): Pre-processing...
# Info: [44506]: Module CAD_lib.lab2_counter(mixed){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.Increment(mixed){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.read_ctrl(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.nop_ctrl(behav): Pre-processing...
# Info: [44508]: Module CAD_lib.mux_2_to_1(mixed){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.or_gate(behave): Compiling...
# Info: [44508]: Module CAD_lib.pc_enable(behave): Compiling...
# Info: [44508]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.Increment(mixed){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.lab2_counter(mixed){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.read_ctrl(behav): Compiling...
# Info: [44508]: Module CAD_lib.nop_ctrl(behav): Compiling...
# Warning: [45784]: "C:/HDS/CAD/CAD_lib/hdl/nop_ctrl_behav.vhd", line 26: Module CAD_lib.nop_ctrl(behav), Net(s) mdata[31:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44523]: Root Module CAD_lib.lab3_fetch_unit(struct){generic map (width => 32)}: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 235.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_19.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_19.
# Info: [4557]: 3 Instances are flattened in hierarchical block .cad_lib.lab2_counter_32.mixed_unfold_1682.
# Info: [4557]: 2 Instances are flattened in hierarchical block .cad_lib.lab3_fetch_unit.struct.
# Info: [20013]: Precision will use 2 processor(s).
# Info: [15002]: Optimizing design view:.cad_lib.lab2_counter_32.mixed_unfold_1682
# Info: [15002]: Optimizing design view:.cad_lib.lab3_fetch_unit.struct
# Info: [8010]: Gated clock transformations: Begin...
# Info: [8010]: Gated clock transformations: End...
# Info: [8053]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_19/lab3_fetch_unit.edf.
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_19/lab3_fetch_unit.ucf.
# Info: ***********************************************
# Info: Device Utilization for 3S50tq144
# Info: ***************************************************************
# Info: Resource                          Used    Avail   Utilization
# Info: ---------------------------------------------------------------
# Info: IOs                               133     97      137.11%
# Info: Global Buffers                    1       8        12.50%
# Info: LUTs                              95      1536      6.18%
# Info: CLB Slices                        48      768       6.25%
# Info: Dffs or Latches                   32      1827      1.75%
# Info: Block RAMs                        0       4         0.00%
# Info: Block Multipliers                 0       4         0.00%
# Info: Block Multiplier Dffs             0       144       0.00%
# Info: ---------------------------------------------------------------
# Warning: This design does not fit in the device specified!
# Info: Recommending to try an alternate device 3S200ft256
# Info: ***********************************************
# Info: [665]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1.0 s secs.
# Info: [11020]: Overall running time for synthesis: 1.2 s secs.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/hds/precision.tcl
# COMMAND: source C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/hds/precision.tcl
# Info: HDL Designer Synthesis run started
# Error: [9518]: Another project (C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct.psp) is already open.
source C:/HDS/CAD/CAD_lib/ps/lab3_fetch_behave/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation lab3_fetch_unit_struct_impl_19.
# Info: [9530]: Closed project: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct.psp.
close_project -discard
exit -force
