$date
	Fri Nov  3 11:23:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ringcounter_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#20
b1 !
b1 $
1"
#40
0#
0"
#60
b10 !
b10 $
1"
#80
0"
#100
b100 !
b100 $
1"
#120
0"
#140
b1000 !
b1000 $
1"
#160
1#
0"
#180
b1 !
b1 $
1"
#200
0"
