{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638136788642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638136788642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 00:59:47 2021 " "Processing started: Mon Nov 29 00:59:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638136788642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136788642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_vniirt -c test_vniirt " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_vniirt -c test_vniirt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136788642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638136788972 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638136788972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/veriloghdl/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file src/veriloghdl/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "src/VerilogHDL/testbench.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/testbench.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638136796329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136796329 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequence generator.v(39) " "Verilog HDL information at sequence generator.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "src/VerilogHDL/sequence generator.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/sequence generator.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638136796332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/veriloghdl/sequence generator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/veriloghdl/sequence generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequence_generator " "Found entity 1: sequence_generator" {  } { { "src/VerilogHDL/sequence generator.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/sequence generator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638136796332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136796332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/veriloghdl/comparator.v 2 2 " "Found 2 design units, including 2 entities, in source file src/veriloghdl/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "src/VerilogHDL/comparator.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/comparator.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638136796332 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "src/VerilogHDL/comparator.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/comparator.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638136796332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136796332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/veriloghdl/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/veriloghdl/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638136796334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136796334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_data testbench.v(50) " "Verilog HDL Implicit Net warning at testbench.v(50): created implicit net for \"out_data\"" {  } { { "src/VerilogHDL/testbench.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/testbench.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638136796334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_valid testbench.v(51) " "Verilog HDL Implicit Net warning at testbench.v(51): created implicit net for \"out_valid\"" {  } { { "src/VerilogHDL/testbench.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/testbench.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638136796334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_sop testbench.v(52) " "Verilog HDL Implicit Net warning at testbench.v(52): created implicit net for \"out_sop\"" {  } { { "src/VerilogHDL/testbench.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/testbench.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638136796334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_eop testbench.v(53) " "Verilog HDL Implicit Net warning at testbench.v(53): created implicit net for \"out_eop\"" {  } { { "src/VerilogHDL/testbench.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/testbench.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638136796334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638136796357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_module.v(182) " "Verilog HDL assignment warning at top_module.v(182): truncated value with size 32 to match size of target (6)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638136796384 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_module.v(190) " "Verilog HDL assignment warning at top_module.v(190): truncated value with size 32 to match size of target (6)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638136796387 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_module.v(205) " "Verilog HDL assignment warning at top_module.v(205): truncated value with size 32 to match size of target (6)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638136796387 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_module.v(209) " "Verilog HDL assignment warning at top_module.v(209): truncated value with size 32 to match size of target (6)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638136796387 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_module.v(214) " "Verilog HDL assignment warning at top_module.v(214): truncated value with size 32 to match size of target (6)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638136796387 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_instance " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_instance\"" {  } { { "src/VerilogHDL/top_module.v" "decoder_instance" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638136796489 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decoder_i_prev comparator.v(45) " "Verilog HDL or VHDL warning at comparator.v(45): object \"decoder_i_prev\" assigned a value but never read" {  } { { "src/VerilogHDL/comparator.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/comparator.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638136796489 "|top_module|decoder:decoder_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:instance_of_comparators\[1\].comparators " "Elaborating entity \"comparator\" for hierarchy \"comparator:instance_of_comparators\[1\].comparators\"" {  } { { "src/VerilogHDL/top_module.v" "instance_of_comparators\[1\].comparators" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638136796489 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638136797422 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638136799254 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638136800639 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/fpga_projects/Quartus/test_vniirt/output_files/test_vniirt.map.smsg " "Generated suppressed messages file G:/fpga_projects/Quartus/test_vniirt/output_files/test_vniirt.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136800669 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638136800782 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638136800782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "856 " "Implemented 856 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638136800859 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638136800859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "831 " "Implemented 831 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638136800859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638136800859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638136800869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 01:00:00 2021 " "Processing ended: Mon Nov 29 01:00:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638136800869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638136800869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638136800869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136800869 ""}
