// Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
// Date        : Wed Apr 22 21:49:20 2015
// Host        : nfxz-pc running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/ip/VROM/VROM_funcsim.v
// Design      : VROM
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_2,Vivado 2014.4" *) (* CHECK_LICENSE_TYPE = "VROM,blk_mem_gen_v8_2,{}" *) 
(* core_generation_info = "VROM,blk_mem_gen_v8_2,{x_ipProduct=Vivado 2014.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.2,x_ipCoreRevision=3,x_ipLanguage=VERILOG,x_ipSimLanguage=VERILOG,C_FAMILY=artix7,C_XDEVICEFAMILY=artix7,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=0,C_ENABLE_32BIT_ADDRESS=0,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=4,C_BYTE_SIZE=9,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME=VROM.mif,C_INIT_FILE=VROM.mem,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=8,C_READ_WIDTH_A=8,C_WRITE_DEPTH_A=8192,C_READ_DEPTH_A=8192,C_ADDRA_WIDTH=13,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=1,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=8,C_READ_WIDTH_B=8,C_WRITE_DEPTH_B=8192,C_READ_DEPTH_B=8192,C_ADDRB_WIDTH=13,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=1,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=2,C_COUNT_18K_BRAM=0,C_EST_POWER_SUMMARY=Estimated Power for IP     _     4.652799 mW}" *) 
(* NotValidForBitStream *)
module VROM
   (clka,
    ena,
    addra,
    douta,
    clkb,
    enb,
    addrb,
    doutb);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  input [12:0]addra;
  output [7:0]douta;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) input clkb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB EN" *) input enb;
  input [12:0]addrb;
  output [7:0]doutb;

  wire [12:0]addra;
  wire [12:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [12:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [12:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

(* C_ADDRA_WIDTH = "13" *) 
   (* C_ADDRB_WIDTH = "13" *) 
   (* C_ALGORITHM = "1" *) 
   (* C_AXI_ID_WIDTH = "4" *) 
   (* C_AXI_SLAVE_TYPE = "0" *) 
   (* C_AXI_TYPE = "1" *) 
   (* C_BYTE_SIZE = "9" *) 
   (* C_COMMON_CLK = "0" *) 
   (* C_COUNT_18K_BRAM = "0" *) 
   (* C_COUNT_36K_BRAM = "2" *) 
   (* C_CTRL_ECC_ALGO = "NONE" *) 
   (* C_DEFAULT_DATA = "0" *) 
   (* C_DISABLE_WARN_BHV_COLL = "0" *) 
   (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
   (* C_ELABORATION_DIR = "./" *) 
   (* C_ENABLE_32BIT_ADDRESS = "0" *) 
   (* C_EN_ECC_PIPE = "0" *) 
   (* C_EN_SLEEP_PIN = "0" *) 
   (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.652799 mW" *) 
   (* C_FAMILY = "artix7" *) 
   (* C_HAS_AXI_ID = "0" *) 
   (* C_HAS_ENA = "1" *) 
   (* C_HAS_ENB = "1" *) 
   (* C_HAS_INJECTERR = "0" *) 
   (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
   (* C_HAS_MEM_OUTPUT_REGS_B = "1" *) 
   (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
   (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
   (* C_HAS_REGCEA = "0" *) 
   (* C_HAS_REGCEB = "0" *) 
   (* C_HAS_RSTA = "0" *) 
   (* C_HAS_RSTB = "0" *) 
   (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
   (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
   (* C_INITA_VAL = "0" *) 
   (* C_INITB_VAL = "0" *) 
   (* C_INIT_FILE = "VROM.mem" *) 
   (* C_INIT_FILE_NAME = "VROM.mif" *) 
   (* C_INTERFACE_TYPE = "0" *) 
   (* C_LOAD_INIT_FILE = "1" *) 
   (* C_MEM_TYPE = "4" *) 
   (* C_MUX_PIPELINE_STAGES = "0" *) 
   (* C_PRIM_TYPE = "1" *) 
   (* C_READ_DEPTH_A = "8192" *) 
   (* C_READ_DEPTH_B = "8192" *) 
   (* C_READ_WIDTH_A = "8" *) 
   (* C_READ_WIDTH_B = "8" *) 
   (* C_RSTRAM_A = "0" *) 
   (* C_RSTRAM_B = "0" *) 
   (* C_RST_PRIORITY_A = "CE" *) 
   (* C_RST_PRIORITY_B = "CE" *) 
   (* C_SIM_COLLISION_CHECK = "ALL" *) 
   (* C_USE_BRAM_BLOCK = "0" *) 
   (* C_USE_BYTE_WEA = "0" *) 
   (* C_USE_BYTE_WEB = "0" *) 
   (* C_USE_DEFAULT_DATA = "0" *) 
   (* C_USE_ECC = "0" *) 
   (* C_USE_SOFTECC = "0" *) 
   (* C_WEA_WIDTH = "1" *) 
   (* C_WEB_WIDTH = "1" *) 
   (* C_WRITE_DEPTH_A = "8192" *) 
   (* C_WRITE_DEPTH_B = "8192" *) 
   (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
   (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
   (* C_WRITE_WIDTH_A = "8" *) 
   (* C_WRITE_WIDTH_B = "8" *) 
   (* C_XDEVICEFAMILY = "artix7" *) 
   (* DONT_TOUCH *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   VROM_blk_mem_gen_v8_2__parameterized0 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(enb),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[12:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rstb(1'b0),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[12:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module VROM_blk_mem_gen_generic_cstr
   (douta,
    doutb,
    ena,
    addra,
    enb,
    addrb,
    clka,
    clkb);
  output [7:0]douta;
  output [7:0]doutb;
  input ena;
  input [12:0]addra;
  input enb;
  input [12:0]addrb;
  input clka;
  input clkb;

  wire [12:0]addra;
  wire [12:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire [7:0]ram_douta;
  wire [7:0]ram_douta1_out;
  wire [7:0]ram_doutb;
  wire [7:0]ram_doutb0_out;

VROM_blk_mem_gen_mux \has_mux_a.A 
       (.DOADO(ram_douta),
        .I1(ram_douta1_out),
        .addra(addra[12]),
        .clka(clka),
        .douta(douta),
        .ena(ena));
VROM_blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.DOBDO(ram_doutb),
        .I1(ram_doutb0_out),
        .addrb(addrb[12]),
        .clkb(clkb),
        .doutb(doutb),
        .enb(enb));
VROM_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.I1(ram_douta1_out),
        .O1(ram_doutb0_out),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .ena(ena),
        .enb(enb));
VROM_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.DOADO(ram_douta),
        .DOBDO(ram_doutb),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .ena(ena),
        .enb(enb));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module VROM_blk_mem_gen_mux
   (douta,
    clka,
    addra,
    ena,
    DOADO,
    I1);
  output [7:0]douta;
  input clka;
  input [0:0]addra;
  input ena;
  input [7:0]DOADO;
  input [7:0]I1;

  wire [7:0]DOADO;
  wire [7:0]I1;
  wire [0:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1 ;
  wire \n_0_no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 ;
  wire sel_pipe;
  wire sel_pipe_d1;

(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \douta[0]_INST_0 
       (.I0(DOADO[0]),
        .I1(I1[0]),
        .I2(sel_pipe_d1),
        .O(douta[0]));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \douta[1]_INST_0 
       (.I0(DOADO[1]),
        .I1(I1[1]),
        .I2(sel_pipe_d1),
        .O(douta[1]));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \douta[2]_INST_0 
       (.I0(DOADO[2]),
        .I1(I1[2]),
        .I2(sel_pipe_d1),
        .O(douta[2]));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \douta[3]_INST_0 
       (.I0(DOADO[3]),
        .I1(I1[3]),
        .I2(sel_pipe_d1),
        .O(douta[3]));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \douta[4]_INST_0 
       (.I0(DOADO[4]),
        .I1(I1[4]),
        .I2(sel_pipe_d1),
        .O(douta[4]));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \douta[5]_INST_0 
       (.I0(DOADO[5]),
        .I1(I1[5]),
        .I2(sel_pipe_d1),
        .O(douta[5]));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \douta[6]_INST_0 
       (.I0(DOADO[6]),
        .I1(I1[6]),
        .I2(sel_pipe_d1),
        .O(douta[6]));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \douta[7]_INST_0 
       (.I0(DOADO[7]),
        .I1(I1[7]),
        .I2(sel_pipe_d1),
        .O(douta[7]));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1 
       (.I0(sel_pipe),
        .I1(ena),
        .I2(sel_pipe_d1),
        .O(\n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0] 
       (.C(clka),
        .CE(1'b1),
        .D(\n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1 ),
        .Q(sel_pipe_d1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 
       (.I0(addra),
        .I1(ena),
        .I2(sel_pipe),
        .O(\n_0_no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(1'b1),
        .D(\n_0_no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 ),
        .Q(sel_pipe),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module VROM_blk_mem_gen_mux__parameterized0
   (doutb,
    clkb,
    addrb,
    enb,
    DOBDO,
    I1);
  output [7:0]doutb;
  input clkb;
  input [0:0]addrb;
  input enb;
  input [7:0]DOBDO;
  input [7:0]I1;

  wire [7:0]DOBDO;
  wire [7:0]I1;
  wire [0:0]addrb;
  wire clkb;
  wire [7:0]doutb;
  wire enb;
  wire \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1__0 ;
  wire \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0] ;
  wire \n_0_no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1__0 ;
  wire \n_0_no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;

(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \doutb[0]_INST_0 
       (.I0(DOBDO[0]),
        .I1(I1[0]),
        .I2(\n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0] ),
        .O(doutb[0]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \doutb[1]_INST_0 
       (.I0(DOBDO[1]),
        .I1(I1[1]),
        .I2(\n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0] ),
        .O(doutb[1]));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \doutb[2]_INST_0 
       (.I0(DOBDO[2]),
        .I1(I1[2]),
        .I2(\n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0] ),
        .O(doutb[2]));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \doutb[3]_INST_0 
       (.I0(DOBDO[3]),
        .I1(I1[3]),
        .I2(\n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0] ),
        .O(doutb[3]));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \doutb[4]_INST_0 
       (.I0(DOBDO[4]),
        .I1(I1[4]),
        .I2(\n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0] ),
        .O(doutb[4]));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \doutb[5]_INST_0 
       (.I0(DOBDO[5]),
        .I1(I1[5]),
        .I2(\n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0] ),
        .O(doutb[5]));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \doutb[6]_INST_0 
       (.I0(DOBDO[6]),
        .I1(I1[6]),
        .I2(\n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0] ),
        .O(doutb[6]));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \doutb[7]_INST_0 
       (.I0(DOBDO[7]),
        .I1(I1[7]),
        .I2(\n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0] ),
        .O(doutb[7]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1__0 
       (.I0(\n_0_no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .I1(enb),
        .I2(\n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0] ),
        .O(\n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0] 
       (.C(clkb),
        .CE(1'b1),
        .D(\n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1__0 ),
        .Q(\n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0] ),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1__0 
       (.I0(addrb),
        .I1(enb),
        .I2(\n_0_no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .O(\n_0_no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clkb),
        .CE(1'b1),
        .D(\n_0_no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1__0 ),
        .Q(\n_0_no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module VROM_blk_mem_gen_prim_width
   (I1,
    O1,
    clka,
    ena,
    clkb,
    enb,
    addra,
    addrb);
  output [7:0]I1;
  output [7:0]O1;
  input clka;
  input ena;
  input clkb;
  input enb;
  input [12:0]addra;
  input [12:0]addrb;

  wire [7:0]I1;
  wire [7:0]O1;
  wire [12:0]addra;
  wire [12:0]addrb;
  wire clka;
  wire clkb;
  wire ena;
  wire enb;

VROM_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.I1(I1),
        .O1(O1),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .ena(ena),
        .enb(enb));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module VROM_blk_mem_gen_prim_width__parameterized0
   (DOADO,
    DOBDO,
    clka,
    ena,
    clkb,
    enb,
    addra,
    addrb);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input clka;
  input ena;
  input clkb;
  input enb;
  input [12:0]addra;
  input [12:0]addrb;

  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [12:0]addra;
  wire [12:0]addrb;
  wire clka;
  wire clkb;
  wire ena;
  wire enb;

VROM_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.DOADO(DOADO),
        .DOBDO(DOBDO),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .ena(ena),
        .enb(enb));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module VROM_blk_mem_gen_prim_wrapper_init
   (I1,
    O1,
    clka,
    ena,
    clkb,
    enb,
    addra,
    addrb);
  output [7:0]I1;
  output [7:0]O1;
  input clka;
  input ena;
  input clkb;
  input enb;
  input [12:0]addra;
  input [12:0]addrb;

  wire [7:0]I1;
  wire [7:0]O1;
  wire [12:0]addra;
  wire [12:0]addrb;
  wire clka;
  wire clkb;
  wire ena;
  wire enb;
  wire \n_0_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0 ;
  wire \n_0_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0 ;
  wire \n_71_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \n_75_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h007010771E7F1F7F0040775E7D5A7A5B1F771171010100007C55714101010000),
    .INIT_01(256'h000C00CC606C60EC0010DC309C909C10C00C001C000000003CD01C1000000000),
    .INIT_02(256'h004070177E1F7F1F0030577E5D7A5A7B7F177141010100005C75517101010000),
    .INIT_03(256'h00000CC06C606CE0001CD03C909C901CCC000C100000000030DC101C00000000),
    .INIT_04(256'h00000A0A08000101000005050F0102023F0303010F0A0A003E00030107050F00),
    .INIT_05(256'h0000AAAA0000F08800005454FEF80C74E8F8F8F0FCAAAA0094EC1CF8FE54FE00),
    .INIT_06(256'h000005050800010100000A0A0F0102023F03030107050D003E0003010F0A0F00),
    .INIT_07(256'h000054540000F0880000AAAAFEF80C74E8F8F8F0FC54560094EC1CF8FEAAFC00),
    .INIT_08(256'h000001017111711F000001014171577C7E1F7F1F7F177000597A5A7B54774000),
    .INIT_09(256'h000000000C000CC000000000101CD03C6C606CE0CCC01C00909C901C30DC1000),
    .INIT_0A(256'h000001014171117F000001013151775C1E7F1F7F1F774000795A7A5B74577000),
    .INIT_0B(256'h00000000000C00CC000000001C10DC30606C60ECC0CC10009C909C103CD01C00),
    .INIT_0C(256'h0000555540002F3800002A2A7F1F10073E3F3F1F7F555500092E300F3F2A7F00),
    .INIT_0D(256'h00005050000080800000A0A0F0804040FC808080F05050007C40C080E0A0F000),
    .INIT_0E(256'h00002A2A40002F38000055557F1F10073E3F3F1F3F2A6A00092E300F7F557F00),
    .INIT_0F(256'h0000A0A00000808000005050F0804040FC808080E0A0B0007C40C080F050E000),
    .INIT_10(256'h00701F7E1F7F1F7F705F6C496A4A6A4B1F7F1D71010101016C4D7F4301010101),
    .INIT_11(256'h000C804C404C40CC1CF07CB0BCB0BC30808C001C000000007C70FC9000000000),
    .INIT_12(256'h70107F1E7F1F7F1F407F4C694A6A4A6B7F1F7D41010101014C6D5F3301010101),
    .INIT_13(256'h1C008C404C404CC000FC70BCB0BCB03C8C800C1000000000707CF09C00000000),
    .INIT_14(256'h00000A0A08000103000005050F07060CFF0F07070F0A0A00FE00060704050F00),
    .INIT_15(256'h0000AAAA0000F88400005555FFFE067AF4FCF8FCFEAAAA008AF206FA0755FF00),
    .INIT_16(256'h000005050800010300000A0A0F07060CFF0F070707050D00FE0006070C0A0F00),
    .INIT_17(256'h000055550000F8840000AAAAFFFE067AF4FCF8FCFF5555008AF206FA04AAFF00),
    .INIT_18(256'h0101010171197F1F01010101437F4D6C7E1F7F1F7F1F7F00496A4A6A4B6C5F70),
    .INIT_19(256'h000000001C008CC00000000080FC703C4C404C40CCC0EC10B0BCB0BC303CF01C),
    .INIT_1A(256'h0101010141791F7F01010101335F6D4C1E7F1F7F1F7F1F70694A6A4A6B4C7F40),
    .INIT_1B(256'h00000000100C80CC000000008CF07C30404C404CC0CCE01CBCB0BCB03C30FC10),
    .INIT_1C(256'h0000555580003F700000AAAA7F7F400F7E7F7F7F7F55D500111E407FC0AA7F00),
    .INIT_1D(256'h00005050000000C00000A0A0F0E0E030FFE0E0E0F05050007F10C0E020A0F000),
    .INIT_1E(256'h0000AAAA80003F7000005555FF7F400F7E7F7F7FFFAAAA00111E407F4055FF00),
    .INIT_1F(256'h0000A0A0100000C000005050E0E0E030FFE0E0E0E0A0B0007F10C0E03050E000),
    .INIT_20(256'h0070307F3E7F3F7F00404F4C595252523F7F3F75450103035253584F37010203),
    .INIT_21(256'h00040084406460640018FC78BC989C9860E4C004100080809C183CF8DC000000),
    .INIT_22(256'h0030703F7E3F7F3F00404F4C595252527F3F7F35750103035253584F77010203),
    .INIT_23(256'h0000048044606460001CF87CB89C989C64E0C4001C008080981C38FCD0000000),
    .INIT_24(256'h00000A00100307C60000151F1F0C1819FFDF1F070F0F1A00BAC3180C17100F00),
    .INIT_25(256'h0000AA0000E0F008000054FEFE1C0CF4E8F8F8F8FEFEAA0014E40C1CF000FE00),
    .INIT_26(256'h00001510100307C600000A0F1F0C1819FFDF1F071F1F1500BAC3180C17101F00),
    .INIT_27(256'h0000540000E0F0080000AAFEFE1C0CF4E8F8F8F8FEFE540014E40C1CF000FE00),
    .INIT_28(256'h03030141713F7E3F000301374F5851527F3F7F3F7F3F70005252525B4C4F4000),
    .INIT_29(256'h8080000004C06460000000DCF83C989C646064E0C4E01400989C981C38DC0800),
    .INIT_2A(256'h03030171397F3E7F00030107475851523F7F3F7F3F7F30005252525B4C4F4000),
    .INIT_2B(256'h8080000000C46064000000DCFC389C98606460E4C0E410009C989C183CD80C00),
    .INIT_2C(256'h00005500400F1F3800002A7F3F3020073F3F3F3F7F7F5500080F20380F007F00),
    .INIT_2D(256'h0000500000C0E0230000A8F8F83018D8BFFBF8E0F0F058005E830030E808F000),
    .INIT_2E(256'h00002A00400F1F380000557F3F3020073F3F3F3F7F7F2A00080F20380F007F00),
    .INIT_2F(256'h0000B80808C0E023000040F0F03018D8BFFBF8E0F8F8A8005E830030E808F800),
    .INIT_30(256'h000060307F3E7F3F00705F4F48494A4A7F3F7F3F7F3F71014B484F4D4D5D4101),
    .INIT_31(256'h00000A14E624A6A4000EF4EA18DA585AE6E4E6B4B6B88E80981A184A48460800),
    .INIT_32(256'h007020703F7E3F7F00405F4F48494A4A3F7F3F7F3F7F41014B484F4D4D5D3101),
    .INIT_33(256'h00060816E426A4A60008F6E81AD85A58E4E6E4B6B4BA88809A181A484A440E00),
    .INIT_34(256'h00555F60383F07FF002A205F07003801FF3F3F3F7F7F5500FD053C3F20007F00),
    .INIT_35(256'h0054F80408F010D000AA06FAF40CEC2CD0F0F0F0F8FC54002CCC0CFC0602FE00),
    .INIT_36(256'h002A1F60383F07FF0055605F07003801FF3F3F3F3F3F6A00FD053C3F60403F00),
    .INIT_37(256'h00AAFA0408F010D0005404FAF40CEC2CD0F0F0F0FAFEAA002CCC0CFC0400FE00),
    .INIT_38(256'h00017131793D7F3F0001414F4F4F4F487E3F7F3F7F3F7F00494A4A4B48474F70),
    .INIT_39(256'h00808E8C96A4E6E400000072685A181A26A4A6E4E6F4FE00D85A589A18EAF00E),
    .INIT_3A(256'h00010171397D3F7F0001714F4F4F4F483E7F3F7F3F7F3F70494A4A4B48474F40),
    .INIT_3B(256'h0080808E94A6E4E600000E706A581A1824A6A4E6E4F6FC0EDA585A981AE8F200),
    .INIT_3C(256'h002A3F60303F3C3F0055401F2F3033343F3F3F3F3F3F6A003437302F40403F00),
    .INIT_3D(256'h00AAFA0608F0607F005404F8F40C9C807FFCFCFCFEFEAA00BF2030F80000FE00),
    .INIT_3E(256'h00555F60303F3C3F002A201F2F3033343F3F3F3F7F7F55003437303F20007F00),
    .INIT_3F(256'h0054FC0608F0607F00AA02F8F40C9C807FFCFCFCFCFC5600BF2030F80602FC00),
    .INIT_40(256'h000170177F1F7D1C000043644C684B6B7E1F7F1773010101496C4D6541010101),
    .INIT_41(256'h00001C109CD0DCD0000080CC602CA0ACDC901C101C000000206CE0CC90000000),
    .INIT_42(256'h000110771F7F1D7C000163446C486B4B1E7F1F7743010101694C6D4531010101),
    .INIT_43(256'h0000101C90DCD0DC00008CC06C20ACA0D09C101C100000002C60ECC09C000000),
    .INIT_44(256'h0015151F000103FE000A0A10070E1CFD1F0F071F15150000000E07000A1F0000),
    .INIT_45(256'h005454FC00E0F07A00A8A800F018CCC438F8F0FC54540000C418F000A8FC0000),
    .INIT_46(256'h000A0A1F000103FE00151510070E1CFD1F0F070F0A1A0000000E0710150F0000),
    .INIT_47(256'h00A8A8FC00E0F07A00545400F018CCC638F8F0FCA8A80000C418F00054FC0000),
    .INIT_48(256'h0001010171157F1F000101014363496C7F1D7C1F7F177301496B4B684C674300),
    .INIT_49(256'h000000001C101C900000000080CCE06CDCD0DCD0DCD09C0020ACA02C200C9000),
    .INIT_4A(256'h0001010141751F7F000101013343694C1F7D1C7F1F771301694B6B486C476301),
    .INIT_4B(256'h00000000101C109C000000008CC0EC60D0DCD0DCD0DC90002CA0AC202C008C00),
    .INIT_4C(256'h00002A2A3F081F3F00001515200708337D3C1F0F3F2A2A003333180F00153F00),
    .INIT_4D(256'h0000A8A8F80080C00000505000E07038FFF8F0E0F8A8A800BF0040C00050F800),
    .INIT_4E(256'h000015153F081F3F00002A2A200708337D3C1F0F3F1515007333180F002A3F00),
    .INIT_4F(256'h00005050F80080C00000A8A800E07038FFF8F0E0F0505800BF0040C008A8F000),
    .INIT_50(256'h0001105F1F1F1D1C006F6F230C086B6B5E1F1F1D1D4D01012908056F7F2F0101),
    .INIT_51(256'h00001098D0D0D0D000ECECE46020ACACD8D0901070680000242060EC8C840000),
    .INIT_52(256'h0001501F1F1F1D5C006E2F630C086B2B1E1F1F1D5D0D01016908056F3F6F0101),
    .INIT_53(256'h00001890D0D0D0D800ECE4EC6020ACA4D0D09010786000002C2060EC848C0000),
    .INIT_54(256'h0000211F302307FE003918000F1C38FD3F3F3F1F00210000003C3B1039180000),
    .INIT_55(256'h000008FC00F0F87A00CEC600FE1ECECE38F8F8FC00080000CE16F600CEC60000),
    .INIT_56(256'h0000101F302307FE003929000F1C38FD3F3F3F1F00100000003C3B1039290000),
    .INIT_57(256'h000084FC00F0F87A00CE4A00FE1ECECC38F8F8FC00840000CE16F600CE4A0000),
    .INIT_58(256'h01010D19591F1F1F01016367270508691D5C1F1F1F1F4E006B2B080C73782F00),
    .INIT_59(256'h000060301890D0D000008CCCE460202CD0D8D0D0B0F0E800ACA42060CC0CE400),
    .INIT_5A(256'h01010D59191F1F1F01016327670508695D1C1F1F1F5F0F002B6B080C73386E00),
    .INIT_5B(256'h000060381090D0D000008CC4EC60202CD8D0D0D0B0F8E000A4AC2060CC04EC00),
    .INIT_5C(256'h000000423F706F7F00007331000F58633D7C7F7F3F0042007373684F00733100),
    .INIT_5D(256'h00000010F808C0E000009C8C00F43C1CFFE8F8FCF8001000BF1424C0009C8C00),
    .INIT_5E(256'h000000213F706F7F00007352000F58637D7C7F7F3F0021003373684F00735200),
    .INIT_5F(256'h00000008F808C0E000009C9400F43C1CFFE8F8FCF8000800BF1424C0009C9400),
    .INIT_60(256'h001376177F1F7D1C006147664C684B6B7E1F7F1773010103496C4D6541010103),
    .INIT_61(256'h00101C109CD0DCD0008CC0CC602CA0ACDC901C101C000080206CE0CC90000000),
    .INIT_62(256'h007316771F7F1D7C004067466C486B4B1E7F1F7743010103694C6D4531010103),
    .INIT_63(256'h001C101C90DCD0DC0080CCC06C20ACA0D09C101C100000802C60ECC09C000000),
    .INIT_64(256'h0015151F000183FE000A0A10070E1CFD9F0F071F15150000800E07000A1F0000),
    .INIT_65(256'h005454FE00E0F07A00AAAA00F01CCEC63EFCF0FE54540000CC1CF000AAFE0000),
    .INIT_66(256'h000A0A1F000183FE00151510070E1CFD9F0F070F0A1A0000800E0710150F0000),
    .INIT_67(256'h00AAAAFE00E0F07A00545400F01CCEC43EFCF0FEAAAA0000CC1CF00054FE0000),
    .INIT_68(256'h00070202E22AFE3F0006020287C79BD8FF3BF93FFF2FEF2792D797D098CC8CC2),
    .INIT_69(256'h0000000038203820000000000098C0D8B8A0B8A03820B82040584058C0980018),
    .INIT_6A(256'h0007020282EA3EFF000602026787DB983FFB39FF3FEF2FE7D297D790D88CCC80),
    .INIT_6B(256'h0000000020382038000000001880D8C0A0B8A0B82038A03858405840D8801820),
    .INIT_6C(256'h00002A2A7F000F3F00005555000F30637D7C3F0F7F2A2A006333380F00557F00),
    .INIT_6D(256'h0000A8A8F80080C10000505000E07038FFF9F0E0F8A8A800BF0170E00050F800),
    .INIT_6E(256'h000055557F000F3F00002A2A000F30637D7C3F0F7F5555002333380F002A7F00),
    .INIT_6F(256'h00005050F80080C10000A8A800E07038FFF9F0E0F0505800BF0170E008A8F000),
    .INIT_70(256'h007110781F7F1D7C00406F4768486B4B1E7F1F7F1F7F1B73694F6D4969416743),
    .INIT_71(256'h000C102CC0CCC0CC0010ECD03C30BCB0C0CC406C607CB09C3CF0FCD09C804C10),
    .INIT_72(256'h001170187F1F7D1C00614F6748684B6B7E1F7F1F7F1F7B53496F4D6949614723),
    .INIT_73(256'h00001C20CCC0CCC0001CE0DC303CB0BCCCC04C606C70BC9030FCF0DC908C401C),
    .INIT_74(256'h0000AAAAE0783FC3000055559F07463EFEFF3F7FFFAAAA00FFC2461F0055FF00),
    .INIT_75(256'h0000AAAA0408F0F000005454FAF40CCC7230F0F8FEAAAA00CCCC0CF40054FE00),
    .INIT_76(256'h00005555E0783FC30000AAAA9F07463EFEFF3F7FFF55D500FFC2461F00AA7F00),
    .INIT_77(256'h000054540408F0F00000AAAAFAF40CCC7230F0F8FE545400CECC0CF400AAFE00),
    .INIT_78(256'h0073137119791D7F00426F4F6F4F6F4F1E7D1C7F1F7F1F71694B6B4868476F40),
    .INIT_79(256'h009C901C202C40CC0000ECE0DCD0FCF0C0CCC0CCC0ECF01C3CB0BC303CD0EC10),
    .INIT_7A(256'h0013731179197D1F00624F6F4F6F4F6F7E1D7C1F7F1F7F11496B4B6848674F61),
    .INIT_7B(256'h00809C102C204CC0001CE0ECD0DCF0FCCCC0CCC0CCE0FC0030BCB03C30DCE01C),
    .INIT_7C(256'h0000AAAAC0607F7F000055553F5F6066FB797F7FFFAAAA006766605F0055FF00),
    .INIT_7D(256'h0000AAAA0A30C08600005454F4CC7CF8FE86FCFCFAAAAA007CFEC0F00454FE00),
    .INIT_7E(256'h0000555540607F7F0000AAAABF5F6066FB797F7F7F555500E766605F80AAFF00),
    .INIT_7F(256'h000054540830C0860000AAAAF6CC7CF8FE86FCFCF85454007CFEC0F006AAFE00),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],I1}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],O1}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\n_71_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\n_75_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\n_0_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0 ),
        .ENBWREN(\n_0_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
LUT2 #(
    .INIT(4'h2)) 
     \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(ena),
        .I1(addra[12]),
        .O(\n_0_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(enb),
        .I1(addrb[12]),
        .O(\n_0_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module VROM_blk_mem_gen_prim_wrapper_init__parameterized0
   (DOADO,
    DOBDO,
    clka,
    ena,
    clkb,
    enb,
    addra,
    addrb);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input clka;
  input ena;
  input clkb;
  input enb;
  input [12:0]addra;
  input [12:0]addrb;

  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [12:0]addra;
  wire [12:0]addrb;
  wire clka;
  wire clkb;
  wire ena;
  wire enb;
  wire \n_71_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \n_75_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire ram_ena;
  wire ram_enb;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00000000F00000F000000000F0F0F00000000000000000000000000000000000),
    .INIT_01(256'h00000000FF0C0CFF00000000FFFBFB08000000000F0C0C0F000000000F0B0B08),
    .INIT_02(256'hF0C0C0F0F00000F0F0B0B080F0F0F000F0C0C0F000000000F0B0B08000000000),
    .INIT_03(256'hF0C0C0F0FF0C0CFFF0B0B080FFFBFB08F0C0C0F00F0C0C0FF0B0B0800F0B0B08),
    .INIT_04(256'h0F00000FF00000F00F0F0F00F0F0F0000F00000F000000000F0F0F0000000000),
    .INIT_05(256'h0F00000FFF0C0CFF0F0F0F00FFFBFB080F00000F0F0C0C0F0F0F0F000F0B0B08),
    .INIT_06(256'hFFC0C0FFF00000F0FFBFBF80F0F0F000FFC0C0FF00000000FFBFBF8000000000),
    .INIT_07(256'hFFC0C0FFFF0C0CFFFFBFBF80FFFBFB08FFC0C0FF0F0C0C0FFFBFBF800F0B0B08),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80C0FCFCFCFCFEFF7F3F3F3F3F3F0100),
    .INIT_09(256'hFF9F9F819C9C9C81FF9F9F819C9C9C81DDBFFFEBB77FFFFB7FD7EFFEEDDFBFFE),
    .INIT_0A(256'h1C1C00081C1C1C1C1C1C00081C1C1C1CB6A2889C88A2B6E3FFFFFFFFFFFFFFFF),
    .INIT_0B(256'h000000000000000000000000000000000060607E6363637E0000000000000000),
    .INIT_0C(256'h000000000000000000000000000000000063637F6363361C0000000000000000),
    .INIT_0D(256'h00000000000000000000000000000000003E6363636363630000000000000000),
    .INIT_0E(256'h00000000000000000000000000000000003E63033E60663C0000000000000000),
    .INIT_0F(256'h00000000000000000000000000000000003F30303E30303F0000000000000000),
    .INIT_10(256'hBBDDEE77FBFDFE77CC6633998C06039900000000000000000000000000000000),
    .INIT_11(256'hFFC19CFCC19F99C3FFC19CFCC19F99C31004E0D1E6F8EA7C6EFBBFEE7BFFDF76),
    .INIT_12(256'hFF9C9C809C9CC9E3FF9C9C809C9CC9E3FFF3F3F3F3F3F3C0FFF3F3F3F3F3F3C0),
    .INIT_13(256'hFFC0CFCFC1CFCFC0FFC0CFCFC1CFCFC0FFE0CC9C989FCFE0FFE0CC9C989FCFE0),
    .INIT_14(256'h0304080830408080030408083040808080804030080804038080403008080403),
    .INIT_15(256'hC02010100C020101C02010100C0201010101020C101020C00101020C101020C0),
    .INIT_16(256'h3048868140202010304886814020201010202040818648301020204081864830),
    .INIT_17(256'h0C126181020404080C12618102040408080404028161120C080404028161120C),
    .INIT_18(256'h003F0C0C0C0C1C0C003F0C0C0C0C1C0C001C32636363261C001C32636363261C),
    .INIT_19(256'h003E63031E0C063F003E63031E0C063F007F703C1E07633E007F703C1E07633E),
    .INIT_1A(256'h003E6303037E607E003E6303037E607E0006067F66361E0E0006067F66361E0E),
    .INIT_1B(256'h001818180C06637F001818180C06637F003E63637E60301C003E63637E60301C),
    .INIT_1C(256'h003C06033F63633E003C06033F63633E003E434F3C72623C003E434F3C72623C),
    .INIT_1D(256'h0000000000314A0A0000000000314A0A0A724279000000000A72427900000000),
    .INIT_1E(256'h00000000008C525200000000008C52525252528C000000005252528C00000000),
    .INIT_1F(256'h001818187E181B0E001818187E181B0E003C607E663C0000003C607E663C0000),
    .INIT_20(256'h0063637F6363361C0063637F6363361C3C429DA1A19D423C3C429DA1A19D423C),
    .INIT_21(256'h001E33606060331E001E33606060331E007E63637E63637E007E63637E63637E),
    .INIT_22(256'h003F30303E30303F003F30303E30303F007C66636363667C007C66636363667C),
    .INIT_23(256'h001F33636760301F001F33636760301F006060607E60607F006060607E60607F),
    .INIT_24(256'h003F0C0C0C0C0C3F003F0C0C0C0C0C3F006363637F636363006363637F636363),
    .INIT_25(256'h00676E7C786C666300676E7C786C6663003E630303030303003E630303030303),
    .INIT_26(256'h0063636B7F7F77630063636B7F7F7763003F303030303030003F303030303030),
    .INIT_27(256'h003E63636363633E003E63636363633E0063676F7F7B73630063676F7F7B7363),
    .INIT_28(256'h003D666F6363633E003D666F6363633E0060607E6363637E0060607E6363637E),
    .INIT_29(256'h003E63033E60663C003E63033E60663C00676E7C6763637E00676E7C6763637E),
    .INIT_2A(256'h003E636363636363003E636363636363000C0C0C0C0C0C3F000C0C0C0C0C0C3F),
    .INIT_2B(256'h0063777F7F6B63630063777F7F6B636300081C3E7763636300081C3E77636363),
    .INIT_2C(256'h000C0C0C1E333333000C0C0C1E333333FFC3E7E7E7E7E7C3FFC3E7E7E7E7E7C3),
    .INIT_2D(256'h0008183F7F3F18080008183F7F3F1808FFC1EBEBEBEBEBC1FFC1EBEBEBEBEBC1),
    .INIT_2E(256'h00080C7E7F7E0C0800080C7E7F7E0C0800FFFF000000000000FFFF0000000000),
    .INIT_2F(256'h003E14141414143E003E14141414143E003C18181818183C003C18181818183C),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h7FC08080808080800000000000000000808080808080C07F0000000000000000),
    .INIT_32(256'hFE03010101010101000000000000000001010101010103FE0000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0030300000000000003030000000000000000000000000000000000000000000),
    .INIT_35(256'h0000007E7E0000000000007E7E000000E3B6A28888A2B6FFE3B6A28080A2B6FF),
    .INIT_36(256'hFF3F3F3F3F3F3F00FF3F3F3F3F3F3F3F0000000000030F3F3F3F3F3F3F3F3F3F),
    .INIT_37(256'hFFC0F3F3F3F3E3F3FFC0F3F3F3F3E3F3FFE3CD9C9C9CD9E3FFE3CD9C9C9CD9E3),
    .INIT_38(256'hFFC19CFCE1F3F9C0FFC19CFCE1F3F9C0FF808FC3E1F89CC1FF808FC3E1F89CC1),
    .INIT_39(256'hFFC19CFCFC819F81FFC19CFCFC819F81FFF9F98099C9E1F1FFF9F98099C9E1F1),
    .INIT_3A(256'hFFE7E7E7F3F99C80FFE7E7E7F3F99C80FFC19C9C819FCFE3FFC19C9C819FCFE3),
    .INIT_3B(256'hFFC3F9FCC09C9CC1FFC3F9FCC09C9CC1FFC1BCB0C38D9DC3FFC1BCB0C38D9DC3),
    .INIT_3C(256'h003E63636363633E0000000000000000001F33636760301F0000000000000000),
    .INIT_3D(256'h00081C3E7763636300000000000000000063637F6363361C0000000000000000),
    .INIT_3E(256'h003F30303E30303F00000000000000000063636B7F7F77630000000000000000),
    .INIT_3F(256'h00676E7C6763637E0000000000000000003F30303E30303F0000000000000000),
    .INIT_40(256'h0000FF808080809F007F7FBFBFBFA0A08F8F8F878080807FB0B8BCBFBFBF807F),
    .INIT_41(256'h0000FE020202F2E200FEFDFFFF07070FE2E2E2C2020202FE0F0F0F1FFFFF03FC),
    .INIT_42(256'h0000FF8080878F9E007F7FBFB8B0A7AF9D9D8F878283807FAFAFB7B8BCBE807F),
    .INIT_43(256'h0000FE020282C2E200FEFDFF7F3F9FCFE2E2C28232C202FECFCF9F07279F03FC),
    .INIT_44(256'h0000FF809E9F9B9D007F7FA1A0A0B4BA8F8480808080807FBDBFBFBFBFBF807F),
    .INIT_45(256'h0000FE020202820200FEFDFFFF7F3F7F0282423A322202FE7FBFC7C7EFFF03FC),
    .INIT_46(256'h0000FF80909C9E8F007F7FA7A1B0A8BC8F9FBF838381807FB7A2BEBFBFBF807F),
    .INIT_47(256'h0000FE021272F2E200FEFDE7871727CFE2F2FA82820202FE87837B3F3F7F03FC),
    .INIT_48(256'h0000FF8087889B94007F7FB8BCB4B6A09B949B8F8687807FB6A0B6B8BDBF807F),
    .INIT_49(256'h0000FE020282429200FEFDFF7F3F8F075292521222C202FE870787870F1F03FC),
    .INIT_4A(256'h0000FF80878A9C9F007F7FB8B0AAA8A78F87819F8180807FB8BCA0BEBFBF807F),
    .INIT_4B(256'h0000FE02F2AA0AF200FEFD0F07B3038BC222C2C2C20202FE37D72F2F1FFF03FC),
    .INIT_4C(256'h0000FF8080808182007F7FBFBFBEBCB88698BFBF9080807FA187A09FBFBF807F),
    .INIT_4D(256'h0000FE027A4AEA6A00FEFD8783333333FA12F2E2020202FE03E707CFFFFF03FC),
    .INIT_4E(256'h7F8080808F9FB9817FFF80808F9FB9818284808080807F008284808282820508),
    .INIT_4F(256'hFE010101F9FD51F1FEFF0101F9FD11F1614141010101FF00414141390519219C),
    .INIT_50(256'h000000000101010300000000010101031F030101010000001F03010101000000),
    .INIT_51(256'h00000000000000800000000000000080F080000000000000F080000000000000),
    .INIT_52(256'h000000010101030700000001010103073F070301010100003F07030101010000),
    .INIT_53(256'h00000000000080C000000000000080C0F8C0800000000000F8C0800000000000),
    .INIT_54(256'h000001010103030F000001010103030F7F0F0303010101007F0F030301010100),
    .INIT_55(256'h00000000008080E000000000008080E0FCE0808000000000FCE0808000000000),
    .INIT_56(256'h000101010303071F000101010303071FFF1F070303010101FF1F070303010101),
    .INIT_57(256'h000000008080C0F0000000008080C0F0FEF0C08080000000FEF0C08080000000),
    .INIT_58(256'h0000000000001C1C00000000000000001C080000000000000000000000000000),
    .INIT_59(256'h000000000000001C00000000000000003C1C0000000000000000000000000000),
    .INIT_5A(256'h000000000000081C00000000000000001C1C0000000000000000000000000000),
    .INIT_5B(256'h000000000000003800000000000000003C380000000000000000000000000000),
    .INIT_5C(256'h0000000000391212000000000039121212123211000000001212321100000000),
    .INIT_5D(256'h00000000008C525200000000008C52525252528C000000005252528C00000000),
    .INIT_5E(256'h00000000007942220000000000794222120A4A3100000000120A4A3100000000),
    .INIT_5F(256'h00000000008C525200000000008C52525252528C000000005252528C00000000),
    .INIT_60(256'h0000000000314A0A0000000000314A0A320A4A3100000000320A4A3100000000),
    .INIT_61(256'h00000000008C525200000000008C52525252528C000000005252528C00000000),
    .INIT_62(256'h000000000011127A000000000011127A52523211000000005252321100000000),
    .INIT_63(256'h00000000008C525200000000008C52525252528C000000005252528C00000000),
    .INIT_64(256'h000D0F03011D3F3F000D0F03011D3F3D7F3FFD71F163C000772FFD71F163C000),
    .INIT_65(256'h00B0F0C080B8FCFC00B0F0C080B8FCBCFEFCBF8ECF860300EEF4BF8E4F860300),
    .INIT_66(256'h00000001071F0F0F40404041475F4F6F0F070703010000002F37170B0D040000),
    .INIT_67(256'h000000040496F6FC000000040496F6FCFCF8C08000000000FCF8C08000000000),
    .INIT_68(256'h002B462D450602000D2F462D6D8603010C020401122000000C02050912200000),
    .INIT_69(256'hBE3FBFFFFFBF3E27F3F5E8E5CFFBFFE77F352E1C402000007F3D3E1F47200000),
    .INIT_6A(256'h7EF7FFFBBAF7DB6C5EAF17677F7FDBFDDF0F926262040400FFEF9EFA72040400),
    .INIT_6B(256'hA0D8B048A8704482B8D8B078B8F0C486A040B08008040400A040B09008040400),
    .INIT_6C(256'h0000200010080102000020201008050300102002050607030010270F0D060703),
    .INIT_6D(256'h0000001040007C6800000010401E7F6BDD53793DBFFFFF7DDDDFFFFEEEF4F2C5),
    .INIT_6E(256'h00001408240002F30000141C24003AFFE1D9FDFBDF7E7859E7DB7F7FBFB68FCB),
    .INIT_6F(256'h000004081080B0000000040C1890B0408040B08800C1E2C0E060B0A8F0F1F2D8),
    .INIT_70(256'h5C01092D1F1D06075D1B1B3D3F1D060F03020301002044800F0313193062C480),
    .INIT_71(256'hFFFFFEEEFFFF7FA783E1ECC3C5DC7DBFFEF72F7FDC080000FFFFDFF7DE0F0000),
    .INIT_72(256'hBF7FFFFFFFFEFFBFAF8B5D2F17CBEFFF7BE6FC69723C0600FFFEFE6DF37F1E00),
    .INIT_73(256'hCCF052A8B5F46830FCF8DEEFF7F6EEFE9898800010080200FCD8C0C8980C0200),
    .INIT_74(256'h8040001022070F0E80482813270F0F0E0D070F0C6FF7F77F0D076FFFFBFFEF7F),
    .INIT_75(256'h10082103039ECE1D100831039FDEFE7FBFF7FFE7FFFEFEF9BFFFFD9CC960ADE5),
    .INIT_76(256'h00C8FC8E07E3F6CE74FFFF8F75FFFFCF87EFFFFEFFFFEFFFB7FFFB670F2FC887),
    .INIT_77(256'h0002800490041263010A9484F0FC9E67F5FAB57AB6EDFCB8FFFBF7FAF7EFFEFE),
    .INIT_78(256'h0000000211090702000000021B0D06061D03030C110100001F060F1D11010000),
    .INIT_79(256'h000000002468B0E00000002064FCD830A0EC20B02804000018BCF0B828040000),
    .INIT_7A(256'h0022120A070E0DD500321F1F2D0B3EDC1F060F09314200001E4C1B3F734B0200),
    .INIT_7B(256'h00002062EC38E0B000B062EEDC683A3CCEE0B8D04C4220001E78DAFC6E622000),
    .INIT_7C(256'h008040253E4D010D00C8657F3B7F1D7EF61D4F0F09194400F43A5D173F79440A),
    .INIT_7D(256'h80828498B0728C60A286DCFAF05E3C3C7FA870B0188884003F1C68FDDC8CA612),
    .INIT_7E(256'hFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFF00030F3FFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'h0A0D2E44544C204F434D414E2035383931203138393120544847495259504F43),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],DOADO}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\n_71_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\n_75_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(ram_enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
LUT2 #(
    .INIT(4'h8)) 
     \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[12]),
        .I1(ena),
        .O(ram_ena));
LUT2 #(
    .INIT(4'h8)) 
     \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2 
       (.I0(addrb[12]),
        .I1(enb),
        .O(ram_enb));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module VROM_blk_mem_gen_top
   (douta,
    doutb,
    ena,
    addra,
    enb,
    addrb,
    clka,
    clkb);
  output [7:0]douta;
  output [7:0]doutb;
  input ena;
  input [12:0]addra;
  input enb;
  input [12:0]addrb;
  input clka;
  input clkb;

  wire [12:0]addra;
  wire [12:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;

VROM_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2" *) (* C_FAMILY = "artix7" *) (* C_XDEVICEFAMILY = "artix7" *) 
(* C_ELABORATION_DIR = "./" *) (* C_INTERFACE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_SLAVE_TYPE = "0" *) (* C_USE_BRAM_BLOCK = "0" *) (* C_ENABLE_32BIT_ADDRESS = "0" *) 
(* C_CTRL_ECC_ALGO = "NONE" *) (* C_HAS_AXI_ID = "0" *) (* C_AXI_ID_WIDTH = "4" *) 
(* C_MEM_TYPE = "4" *) (* C_BYTE_SIZE = "9" *) (* C_ALGORITHM = "1" *) 
(* C_PRIM_TYPE = "1" *) (* C_LOAD_INIT_FILE = "1" *) (* C_INIT_FILE_NAME = "VROM.mif" *) 
(* C_INIT_FILE = "VROM.mem" *) (* C_USE_DEFAULT_DATA = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_HAS_RSTA = "0" *) (* C_RST_PRIORITY_A = "CE" *) (* C_RSTRAM_A = "0" *) 
(* C_INITA_VAL = "0" *) (* C_HAS_ENA = "1" *) (* C_HAS_REGCEA = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_READ_WIDTH_A = "8" *) (* C_WRITE_DEPTH_A = "8192" *) 
(* C_READ_DEPTH_A = "8192" *) (* C_ADDRA_WIDTH = "13" *) (* C_HAS_RSTB = "0" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_RSTRAM_B = "0" *) (* C_INITB_VAL = "0" *) 
(* C_HAS_ENB = "1" *) (* C_HAS_REGCEB = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_WEB_WIDTH = "1" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_B = "8" *) 
(* C_READ_WIDTH_B = "8" *) (* C_WRITE_DEPTH_B = "8192" *) (* C_READ_DEPTH_B = "8192" *) 
(* C_ADDRB_WIDTH = "13" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) (* C_HAS_MEM_OUTPUT_REGS_B = "1" *) 
(* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) (* C_MUX_PIPELINE_STAGES = "0" *) 
(* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_ECC = "0" *) (* C_EN_ECC_PIPE = "0" *) (* C_HAS_INJECTERR = "0" *) 
(* C_SIM_COLLISION_CHECK = "ALL" *) (* C_COMMON_CLK = "0" *) (* C_DISABLE_WARN_BHV_COLL = "0" *) 
(* C_EN_SLEEP_PIN = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_COUNT_36K_BRAM = "2" *) 
(* C_COUNT_18K_BRAM = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.652799 mW" *) (* downgradeipidentifiedwarnings = "yes" *) 
module VROM_blk_mem_gen_v8_2__parameterized0
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [12:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [12:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [12:0]rdaddrecc;
  input sleep;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [12:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [12:0]addra;
  wire [12:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire eccpipece;
  wire ena;
  wire enb;
  wire injectdbiterr;
  wire injectsbiterr;
  wire regcea;
  wire regceb;
  wire rsta;
  wire rstb;
  wire s_aclk;
  wire s_aresetn;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_injectdbiterr;
  wire s_axi_injectsbiterr;
  wire s_axi_rready;
  wire [7:0]s_axi_wdata;
  wire s_axi_wlast;
  wire [0:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;

  assign dbiterr = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
GND GND
       (.G(\<const0> ));
VROM_blk_mem_gen_v8_2_synth inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2_synth" *) 
module VROM_blk_mem_gen_v8_2_synth
   (douta,
    doutb,
    ena,
    addra,
    enb,
    addrb,
    clka,
    clkb);
  output [7:0]douta;
  output [7:0]doutb;
  input ena;
  input [12:0]addra;
  input enb;
  input [12:0]addrb;
  input clka;
  input clkb;

  wire [12:0]addra;
  wire [12:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;

VROM_blk_mem_gen_top \gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
