#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov 18 10:59:33 2019
# Process ID: 72820
# Current directory: F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent71588 F:\Awork_space\LF398_Debug\Xilinx\ftir_fpga_design\FTIR_FPGA_V1\FTIR_FPGA_V1.xpr
# Log file: F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/vivado.log
# Journal file: F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:TAS5111:1.0 [get_ips  design_1_TAS5111_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_TAS5111_0_0] -no_script -sync -force -quiet
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (148 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (148 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/TAS5111_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins TAS5111_0/S00_AXI]
startgroup
make_bd_pins_external  [get_bd_pins TAS5111_0/pwm_a]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins TAS5111_0/pwm_b]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins TAS5111_0/tas_reset]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins TAS5111_0/tas_sd]
endgroup
set_property name FPGA_TAS_PWM_A [get_bd_ports pwm_a_0]
set_property name FPGA_TAS_PWM_B [get_bd_ports pwm_b_0]
set_property name FPGA_TAS_RESETn [get_bd_ports tas_reset_0]
set_property name FPGA_TAS_SDn [get_bd_ports tas_sd_0]
connect_bd_net [get_bd_pins TAS5111_0/inpwm] [get_bd_pins FPGA_PWM_0/pwm]
connect_bd_net [get_bd_pins TAS5111_0/dir] [get_bd_pins FPGA_PWM_0/dir]
ipx::edit_ip_in_project -upgrade true -name TAS5111_v1_0_project -directory F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.tmp/TAS5111_v1_0_project f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/TAS5111_1.0/component.xml
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip
upgrade_ip -vlnv xilinx.com:user:TAS5111:1.0 [get_ips  design_1_TAS5111_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_TAS5111_0_0] -no_script -sync -force -quiet
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_TAS5111_0_S00_AXI_reg2]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_TAS5111_0_S00_AXI_reg}]
set_property offset 0x40010000 [get_bd_addr_segs {processing_system7_0/Data/SEG_TAS5111_0_S00_AXI_reg}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.runs/impl_1/design_1_wrapper.sysdef F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.sdk -hwspec F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.sdk/design_1_wrapper.hdf
launch_sdk -workspace F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.sdk -hwspec F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.sdk/design_1_wrapper.hdf
