

================================================================
== Vivado HLS Report for 'duplicateMat_Loop_2_s'
================================================================
* Date:           Wed Mar 18 11:33:32 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |        5|    58141| 0.250 us | 2.907 ms |    5|  58141|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+---------+---------+---------+----------+----------+-----+-----+----------+
        |                           |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |          Instance         |  Module |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------+---------+---------+---------+----------+----------+-----+-----+----------+
        |call_ln114_write_1_fu_100  |write_1  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ln115_write_1_fu_108  |write_1  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +---------------------------+---------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |        4|    58140|  4 ~ 323 |          -|          -| 1 ~ 180 |    no    |
        | + Loop 1.1  |        1|      320|         2|          1|          1| 1 ~ 320 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %p_dst1_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %p_dst1_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%p_dst1_rows_read = call i9 @_ssdm_op_Read.ap_fifo.i9P(i9* %p_dst1_rows)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:106]   --->   Operation 12 'read' 'p_dst1_rows_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%p_dst1_cols_read = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %p_dst1_cols)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:109]   --->   Operation 13 'read' 'p_dst1_cols_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:106->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i1_0_i = phi i32 [ 0, %entry ], [ %i, %hls_label_21_end ]"   --->   Operation 19 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i9 %p_dst1_rows_read to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:106->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 20 'sext' 'sext_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.47ns)   --->   "%icmp_ln106 = icmp slt i32 %i1_0_i, %sext_ln106" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:106->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 21 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.55ns)   --->   "%i = add nsw i32 %i1_0_i, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:106->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %hls_label_21_begin, label %.exit" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:106->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str171)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:107->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 24 'specregionbegin' 'tmp_i' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 180, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:108->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 25 'speclooptripcount' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:109->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 26 'br' <Predicate = (icmp_ln106)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 27 'ret' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%j2_0_i = phi i32 [ 0, %hls_label_21_begin ], [ %j, %hls_label_22 ]"   --->   Operation 28 'phi' 'j2_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i10 %p_dst1_cols_read to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:109->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 29 'sext' 'sext_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.47ns)   --->   "%icmp_ln109 = icmp slt i32 %j2_0_i, %sext_ln109" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:109->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 30 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (2.55ns)   --->   "%j = add nsw i32 %j2_0_i, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:109->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 31 'add' 'j' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln109, label %hls_label_22, label %hls_label_21_end" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:109->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_6_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str172)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:110->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 33 'specregionbegin' 'tmp_6_i' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 320, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:111->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 34 'speclooptripcount' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:112->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 35 'specpipeline' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (3.63ns)   --->   "%tmp_V = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %dst_V_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:114->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 36 'read' 'tmp_V' <Predicate = (icmp_ln109)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_4 : Operation 37 [1/1] (3.63ns)   --->   "call fastcc void @write.1(i24 %tmp_V, i24* %p_dst1_data_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:114->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 37 'call' <Predicate = (icmp_ln109)> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/1] (3.63ns)   --->   "%tmp_V_14 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %dst1_V_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:115->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 38 'read' 'tmp_V_14' <Predicate = (icmp_ln109)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_4 : Operation 39 [1/1] (3.63ns)   --->   "call fastcc void @write.1(i24 %tmp_V_14, i24* %p_dst2_data_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:115->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 39 'call' <Predicate = (icmp_ln109)> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_178 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str172, i32 %tmp_6_i)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:117->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 40 'specregionend' 'empty_178' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:109->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 41 'br' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str171, i32 %tmp_i)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:118->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 42 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:106->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_dst1_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst1_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst2_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
p_dst1_rows_read        (read             ) [ 001111]
p_dst1_cols_read        (read             ) [ 001111]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
br_ln106                (br               ) [ 011111]
i1_0_i                  (phi              ) [ 001000]
sext_ln106              (sext             ) [ 000000]
icmp_ln106              (icmp             ) [ 001111]
i                       (add              ) [ 011111]
br_ln106                (br               ) [ 000000]
tmp_i                   (specregionbegin  ) [ 000111]
speclooptripcount_ln108 (speclooptripcount) [ 000000]
br_ln109                (br               ) [ 001111]
ret_ln79                (ret              ) [ 000000]
j2_0_i                  (phi              ) [ 000100]
sext_ln109              (sext             ) [ 000000]
icmp_ln109              (icmp             ) [ 001111]
j                       (add              ) [ 001111]
br_ln109                (br               ) [ 000000]
tmp_6_i                 (specregionbegin  ) [ 000000]
speclooptripcount_ln111 (speclooptripcount) [ 000000]
specpipeline_ln112      (specpipeline     ) [ 000000]
tmp_V                   (read             ) [ 000000]
call_ln114              (call             ) [ 000000]
tmp_V_14                (read             ) [ 000000]
call_ln115              (call             ) [ 000000]
empty_178               (specregionend    ) [ 000000]
br_ln109                (br               ) [ 001111]
empty                   (specregionend    ) [ 000000]
br_ln106                (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_dst1_rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst1_rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst1_cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst1_cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst1_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst1_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst1_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst1_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst2_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst2_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i9P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str171"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write.1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="p_dst1_rows_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="9" slack="0"/>
<pin id="56" dir="0" index="1" bw="9" slack="0"/>
<pin id="57" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst1_rows_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_dst1_cols_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="10" slack="0"/>
<pin id="62" dir="0" index="1" bw="10" slack="0"/>
<pin id="63" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst1_cols_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_V_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="24" slack="0"/>
<pin id="68" dir="0" index="1" bw="24" slack="0"/>
<pin id="69" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_V_14_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="24" slack="0"/>
<pin id="74" dir="0" index="1" bw="24" slack="0"/>
<pin id="75" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_14/4 "/>
</bind>
</comp>

<comp id="78" class="1005" name="i1_0_i_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="1"/>
<pin id="80" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="i1_0_i_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i/2 "/>
</bind>
</comp>

<comp id="89" class="1005" name="j2_0_i_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="1"/>
<pin id="91" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j2_0_i (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="j2_0_i_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="32" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0_i/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="call_ln114_write_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="24" slack="0"/>
<pin id="103" dir="0" index="2" bw="24" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="call_ln115_write_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="24" slack="0"/>
<pin id="111" dir="0" index="2" bw="24" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln115/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sext_ln106_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="9" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln106/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln106_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="9" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="sext_ln109_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="2"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln109_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="10" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="j_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="146" class="1005" name="p_dst1_rows_read_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="9" slack="1"/>
<pin id="148" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_dst1_rows_read "/>
</bind>
</comp>

<comp id="151" class="1005" name="p_dst1_cols_read_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="2"/>
<pin id="153" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_dst1_cols_read "/>
</bind>
</comp>

<comp id="156" class="1005" name="icmp_ln106_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln106 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="165" class="1005" name="icmp_ln109_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="169" class="1005" name="j_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="26" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="28" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="48" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="48" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="66" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="50" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="72" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="123"><net_src comp="82" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="116" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="82" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="138"><net_src comp="93" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="131" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="93" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="54" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="154"><net_src comp="60" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="159"><net_src comp="119" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="125" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="168"><net_src comp="134" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="140" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="93" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst1_data_V | {4 }
	Port: p_dst2_data_V | {4 }
 - Input state : 
	Port: duplicateMat_Loop_2_ : p_dst1_rows | {1 }
	Port: duplicateMat_Loop_2_ : p_dst1_cols | {1 }
	Port: duplicateMat_Loop_2_ : dst_V_V | {4 }
	Port: duplicateMat_Loop_2_ : dst1_V_V | {4 }
  - Chain level:
	State 1
	State 2
		icmp_ln106 : 1
		i : 1
		br_ln106 : 2
	State 3
		icmp_ln109 : 1
		j : 1
		br_ln109 : 2
	State 4
		empty_178 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |           i_fu_125          |    0    |    39   |
|          |           j_fu_140          |    0    |    39   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln106_fu_119      |    0    |    18   |
|          |      icmp_ln109_fu_134      |    0    |    18   |
|----------|-----------------------------|---------|---------|
|          | p_dst1_rows_read_read_fu_54 |    0    |    0    |
|   read   | p_dst1_cols_read_read_fu_60 |    0    |    0    |
|          |       tmp_V_read_fu_66      |    0    |    0    |
|          |     tmp_V_14_read_fu_72     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   call   |  call_ln114_write_1_fu_100  |    0    |    0    |
|          |  call_ln115_write_1_fu_108  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |      sext_ln106_fu_116      |    0    |    0    |
|          |      sext_ln109_fu_131      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   114   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      i1_0_i_reg_78     |   32   |
|        i_reg_160       |   32   |
|   icmp_ln106_reg_156   |    1   |
|   icmp_ln109_reg_165   |    1   |
|      j2_0_i_reg_89     |   32   |
|        j_reg_169       |   32   |
|p_dst1_cols_read_reg_151|   10   |
|p_dst1_rows_read_reg_146|    9   |
+------------------------+--------+
|          Total         |   149  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   114  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   149  |    -   |
+-----------+--------+--------+
|   Total   |   149  |   114  |
+-----------+--------+--------+
