vcs \
-R \
-full64 \
-sverilog \
tb.sv \
JAM.v \
+access+r \
+vcs+fsdbon 
#+define+SDF \
#-v /cad/CBDK/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v \
#+maxdelays
