m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/simulation/modelsim
Ecorr_buffer
Z1 w1702243034
Z2 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z6 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd
Z7 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd
l0
L7
Vn`FZ2[;ene<4C5fQRUa760
!s100 lWAfj0bF^E8zZjN7GAHNK1
Z8 OV;C;10.5b;63
31
Z9 !s110 1703088120
!i10b 1
Z10 !s108 1703088120.000000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd|
Z12 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Aarc
R2
R3
R4
R5
DEx4 work 11 corr_buffer 0 22 n`FZ2[;ene<4C5fQRUa760
l48
L27
VF6;_M2`d=zC7_WFOYiR]Z2
!s100 dCA3QMUcJDl5io<YnWEkZ1
R8
31
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Ecorr_main
Z15 w1703088447
R2
R3
R4
R5
R0
Z16 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd
Z17 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd
l0
L7
VKk^[5:RjSXm:V]>aHRhG[0
!s100 E2VP[fc@WM;>TzE==lDTU2
R8
32
Z18 !s110 1703088456
!i10b 1
Z19 !s108 1703088456.000000
Z20 !s90 -reportprogress|300|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd|
Z21 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd|
!i113 1
Z22 o-work work
R14
Aarc
R2
R3
R4
R5
DEx4 work 9 corr_main 0 22 Kk^[5:RjSXm:V]>aHRhG[0
l78
L28
V[lG1RVCRaeo922:7le2CI3
!s100 hOPnME8C_c<S^1G?<5A;R3
R8
32
R18
!i10b 1
R19
R20
R21
!i113 1
R22
R14
Emram_controller
Z23 w1702224328
R2
R3
R4
R5
R0
Z24 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
Z25 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
l0
L11
V_kfNb<0ID3PJjoXSD[Def0
!s100 b1BDW[kN6hJH^VE:7RnW?1
R8
31
Z26 !s110 1703088119
!i10b 1
Z27 !s108 1703088119.000000
Z28 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd|
Z29 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 15 mram_controller 0 22 _kfNb<0ID3PJjoXSD[Def0
l35
L31
VGO?nijDkDZS@O;23hz^772
!s100 S_MP?2`[j8mMPz=i__0RY1
R8
31
R26
!i10b 1
R27
R28
R29
!i113 1
R13
R14
Eread_adc_manager
Z30 w1702229532
R2
R3
R4
R5
R0
Z31 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
Z32 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
l0
L7
Vc4f=MJOaUZ]oePK?l<Bl12
!s100 XG0G=1?YmP26WkYQbKc2M2
R8
31
R26
!i10b 1
R27
Z33 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd|
Z34 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 16 read_adc_manager 0 22 c4f=MJOaUZ]oePK?l<Bl12
l32
L27
V;Q_37mT9A?FBi@Umobg8b2
!s100 Z[T?c_RhR4YNI86>k196m2
R8
31
R26
!i10b 1
R27
R33
R34
!i113 1
R13
R14
Esetup_manager
Z35 w1700689489
R2
R3
R4
R5
R0
Z36 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
Z37 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
l0
L7
Vj>d7<V0m>=18S;ZH:zfN50
!s100 OV=9X_JB]VU@Ndm[;GO2V1
R8
31
R26
!i10b 1
R27
Z38 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd|
Z39 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 13 setup_manager 0 22 j>d7<V0m>=18S;ZH:zfN50
l28
L20
VlmX53XXl=o_TfJMRIfQD;0
!s100 YFc=eXjY42Jcfo[J0>G`d2
R8
31
R26
!i10b 1
R27
R38
R39
!i113 1
R13
R14
Espi_tx
Z40 w1700598431
R2
R3
R4
R5
R0
Z41 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
Z42 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
l0
L7
V;Mc7DUm1@gYLoFe<?SFBI0
!s100 bN`[FaJn15?0^^USZ2e1j3
R8
31
R9
!i10b 1
R10
Z43 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
Z44 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 6 spi_tx 0 22 ;Mc7DUm1@gYLoFe<?SFBI0
l32
L23
VTWO;NERIMhhjSfVHPKz?h2
!s100 NzXn3VC]^kkToJDN1jg]F1
R8
31
R9
!i10b 1
R10
R43
R44
!i113 1
R13
R14
Estate_manager
Z45 w1700598087
R2
R3
R4
R5
R0
Z46 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
Z47 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
l0
L7
VZGF]GaclcO@K5A[B1a2>_2
!s100 ZEM>W>;9Ee_E]e9JgD;7z3
R8
31
R26
!i10b 1
R27
Z48 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd|
Z49 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 13 state_manager 0 22 ZGF]GaclcO@K5A[B1a2>_2
l27
L22
VlNJf[F58I=o?OJR^6nW2_0
!s100 B:G3fBiW@L_;I7@]]593D0
R8
31
R26
!i10b 1
R27
R48
R49
!i113 1
R13
R14
Etestbenchas
Z50 w1703088086
R2
R3
R4
R5
R0
Z51 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
Z52 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
l0
L7
VPMODZDg7b`9^[2FKzm1:@3
!s100 GTKQWm19^8C[GlcV1ahMR1
R8
31
R9
!i10b 1
R10
Z53 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
Z54 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
!i113 1
R13
R14
Auni_projektas_arch
R2
R3
R4
R5
DEx4 work 11 testbenchas 0 22 PMODZDg7b`9^[2FKzm1:@3
l123
L14
VHczMFMKg]ifXDel73@Paz2
!s100 =i8BaRb^VG@lULSin4ch73
R8
31
R9
!i10b 1
R10
R53
R54
!i113 1
R13
R14
Euart_controller
Z55 w1695219074
Z56 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
R2
R3
R4
R5
R0
Z57 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
Z58 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
l0
L8
V=L3FooiV5=:7gDacQH8QQ1
!s100 bakEX@6R62=NA1gO;9nD>3
R8
31
R26
!i10b 1
R27
Z59 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
Z60 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
!i113 1
R13
R14
Aarc
R56
R2
R3
R4
R5
DEx4 work 15 uart_controller 0 22 =L3FooiV5=:7gDacQH8QQ1
l58
L21
V4Df5^SohR;fJ[=Ngcm?ef0
!s100 9]KB97V97QI`QzkagDYYk1
R8
31
R26
!i10b 1
R27
R59
R60
!i113 1
R13
R14
Euart_fifo_wizard
Z61 w1675274095
R4
R5
R0
Z62 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
Z63 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
l0
L42
V960KoRWKJ_KRZ`0L]c:c?2
!s100 @mm5=G2ePdBHOd43WU1OD0
R8
31
R26
!i10b 1
R27
Z64 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
Z65 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
!i113 1
R13
R14
Asyn
R4
R5
DEx4 work 16 uart_fifo_wizard 0 22 960KoRWKJ_KRZ`0L]c:c?2
l85
L55
V>PaC6hT@4WX:Dnnc;S1=B2
!s100 2UW8_WXdPCPc=0<NJ1gIY0
R8
31
R26
!i10b 1
R27
R64
R65
!i113 1
R13
R14
Euart_tx
Z66 w1695220459
R2
R3
R4
R5
R0
Z67 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
Z68 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
l0
L7
VOWLQhcFQ@5X01P>S4:EME1
!s100 @PPSdc=Q3PV3L^?=Jf31F0
R8
31
R26
!i10b 1
R27
Z69 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
Z70 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 7 uart_tx 0 22 OWLQhcFQ@5X01P>S4:EME1
l28
L21
Vbo1e>cVVDCCIRS>n>95l`3
!s100 [EoRWO4bod_?HF8IRa<MO0
R8
31
R26
!i10b 1
R27
R69
R70
!i113 1
R13
R14
Euni_projektas
Z71 w1703088026
R2
R3
R4
R5
R0
Z72 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
Z73 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
l0
L7
VLcE9V`ACKKbdh1zLh?k030
!s100 4@N84O_Sz]fWn2Y:LT69n2
R8
31
R26
!i10b 1
R27
Z74 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
Z75 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 13 uni_projektas 0 22 LcE9V`ACKKbdh1zLh?k030
l241
L53
VWh[idHCGTiWLKATPmQSme2
!s100 `YB2Y_T@DlV9i=7CH94;I3
R8
31
R26
!i10b 1
R27
R74
R75
!i113 1
R13
R14
Ewizard_pll
Z76 w1682621222
R4
R5
R0
Z77 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd
Z78 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd
l0
L42
VnAZBn;5be<zIB]=;>_;=B0
!s100 79NNWW0CQOWYLYgfQ_:F_2
R8
31
R9
!i10b 1
R27
Z79 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd|
Z80 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd|
!i113 1
R13
R14
Asyn
R4
R5
DEx4 work 10 wizard_pll 0 22 nAZBn;5be<zIB]=;>_;=B0
l122
L51
VJGhDgfH[<=?S8R`AmSU1X1
!s100 JP1]2oHZnX[U24Sn6iKRA3
R8
31
R9
!i10b 1
R27
R79
R80
!i113 1
R13
R14
Ewrite_out_mram_manager
Z81 w1702546050
R2
R3
R4
R5
R0
Z82 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
Z83 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
l0
L7
VY;Lm:XI4^i`4UQ^=8@G8[2
!s100 ?Tk0DU2FRIYWO7ZnjMz?k0
R8
31
R26
!i10b 1
R27
Z84 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd|
Z85 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 22 write_out_mram_manager 0 22 Y;Lm:XI4^i`4UQ^=8@G8[2
l35
L28
V^V0Fz5H_37`Ee`R8E5S=X3
!s100 IUHS6fHm5b[^=YAcCFe4K0
R8
31
R26
!i10b 1
R27
R84
R85
!i113 1
R13
R14
