
## âœ… Goals of This Journey
- ðŸ“– Learn **VLSI design flow** and **ASIC/FPGA concepts**.
- ðŸ’» Write **Verilog** code for logic circuits.
- ðŸ›  Simulate and analyze **waveforms using Vivado & ModelSim**.
- ðŸ“¡ Explore **synthesis, floorplanning, and routing**.

---

## ðŸ—‚ Day-wise Progress
| Day  | Topic Covered | Key Learnings |
|------|--------------|--------------|
| ðŸ“… Day 1  | VLSI Basics & Design Flow | Understanding the VLSI process |
| ðŸ“… Day 2  | Writing First Verilog Code | Simulating basic gates |
| ðŸ“… Day 3  | Combinational Circuits | Designing multiplexers & adders |
| ðŸ“… Day 4  | Sequential Circuits | Flip-flops & Registers |
| ðŸ“… ...  | ... | ... |

---

## ðŸ“œ How to Use This Repository
1. Navigate to the **Day_X** folder for specific topics.
2. Read the **README.md** inside each folder for details.
3. View the **Verilog files, simulations, and notes**.
4. Clone this repository and try the code yourself!  

```bash
git clone https://github.com/adithyarg/VLSI-Learning-Journey.git
