{
    "status": "ok",
    "estimate": {
        "resources": {
            "LUT": 99158.0,
            "DSP": 0.0,
            "BRAM_18K": 485.0,
            "URAM": 0.0
        },
        "performance": {
            "critical_path_cycles": 223251,
            "max_cycles": 9600,
            "max_cycles_node_name": "MVAU_hls_3",
            "estimated_throughput_fps": 20833.333333333332,
            "estimated_latency_ns": 1116255
        }
    },
    "hls_estimate": {
        "resources": {
            "LUT": 141831.0,
            "FF": 94214.0,
            "DSP": 4155.0,
            "DSP48E": 0.0,
            "BRAM_18K": 16.0,
            "URAM": 0.0
        }
    },
    "fifosizing": {
        "total_fifo_size_kB": 12
    },
    "synth": {
        "resources": {
            "LUT": 5950,
            "FF": 5248,
            "SRL": 47,
            "DSP": 0,
            "BRAM_18K": 0,
            "BRAM_36K": 0,
            "URAM": 0
        }
    },
    "measurement": {
        "performance": {
            "error": false,
            "checksum": 0,
            "min_latency_cycles": 49982,
            "latency_cycles": 57802,
            "interval_cycles": 10801,
            "frequency_mhz": 214,
            "min_latency_ms": 0.233252,
            "latency_ms": 0.269745,
            "throughput_fps": 19839,
            "min_pipeline_depth": 4.63,
            "pipeline_depth": 5.35
        }
    },
    "total_build_time": 4033
}
