Loading plugins phase: Elapsed time ==> 0s.647ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Badass\Documents\PSoC Creator\perseverance_v1\Sensores.cydsn\Sensores.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Badass\Documents\PSoC Creator\perseverance_v1\Sensores.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.801ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.247ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Sensores.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Badass\Documents\PSoC Creator\perseverance_v1\Sensores.cydsn\Sensores.cyprj -dcpsoc3 Sensores.v -verilog
======================================================================

======================================================================
Compiling:  Sensores.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Badass\Documents\PSoC Creator\perseverance_v1\Sensores.cydsn\Sensores.cyprj -dcpsoc3 Sensores.v -verilog
======================================================================

======================================================================
Compiling:  Sensores.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Badass\Documents\PSoC Creator\perseverance_v1\Sensores.cydsn\Sensores.cyprj -dcpsoc3 -verilog Sensores.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Feb 06 04:38:59 2020


======================================================================
Compiling:  Sensores.v
Program  :   vpp
Options  :    -yv2 -q10 Sensores.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Feb 06 04:38:59 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Sensores.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Sensores.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Badass\Documents\PSoC Creator\perseverance_v1\Sensores.cydsn\Sensores.cyprj -dcpsoc3 -verilog Sensores.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Feb 06 04:39:01 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Badass\Documents\PSoC Creator\perseverance_v1\Sensores.cydsn\codegentemp\Sensores.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\Badass\Documents\PSoC Creator\perseverance_v1\Sensores.cydsn\codegentemp\Sensores.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Sensores.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Badass\Documents\PSoC Creator\perseverance_v1\Sensores.cydsn\Sensores.cyprj -dcpsoc3 -verilog Sensores.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Feb 06 04:39:05 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Badass\Documents\PSoC Creator\perseverance_v1\Sensores.cydsn\codegentemp\Sensores.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\Badass\Documents\PSoC Creator\perseverance_v1\Sensores.cydsn\codegentemp\Sensores.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	\PWM:Net_101\
	Net_2791
	Net_2792
	\PWM:PWMUDB:MODULE_1:b_31\
	\PWM:PWMUDB:MODULE_1:b_30\
	\PWM:PWMUDB:MODULE_1:b_29\
	\PWM:PWMUDB:MODULE_1:b_28\
	\PWM:PWMUDB:MODULE_1:b_27\
	\PWM:PWMUDB:MODULE_1:b_26\
	\PWM:PWMUDB:MODULE_1:b_25\
	\PWM:PWMUDB:MODULE_1:b_24\
	\PWM:PWMUDB:MODULE_1:b_23\
	\PWM:PWMUDB:MODULE_1:b_22\
	\PWM:PWMUDB:MODULE_1:b_21\
	\PWM:PWMUDB:MODULE_1:b_20\
	\PWM:PWMUDB:MODULE_1:b_19\
	\PWM:PWMUDB:MODULE_1:b_18\
	\PWM:PWMUDB:MODULE_1:b_17\
	\PWM:PWMUDB:MODULE_1:b_16\
	\PWM:PWMUDB:MODULE_1:b_15\
	\PWM:PWMUDB:MODULE_1:b_14\
	\PWM:PWMUDB:MODULE_1:b_13\
	\PWM:PWMUDB:MODULE_1:b_12\
	\PWM:PWMUDB:MODULE_1:b_11\
	\PWM:PWMUDB:MODULE_1:b_10\
	\PWM:PWMUDB:MODULE_1:b_9\
	\PWM:PWMUDB:MODULE_1:b_8\
	\PWM:PWMUDB:MODULE_1:b_7\
	\PWM:PWMUDB:MODULE_1:b_6\
	\PWM:PWMUDB:MODULE_1:b_5\
	\PWM:PWMUDB:MODULE_1:b_4\
	\PWM:PWMUDB:MODULE_1:b_3\
	\PWM:PWMUDB:MODULE_1:b_2\
	\PWM:PWMUDB:MODULE_1:b_1\
	\PWM:PWMUDB:MODULE_1:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2793
	Net_2790
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\
	\UART:BUART:reset_sr\
	Net_2306
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_2302
	\UART:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_6:lt\
	\UART:BUART:sRX:MODULE_6:eq\
	\UART:BUART:sRX:MODULE_6:gt\
	\UART:BUART:sRX:MODULE_6:gte\
	\UART:BUART:sRX:MODULE_6:lte\
	\Timer:Net_260\
	Net_2503
	\Timer:Net_53\
	Net_2502
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lti_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gti_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xneq\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlt\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlte\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgt\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgte\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:lt\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:gt\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:gte\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:lte\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:neq\
	\Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_0\
	\Timer:TimerUDB:zeros_3\
	\Timer:TimerUDB:zeros_2\
	\Timer:Net_102\
	\Timer:Net_266\
	Net_813
	Net_814
	Net_815
	Net_817
	Net_818
	Net_819
	Net_820
	Net_2325
	\Counter_1:Net_49\
	\Counter_1:Net_82\
	\Counter_1:Net_95\
	\Counter_1:Net_91\
	\Counter_1:Net_102\
	\Counter_1:CounterUDB:ctrl_cmod_2\
	\Counter_1:CounterUDB:ctrl_cmod_1\
	\Counter_1:CounterUDB:ctrl_cmod_0\
	Net_2326
	\Counter_1:CounterUDB:reload_tc\
	\PWM_mots:PWMUDB:km_run\
	\PWM_mots:PWMUDB:ctrl_cmpmode2_2\
	\PWM_mots:PWMUDB:ctrl_cmpmode2_1\
	\PWM_mots:PWMUDB:ctrl_cmpmode2_0\
	\PWM_mots:PWMUDB:ctrl_cmpmode1_2\
	\PWM_mots:PWMUDB:ctrl_cmpmode1_1\
	\PWM_mots:PWMUDB:ctrl_cmpmode1_0\
	\PWM_mots:PWMUDB:capt_rising\
	\PWM_mots:PWMUDB:capt_falling\
	\PWM_mots:PWMUDB:trig_rise\
	\PWM_mots:PWMUDB:trig_fall\
	\PWM_mots:PWMUDB:sc_kill\
	\PWM_mots:PWMUDB:min_kill\
	\PWM_mots:PWMUDB:km_tc\
	\PWM_mots:PWMUDB:db_tc\
	\PWM_mots:PWMUDB:dith_sel\
	\PWM_mots:PWMUDB:compare2\
	\PWM_mots:Net_101\
	Net_2802
	Net_2803
	\PWM_mots:PWMUDB:MODULE_9:b_31\
	\PWM_mots:PWMUDB:MODULE_9:b_30\
	\PWM_mots:PWMUDB:MODULE_9:b_29\
	\PWM_mots:PWMUDB:MODULE_9:b_28\
	\PWM_mots:PWMUDB:MODULE_9:b_27\
	\PWM_mots:PWMUDB:MODULE_9:b_26\
	\PWM_mots:PWMUDB:MODULE_9:b_25\
	\PWM_mots:PWMUDB:MODULE_9:b_24\
	\PWM_mots:PWMUDB:MODULE_9:b_23\
	\PWM_mots:PWMUDB:MODULE_9:b_22\
	\PWM_mots:PWMUDB:MODULE_9:b_21\
	\PWM_mots:PWMUDB:MODULE_9:b_20\
	\PWM_mots:PWMUDB:MODULE_9:b_19\
	\PWM_mots:PWMUDB:MODULE_9:b_18\
	\PWM_mots:PWMUDB:MODULE_9:b_17\
	\PWM_mots:PWMUDB:MODULE_9:b_16\
	\PWM_mots:PWMUDB:MODULE_9:b_15\
	\PWM_mots:PWMUDB:MODULE_9:b_14\
	\PWM_mots:PWMUDB:MODULE_9:b_13\
	\PWM_mots:PWMUDB:MODULE_9:b_12\
	\PWM_mots:PWMUDB:MODULE_9:b_11\
	\PWM_mots:PWMUDB:MODULE_9:b_10\
	\PWM_mots:PWMUDB:MODULE_9:b_9\
	\PWM_mots:PWMUDB:MODULE_9:b_8\
	\PWM_mots:PWMUDB:MODULE_9:b_7\
	\PWM_mots:PWMUDB:MODULE_9:b_6\
	\PWM_mots:PWMUDB:MODULE_9:b_5\
	\PWM_mots:PWMUDB:MODULE_9:b_4\
	\PWM_mots:PWMUDB:MODULE_9:b_3\
	\PWM_mots:PWMUDB:MODULE_9:b_2\
	\PWM_mots:PWMUDB:MODULE_9:b_1\
	\PWM_mots:PWMUDB:MODULE_9:b_0\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2804
	Net_2801
	\PWM_mots:Net_113\
	\PWM_mots:Net_107\
	\PWM_mots:Net_114\
	Net_2346
	Net_2344
	\Counter_2:Net_49\
	\Counter_2:Net_82\
	\Counter_2:Net_95\
	\Counter_2:Net_91\
	\Counter_2:Net_102\
	\Counter_2:CounterUDB:ctrl_cmod_2\
	\Counter_2:CounterUDB:ctrl_cmod_1\
	\Counter_2:CounterUDB:ctrl_cmod_0\
	Net_2345
	\Counter_2:CounterUDB:reload_tc\
	Net_2353
	Net_2351
	\Counter_3:Net_49\
	\Counter_3:Net_82\
	\Counter_3:Net_95\
	\Counter_3:Net_91\
	\Counter_3:Net_102\
	\Counter_3:CounterUDB:ctrl_cmod_2\
	\Counter_3:CounterUDB:ctrl_cmod_1\
	\Counter_3:CounterUDB:ctrl_cmod_0\
	Net_2352
	\Counter_3:CounterUDB:reload_tc\
	Net_2361
	Net_2359
	\Counter_4:Net_49\
	\Counter_4:Net_82\
	\Counter_4:Net_95\
	\Counter_4:Net_91\
	\Counter_4:Net_102\
	\Counter_4:CounterUDB:ctrl_cmod_2\
	\Counter_4:CounterUDB:ctrl_cmod_1\
	\Counter_4:CounterUDB:ctrl_cmod_0\
	Net_2360
	\Counter_4:CounterUDB:reload_tc\

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_2\

Deleted 378 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Rx_1_net_0
Aliasing Net_2311 to zero
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to tmpOE__Rx_1_net_0
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to tmpOE__Rx_1_net_0
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:status_6\ to zero
Aliasing \PWM:PWMUDB:status_4\ to zero
Aliasing \PWM:PWMUDB:cmp2\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_0\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:pwm1_i\ to zero
Aliasing \PWM:PWMUDB:pwm2_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Rx_1_net_0
Aliasing tmpOE__led_net_0 to tmpOE__Rx_1_net_0
Aliasing Net_2299 to zero
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Rx_1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to tmpOE__Rx_1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to tmpOE__Rx_1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ to tmpOE__Rx_1_net_0
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ to tmpOE__Rx_1_net_0
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__Rx_1_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Rx_1_net_0
Aliasing \Timer:TimerUDB:ctrl_cmode_1\ to tmpOE__Rx_1_net_0
Aliasing \Timer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer:TimerUDB:ctrl_tmode_1\ to zero
Aliasing \Timer:TimerUDB:ctrl_tmode_0\ to tmpOE__Rx_1_net_0
Aliasing \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__Rx_1_net_0
Aliasing \Timer:TimerUDB:sIntCapCount:MODIN8_1\ to \Timer:TimerUDB:sIntCapCount:MODIN6_1\
Aliasing \Timer:TimerUDB:sIntCapCount:MODIN8_0\ to \Timer:TimerUDB:sIntCapCount:MODIN6_0\
Aliasing \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Rx_1_net_0
Aliasing \Timer:TimerUDB:status_6\ to zero
Aliasing \Timer:TimerUDB:status_5\ to zero
Aliasing \Timer:TimerUDB:status_4\ to zero
Aliasing \Timer:TimerUDB:status_0\ to \Timer:TimerUDB:tc_i\
Aliasing tmpOE__Echo_net_0 to tmpOE__Rx_1_net_0
Aliasing tmpOE__Trigger_net_0 to tmpOE__Rx_1_net_0
Aliasing \Trigger_out:clk\ to zero
Aliasing \Trigger_out:rst\ to zero
Aliasing Net_500 to zero
Aliasing tmpOE__Coder_1_net_0 to tmpOE__Rx_1_net_0
Aliasing \Counter_1:Net_89\ to tmpOE__Rx_1_net_0
Aliasing \Counter_1:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_1:CounterUDB:ctrl_capmode_0\ to tmpOE__Rx_1_net_0
Aliasing \PWM_mots:PWMUDB:hwCapture\ to zero
Aliasing \PWM_mots:PWMUDB:trig_out\ to tmpOE__Rx_1_net_0
Aliasing Net_36 to zero
Aliasing \PWM_mots:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_mots:PWMUDB:ltch_kill_reg\\R\ to \PWM_mots:PWMUDB:runmode_enable\\R\
Aliasing \PWM_mots:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_mots:PWMUDB:min_kill_reg\\R\ to \PWM_mots:PWMUDB:runmode_enable\\R\
Aliasing \PWM_mots:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_mots:PWMUDB:final_kill\ to tmpOE__Rx_1_net_0
Aliasing \PWM_mots:PWMUDB:dith_count_1\\R\ to \PWM_mots:PWMUDB:runmode_enable\\R\
Aliasing \PWM_mots:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_mots:PWMUDB:dith_count_0\\R\ to \PWM_mots:PWMUDB:runmode_enable\\R\
Aliasing \PWM_mots:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_mots:PWMUDB:status_6\ to zero
Aliasing \PWM_mots:PWMUDB:status_4\ to zero
Aliasing \PWM_mots:PWMUDB:cmp2\ to zero
Aliasing \PWM_mots:PWMUDB:cmp1_status_reg\\R\ to \PWM_mots:PWMUDB:runmode_enable\\R\
Aliasing \PWM_mots:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_mots:PWMUDB:cmp2_status_reg\\R\ to \PWM_mots:PWMUDB:runmode_enable\\R\
Aliasing \PWM_mots:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_mots:PWMUDB:final_kill_reg\\R\ to \PWM_mots:PWMUDB:runmode_enable\\R\
Aliasing \PWM_mots:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_mots:PWMUDB:cs_addr_0\ to \PWM_mots:PWMUDB:runmode_enable\\R\
Aliasing \PWM_mots:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_mots:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Rx_1_net_0
Aliasing tmpOE__Coder_2_net_0 to tmpOE__Rx_1_net_0
Aliasing Net_350 to zero
Aliasing \Counter_2:Net_89\ to tmpOE__Rx_1_net_0
Aliasing \Counter_2:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_2:CounterUDB:ctrl_capmode_0\ to tmpOE__Rx_1_net_0
Aliasing tmpOE__Coder_3_net_0 to tmpOE__Rx_1_net_0
Aliasing Net_652 to zero
Aliasing \Counter_3:Net_89\ to tmpOE__Rx_1_net_0
Aliasing \Counter_3:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_3:CounterUDB:ctrl_capmode_0\ to tmpOE__Rx_1_net_0
Aliasing tmpOE__Coder_4_net_0 to tmpOE__Rx_1_net_0
Aliasing Net_894 to zero
Aliasing \Counter_4:Net_89\ to tmpOE__Rx_1_net_0
Aliasing \Counter_4:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_4:CounterUDB:ctrl_capmode_0\ to tmpOE__Rx_1_net_0
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__Rx_1_net_0
Aliasing \PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Rx_1_net_0
Aliasing \PWM:PWMUDB:prevCompare1\\D\ to \PWM:PWMUDB:pwm_temp\
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \Timer:TimerUDB:trig_last\\D\ to \Timer:TimerUDB:capture_last\\D\
Aliasing \Counter_1:CounterUDB:cmp_out_reg_i\\D\ to \Counter_1:CounterUDB:prevCompare\\D\
Aliasing \PWM_mots:PWMUDB:min_kill_reg\\D\ to tmpOE__Rx_1_net_0
Aliasing \PWM_mots:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_mots:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_mots:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Rx_1_net_0
Aliasing \PWM_mots:PWMUDB:prevCompare1\\D\ to \PWM_mots:PWMUDB:pwm_temp\
Aliasing \PWM_mots:PWMUDB:tc_i_reg\\D\ to \PWM_mots:PWMUDB:status_2\
Aliasing \Counter_2:CounterUDB:prevCapture\\D\ to \Counter_1:CounterUDB:prevCapture\\D\
Aliasing \Counter_2:CounterUDB:cmp_out_reg_i\\D\ to \Counter_2:CounterUDB:prevCompare\\D\
Aliasing \Counter_3:CounterUDB:prevCapture\\D\ to \Counter_1:CounterUDB:prevCapture\\D\
Aliasing \Counter_3:CounterUDB:cmp_out_reg_i\\D\ to \Counter_3:CounterUDB:prevCompare\\D\
Aliasing \Counter_4:CounterUDB:prevCapture\\D\ to \Counter_1:CounterUDB:prevCapture\\D\
Aliasing \Counter_4:CounterUDB:cmp_out_reg_i\\D\ to \Counter_4:CounterUDB:prevCompare\\D\
Removing Rhs of wire Net_2298[1] = \UART:BUART:rx_interrupt_out\[372]
Removing Lhs of wire one[8] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire Net_2311[12] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[26] = \PWM:PWMUDB:control_7\[18]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[36] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[37] = \PWM:PWMUDB:control_7\[18]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[41] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[43] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[44] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[45] = \PWM:PWMUDB:runmode_enable\[42]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[49] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[50] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[51] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[52] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[55] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[59] = \PWM:PWMUDB:MODULE_1:g2:a0:s_1\[298]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[61] = \PWM:PWMUDB:MODULE_1:g2:a0:s_0\[299]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[62] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[63] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[64] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[65] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:status_6\[68] = zero[4]
Removing Rhs of wire \PWM:PWMUDB:status_5\[69] = \PWM:PWMUDB:final_kill_reg\[83]
Removing Lhs of wire \PWM:PWMUDB:status_4\[70] = zero[4]
Removing Rhs of wire \PWM:PWMUDB:status_3\[71] = \PWM:PWMUDB:fifo_full\[90]
Removing Rhs of wire \PWM:PWMUDB:status_1\[73] = \PWM:PWMUDB:cmp2_status_reg\[82]
Removing Rhs of wire \PWM:PWMUDB:status_0\[74] = \PWM:PWMUDB:cmp1_status_reg\[81]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status\[79] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:cmp2\[80] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[84] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[85] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[86] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[87] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[88] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[89] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[91] = \PWM:PWMUDB:tc_i\[47]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[92] = \PWM:PWMUDB:runmode_enable\[42]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[93] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:compare1\[126] = \PWM:PWMUDB:cmp1_less\[97]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[131] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[133] = zero[4]
Removing Rhs of wire \PWM:Net_96\[136] = \PWM:PWMUDB:pwm_i_reg\[128]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[139] = \PWM:PWMUDB:cmp1\[77]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_23\[180] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_22\[181] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_21\[182] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_20\[183] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_19\[184] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_18\[185] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_17\[186] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_16\[187] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_15\[188] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_14\[189] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_13\[190] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_12\[191] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_11\[192] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_10\[193] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_9\[194] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_8\[195] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_7\[196] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_6\[197] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_5\[198] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_4\[199] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_3\[200] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_2\[201] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_1\[202] = \PWM:PWMUDB:MODIN1_1\[203]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_1\[203] = \PWM:PWMUDB:dith_count_1\[58]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_0\[204] = \PWM:PWMUDB:MODIN1_0\[205]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_0\[205] = \PWM:PWMUDB:dith_count_0\[60]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[337] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[338] = tmpOE__Rx_1_net_0[3]
Removing Rhs of wire Net_14[339] = \PWM:Net_96\[136]
Removing Lhs of wire tmpOE__led_net_0[346] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \UART:Net_61\[353] = \UART:Net_9\[352]
Removing Lhs of wire Net_2299[357] = zero[4]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[358] = zero[4]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[359] = zero[4]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[360] = zero[4]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[361] = zero[4]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[362] = zero[4]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[363] = zero[4]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[364] = zero[4]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[365] = zero[4]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[376] = \UART:BUART:tx_bitclk_dp\[412]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[422] = \UART:BUART:tx_counter_dp\[413]
Removing Lhs of wire \UART:BUART:tx_status_6\[423] = zero[4]
Removing Lhs of wire \UART:BUART:tx_status_5\[424] = zero[4]
Removing Lhs of wire \UART:BUART:tx_status_4\[425] = zero[4]
Removing Lhs of wire \UART:BUART:tx_status_1\[427] = \UART:BUART:tx_fifo_empty\[390]
Removing Lhs of wire \UART:BUART:tx_status_3\[429] = \UART:BUART:tx_fifo_notfull\[389]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[489] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[496] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[507]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[498] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[508]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[499] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[524]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[500] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[538]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[501] = \UART:BUART:sRX:s23Poll:MODIN2_1\[502]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[502] = \UART:BUART:pollcount_1\[495]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[503] = \UART:BUART:sRX:s23Poll:MODIN2_0\[504]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[504] = \UART:BUART:pollcount_0\[497]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[510] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[511] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[512] = \UART:BUART:pollcount_1\[495]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[513] = \UART:BUART:pollcount_1\[495]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[514] = \UART:BUART:pollcount_0\[497]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[515] = \UART:BUART:pollcount_0\[497]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[516] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[517] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[518] = \UART:BUART:pollcount_1\[495]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[519] = \UART:BUART:pollcount_0\[497]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[520] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[521] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[526] = \UART:BUART:pollcount_1\[495]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[527] = \UART:BUART:pollcount_1\[495]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[528] = \UART:BUART:pollcount_0\[497]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[529] = \UART:BUART:pollcount_0\[497]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[530] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[531] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[532] = \UART:BUART:pollcount_1\[495]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[533] = \UART:BUART:pollcount_0\[497]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[534] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[535] = zero[4]
Removing Lhs of wire \UART:BUART:rx_status_1\[542] = zero[4]
Removing Rhs of wire \UART:BUART:rx_status_2\[543] = \UART:BUART:rx_parity_error_status\[544]
Removing Rhs of wire \UART:BUART:rx_status_3\[545] = \UART:BUART:rx_stop_bit_error\[546]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[556] = \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\[605]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[560] = \UART:BUART:sRX:MODULE_6:g1:a0:xneq\[627]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\[561] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\[562] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\[563] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\[564] = \UART:BUART:sRX:MODIN5_6\[565]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_6\[565] = \UART:BUART:rx_count_6\[484]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\[566] = \UART:BUART:sRX:MODIN5_5\[567]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_5\[567] = \UART:BUART:rx_count_5\[485]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\[568] = \UART:BUART:sRX:MODIN5_4\[569]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_4\[569] = \UART:BUART:rx_count_4\[486]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\[570] = \UART:BUART:sRX:MODIN5_3\[571]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_3\[571] = \UART:BUART:rx_count_3\[487]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\[572] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\[573] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\[574] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\[575] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\[576] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\[577] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\[578] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\[579] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\[580] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\[581] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\[582] = \UART:BUART:rx_count_6\[484]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\[583] = \UART:BUART:rx_count_5\[485]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\[584] = \UART:BUART:rx_count_4\[486]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\[585] = \UART:BUART:rx_count_3\[487]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\[586] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\[587] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\[588] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\[589] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\[590] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\[591] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\[592] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\[607] = \UART:BUART:rx_postpoll\[443]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\[608] = \UART:BUART:rx_parity_bit\[559]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\[609] = \UART:BUART:rx_postpoll\[443]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\[610] = \UART:BUART:rx_parity_bit\[559]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[611] = \UART:BUART:rx_postpoll\[443]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[612] = \UART:BUART:rx_parity_bit\[559]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[614] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[615] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[613]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[616] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[613]
Removing Lhs of wire tmpOE__Tx_1_net_0[638] = tmpOE__Rx_1_net_0[3]
Removing Rhs of wire Net_1975[646] = \Timer:Net_55\[648]
Removing Lhs of wire \Timer:TimerUDB:ctrl_enable\[664] = \Timer:TimerUDB:control_7\[656]
Removing Lhs of wire \Timer:TimerUDB:ctrl_ten\[665] = \Timer:TimerUDB:control_4\[659]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_1\[666] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_0\[667] = zero[4]
Removing Lhs of wire \Timer:TimerUDB:ctrl_tmode_1\[668] = zero[4]
Removing Lhs of wire \Timer:TimerUDB:ctrl_tmode_0\[669] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \Timer:TimerUDB:ctrl_ic_1\[670] = \Timer:TimerUDB:control_1\[662]
Removing Lhs of wire \Timer:TimerUDB:ctrl_ic_0\[671] = \Timer:TimerUDB:control_0\[663]
Removing Rhs of wire \Timer:TimerUDB:timer_enable\[676] = \Timer:TimerUDB:runmode_enable\[750]
Removing Rhs of wire \Timer:TimerUDB:run_mode\[677] = \Timer:TimerUDB:hwEnable_reg\[678]
Removing Lhs of wire \Timer:TimerUDB:tc_i\[682] = \Timer:TimerUDB:status_tc\[679]
Removing Rhs of wire Net_1989[688] = \Trigger_out:control_out_0\[865]
Removing Rhs of wire Net_1989[688] = \Trigger_out:control_0\[888]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_7\[689] = \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\[728]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_8_1\[690] = \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_1\[745]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_8_0\[692] = \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_0\[746]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load_int\[694] = \Timer:TimerUDB:capt_int_temp\[693]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_1\[695] = \Timer:TimerUDB:sIntCapCount:MODIN6_1\[696]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN6_1\[696] = \Timer:TimerUDB:int_capt_count_1\[687]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_0\[697] = \Timer:TimerUDB:sIntCapCount:MODIN6_0\[698]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN6_0\[698] = \Timer:TimerUDB:int_capt_count_0\[691]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_1\[699] = \Timer:TimerUDB:sIntCapCount:MODIN7_1\[700]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN7_1\[700] = \Timer:TimerUDB:control_1\[662]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_0\[701] = \Timer:TimerUDB:sIntCapCount:MODIN7_0\[702]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN7_0\[702] = \Timer:TimerUDB:control_0\[663]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_1\[703] = \Timer:TimerUDB:int_capt_count_1\[687]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_0\[704] = \Timer:TimerUDB:int_capt_count_0\[691]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_1\[705] = \Timer:TimerUDB:control_1\[662]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_0\[706] = \Timer:TimerUDB:control_0\[663]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_1\[707] = \Timer:TimerUDB:int_capt_count_1\[687]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_0\[708] = \Timer:TimerUDB:int_capt_count_0\[691]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_1\[709] = \Timer:TimerUDB:control_1\[662]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_0\[710] = \Timer:TimerUDB:control_0\[663]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\[713] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_0\[714] = \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\[712]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eqi_0\[716] = \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\[715]
Removing Rhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\[728] = \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_1\[717]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_1\[739] = \Timer:TimerUDB:int_capt_count_1\[687]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN8_1\[740] = \Timer:TimerUDB:int_capt_count_1\[687]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_0\[741] = \Timer:TimerUDB:int_capt_count_0\[691]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN8_0\[742] = \Timer:TimerUDB:int_capt_count_0\[691]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[748] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[749] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \Timer:TimerUDB:status_6\[757] = zero[4]
Removing Lhs of wire \Timer:TimerUDB:status_5\[758] = zero[4]
Removing Lhs of wire \Timer:TimerUDB:status_4\[759] = zero[4]
Removing Lhs of wire \Timer:TimerUDB:status_0\[760] = \Timer:TimerUDB:status_tc\[679]
Removing Lhs of wire \Timer:TimerUDB:status_1\[761] = \Timer:TimerUDB:capt_int_temp\[693]
Removing Rhs of wire \Timer:TimerUDB:status_2\[762] = \Timer:TimerUDB:fifo_full\[763]
Removing Rhs of wire \Timer:TimerUDB:status_3\[764] = \Timer:TimerUDB:fifo_nempty\[765]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_2\[767] = Net_1989[688]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_1\[768] = \Timer:TimerUDB:trig_reg\[756]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_0\[769] = \Timer:TimerUDB:per_zero\[681]
Removing Lhs of wire tmpOE__Echo_net_0[853] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire tmpOE__Trigger_net_0[858] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \Trigger_out:clk\[863] = zero[4]
Removing Lhs of wire \Trigger_out:rst\[864] = zero[4]
Removing Rhs of wire Net_1032[890] = \Counter_1:Net_43\[898]
Removing Lhs of wire Net_500[891] = zero[4]
Removing Lhs of wire tmpOE__Coder_1_net_0[893] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \Counter_1:Net_89\[902] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \Counter_1:CounterUDB:ctrl_capmode_1\[912] = zero[4]
Removing Lhs of wire \Counter_1:CounterUDB:ctrl_capmode_0\[913] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \Counter_1:CounterUDB:ctrl_enable\[925] = \Counter_1:CounterUDB:control_7\[917]
Removing Rhs of wire Net_1623[927] = \PWM_mots:Net_96\[1170]
Removing Rhs of wire Net_1623[927] = \PWM_mots:PWMUDB:pwm_i_reg\[1162]
Removing Lhs of wire \Counter_1:CounterUDB:reload\[932] = zero[4]
Removing Lhs of wire \Counter_1:CounterUDB:final_enable\[933] = \Counter_1:CounterUDB:control_7\[917]
Removing Lhs of wire \Counter_1:CounterUDB:counter_enable\[934] = \Counter_1:CounterUDB:control_7\[917]
Removing Rhs of wire \Counter_1:CounterUDB:status_0\[935] = \Counter_1:CounterUDB:cmp_out_status\[936]
Removing Rhs of wire \Counter_1:CounterUDB:status_1\[937] = \Counter_1:CounterUDB:per_zero\[938]
Removing Rhs of wire \Counter_1:CounterUDB:status_2\[939] = \Counter_1:CounterUDB:overflow_status\[940]
Removing Rhs of wire \Counter_1:CounterUDB:status_3\[941] = \Counter_1:CounterUDB:underflow_status\[942]
Removing Lhs of wire \Counter_1:CounterUDB:status_4\[943] = \Counter_1:CounterUDB:hwCapture\[931]
Removing Rhs of wire \Counter_1:CounterUDB:status_5\[944] = \Counter_1:CounterUDB:fifo_full\[945]
Removing Rhs of wire \Counter_1:CounterUDB:status_6\[946] = \Counter_1:CounterUDB:fifo_nempty\[947]
Removing Lhs of wire \Counter_1:CounterUDB:dp_dir\[950] = tmpOE__Rx_1_net_0[3]
Removing Rhs of wire \Counter_1:CounterUDB:cmp_out_i\[957] = \Counter_1:CounterUDB:cmp_less\[958]
Removing Lhs of wire \Counter_1:CounterUDB:cs_addr_2\[965] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \Counter_1:CounterUDB:cs_addr_1\[966] = \Counter_1:CounterUDB:count_enable\[963]
Removing Lhs of wire \Counter_1:CounterUDB:cs_addr_0\[967] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:ctrl_enable\[1059] = \PWM_mots:PWMUDB:control_7\[1051]
Removing Lhs of wire \PWM_mots:PWMUDB:hwCapture\[1069] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:hwEnable\[1070] = \PWM_mots:PWMUDB:control_7\[1051]
Removing Lhs of wire \PWM_mots:PWMUDB:trig_out\[1074] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \PWM_mots:PWMUDB:runmode_enable\\R\[1076] = zero[4]
Removing Lhs of wire Net_36[1077] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:runmode_enable\\S\[1078] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:final_enable\[1079] = \PWM_mots:PWMUDB:runmode_enable\[1075]
Removing Lhs of wire \PWM_mots:PWMUDB:ltch_kill_reg\\R\[1083] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:ltch_kill_reg\\S\[1084] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:min_kill_reg\\R\[1085] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:min_kill_reg\\S\[1086] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:final_kill\[1089] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_1\[1093] = \PWM_mots:PWMUDB:MODULE_9:g2:a0:s_1\[1332]
Removing Lhs of wire \PWM_mots:PWMUDB:add_vi_vv_MODGEN_9_0\[1095] = \PWM_mots:PWMUDB:MODULE_9:g2:a0:s_0\[1333]
Removing Lhs of wire \PWM_mots:PWMUDB:dith_count_1\\R\[1096] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:dith_count_1\\S\[1097] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:dith_count_0\\R\[1098] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:dith_count_0\\S\[1099] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:status_6\[1102] = zero[4]
Removing Rhs of wire \PWM_mots:PWMUDB:status_5\[1103] = \PWM_mots:PWMUDB:final_kill_reg\[1117]
Removing Lhs of wire \PWM_mots:PWMUDB:status_4\[1104] = zero[4]
Removing Rhs of wire \PWM_mots:PWMUDB:status_3\[1105] = \PWM_mots:PWMUDB:fifo_full\[1124]
Removing Rhs of wire \PWM_mots:PWMUDB:status_1\[1107] = \PWM_mots:PWMUDB:cmp2_status_reg\[1116]
Removing Rhs of wire \PWM_mots:PWMUDB:status_0\[1108] = \PWM_mots:PWMUDB:cmp1_status_reg\[1115]
Removing Lhs of wire \PWM_mots:PWMUDB:cmp2_status\[1113] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:cmp2\[1114] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:cmp1_status_reg\\R\[1118] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:cmp1_status_reg\\S\[1119] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:cmp2_status_reg\\R\[1120] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:cmp2_status_reg\\S\[1121] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:final_kill_reg\\R\[1122] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:final_kill_reg\\S\[1123] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:cs_addr_2\[1125] = \PWM_mots:PWMUDB:tc_i\[1081]
Removing Lhs of wire \PWM_mots:PWMUDB:cs_addr_1\[1126] = \PWM_mots:PWMUDB:runmode_enable\[1075]
Removing Lhs of wire \PWM_mots:PWMUDB:cs_addr_0\[1127] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:pwm1_i\[1165] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:pwm2_i\[1167] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:pwm_temp\[1173] = \PWM_mots:PWMUDB:cmp1\[1111]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_23\[1214] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_22\[1215] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_21\[1216] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_20\[1217] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_19\[1218] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_18\[1219] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_17\[1220] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_16\[1221] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_15\[1222] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_14\[1223] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_13\[1224] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_12\[1225] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_11\[1226] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_10\[1227] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_9\[1228] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_8\[1229] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_7\[1230] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_6\[1231] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_5\[1232] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_4\[1233] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_3\[1234] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_2\[1235] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_1\[1236] = \PWM_mots:PWMUDB:MODIN9_1\[1237]
Removing Lhs of wire \PWM_mots:PWMUDB:MODIN9_1\[1237] = \PWM_mots:PWMUDB:dith_count_1\[1092]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:a_0\[1238] = \PWM_mots:PWMUDB:MODIN9_0\[1239]
Removing Lhs of wire \PWM_mots:PWMUDB:MODIN9_0\[1239] = \PWM_mots:PWMUDB:dith_count_0\[1094]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1371] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1372] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire tmpOE__Coder_2_net_0[1380] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire Net_350[1385] = zero[4]
Removing Lhs of wire \Counter_2:Net_89\[1391] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \Counter_2:CounterUDB:ctrl_capmode_1\[1400] = zero[4]
Removing Lhs of wire \Counter_2:CounterUDB:ctrl_capmode_0\[1401] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \Counter_2:CounterUDB:ctrl_enable\[1413] = \Counter_2:CounterUDB:control_7\[1405]
Removing Lhs of wire \Counter_2:CounterUDB:reload\[1419] = zero[4]
Removing Lhs of wire \Counter_2:CounterUDB:final_enable\[1420] = \Counter_2:CounterUDB:control_7\[1405]
Removing Lhs of wire \Counter_2:CounterUDB:counter_enable\[1421] = \Counter_2:CounterUDB:control_7\[1405]
Removing Rhs of wire \Counter_2:CounterUDB:status_0\[1422] = \Counter_2:CounterUDB:cmp_out_status\[1423]
Removing Rhs of wire \Counter_2:CounterUDB:status_1\[1424] = \Counter_2:CounterUDB:per_zero\[1425]
Removing Rhs of wire \Counter_2:CounterUDB:status_2\[1426] = \Counter_2:CounterUDB:overflow_status\[1427]
Removing Rhs of wire \Counter_2:CounterUDB:status_3\[1428] = \Counter_2:CounterUDB:underflow_status\[1429]
Removing Lhs of wire \Counter_2:CounterUDB:status_4\[1430] = \Counter_2:CounterUDB:hwCapture\[1418]
Removing Rhs of wire \Counter_2:CounterUDB:status_5\[1431] = \Counter_2:CounterUDB:fifo_full\[1432]
Removing Rhs of wire \Counter_2:CounterUDB:status_6\[1433] = \Counter_2:CounterUDB:fifo_nempty\[1434]
Removing Lhs of wire \Counter_2:CounterUDB:dp_dir\[1437] = tmpOE__Rx_1_net_0[3]
Removing Rhs of wire \Counter_2:CounterUDB:cmp_out_i\[1444] = \Counter_2:CounterUDB:cmp_less\[1445]
Removing Lhs of wire \Counter_2:CounterUDB:cs_addr_2\[1452] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \Counter_2:CounterUDB:cs_addr_1\[1453] = \Counter_2:CounterUDB:count_enable\[1450]
Removing Lhs of wire \Counter_2:CounterUDB:cs_addr_0\[1454] = zero[4]
Removing Lhs of wire tmpOE__Coder_3_net_0[1532] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire Net_652[1537] = zero[4]
Removing Lhs of wire \Counter_3:Net_89\[1543] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \Counter_3:CounterUDB:ctrl_capmode_1\[1552] = zero[4]
Removing Lhs of wire \Counter_3:CounterUDB:ctrl_capmode_0\[1553] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \Counter_3:CounterUDB:ctrl_enable\[1565] = \Counter_3:CounterUDB:control_7\[1557]
Removing Lhs of wire \Counter_3:CounterUDB:reload\[1571] = zero[4]
Removing Lhs of wire \Counter_3:CounterUDB:final_enable\[1572] = \Counter_3:CounterUDB:control_7\[1557]
Removing Lhs of wire \Counter_3:CounterUDB:counter_enable\[1573] = \Counter_3:CounterUDB:control_7\[1557]
Removing Rhs of wire \Counter_3:CounterUDB:status_0\[1574] = \Counter_3:CounterUDB:cmp_out_status\[1575]
Removing Rhs of wire \Counter_3:CounterUDB:status_1\[1576] = \Counter_3:CounterUDB:per_zero\[1577]
Removing Rhs of wire \Counter_3:CounterUDB:status_2\[1578] = \Counter_3:CounterUDB:overflow_status\[1579]
Removing Rhs of wire \Counter_3:CounterUDB:status_3\[1580] = \Counter_3:CounterUDB:underflow_status\[1581]
Removing Lhs of wire \Counter_3:CounterUDB:status_4\[1582] = \Counter_3:CounterUDB:hwCapture\[1570]
Removing Rhs of wire \Counter_3:CounterUDB:status_5\[1583] = \Counter_3:CounterUDB:fifo_full\[1584]
Removing Rhs of wire \Counter_3:CounterUDB:status_6\[1585] = \Counter_3:CounterUDB:fifo_nempty\[1586]
Removing Lhs of wire \Counter_3:CounterUDB:dp_dir\[1589] = tmpOE__Rx_1_net_0[3]
Removing Rhs of wire \Counter_3:CounterUDB:cmp_out_i\[1596] = \Counter_3:CounterUDB:cmp_less\[1597]
Removing Lhs of wire \Counter_3:CounterUDB:cs_addr_2\[1604] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \Counter_3:CounterUDB:cs_addr_1\[1605] = \Counter_3:CounterUDB:count_enable\[1602]
Removing Lhs of wire \Counter_3:CounterUDB:cs_addr_0\[1606] = zero[4]
Removing Lhs of wire tmpOE__Coder_4_net_0[1684] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire Net_894[1689] = zero[4]
Removing Lhs of wire \Counter_4:Net_89\[1695] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \Counter_4:CounterUDB:ctrl_capmode_1\[1704] = zero[4]
Removing Lhs of wire \Counter_4:CounterUDB:ctrl_capmode_0\[1705] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \Counter_4:CounterUDB:ctrl_enable\[1717] = \Counter_4:CounterUDB:control_7\[1709]
Removing Lhs of wire \Counter_4:CounterUDB:reload\[1723] = zero[4]
Removing Lhs of wire \Counter_4:CounterUDB:final_enable\[1724] = \Counter_4:CounterUDB:control_7\[1709]
Removing Lhs of wire \Counter_4:CounterUDB:counter_enable\[1725] = \Counter_4:CounterUDB:control_7\[1709]
Removing Rhs of wire \Counter_4:CounterUDB:status_0\[1726] = \Counter_4:CounterUDB:cmp_out_status\[1727]
Removing Rhs of wire \Counter_4:CounterUDB:status_1\[1728] = \Counter_4:CounterUDB:per_zero\[1729]
Removing Rhs of wire \Counter_4:CounterUDB:status_2\[1730] = \Counter_4:CounterUDB:overflow_status\[1731]
Removing Rhs of wire \Counter_4:CounterUDB:status_3\[1732] = \Counter_4:CounterUDB:underflow_status\[1733]
Removing Lhs of wire \Counter_4:CounterUDB:status_4\[1734] = \Counter_4:CounterUDB:hwCapture\[1722]
Removing Rhs of wire \Counter_4:CounterUDB:status_5\[1735] = \Counter_4:CounterUDB:fifo_full\[1736]
Removing Rhs of wire \Counter_4:CounterUDB:status_6\[1737] = \Counter_4:CounterUDB:fifo_nempty\[1738]
Removing Lhs of wire \Counter_4:CounterUDB:dp_dir\[1741] = tmpOE__Rx_1_net_0[3]
Removing Rhs of wire \Counter_4:CounterUDB:cmp_out_i\[1748] = \Counter_4:CounterUDB:cmp_less\[1749]
Removing Lhs of wire \Counter_4:CounterUDB:cs_addr_2\[1756] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \Counter_4:CounterUDB:cs_addr_1\[1757] = \Counter_4:CounterUDB:count_enable\[1754]
Removing Lhs of wire \Counter_4:CounterUDB:cs_addr_0\[1758] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1835] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1836] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1837] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1840] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[1843] = \PWM:PWMUDB:cmp1\[77]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[1844] = \PWM:PWMUDB:cmp1_status\[78]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[1845] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[1847] = \PWM:PWMUDB:pwm_i\[129]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[1848] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[1849] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[1850] = \PWM:PWMUDB:status_2\[72]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1851] = zero[4]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1866] = \UART:BUART:rx_bitclk_pre\[478]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1875] = \UART:BUART:rx_parity_error_pre\[554]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1876] = zero[4]
Removing Lhs of wire \Timer:TimerUDB:capture_last\\D\[1880] = Net_1976[673]
Removing Lhs of wire \Timer:TimerUDB:hwEnable_reg\\D\[1881] = \Timer:TimerUDB:hwEnable\[684]
Removing Lhs of wire \Timer:TimerUDB:tc_reg_i\\D\[1882] = \Timer:TimerUDB:status_tc\[679]
Removing Lhs of wire \Timer:TimerUDB:capture_out_reg_i\\D\[1883] = \Timer:TimerUDB:capt_fifo_load\[675]
Removing Lhs of wire \Timer:TimerUDB:trig_last\\D\[1889] = Net_1976[673]
Removing Lhs of wire \Counter_1:CounterUDB:prevCapture\\D\[1892] = Net_1623[927]
Removing Lhs of wire \Counter_1:CounterUDB:overflow_reg_i\\D\[1893] = \Counter_1:CounterUDB:overflow\[949]
Removing Lhs of wire \Counter_1:CounterUDB:underflow_reg_i\\D\[1894] = \Counter_1:CounterUDB:underflow\[952]
Removing Lhs of wire \Counter_1:CounterUDB:tc_reg_i\\D\[1895] = \Counter_1:CounterUDB:tc_i\[955]
Removing Lhs of wire \Counter_1:CounterUDB:prevCompare\\D\[1896] = \Counter_1:CounterUDB:cmp_out_i\[957]
Removing Lhs of wire \Counter_1:CounterUDB:cmp_out_reg_i\\D\[1897] = \Counter_1:CounterUDB:cmp_out_i\[957]
Removing Lhs of wire \Counter_1:CounterUDB:count_stored_i\\D\[1898] = Net_2324[894]
Removing Lhs of wire \PWM_mots:PWMUDB:min_kill_reg\\D\[1899] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \PWM_mots:PWMUDB:prevCapture\\D\[1900] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:trig_last\\D\[1901] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:ltch_kill_reg\\D\[1904] = tmpOE__Rx_1_net_0[3]
Removing Lhs of wire \PWM_mots:PWMUDB:prevCompare1\\D\[1907] = \PWM_mots:PWMUDB:cmp1\[1111]
Removing Lhs of wire \PWM_mots:PWMUDB:cmp1_status_reg\\D\[1908] = \PWM_mots:PWMUDB:cmp1_status\[1112]
Removing Lhs of wire \PWM_mots:PWMUDB:cmp2_status_reg\\D\[1909] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:pwm_i_reg\\D\[1911] = \PWM_mots:PWMUDB:pwm_i\[1163]
Removing Lhs of wire \PWM_mots:PWMUDB:pwm1_i_reg\\D\[1912] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:pwm2_i_reg\\D\[1913] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:tc_i_reg\\D\[1914] = \PWM_mots:PWMUDB:status_2\[1106]
Removing Lhs of wire \Counter_2:CounterUDB:prevCapture\\D\[1915] = Net_1623[927]
Removing Lhs of wire \Counter_2:CounterUDB:overflow_reg_i\\D\[1916] = \Counter_2:CounterUDB:overflow\[1436]
Removing Lhs of wire \Counter_2:CounterUDB:underflow_reg_i\\D\[1917] = \Counter_2:CounterUDB:underflow\[1439]
Removing Lhs of wire \Counter_2:CounterUDB:tc_reg_i\\D\[1918] = \Counter_2:CounterUDB:tc_i\[1442]
Removing Lhs of wire \Counter_2:CounterUDB:prevCompare\\D\[1919] = \Counter_2:CounterUDB:cmp_out_i\[1444]
Removing Lhs of wire \Counter_2:CounterUDB:cmp_out_reg_i\\D\[1920] = \Counter_2:CounterUDB:cmp_out_i\[1444]
Removing Lhs of wire \Counter_2:CounterUDB:count_stored_i\\D\[1921] = Net_1614[1381]
Removing Lhs of wire \Counter_3:CounterUDB:prevCapture\\D\[1922] = Net_1623[927]
Removing Lhs of wire \Counter_3:CounterUDB:overflow_reg_i\\D\[1923] = \Counter_3:CounterUDB:overflow\[1588]
Removing Lhs of wire \Counter_3:CounterUDB:underflow_reg_i\\D\[1924] = \Counter_3:CounterUDB:underflow\[1591]
Removing Lhs of wire \Counter_3:CounterUDB:tc_reg_i\\D\[1925] = \Counter_3:CounterUDB:tc_i\[1594]
Removing Lhs of wire \Counter_3:CounterUDB:prevCompare\\D\[1926] = \Counter_3:CounterUDB:cmp_out_i\[1596]
Removing Lhs of wire \Counter_3:CounterUDB:cmp_out_reg_i\\D\[1927] = \Counter_3:CounterUDB:cmp_out_i\[1596]
Removing Lhs of wire \Counter_3:CounterUDB:count_stored_i\\D\[1928] = Net_1621[1533]
Removing Lhs of wire \Counter_4:CounterUDB:prevCapture\\D\[1929] = Net_1623[927]
Removing Lhs of wire \Counter_4:CounterUDB:overflow_reg_i\\D\[1930] = \Counter_4:CounterUDB:overflow\[1740]
Removing Lhs of wire \Counter_4:CounterUDB:underflow_reg_i\\D\[1931] = \Counter_4:CounterUDB:underflow\[1743]
Removing Lhs of wire \Counter_4:CounterUDB:tc_reg_i\\D\[1932] = \Counter_4:CounterUDB:tc_i\[1746]
Removing Lhs of wire \Counter_4:CounterUDB:prevCompare\\D\[1933] = \Counter_4:CounterUDB:cmp_out_i\[1748]
Removing Lhs of wire \Counter_4:CounterUDB:cmp_out_reg_i\\D\[1934] = \Counter_4:CounterUDB:cmp_out_i\[1748]
Removing Lhs of wire \Counter_4:CounterUDB:count_stored_i\\D\[1935] = Net_2358[1685]

------------------------------------------------------
Aliased 0 equations, 439 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Rx_1_net_0' (cost = 0):
tmpOE__Rx_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 0):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_1976 and \Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:capt_fifo_load\' (cost = 9):
\Timer:TimerUDB:capt_fifo_load\ <= ((not Net_1976 and \Timer:TimerUDB:capture_last\ and \Timer:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:hwEnable\' (cost = 2):
\Timer:TimerUDB:hwEnable\ <= ((\Timer:TimerUDB:control_7\ and Net_1976));

Note:  Expanding virtual equation for '\Timer:TimerUDB:trigger_polarized\' (cost = 0):
\Timer:TimerUDB:trigger_polarized\ <= (\Timer:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_1\)
	OR (\Timer:TimerUDB:control_1\ and \Timer:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_0\)
	OR (\Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_1\ and not \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:control_1\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (\Timer:TimerUDB:control_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\' (cost = 60):
\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\ <= ((not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_1\ and not \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:control_1\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (\Timer:TimerUDB:control_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_0\' (cost = 0):
\Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_0\ <= (not \Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:capt_rising\' (cost = 2):
\Counter_1:CounterUDB:capt_rising\ <= ((not \Counter_1:CounterUDB:prevCapture\ and Net_1623));

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:capt_falling\' (cost = 1):
\Counter_1:CounterUDB:capt_falling\ <= ((not Net_1623 and \Counter_1:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_1:CounterUDB:capt_either_edge\ <= ((not Net_1623 and \Counter_1:CounterUDB:prevCapture\)
	OR (not \Counter_1:CounterUDB:prevCapture\ and Net_1623));

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:overflow\' (cost = 0):
\Counter_1:CounterUDB:overflow\ <= (\Counter_1:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:underflow\' (cost = 0):
\Counter_1:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:compare1\' (cost = 2):
\PWM_mots:PWMUDB:compare1\ <= (\PWM_mots:PWMUDB:cmp1_less\
	OR \PWM_mots:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_mots:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_mots:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_mots:PWMUDB:dith_count_1\ and \PWM_mots:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Counter_2:CounterUDB:capt_rising\' (cost = 2):
\Counter_2:CounterUDB:capt_rising\ <= ((not \Counter_2:CounterUDB:prevCapture\ and Net_1623));

Note:  Expanding virtual equation for '\Counter_2:CounterUDB:capt_falling\' (cost = 1):
\Counter_2:CounterUDB:capt_falling\ <= ((not Net_1623 and \Counter_2:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Counter_2:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_2:CounterUDB:capt_either_edge\ <= ((not Net_1623 and \Counter_2:CounterUDB:prevCapture\)
	OR (not \Counter_2:CounterUDB:prevCapture\ and Net_1623));

Note:  Expanding virtual equation for '\Counter_2:CounterUDB:overflow\' (cost = 0):
\Counter_2:CounterUDB:overflow\ <= (\Counter_2:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_2:CounterUDB:underflow\' (cost = 0):
\Counter_2:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_3:CounterUDB:capt_rising\' (cost = 2):
\Counter_3:CounterUDB:capt_rising\ <= ((not \Counter_3:CounterUDB:prevCapture\ and Net_1623));

Note:  Expanding virtual equation for '\Counter_3:CounterUDB:capt_falling\' (cost = 1):
\Counter_3:CounterUDB:capt_falling\ <= ((not Net_1623 and \Counter_3:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Counter_3:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_3:CounterUDB:capt_either_edge\ <= ((not Net_1623 and \Counter_3:CounterUDB:prevCapture\)
	OR (not \Counter_3:CounterUDB:prevCapture\ and Net_1623));

Note:  Expanding virtual equation for '\Counter_3:CounterUDB:overflow\' (cost = 0):
\Counter_3:CounterUDB:overflow\ <= (\Counter_3:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_3:CounterUDB:underflow\' (cost = 0):
\Counter_3:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_4:CounterUDB:capt_rising\' (cost = 2):
\Counter_4:CounterUDB:capt_rising\ <= ((not \Counter_4:CounterUDB:prevCapture\ and Net_1623));

Note:  Expanding virtual equation for '\Counter_4:CounterUDB:capt_falling\' (cost = 1):
\Counter_4:CounterUDB:capt_falling\ <= ((not Net_1623 and \Counter_4:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Counter_4:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_4:CounterUDB:capt_either_edge\ <= ((not Net_1623 and \Counter_4:CounterUDB:prevCapture\)
	OR (not \Counter_4:CounterUDB:prevCapture\ and Net_1623));

Note:  Expanding virtual equation for '\Counter_4:CounterUDB:overflow\' (cost = 0):
\Counter_4:CounterUDB:overflow\ <= (\Counter_4:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_4:CounterUDB:underflow\' (cost = 0):
\Counter_4:CounterUDB:underflow\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:trigger_enable\' (cost = 5):
\Timer:TimerUDB:trigger_enable\ <= ((\Timer:TimerUDB:control_4\ and \Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_1\' (cost = 8):
\Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_1\ <= ((not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:cmp1\' (cost = 4):
\PWM_mots:PWMUDB:cmp1\ <= (\PWM_mots:PWMUDB:cmp1_less\
	OR \PWM_mots:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_mots:PWMUDB:dith_count_0\ and \PWM_mots:PWMUDB:dith_count_1\)
	OR (not \PWM_mots:PWMUDB:dith_count_1\ and \PWM_mots:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_2305 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_2305 and not \UART:BUART:pollcount_1\ and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_2305 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not Net_2305 and not \UART:BUART:pollcount_1\ and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_2305 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:status_tc\' (cost = 5):
\Timer:TimerUDB:status_tc\ <= ((\Timer:TimerUDB:control_4\ and \Timer:TimerUDB:run_mode\ and \Timer:TimerUDB:per_zero\ and \Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 115 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \Counter_1:CounterUDB:status_3\ to zero
Aliasing \Counter_1:CounterUDB:underflow\ to zero
Aliasing \PWM_mots:PWMUDB:final_capture\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Counter_2:CounterUDB:status_3\ to zero
Aliasing \Counter_2:CounterUDB:underflow\ to zero
Aliasing \Counter_3:CounterUDB:status_3\ to zero
Aliasing \Counter_3:CounterUDB:underflow\ to zero
Aliasing \Counter_4:CounterUDB:status_3\ to zero
Aliasing \Counter_4:CounterUDB:underflow\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_mots:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM:PWMUDB:final_capture\[95] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[308] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[318] = zero[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[328] = zero[4]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[442] = \UART:BUART:rx_bitclk\[490]
Removing Lhs of wire \UART:BUART:rx_status_0\[540] = zero[4]
Removing Lhs of wire \UART:BUART:rx_status_6\[549] = zero[4]
Removing Lhs of wire \Counter_1:CounterUDB:status_3\[941] = zero[4]
Removing Lhs of wire \Counter_1:CounterUDB:underflow\[952] = zero[4]
Removing Lhs of wire \Counter_1:CounterUDB:tc_i\[955] = \Counter_1:CounterUDB:per_equal\[951]
Removing Lhs of wire \PWM_mots:PWMUDB:final_capture\[1129] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1342] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1352] = zero[4]
Removing Lhs of wire \PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1362] = zero[4]
Removing Lhs of wire \Counter_2:CounterUDB:status_3\[1428] = zero[4]
Removing Lhs of wire \Counter_2:CounterUDB:underflow\[1439] = zero[4]
Removing Lhs of wire \Counter_2:CounterUDB:tc_i\[1442] = \Counter_2:CounterUDB:per_equal\[1438]
Removing Lhs of wire \Counter_3:CounterUDB:status_3\[1580] = zero[4]
Removing Lhs of wire \Counter_3:CounterUDB:underflow\[1591] = zero[4]
Removing Lhs of wire \Counter_3:CounterUDB:tc_i\[1594] = \Counter_3:CounterUDB:per_equal\[1590]
Removing Lhs of wire \Counter_4:CounterUDB:status_3\[1732] = zero[4]
Removing Lhs of wire \Counter_4:CounterUDB:underflow\[1743] = zero[4]
Removing Lhs of wire \Counter_4:CounterUDB:tc_i\[1746] = \Counter_4:CounterUDB:per_equal\[1742]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1838] = \PWM:PWMUDB:control_7\[18]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[1846] = zero[4]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1858] = \UART:BUART:tx_ctrl_mark_last\[433]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1870] = zero[4]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1871] = zero[4]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1873] = zero[4]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1874] = \UART:BUART:rx_markspace_pre\[553]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1879] = \UART:BUART:rx_parity_bit\[559]
Removing Lhs of wire \PWM_mots:PWMUDB:runmode_enable\\D\[1902] = \PWM_mots:PWMUDB:control_7\[1051]
Removing Lhs of wire \PWM_mots:PWMUDB:final_kill_reg\\D\[1910] = zero[4]

------------------------------------------------------
Aliased 0 equations, 33 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_2305 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not Net_2305 and not \UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Badass\Documents\PSoC Creator\perseverance_v1\Sensores.cydsn\Sensores.cyprj" -dcpsoc3 Sensores.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 8s.265ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Thursday, 06 February 2020 04:39:07
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Badass\Documents\PSoC Creator\perseverance_v1\Sensores.cydsn\Sensores.cyprj -d CY8C5888LTI-LP097 Sensores.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.100ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_mots:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Counter_1:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_mots:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_mots:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_mots:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_mots:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_mots:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_mots:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Counter_2:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Counter_3:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Counter_4:CounterUDB:underflow_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=8, Signal=Net_1164
    Digital Clock 1: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_1967
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_1619
    Digital Clock 4: Automatic-assigning  clock 'clock_pwm'. Fanout=1, Signal=Net_44
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clock_pwm was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clock_pwm, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Counter_1:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Counter_1:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_mots:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Counter_2:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Counter_2:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Counter_3:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Counter_3:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Counter_4:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Counter_4:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Counter_4:CounterUDB:prevCapture\, Duplicate of \Counter_1:CounterUDB:prevCapture\ 
    MacroCell: Name=\Counter_4:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1623
        );
        Output = \Counter_4:CounterUDB:prevCapture\ (fanout=1)

    Removing \Counter_3:CounterUDB:prevCapture\, Duplicate of \Counter_1:CounterUDB:prevCapture\ 
    MacroCell: Name=\Counter_3:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1623
        );
        Output = \Counter_3:CounterUDB:prevCapture\ (fanout=1)

    Removing \Counter_2:CounterUDB:prevCapture\, Duplicate of \Counter_1:CounterUDB:prevCapture\ 
    MacroCell: Name=\Counter_2:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1623
        );
        Output = \Counter_2:CounterUDB:prevCapture\ (fanout=1)

    Removing \Timer:TimerUDB:trig_last\, Duplicate of \Timer:TimerUDB:capture_last\ 
    MacroCell: Name=\Timer:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1967) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1976
        );
        Output = \Timer:TimerUDB:trig_last\ (fanout=2)

    Removing \Counter_4:CounterUDB:hwCapture\, Duplicate of \Counter_1:CounterUDB:hwCapture\ 
    MacroCell: Name=\Counter_4:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Counter_1:CounterUDB:prevCapture\ * Net_1623
        );
        Output = \Counter_4:CounterUDB:hwCapture\ (fanout=3)

    Removing \Counter_3:CounterUDB:hwCapture\, Duplicate of \Counter_1:CounterUDB:hwCapture\ 
    MacroCell: Name=\Counter_3:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Counter_1:CounterUDB:prevCapture\ * Net_1623
        );
        Output = \Counter_3:CounterUDB:hwCapture\ (fanout=3)

    Removing \Counter_2:CounterUDB:hwCapture\, Duplicate of \Counter_1:CounterUDB:hwCapture\ 
    MacroCell: Name=\Counter_2:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Counter_1:CounterUDB:prevCapture\ * Net_1623
        );
        Output = \Counter_2:CounterUDB:hwCapture\ (fanout=3)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_2305 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led(0)__PA ,
            pin_input => Net_14 ,
            pad => led(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_2300 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo(0)__PA ,
            fb => Net_1976 ,
            pad => Echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger(0)__PA ,
            pin_input => Net_1989 ,
            pad => Trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Coder_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Coder_1(0)__PA ,
            fb => Net_2324 ,
            pad => Coder_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Coder_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Coder_2(0)__PA ,
            fb => Net_1614 ,
            pad => Coder_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Coder_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Coder_3(0)__PA ,
            fb => Net_1621 ,
            pad => Coder_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Coder_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Coder_4(0)__PA ,
            fb => Net_2358 ,
            pad => Coder_4(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_2300, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2300 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2305 * \UART:BUART:pollcount_0\
            + \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1976 * \Timer:TimerUDB:capture_last\ * 
              \Timer:TimerUDB:timer_enable\
        );
        Output = \Timer:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:run_mode\ * 
              \Timer:TimerUDB:per_zero\ * \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:trig_reg\ (fanout=2)

    MacroCell: Name=\Counter_1:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Counter_1:CounterUDB:prevCapture\ * Net_1623
        );
        Output = \Counter_1:CounterUDB:hwCapture\ (fanout=12)

    MacroCell: Name=\Counter_1:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\ * 
              !\Counter_1:CounterUDB:prevCompare\
        );
        Output = \Counter_1:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:per_equal\ * 
              !\Counter_1:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_1:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2324 * \Counter_1:CounterUDB:control_7\ * 
              !\Counter_1:CounterUDB:count_stored_i\
        );
        Output = \Counter_1:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\PWM_mots:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_mots:PWMUDB:runmode_enable\ * \PWM_mots:PWMUDB:tc_i\
        );
        Output = \PWM_mots:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_2:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_2:CounterUDB:cmp_out_i\ * 
              !\Counter_2:CounterUDB:prevCompare\
        );
        Output = \Counter_2:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_2:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_2:CounterUDB:per_equal\ * 
              !\Counter_2:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_2:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_2:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1614 * \Counter_2:CounterUDB:control_7\ * 
              !\Counter_2:CounterUDB:count_stored_i\
        );
        Output = \Counter_2:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Counter_3:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_3:CounterUDB:cmp_out_i\ * 
              !\Counter_3:CounterUDB:prevCompare\
        );
        Output = \Counter_3:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_3:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_3:CounterUDB:per_equal\ * 
              !\Counter_3:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_3:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_3:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1621 * \Counter_3:CounterUDB:control_7\ * 
              !\Counter_3:CounterUDB:count_stored_i\
        );
        Output = \Counter_3:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Counter_4:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_4:CounterUDB:cmp_out_i\ * 
              !\Counter_4:CounterUDB:prevCompare\
        );
        Output = \Counter_4:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_4:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_4:CounterUDB:per_equal\ * 
              !\Counter_4:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_4:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_4:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2358 * \Counter_4:CounterUDB:control_7\ * 
              !\Counter_4:CounterUDB:count_stored_i\
        );
        Output = \Counter_4:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=8)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_14, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_14 (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_2305 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_2305 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2305 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\
            + Net_2305 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2305 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\
            + Net_2305 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2305 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2305
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1967) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1976
        );
        Output = \Timer:TimerUDB:capture_last\ (fanout=6)

    MacroCell: Name=\Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1967) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * Net_1976
        );
        Output = \Timer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1967) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              !Net_1976 * \Timer:TimerUDB:capture_last\ * 
              \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:int_capt_count_1\
            + \Timer:TimerUDB:control_1\ * !Net_1976 * 
              \Timer:TimerUDB:capture_last\ * \Timer:TimerUDB:timer_enable\ * 
              !Net_1989 * \Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_0\ * !Net_1976 * 
              \Timer:TimerUDB:capture_last\ * \Timer:TimerUDB:timer_enable\ * 
              !Net_1989 * \Timer:TimerUDB:int_capt_count_0\
            + !Net_1976 * \Timer:TimerUDB:capture_last\ * 
              \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:int_capt_count_1\ * Net_1989
        );
        Output = \Timer:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1967) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Timer:TimerUDB:control_1\ * !Net_1976 * 
              \Timer:TimerUDB:capture_last\ * \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:int_capt_count_1\ * !Net_1989
            + \Timer:TimerUDB:control_1\ * !Net_1976 * 
              \Timer:TimerUDB:capture_last\ * \Timer:TimerUDB:timer_enable\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * !Net_1989
            + \Timer:TimerUDB:control_0\ * !Net_1976 * 
              \Timer:TimerUDB:capture_last\ * \Timer:TimerUDB:timer_enable\ * 
              !Net_1989
            + !Net_1976 * \Timer:TimerUDB:capture_last\ * 
              \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + Net_1989 * \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1967) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              !Net_1976 * \Timer:TimerUDB:capture_last\ * 
              \Timer:TimerUDB:timer_enable\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * !Net_1989 * 
              !\Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              !Net_1976 * \Timer:TimerUDB:capture_last\ * 
              \Timer:TimerUDB:timer_enable\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * !Net_1989 * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              !Net_1976 * \Timer:TimerUDB:capture_last\ * 
              \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:int_capt_count_1\ * !Net_1989 * 
              !\Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              !Net_1976 * \Timer:TimerUDB:capture_last\ * 
              \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:int_capt_count_1\ * !Net_1989 * 
              \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1967) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              Net_1976 * !\Timer:TimerUDB:timer_enable\ * !Net_1989 * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_rise_detected\
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              Net_1976 * !\Timer:TimerUDB:run_mode\ * !Net_1989 * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_rise_detected\
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              Net_1976 * !\Timer:TimerUDB:per_zero\ * !Net_1989 * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:timer_enable\ (fanout=7)

    MacroCell: Name=\Timer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1967) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:run_mode\ * \Timer:TimerUDB:per_zero\ * 
              !Net_1989 * \Timer:TimerUDB:trig_rise_detected\
            + !Net_1989 * \Timer:TimerUDB:trig_disable\
        );
        Output = \Timer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1967) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              Net_1976 * !\Timer:TimerUDB:capture_last\ * !Net_1989
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              !Net_1989 * \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:trig_rise_detected\ (fanout=5)

    MacroCell: Name=\Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1967) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              !Net_1976 * \Timer:TimerUDB:capture_last\ * !Net_1989
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              !Net_1989 * \Timer:TimerUDB:trig_fall_detected\
        );
        Output = \Timer:TimerUDB:trig_fall_detected\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1623
        );
        Output = \Counter_1:CounterUDB:prevCapture\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:per_equal\
        );
        Output = \Counter_1:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\
        );
        Output = \Counter_1:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2324
        );
        Output = \Counter_1:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\PWM_mots:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1619) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_mots:PWMUDB:control_7\
        );
        Output = \PWM_mots:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_mots:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1619) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_mots:PWMUDB:cmp1_eq\ * !\PWM_mots:PWMUDB:cmp1_less\
        );
        Output = \PWM_mots:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_mots:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1619) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_mots:PWMUDB:prevCompare1\ * \PWM_mots:PWMUDB:cmp1_eq\
            + !\PWM_mots:PWMUDB:prevCompare1\ * \PWM_mots:PWMUDB:cmp1_less\
        );
        Output = \PWM_mots:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1623, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1619) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_mots:PWMUDB:runmode_enable\ * \PWM_mots:PWMUDB:cmp1_eq\
            + \PWM_mots:PWMUDB:runmode_enable\ * \PWM_mots:PWMUDB:cmp1_less\
        );
        Output = Net_1623 (fanout=2)

    MacroCell: Name=\Counter_2:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_2:CounterUDB:per_equal\
        );
        Output = \Counter_2:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter_2:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_2:CounterUDB:cmp_out_i\
        );
        Output = \Counter_2:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_2:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1614
        );
        Output = \Counter_2:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Counter_3:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_3:CounterUDB:per_equal\
        );
        Output = \Counter_3:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter_3:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_3:CounterUDB:cmp_out_i\
        );
        Output = \Counter_3:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_3:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1621
        );
        Output = \Counter_3:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Counter_4:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_4:CounterUDB:per_equal\
        );
        Output = \Counter_4:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter_4:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_4:CounterUDB:cmp_out_i\
        );
        Output = \Counter_4:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_4:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2358
        );
        Output = \Counter_4:CounterUDB:count_stored_i\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_44 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_1967 ,
            cs_addr_2 => Net_1989 ,
            cs_addr_1 => \Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_1967 ,
            cs_addr_2 => Net_1989 ,
            cs_addr_1 => \Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
            chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Counter_1:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1164 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
            f0_load => \Counter_1:CounterUDB:hwCapture\ ,
            chain_out => \Counter_1:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_1:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Counter_1:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1164 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
            f0_load => \Counter_1:CounterUDB:hwCapture\ ,
            ce0_comb => \Counter_1:CounterUDB:per_equal\ ,
            z0_comb => \Counter_1:CounterUDB:status_1\ ,
            cl1_comb => \Counter_1:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_1:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_1:CounterUDB:status_5\ ,
            chain_in => \Counter_1:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_1:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM_mots:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1619 ,
            cs_addr_2 => \PWM_mots:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_mots:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_mots:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_mots:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_mots:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_mots:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Counter_2:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1164 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_2:CounterUDB:count_enable\ ,
            f0_load => \Counter_1:CounterUDB:hwCapture\ ,
            chain_out => \Counter_2:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_2:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Counter_2:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1164 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_2:CounterUDB:count_enable\ ,
            f0_load => \Counter_1:CounterUDB:hwCapture\ ,
            ce0_comb => \Counter_2:CounterUDB:per_equal\ ,
            z0_comb => \Counter_2:CounterUDB:status_1\ ,
            cl1_comb => \Counter_2:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_2:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_2:CounterUDB:status_5\ ,
            chain_in => \Counter_2:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_2:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Counter_3:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1164 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_3:CounterUDB:count_enable\ ,
            f0_load => \Counter_1:CounterUDB:hwCapture\ ,
            chain_out => \Counter_3:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_3:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Counter_3:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1164 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_3:CounterUDB:count_enable\ ,
            f0_load => \Counter_1:CounterUDB:hwCapture\ ,
            ce0_comb => \Counter_3:CounterUDB:per_equal\ ,
            z0_comb => \Counter_3:CounterUDB:status_1\ ,
            cl1_comb => \Counter_3:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_3:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_3:CounterUDB:status_5\ ,
            chain_in => \Counter_3:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_3:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Counter_4:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1164 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_4:CounterUDB:count_enable\ ,
            f0_load => \Counter_1:CounterUDB:hwCapture\ ,
            chain_out => \Counter_4:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_4:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Counter_4:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1164 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_4:CounterUDB:count_enable\ ,
            f0_load => \Counter_1:CounterUDB:hwCapture\ ,
            ce0_comb => \Counter_4:CounterUDB:per_equal\ ,
            z0_comb => \Counter_4:CounterUDB:status_1\ ,
            cl1_comb => \Counter_4:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_4:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_4:CounterUDB:status_5\ ,
            chain_in => \Counter_4:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_4:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_44 ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_2298 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1989 ,
            clock => Net_1967 ,
            status_3 => \Timer:TimerUDB:status_3\ ,
            status_2 => \Timer:TimerUDB:status_2\ ,
            status_1 => \Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer:TimerUDB:status_tc\ ,
            interrupt => Net_1975 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_1:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_1164 ,
            status_6 => \Counter_1:CounterUDB:status_6\ ,
            status_5 => \Counter_1:CounterUDB:status_5\ ,
            status_4 => \Counter_1:CounterUDB:hwCapture\ ,
            status_2 => \Counter_1:CounterUDB:status_2\ ,
            status_1 => \Counter_1:CounterUDB:status_1\ ,
            status_0 => \Counter_1:CounterUDB:status_0\ ,
            interrupt => Net_1032 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_mots:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1619 ,
            status_3 => \PWM_mots:PWMUDB:status_3\ ,
            status_2 => \PWM_mots:PWMUDB:status_2\ ,
            status_0 => \PWM_mots:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_2:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_1164 ,
            status_6 => \Counter_2:CounterUDB:status_6\ ,
            status_5 => \Counter_2:CounterUDB:status_5\ ,
            status_4 => \Counter_1:CounterUDB:hwCapture\ ,
            status_2 => \Counter_2:CounterUDB:status_2\ ,
            status_1 => \Counter_2:CounterUDB:status_1\ ,
            status_0 => \Counter_2:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_3:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_1164 ,
            status_6 => \Counter_3:CounterUDB:status_6\ ,
            status_5 => \Counter_3:CounterUDB:status_5\ ,
            status_4 => \Counter_1:CounterUDB:hwCapture\ ,
            status_2 => \Counter_3:CounterUDB:status_2\ ,
            status_1 => \Counter_3:CounterUDB:status_1\ ,
            status_0 => \Counter_3:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_4:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_1164 ,
            status_6 => \Counter_4:CounterUDB:status_6\ ,
            status_5 => \Counter_4:CounterUDB:status_5\ ,
            status_4 => \Counter_1:CounterUDB:hwCapture\ ,
            status_2 => \Counter_4:CounterUDB:status_2\ ,
            status_1 => \Counter_4:CounterUDB:status_1\ ,
            status_0 => \Counter_4:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_44 ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1967 ,
            control_7 => \Timer:TimerUDB:control_7\ ,
            control_6 => \Timer:TimerUDB:control_6\ ,
            control_5 => \Timer:TimerUDB:control_5\ ,
            control_4 => \Timer:TimerUDB:control_4\ ,
            control_3 => \Timer:TimerUDB:control_3\ ,
            control_2 => \Timer:TimerUDB:control_2\ ,
            control_1 => \Timer:TimerUDB:control_1\ ,
            control_0 => \Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Trigger_out:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Trigger_out:control_7\ ,
            control_6 => \Trigger_out:control_6\ ,
            control_5 => \Trigger_out:control_5\ ,
            control_4 => \Trigger_out:control_4\ ,
            control_3 => \Trigger_out:control_3\ ,
            control_2 => \Trigger_out:control_2\ ,
            control_1 => \Trigger_out:control_1\ ,
            control_0 => Net_1989 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Counter_1:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1164 ,
            control_7 => \Counter_1:CounterUDB:control_7\ ,
            control_6 => \Counter_1:CounterUDB:control_6\ ,
            control_5 => \Counter_1:CounterUDB:control_5\ ,
            control_4 => \Counter_1:CounterUDB:control_4\ ,
            control_3 => \Counter_1:CounterUDB:control_3\ ,
            control_2 => \Counter_1:CounterUDB:control_2\ ,
            control_1 => \Counter_1:CounterUDB:control_1\ ,
            control_0 => \Counter_1:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_mots:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1619 ,
            control_7 => \PWM_mots:PWMUDB:control_7\ ,
            control_6 => \PWM_mots:PWMUDB:control_6\ ,
            control_5 => \PWM_mots:PWMUDB:control_5\ ,
            control_4 => \PWM_mots:PWMUDB:control_4\ ,
            control_3 => \PWM_mots:PWMUDB:control_3\ ,
            control_2 => \PWM_mots:PWMUDB:control_2\ ,
            control_1 => \PWM_mots:PWMUDB:control_1\ ,
            control_0 => \PWM_mots:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_2:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1164 ,
            control_7 => \Counter_2:CounterUDB:control_7\ ,
            control_6 => \Counter_2:CounterUDB:control_6\ ,
            control_5 => \Counter_2:CounterUDB:control_5\ ,
            control_4 => \Counter_2:CounterUDB:control_4\ ,
            control_3 => \Counter_2:CounterUDB:control_3\ ,
            control_2 => \Counter_2:CounterUDB:control_2\ ,
            control_1 => \Counter_2:CounterUDB:control_1\ ,
            control_0 => \Counter_2:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_3:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1164 ,
            control_7 => \Counter_3:CounterUDB:control_7\ ,
            control_6 => \Counter_3:CounterUDB:control_6\ ,
            control_5 => \Counter_3:CounterUDB:control_5\ ,
            control_4 => \Counter_3:CounterUDB:control_4\ ,
            control_3 => \Counter_3:CounterUDB:control_3\ ,
            control_2 => \Counter_3:CounterUDB:control_2\ ,
            control_1 => \Counter_3:CounterUDB:control_1\ ,
            control_0 => \Counter_3:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_4:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1164 ,
            control_7 => \Counter_4:CounterUDB:control_7\ ,
            control_6 => \Counter_4:CounterUDB:control_6\ ,
            control_5 => \Counter_4:CounterUDB:control_5\ ,
            control_4 => \Counter_4:CounterUDB:control_4\ ,
            control_3 => \Counter_4:CounterUDB:control_3\ ,
            control_2 => \Counter_4:CounterUDB:control_2\ ,
            control_1 => \Counter_4:CounterUDB:control_1\ ,
            control_0 => \Counter_4:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR_X
        PORT MAP (
            interrupt => Net_2298 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_1975 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_mots
        PORT MAP (
            interrupt => Net_1032 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   12 :   36 :   48 : 25.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   73 :  119 :  192 : 38.02 %
  Unique P-terms              :  110 :  274 :  384 : 28.65 %
  Total P-terms               :  119 :      :      :        
  Datapath Cells              :   15 :    9 :   24 : 62.50 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    StatusI Registers         :    9 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    9 :   15 :   24 : 37.50 %
    Control Registers         :    8 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.652ms
Tech Mapping phase: Elapsed time ==> 0s.991ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(2)][IoId=(7)] : Coder_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Coder_2(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Coder_3(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Coder_4(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Echo(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Trigger(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : led(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.100ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.148ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   38 :   10 :   48 :  79.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.63
                   Pterms :            3.13
               Macrocells :            1.92
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.432ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :       8.15 :       3.65
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2305 * \UART:BUART:pollcount_0\
            + \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_2305 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2305
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2305 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2305 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\
            + Net_2305 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=12, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_2305 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2300, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2300 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_44 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_44 ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_14, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_14 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_1:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1164 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
        f0_load => \Counter_1:CounterUDB:hwCapture\ ,
        chain_out => \Counter_1:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_1:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_2298 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Counter_2:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_2:CounterUDB:per_equal\ * 
              !\Counter_2:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_2:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_1:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2324
        );
        Output = \Counter_1:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Counter_1:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2324 * \Counter_1:CounterUDB:control_7\ * 
              !\Counter_1:CounterUDB:count_stored_i\
        );
        Output = \Counter_1:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_2:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_2:CounterUDB:per_equal\
        );
        Output = \Counter_2:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_2:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_2:CounterUDB:cmp_out_i\
        );
        Output = \Counter_2:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_2:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_2:CounterUDB:cmp_out_i\ * 
              !\Counter_2:CounterUDB:prevCompare\
        );
        Output = \Counter_2:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_2:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1164 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_2:CounterUDB:count_enable\ ,
        f0_load => \Counter_1:CounterUDB:hwCapture\ ,
        ce0_comb => \Counter_2:CounterUDB:per_equal\ ,
        z0_comb => \Counter_2:CounterUDB:status_1\ ,
        cl1_comb => \Counter_2:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_2:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_2:CounterUDB:status_5\ ,
        chain_in => \Counter_2:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_2:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Counter_2:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_1164 ,
        status_6 => \Counter_2:CounterUDB:status_6\ ,
        status_5 => \Counter_2:CounterUDB:status_5\ ,
        status_4 => \Counter_1:CounterUDB:hwCapture\ ,
        status_2 => \Counter_2:CounterUDB:status_2\ ,
        status_1 => \Counter_2:CounterUDB:status_1\ ,
        status_0 => \Counter_2:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter_1:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1164 ,
        control_7 => \Counter_1:CounterUDB:control_7\ ,
        control_6 => \Counter_1:CounterUDB:control_6\ ,
        control_5 => \Counter_1:CounterUDB:control_5\ ,
        control_4 => \Counter_1:CounterUDB:control_4\ ,
        control_3 => \Counter_1:CounterUDB:control_3\ ,
        control_2 => \Counter_1:CounterUDB:control_2\ ,
        control_1 => \Counter_1:CounterUDB:control_1\ ,
        control_0 => \Counter_1:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_4:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1164 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_4:CounterUDB:count_enable\ ,
        f0_load => \Counter_1:CounterUDB:hwCapture\ ,
        chain_out => \Counter_4:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_4:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_44 ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:status_2\ ,
        status_0 => \PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2305 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\
            + Net_2305 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_1:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\ * 
              !\Counter_1:CounterUDB:prevCompare\
        );
        Output = \Counter_1:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Counter_1:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\
        );
        Output = \Counter_1:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_1:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1164 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
        f0_load => \Counter_1:CounterUDB:hwCapture\ ,
        ce0_comb => \Counter_1:CounterUDB:per_equal\ ,
        z0_comb => \Counter_1:CounterUDB:status_1\ ,
        cl1_comb => \Counter_1:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_1:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_1:CounterUDB:status_5\ ,
        chain_in => \Counter_1:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_1:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Counter_1:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_1164 ,
        status_6 => \Counter_1:CounterUDB:status_6\ ,
        status_5 => \Counter_1:CounterUDB:status_5\ ,
        status_4 => \Counter_1:CounterUDB:hwCapture\ ,
        status_2 => \Counter_1:CounterUDB:status_2\ ,
        status_1 => \Counter_1:CounterUDB:status_1\ ,
        status_0 => \Counter_1:CounterUDB:status_0\ ,
        interrupt => Net_1032 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Counter_2:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1614 * \Counter_2:CounterUDB:control_7\ * 
              !\Counter_2:CounterUDB:count_stored_i\
        );
        Output = \Counter_2:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_1:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:per_equal\
        );
        Output = \Counter_1:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Counter_1:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:per_equal\ * 
              !\Counter_1:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_1:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter_2:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1614
        );
        Output = \Counter_2:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_2:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1164 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_2:CounterUDB:count_enable\ ,
        f0_load => \Counter_1:CounterUDB:hwCapture\ ,
        chain_out => \Counter_2:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_2:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\Counter_2:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1164 ,
        control_7 => \Counter_2:CounterUDB:control_7\ ,
        control_6 => \Counter_2:CounterUDB:control_6\ ,
        control_5 => \Counter_2:CounterUDB:control_5\ ,
        control_4 => \Counter_2:CounterUDB:control_4\ ,
        control_3 => \Counter_2:CounterUDB:control_3\ ,
        control_2 => \Counter_2:CounterUDB:control_2\ ,
        control_1 => \Counter_2:CounterUDB:control_1\ ,
        control_0 => \Counter_2:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Counter_4:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_4:CounterUDB:per_equal\
        );
        Output = \Counter_4:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter_4:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2358 * \Counter_4:CounterUDB:control_7\ * 
              !\Counter_4:CounterUDB:count_stored_i\
        );
        Output = \Counter_4:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_4:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_4:CounterUDB:cmp_out_i\
        );
        Output = \Counter_4:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Counter_4:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2358
        );
        Output = \Counter_4:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_4:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_4:CounterUDB:cmp_out_i\ * 
              !\Counter_4:CounterUDB:prevCompare\
        );
        Output = \Counter_4:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_4:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_4:CounterUDB:per_equal\ * 
              !\Counter_4:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_4:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_4:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1164 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_4:CounterUDB:count_enable\ ,
        f0_load => \Counter_1:CounterUDB:hwCapture\ ,
        ce0_comb => \Counter_4:CounterUDB:per_equal\ ,
        z0_comb => \Counter_4:CounterUDB:status_1\ ,
        cl1_comb => \Counter_4:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_4:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_4:CounterUDB:status_5\ ,
        chain_in => \Counter_4:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_4:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Counter_4:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_1164 ,
        status_6 => \Counter_4:CounterUDB:status_6\ ,
        status_5 => \Counter_4:CounterUDB:status_5\ ,
        status_4 => \Counter_1:CounterUDB:hwCapture\ ,
        status_2 => \Counter_4:CounterUDB:status_2\ ,
        status_1 => \Counter_4:CounterUDB:status_1\ ,
        status_0 => \Counter_4:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter_4:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1164 ,
        control_7 => \Counter_4:CounterUDB:control_7\ ,
        control_6 => \Counter_4:CounterUDB:control_6\ ,
        control_5 => \Counter_4:CounterUDB:control_5\ ,
        control_4 => \Counter_4:CounterUDB:control_4\ ,
        control_3 => \Counter_4:CounterUDB:control_3\ ,
        control_2 => \Counter_4:CounterUDB:control_2\ ,
        control_1 => \Counter_4:CounterUDB:control_1\ ,
        control_0 => \Counter_4:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:trig_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1967) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              !Net_1976 * \Timer:TimerUDB:capture_last\ * 
              \Timer:TimerUDB:timer_enable\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * !Net_1989 * 
              !\Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              !Net_1976 * \Timer:TimerUDB:capture_last\ * 
              \Timer:TimerUDB:timer_enable\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * !Net_1989 * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              !Net_1976 * \Timer:TimerUDB:capture_last\ * 
              \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:int_capt_count_1\ * !Net_1989 * 
              !\Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              !Net_1976 * \Timer:TimerUDB:capture_last\ * 
              \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:int_capt_count_1\ * !Net_1989 * 
              \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1967) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              !Net_1976 * \Timer:TimerUDB:capture_last\ * !Net_1989
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              !Net_1989 * \Timer:TimerUDB:trig_fall_detected\
        );
        Output = \Timer:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1967) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              Net_1976 * !\Timer:TimerUDB:capture_last\ * !Net_1989
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              !Net_1989 * \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:trig_rise_detected\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1967) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              !Net_1976 * \Timer:TimerUDB:capture_last\ * 
              \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:int_capt_count_1\
            + \Timer:TimerUDB:control_1\ * !Net_1976 * 
              \Timer:TimerUDB:capture_last\ * \Timer:TimerUDB:timer_enable\ * 
              !Net_1989 * \Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_0\ * !Net_1976 * 
              \Timer:TimerUDB:capture_last\ * \Timer:TimerUDB:timer_enable\ * 
              !Net_1989 * \Timer:TimerUDB:int_capt_count_0\
            + !Net_1976 * \Timer:TimerUDB:capture_last\ * 
              \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:int_capt_count_1\ * Net_1989
        );
        Output = \Timer:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_1967 ,
        cs_addr_2 => Net_1989 ,
        cs_addr_1 => \Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Trigger_out:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Trigger_out:control_7\ ,
        control_6 => \Trigger_out:control_6\ ,
        control_5 => \Trigger_out:control_5\ ,
        control_4 => \Trigger_out:control_4\ ,
        control_3 => \Trigger_out:control_3\ ,
        control_2 => \Trigger_out:control_2\ ,
        control_1 => \Trigger_out:control_1\ ,
        control_0 => Net_1989 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_mots:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1619) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_mots:PWMUDB:prevCompare1\ * \PWM_mots:PWMUDB:cmp1_eq\
            + !\PWM_mots:PWMUDB:prevCompare1\ * \PWM_mots:PWMUDB:cmp1_less\
        );
        Output = \PWM_mots:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1967) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Timer:TimerUDB:control_1\ * !Net_1976 * 
              \Timer:TimerUDB:capture_last\ * \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:int_capt_count_1\ * !Net_1989
            + \Timer:TimerUDB:control_1\ * !Net_1976 * 
              \Timer:TimerUDB:capture_last\ * \Timer:TimerUDB:timer_enable\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * !Net_1989
            + \Timer:TimerUDB:control_0\ * !Net_1976 * 
              \Timer:TimerUDB:capture_last\ * \Timer:TimerUDB:timer_enable\ * 
              !Net_1989
            + !Net_1976 * \Timer:TimerUDB:capture_last\ * 
              \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + Net_1989 * \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_mots:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_mots:PWMUDB:runmode_enable\ * \PWM_mots:PWMUDB:tc_i\
        );
        Output = \PWM_mots:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_mots:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1619 ,
        cs_addr_2 => \PWM_mots:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_mots:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_mots:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_mots:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_mots:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_mots:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1967 ,
        control_7 => \Timer:TimerUDB:control_7\ ,
        control_6 => \Timer:TimerUDB:control_6\ ,
        control_5 => \Timer:TimerUDB:control_5\ ,
        control_4 => \Timer:TimerUDB:control_4\ ,
        control_3 => \Timer:TimerUDB:control_3\ ,
        control_2 => \Timer:TimerUDB:control_2\ ,
        control_1 => \Timer:TimerUDB:control_1\ ,
        control_0 => \Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Counter_1:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1623
        );
        Output = \Counter_1:CounterUDB:prevCapture\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Counter_1:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Counter_1:CounterUDB:prevCapture\ * Net_1623
        );
        Output = \Counter_1:CounterUDB:hwCapture\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1623, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1619) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_mots:PWMUDB:runmode_enable\ * \PWM_mots:PWMUDB:cmp1_eq\
            + \PWM_mots:PWMUDB:runmode_enable\ * \PWM_mots:PWMUDB:cmp1_less\
        );
        Output = Net_1623 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_3:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1164 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_3:CounterUDB:count_enable\ ,
        f0_load => \Counter_1:CounterUDB:hwCapture\ ,
        chain_out => \Counter_3:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_3:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\PWM_mots:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1619 ,
        status_3 => \PWM_mots:PWMUDB:status_3\ ,
        status_2 => \PWM_mots:PWMUDB:status_2\ ,
        status_0 => \PWM_mots:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:run_mode\ * 
              \Timer:TimerUDB:per_zero\ * \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1967) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * Net_1976
        );
        Output = \Timer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1967) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              Net_1976 * !\Timer:TimerUDB:timer_enable\ * !Net_1989 * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_rise_detected\
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              Net_1976 * !\Timer:TimerUDB:run_mode\ * !Net_1989 * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_rise_detected\
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              Net_1976 * !\Timer:TimerUDB:per_zero\ * !Net_1989 * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:timer_enable\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1967) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:run_mode\ * \Timer:TimerUDB:per_zero\ * 
              !Net_1989 * \Timer:TimerUDB:trig_rise_detected\
            + !Net_1989 * \Timer:TimerUDB:trig_disable\
        );
        Output = \Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1976 * \Timer:TimerUDB:capture_last\ * 
              \Timer:TimerUDB:timer_enable\
        );
        Output = \Timer:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_1967 ,
        cs_addr_2 => Net_1989 ,
        cs_addr_1 => \Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
        chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\

controlcell: Name =\PWM_mots:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1619 ,
        control_7 => \PWM_mots:PWMUDB:control_7\ ,
        control_6 => \PWM_mots:PWMUDB:control_6\ ,
        control_5 => \PWM_mots:PWMUDB:control_5\ ,
        control_4 => \PWM_mots:PWMUDB:control_4\ ,
        control_3 => \PWM_mots:PWMUDB:control_3\ ,
        control_2 => \PWM_mots:PWMUDB:control_2\ ,
        control_1 => \PWM_mots:PWMUDB:control_1\ ,
        control_0 => \PWM_mots:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1967) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1976
        );
        Output = \Timer:TimerUDB:capture_last\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_mots:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1619) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_mots:PWMUDB:cmp1_eq\ * !\PWM_mots:PWMUDB:cmp1_less\
        );
        Output = \PWM_mots:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_mots:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1619) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_mots:PWMUDB:control_7\
        );
        Output = \PWM_mots:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1989 ,
        clock => Net_1967 ,
        status_3 => \Timer:TimerUDB:status_3\ ,
        status_2 => \Timer:TimerUDB:status_2\ ,
        status_1 => \Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer:TimerUDB:status_tc\ ,
        interrupt => Net_1975 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Counter_3:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1621 * \Counter_3:CounterUDB:control_7\ * 
              !\Counter_3:CounterUDB:count_stored_i\
        );
        Output = \Counter_3:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_3:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_3:CounterUDB:per_equal\
        );
        Output = \Counter_3:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_3:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_3:CounterUDB:cmp_out_i\ * 
              !\Counter_3:CounterUDB:prevCompare\
        );
        Output = \Counter_3:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Counter_3:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_3:CounterUDB:per_equal\ * 
              !\Counter_3:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_3:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_3:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1621
        );
        Output = \Counter_3:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_3:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1164) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_3:CounterUDB:cmp_out_i\
        );
        Output = \Counter_3:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_3:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1164 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_3:CounterUDB:count_enable\ ,
        f0_load => \Counter_1:CounterUDB:hwCapture\ ,
        ce0_comb => \Counter_3:CounterUDB:per_equal\ ,
        z0_comb => \Counter_3:CounterUDB:status_1\ ,
        cl1_comb => \Counter_3:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_3:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_3:CounterUDB:status_5\ ,
        chain_in => \Counter_3:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_3:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Counter_3:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_1164 ,
        status_6 => \Counter_3:CounterUDB:status_6\ ,
        status_5 => \Counter_3:CounterUDB:status_5\ ,
        status_4 => \Counter_1:CounterUDB:hwCapture\ ,
        status_2 => \Counter_3:CounterUDB:status_2\ ,
        status_1 => \Counter_3:CounterUDB:status_1\ ,
        status_0 => \Counter_3:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter_3:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1164 ,
        control_7 => \Counter_3:CounterUDB:control_7\ ,
        control_6 => \Counter_3:CounterUDB:control_6\ ,
        control_5 => \Counter_3:CounterUDB:control_5\ ,
        control_4 => \Counter_3:CounterUDB:control_4\ ,
        control_3 => \Counter_3:CounterUDB:control_3\ ,
        control_2 => \Counter_3:CounterUDB:control_2\ ,
        control_1 => \Counter_3:CounterUDB:control_1\ ,
        control_0 => \Counter_3:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_X
        PORT MAP (
            interrupt => Net_2298 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_mots
        PORT MAP (
            interrupt => Net_1032 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_1975 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=6]: 
Pin : Name = Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo(0)__PA ,
        fb => Net_1976 ,
        pad => Echo(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger(0)__PA ,
        pin_input => Net_1989 ,
        pad => Trigger(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led(0)__PA ,
        pin_input => Net_14 ,
        pad => led(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Coder_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Coder_3(0)__PA ,
        fb => Net_1621 ,
        pad => Coder_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Coder_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Coder_2(0)__PA ,
        fb => Net_1614 ,
        pad => Coder_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Coder_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Coder_4(0)__PA ,
        fb => Net_2358 ,
        pad => Coder_4(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Coder_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Coder_1(0)__PA ,
        fb => Net_2324 ,
        pad => Coder_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_2305 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_2300 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1164 ,
            dclk_0 => Net_1164_local ,
            dclk_glb_1 => Net_1967 ,
            dclk_1 => Net_1967_local ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ ,
            dclk_glb_3 => Net_1619 ,
            dclk_3 => Net_1619_local ,
            dclk_glb_4 => Net_44 ,
            dclk_4 => Net_44_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |            | 
Port | Pin | Fixed |      Type |       Drive Mode |       Name | Connections
-----+-----+-------+-----------+------------------+------------+-------------
   0 |   6 |     * |      NONE |    RES_PULL_DOWN |    Echo(0) | FB(Net_1976)
     |   7 |     * |      NONE |         CMOS_OUT | Trigger(0) | In(Net_1989)
-----+-----+-------+-----------+------------------+------------+-------------
   2 |   1 |     * |      NONE |         CMOS_OUT |     led(0) | In(Net_14)
     |   4 |     * |      NONE |    RES_PULL_DOWN | Coder_3(0) | FB(Net_1621)
     |   5 |     * |      NONE |    RES_PULL_DOWN | Coder_2(0) | FB(Net_1614)
     |   6 |     * |      NONE |    RES_PULL_DOWN | Coder_4(0) | FB(Net_2358)
     |   7 |     * |      NONE |    RES_PULL_DOWN | Coder_1(0) | FB(Net_2324)
-----+-----+-------+-----------+------------------+------------+-------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |    Rx_1(0) | FB(Net_2305)
     |   7 |     * |      NONE |         CMOS_OUT |    Tx_1(0) | In(Net_2300)
-----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.384ms
Digital Placement phase: Elapsed time ==> 6s.794ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Sensores_r.vh2" --pcf-path "Sensores.pco" --des-name "Sensores" --dsf-path "Sensores.dsf" --sdc-path "Sensores.sdc" --lib-path "Sensores_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 8s.337ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.914ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.164ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Sensores_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.241ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.939ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 21s.885ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 21s.885ms
API generation phase: Elapsed time ==> 5s.863ms
Dependency generation phase: Elapsed time ==> 0s.112ms
Cleanup phase: Elapsed time ==> 0s.008ms
