-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Tue Jul 28 23:05:29 2020
-- Host        : DESKTOP-QPN994V running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Picture_B_Rom_sim_netlist.vhdl
-- Design      : Picture_B_Rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s15ftgb196-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
\ENOUT_inferred__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(7),
      O => douta(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E6E8E6E4E7EAE4DCE6E6E6E6E6E6E6E6E9E7E4E4E3E1DDDB971C141407110516",
      INIT_01 => X"D7DBDFDFDDD9D8D7D6DADAD9DBDDD8D2E1DCCCB195714520171014274168A4DA",
      INIT_02 => X"E3E3E4E4E5E5E6E6E6E6E6E6E6E6E6E6E9E7ECE2B570381A1A12142B5281AEC9",
      INIT_03 => X"D7E5EDE7E6E6E6E6E6E6E6E6E9E7E5E4E3E3DFDB911E1717111C0B1ADBE1DFE3",
      INIT_04 => X"DADCE2E6D8DBDDDEE1E3E2DFD7DFE1DDD7C4A07C412B1A120F215997D2ECF1DE",
      INIT_05 => X"E5E5E6E6E6E6E6E6E6E6E6E4DBE4DAAD6D361B160E264D7DADCDDADDE1E1DEDA",
      INIT_06 => X"E6E6E6E6E6E6E6E6E8E7E5E5E4E2DFDCBA4D1B070715090EDAE0E1E4E3E3E4E4",
      INIT_07 => X"E0E1E1E2E1E1E0E1DDE0E2E0E5E6DACBA871391C100D1C3485C0ECEBE0E4EAE7",
      INIT_08 => X"E6E6E6E6E6E6E6E4E0DEAE5D2A1E1812265C98C3DFE4DDDBE0DFDEDDDEE0E2E4",
      INIT_09 => X"E6E6E6E6E7E8E5E6E7E6E3DFD795481B11110F0FD9E0E2E5E3E3E4E4E5E5E6E6",
      INIT_0A => X"E0DEDEDFEEEBE7E3E2E3E3E2DBC19B6C350A0619326EB3E0EEEAE4E1E6E6E6E6",
      INIT_0B => X"E6E6E6E4E1B5682711121E307BACD2DEE4E2DEE2E5E6E5E4E3E1DEDCE3E3E2E2",
      INIT_0C => X"E7E6E5E5E8E7E4E1DDD69E7660484542DADFE2E6E4E3E4E4E5E5E6E6E6E6E6E6",
      INIT_0D => X"E1E1E3E6E4DFDEE1DFD9D1BD8C4D1F11182E65B1E1E7E3E8E4E4E4E6E6E6E6E7",
      INIT_0E => X"C773221016133475BFDEE9E3E2DFDADEE3E4E3E3E4E5E5E5E5E4E4E5E4E3E4E7",
      INIT_0F => X"E6E6E4E4E4DED9D1CAC0BBBADADDE0E3E3E1E2E4E5E5E6E6E6E6E6E6E4E4E4E2",
      INIT_10 => X"E5E5E2E2E1DEDCDDD8B57032151D204EAAE1E1DCDDE2E0E1EAEAE5E5E7E6E6E6",
      INIT_11 => X"0B318DBBE4E6E6E6E6E6E6E6E1E1E1E1E2E2E2E2E2E2E2E2E2E2E2E4E5E5E5E5",
      INIT_12 => X"E9E8E6E4E2E0DFDED5D7D8DBDEDEDFE2E5E6E8E8E9E3E9E5DCE8E7CB80240E1C",
      INIT_13 => X"EAEAE7E6E7DCBA95471D132E5393D0E3DDDBE2E8E1DFE7EDE6E6E6E6E6E6E6E6",
      INIT_14 => X"E7E7E9E9E7E7E7E6E2E2E2E2E2E2E2E2E3E3E3E3E3E3E3E3E4E4E4E4E4E4E4E4",
      INIT_15 => X"E9EBECEDD5D6D7D8DCDCDFE0E3E6E8E8E8E2E8E1D6EADB9A3B1A0D142D6DBCE8",
      INIT_16 => X"E7EBE7DC954D1D1214479CD3E2DBE2EBE3E1EAEEE7E6E6E6E6E6E6E6E3E4E5E7",
      INIT_17 => X"E7E7E6E6E3E1E1E1E1E1E1E1E1E1E1E1E1E1E1E3E4E4E4E4E4E4E4E4E3E7E7E4",
      INIT_18 => X"D6D7D8D9DDDDE0E3E5E6E8E8E7E2E7E2DDE9BA550A150D1D68B8E3F3E7E7E9E9",
      INIT_19 => X"D5A24E18111F5096D6E6E2DDE8EEE6E4E6E6E6E6E6E6E6E6E3E3E4E5E5E6E7E7",
      INIT_1A => X"E2E2E1E1E1E0E0E0E0E0E0E0E0E0E0E0E2E4E4E5E5E5E6E6DEE5E8E5E4E6E7E3",
      INIT_1B => X"DEDEE1E3E6E6E8E8E5E6E2E2E9D47F210F141848A8E6E9E3E7E7E9E7E7E7E6E4",
      INIT_1C => X"210D204EA7E7EBD5EAF2E1E4E6E6E6E6E6E6E6E6EAEAE9E9E8E7E7E7D6D7D9DA",
      INIT_1D => X"DFDFDEDEDEDEDEDEDEDEDEDEE2E2E3E3E4E5E5E5E6E9EBE9E7E5E3E0EEDB984E",
      INIT_1E => X"E6E6E7E7E4EADDE4EDAA400B1A0E368ED3EAE4DAE7E7E7E7E7E6E6E6E3E1E0E0",
      INIT_1F => X"60C1E9D8E1E5DFEDE6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6D6D8DCDDE1E1E3E4",
      INIT_20 => X"DBDBDBDBDBDBDBDBE0E1E1E2E3E4E4E5E9E6E3E3E5E7E7E6E9E0D497390F181F",
      INIT_21 => X"E5E7DDE1D06F150A10186DCEE3DEE7EBE7E7E7E6E6E6E6E4DFDFDFDEDDDCDBDB",
      INIT_22 => X"DDDFE8ECE6E6E6E6E6E6E6E6E1E2E2E2E3E3E4E4D6D8DCDDE2E2E4E4E6E6E6E6",
      INIT_23 => X"D6D6D6D8DCDDDEDFE0E1E1E2E3E0DEDFE2E4E7E9E2DCE6CD79361D13297BCAE1",
      INIT_24 => X"983608120F43A8E9E0DAEBF0E7E7E6E6E6E4E4E2DDDBDAD9D8D7D7D6D6D6D6D6",
      INIT_25 => X"E6E6E6E6E6E6E6E6E9E9E9E8E8E8E7E7D8DADEE0E3E3E5E5E6E6E6E6E5E0E5DD",
      INIT_26 => X"D7DADADBDDDEDEDFE3E4E6E9E9E6E5E7E0E5E4E3C0641A161240A4E3DDE1F0E3",
      INIT_27 => X"2073CFEBDCDFE8DFE7E7E6E6E4E2E2E2DADAD9D8D7D6D5D4D4D4D4D4D4D4D4D4",
      INIT_28 => X"E6E6E6E6E6E6E6E6E6E6E6E6D8DADFE0E3E3E5E5E7E6E6E6E8D8EBD869130A15",
      INIT_29 => X"D8D8D9D9DDDEE0E1E2E2E1E3DEEDDDD7E0A64314191B56C9E4D2F0E5E6E6E6E6",
      INIT_2A => X"E0E7E4E9E5E6E5E5E2DEDCD8D4D4D4D4D4D4D4D4D5D5D5D5D5D5D5D5D6D6D7D7",
      INIT_2B => X"E6E6E6E6E6E6E6E6D8DBE3E8E5E5E5E4E5E5E4E4E5DFEC9B2E16111047AEE8E0",
      INIT_2C => X"DBDDDFE1E2E2E2E1E4E9E7E2DEC477271A15328ED8E7E9E3E6E6E6E6E6E6E6E6",
      INIT_2D => X"E6E5E5E3DFDBD8D7D4D4D4D4D4D4D4D4D5D5D5D5D5D5D5D5D4D6D7D7D8D8D9D9",
      INIT_2E => X"E6E6E6E6D8DCE4E8E5E5E4E4E5E5E4E2E7E8CF68170E0A1B7DC7E8DDE1E5E1E5",
      INIT_2F => X"DFE0E0E2E7E1ECE7D9E4B44C1C13154AB5EDDEE3E4E6E6E6E6E6E6E6E6E6E6E6",
      INIT_30 => X"DDD8D6D4D3D3D3D3D3D3D3D3D4D4D4D4D4D4D4D5D4D4D5D5D6D6D7D7D8D9DBDD",
      INIT_31 => X"DCDFE5E8E5E4E4E4E5E5E3E3E4EDA7340D0D0B3BBAE0E5D8E1E7E2E6E6E6E5E1",
      INIT_32 => X"E6DEE9E5DAEDD8832915132180D9DAE9E4E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6",
      INIT_33 => X"D3D3D3D3D3D3D3D3D4D4D4D4D4D4D4D4D4D4D5D5D6D6D7D7D6D7D9DBDDDFE0E3",
      INIT_34 => X"E6E4E4E4E6E5E3E1DDE07C19150D176DD9E6DEDAE7E9E6ECE6E5E2DDD9D6D3D2",
      INIT_35 => X"E1E9DEBC4B17151550B8DFEBE4E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6DDE1E6E9",
      INIT_36 => X"D3D3D3D3D3D3D3D3D3D3D3D3D4D4D5D5D6D6D7D7D5D6D7D9DBDDDFE2E9E4E4E1",
      INIT_37 => X"E6E6E4E2E3C5541218092EA4DCE3DFDFE9E8E5ECE5E4E0DDD8D4D2CFD3D3D3D3",
      INIT_38 => X"81270E132E90DCE7E4E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6DFE4E9E8E5E3E5E6",
      INIT_39 => X"D3D3D3D3D3D3D3D3D4D4D5D5D6D6D7D7D6D6D7D8D9DBDDE1EBEBE4E2E8E2DCE1",
      INIT_3A => X"E79C2F0C0D0555C8DAE1E2E4E7E4E2E6E3E2DDD9D4D2CFCFD3D3D3D3D3D3D3D3",
      INIT_3B => X"1659C5E2E4E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E1E6EAE8E5E3E5E5E6E6E4E3",
      INIT_3C => X"D0D0D0D2D4D4D5D5D6D6D7D7D7D7D6D7D8DADBDFE7ECE7E6E6DFDEE5B44A0F16",
      INIT_3D => X"061987DADDE2E4E5E7E5E5E6E1DFDBD7D3D1CFD0D1D1D1D1D1D1D1D1D0D0D0D0",
      INIT_3E => X"E2E4E4E4E4E4E4E6E6E6E6E6E6E6E6E6E3E7EAE8E4E4E5E5E6E6E5E3D86E1511",
      INIT_3F => X"D3D3D4D4D5D5D6D7D8D7D6D6D7D8DADDDFE1E7E3DEE1E3DCD36E1D1B0526A8E2",
      INIT_40 => X"DEE3E2E0E3E9EBEADDDCD8D4D2D1D0D0D3D3D3D3D3D3D3D3D2D2D2D2D2D0D0D2",
      INIT_41 => X"DBE5E3E5E4E4E4E4E6E6E6E6E2E8E9E8E4E4E5E5E4E5E3E1C04C091D0D35B2DF",
      INIT_42 => X"CDD5D8D6D3D3D5D5D6D6D7D7DEDFE1E4E5E5E3E2E7A23D1B130E61D5E5E0E9E1",
      INIT_43 => X"E3E2E0DDD8D6D5D4D3D2D0D2D8D6D3D4D8DAD6D3D2D3D3D3D1D1D2D2D0D1CFCB",
      INIT_44 => X"E4E4E4E4E6E6E6E6E4E7E6E4E6E9E3E6DFDAE7DF96271715076FDAD8E4E2E2E2",
      INIT_45 => X"D3D3D5D5D6D6D7D7DCDDE1E2E5E5E5E4EAC35F1D190F3EB5E1DDE3DFDDE3E2E1",
      INIT_46 => X"D6D6D4D4D3D3D0D2D6DCDFDED9D5D8DADCDCDCD9D8D7D7D7D3D4D6D6D7D4D0CD",
      INIT_47 => X"E6E6E6E6E4E5E4E3E5E9E1E4DEDCE4D5711716162393E4E1E3E4E2E2E3E2DDDA",
      INIT_48 => X"D6D6D7D7DBDCE0E2E5E5E5E4E8E391261E181C8ADBDEDFDFE3E2E0E1E4E4E4E4",
      INIT_49 => X"D3D3D1D2D8DBDBD8D4D0D1D1D6D6D6D4D4D3D2CFCCCBCDD0D2D0D1D5D3D3D5D5",
      INIT_4A => X"E4E5E4E5E6EAE3E5E1E1E4C4470C191545BBE3E7E5E4E1E2E3E1DCD9D5D5D4D4",
      INIT_4B => X"DADBDFE1E5E5E5E5E4EAB93C181B0B60D2E4DEDEE6E0E1E2E4E4E4E4E6E6E6E6",
      INIT_4C => X"D8D4D1D4D9DCD8D1D5D4D3D4D6D6D5D1D4CFCBCBCCCCD1D9D3D3D5D5D6D6D7D7",
      INIT_4D => X"E5E8E1E2DFE5DDAB30101D1665D7DCE3E2E3E1E2E2E0DAD7D5D5D4D3D3D3D1D3",
      INIT_4E => X"E4E5E5E5E8E6D96418180E39BDE9DFDCE6DDE3E4E4E4E4E4E6E6E6E6E4E4E4E4",
      INIT_4F => X"D4CDC3B9B4B4B3B7BBBCBBB9C2C5CAD0D5D5D1CED3D3D5D5D6D6D7D7D9DADFE1",
      INIT_50 => X"E1E8D58A27191B1E83E4D9E7E3E3E1E2E2DFD9D5D4D4D3D3D3D4D2D2D1D3D5D7",
      INIT_51 => X"EEDFE792230D101B96E6E2DBE5DBE6E4E4E4E4E4E6E6E6E6E4E4E4E7E5E9E3E4",
      INIT_52 => X"504F5153595B5857627791AAC6DAD8CBD3D3D5D5D6D6D7D7D8D9DEE0E4E5E5E5",
      INIT_53 => X"1D1D1132A3E7DEE8E0E2E1E2E2DED7D3D3D4D3D3D4D4D2D2D3D3CBB49273635E",
      INIT_54 => X"430C151167DAE3DBE5DBE8E1E4E4E4E4E6E6E6E6E4E3E5E6E4E8E3E2DFE8C667",
      INIT_55 => X"13140F0C0E25395286C0D8D2D3D3D5D5D6D6D7D7D7D9DDE0E4E5E5E5EAE0ECBA",
      INIT_56 => X"C2E2E1E6E2E2E1E2E1DED6D1D3D3D3D3D4D4D3D3D5B98D5D361D16150D0B0B0E",
      INIT_57 => X"46D0E3DCE6DCE9DEE4E4E4E4E6E6E6E6E4E3E5E9E4E9E6E4E1E8BD4A151F094E",
      INIT_58 => X"0D130B0E459ACDD3D3D3D5D5D6D6D7D7D7D8DDE0E4E5E5E5E1DCE6CE5B0C1613",
      INIT_59 => X"E0E2E1E2E1DDD5D1D3D3D2D3D4D4D3D3C98D410E020A16191C1918191D1C1713",
      INIT_5A => X"E7E1E0E1E4E4E4E4E6E6E6E6E4E3E5E7E3E8E5E2DEE6B43912210764D6DCE0DC",
      INIT_5B => X"1A70D4D0D3D3D5D5D6D6D7D7D9D9DCDEE1E2E3E4E7E3E5E38119141028ADE1DF",
      INIT_5C => X"DCD8D4D3D4D4D3D3D3D3D1CFAD4A11161D2B40435050514E52554C4330251D17",
      INIT_5D => X"E4E4E4E4E6E6E6E6E4E5E4E3E9E1EAE2E7E58E291019138CD3DFE4DEE4E5E3E1",
      INIT_5E => X"D3D3D5D5D6D6D7D7D9D9DCDEE1E2E3E4E5E1E0E5952A11101F91DDE0E1E3E0E3",
      INIT_5F => X"D4D4D3D3D3D3D1CFA33E0615345C8189848786848481776E655135190E5FC9D2",
      INIT_60 => X"E6E6E6E6E4E5E4E1E9E1E7DFE5DD802012181B99DAE0E3DEE2E5E3E0DCD8D4D3",
      INIT_61 => X"D6D6D7D7D9D9DCDEE1E2E3E4E3E4DFE9B64711111669D7E4D8E6DFE6E4E4E4E4",
      INIT_62 => X"D3D3D1CF9C3F081637607F83818585817B7368605F4F331A1561C7D6D3D3D5D5",
      INIT_63 => X"E4E5E4E4EBE3E7E0E7D37015141529ACE2E1E0E3E4E5E2E0DBD7D4D4D4D4D3D3",
      INIT_64 => X"D9D9DCDEE1E2E3E4E2E6DFE8CA5C0D151345CBE8D3E8DFE6E4E4E4E4E6E6E6E6",
      INIT_65 => X"B15F2011162B4147626667645C514742302612102673CCD7D3D3D5D5D6D6D7D7",
      INIT_66 => X"E9E3E3DFE7C85D1014123ABFE7E0DCE1E2E5E2DFDAD7D4D4D4D4D3D3D3D3D1CF",
      INIT_67 => X"E1E2E3E4E2ECE5E6D7721318152DB7E9D5E6E0E4E4E4E4E4E6E6E6E6E4E5E4E2",
      INIT_68 => X"09081B27292B2B2B251D14141813081C4B93D3D4D3D3D5D5D6D6D7D7D9D9DCDE",
      INIT_69 => X"ECBF521213104BCDE6DFD9E2E4E4E1DED9D6D3D4D4D4D3D3D3D3D1CFD1945327",
      INIT_6A => X"E3E8E5E1DB881E1818219AE4DBE2E3E0E4E4E4E4E6E6E6E6E3E5E4E4E7E5E5E3",
      INIT_6B => X"100D0B0E0E0B080B112536649CC7E1D1D3D3D5D5D6D6D7D7D9D9DCDEE1E2E3E4",
      INIT_6C => X"13115DD6E1DFDAE0E2E4E1DDD8D6D3D4D4D4D3D3D3D3D1D1D9BD996F3F201613",
      INIT_6D => X"E5A53215171B7BDBE2DCE8DDE4E4E4E4E6E6E6E6E3E4E5E3E4E6E4E2EAB24315",
      INIT_6E => X"23262930446B88B3D6E0E2D0D3D3D5D5D6D6D7D7D9D9DCDEE1E2E3E4E3E5E7E1",
      INIT_6F => X"DBE2DEE4E5E4E0DCD8D5D3D4D4D4D3D3D3D3D1D1CFD0CAB796704D3928201B20",
      INIT_70 => X"131865D3E6D8EBDCE4E4E4E4E6E6E6E6E3E4E5E5E3E9E7E4E9A6381614156CDC",
      INIT_71 => X"A5C5CAD2D3CBD2D1D3D3D5D5D6D6D7D7D9D9DADEE1E2E3E4E3DFE6E1ECB94012",
      INIT_72 => X"E5E4E0DCD7D5D3D4D4D4D3D3D3D3D1D1CFD2D5D3CDBFA89780746C717A7F858B",
      INIT_73 => X"DDE8DDE7E4E6E6E6E4E4E4E4E3E4E5E3E2EAE6E1E39B2D13141976DFD8E5E3E5",
      INIT_74 => X"D3D4D4D4D4D5D5D5D6D6D7D7D8D9D9DBDFE1E5E6E5DEEBDFE4C95A110F1831D6",
      INIT_75 => X"D8D6D4D5D4D4D3D3D3D3D1D1D1D1D1D1D1D1D1D1C9C9C9C9C9C9C9C9D3D3D3D3",
      INIT_76 => X"E4E6E6E6E4E4E2E2E4E4E4E6E8E9E6DFEC882B0C101591E2DFE5E2E6E5E5E1DD",
      INIT_77 => X"D5D5D5D5D6D6D7D7D8D8D9D9DDE1E5E6E6E0E9E0E7D267170F1428C9DAE7DCE6",
      INIT_78 => X"D4D4D3D3D3D3D1D1D3D3D3D3D3D3D3D3D2D2D2D2D2D2D2D2D5D5D5D5D5D5D5D5",
      INIT_79 => X"E4E4E2E4E4E4E4E4E7E8E5DFEA83270A0E1490E2E1E5E2E7E5E5E1DDD8D6D4D5",
      INIT_7A => X"D6D7D7D7D8D8D9DBDFE1E5E6E8E1E6E3EBDB791E121422B6DAE8DFE6E6E6E6E6",
      INIT_7B => X"D3D3D1D1D3D3D3D3D3D3D3D3D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6",
      INIT_7C => X"E4E4E4E6E7E8E7DFE880270B0D1894E3E0E7E4E8E7E5E1DDD8D6D4D5D4D4D3D3",
      INIT_7D => X"D8D8D9D9DDE1E5E6EAE3E3E1E8E18B21151117A0DBE6E0E3E4E6E6E6E4E4E2E2",
      INIT_7E => X"D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D5D5D5D5D5D5D5D5D5D5D6D6D7D7D7D8",
      INIT_7F => X"E6E7E6DFE478210D0D1895E3E0E5E4E7E5E5E1DDD8D6D4D5D4D4D3D3D3D3D1D1",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DFE1E5E6EBE5E1E3E6E39B221611138BDCE6E4E4E6E6E6E6E4E4E2E4E4E4E4E4",
      INIT_01 => X"D3D3D3D3D2D2D2D2D2D2D2D2D6D6D6D6D6D6D6D6D6D6D6D7D7D8D8D8D8D8D9DB",
      INIT_02 => X"E074200E0D1D9AE4DFE8E5E8E7E5E1DDD8D6D4D5D4D4D3D3D3D3D1D1D3D3D3D3",
      INIT_03 => X"EAE7E0E2DFE4AA27150F0E79DEE3E3E2E4E6E6E6E4E4E2E2E4E4E4E6E6E8E8DF",
      INIT_04 => X"D4D4D4D4D4D4D4D4D6D6D6D6D6D6D6D6D6D6D7D7D7D8D8D8D8D8D9D9DDE1E5E6",
      INIT_05 => X"0D1D9AE4DFE6E5E7E5E5E1DDD8D6D4D5D4D4D3D3D3D3D1D1D3D3D3D3D3D3D3D3",
      INIT_06 => X"E0E7BA2F13100F6EE0E3E7E4E6E6E6E6E4E4E2E4E4E4E4E4E5E7E7DEDC6C1A10",
      INIT_07 => X"D5D5D5D5D6D6D6D6D6D6D6D6D6D6D7D7D8D8D9D9D8D8D9DBDFE1E5E6E6E7E1E6",
      INIT_08 => X"DEE8E7E8E7E5E1DDD8D6D4D5D4D4D3D3D3D3D1D1D3D3D3D3D3D3D3D3D5D5D5D5",
      INIT_09 => X"110F0E68E1E1E5E3E4E6E6E6E4E4E2E2E4E4E4E6E5E8E9DED9691A110D219EE5",
      INIT_0A => X"D7D7D7D7D7D7D7D7D6D7D7D7D8D8D9D9D8D8D9D9DDE1E5E6E3E7E1E5DDEAC537",
      INIT_0B => X"E5E5E1DDD8D6D4D5D4D4D3D3D3D3D1D1D3D3D3D3D3D3D3D3D2D2D2D2D2D2D2D2",
      INIT_0C => X"DCE6E0E3E6E6E6E6E4E4E2E4E4E4E4E4E4E6E7DED86416110D1F9EE5DEE6E6E7",
      INIT_0D => X"D6D6D7D7D7D7D7D8D8D9D9D9D6D6D8DCDFE0E3E4E3E6E4E6E5DAD03A110E0E56",
      INIT_0E => X"D8D6D4D5D4D4D3D3D3D3D1D1D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D4D5D5D5",
      INIT_0F => X"E4E6E6E6E4E4E2E2E4E4E4E6EDE4E6E1D86417100C24A3E5DCE8E7E7E5E3DFDC",
      INIT_10 => X"D7D7D7D8D8D9D9D9D6D7D9DADEE1E4E5E3E7E3E3E3DBD23E120D0B53D9E3DEE1",
      INIT_11 => X"D4D4D3D3D3D3D1D1D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D5D5D5D5D6D6D7D7",
      INIT_12 => X"E4E4E2E4E4E4E4E4EAE3E5E1D76115100C21A0E5DCE6E6E6E3E3DFDCD8D6D4D5",
      INIT_13 => X"D9D9D9DAD7D8DADDE1E2E5E6E5E7E3E4E4DCD643120F0C4FD5E3E1E4E6E6E6E6",
      INIT_14 => X"D3D3D1D1D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D5D5D5D6D6D7D7D7D7D7D8D8",
      INIT_15 => X"E4E4E4E6E8E4E9E1D66217110C22A0E5DDE8E7E7E5E3DFDCD8D6D4D5D4D4D3D3",
      INIT_16 => X"D8D9DBDCE0E3E6E7E6E7E2E1E2DED947130E094BD1E1DFE3E4E6E6E6E4E4E2E2",
      INIT_17 => X"D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D5D5D6D6D7D7D7D8D7D8D8D8D9D9DADA",
      INIT_18 => X"E4E3E8E2D56116110D1E9CE5DEE6E5E6E3E3DFDCD8D6D4D5D4D4D3D3D3D3D1D1",
      INIT_19 => X"E2E3E7E7E6E7E2E3E4DEDA4913100A48CEE2E2E5E6E6E6E6E4E4E2E4E4E4E4E4",
      INIT_1A => X"D3D3D3D3D3D3D3D3D3D3D3D3D6D6D6D7D7D8D8D8D8D8D8D9D9DADADAD9D9DBDF",
      INIT_1B => X"D7661A100D1E9BE4DFE8E6E8E5E3DFDCD8D6D4D5D4D4D3D3D3D3D1D1D3D3D3D3",
      INIT_1C => X"E6E7E2E1E2DED94813100948CEE2E1E2E4E6E6E6E4E4E2E2E4E4E4E6E5E5EBE2",
      INIT_1D => X"D3D3D3D3D3D3D3D3D6D6D7D7D7D8D8D8D8D8D9D9DADADADBD9D9DBDDE0E3E6E7",
      INIT_1E => X"0E1A97E4E0E6E4E7E3E3DFDCD8D6D4D5D4D4D3D3D3D3D1D1D3D3D3D3D3D3D3D3",
      INIT_1F => X"E5DDD74512120D48CEE4E4E4E6E6E6E6E4E4E2E4E4E4E4E4E5E5E9E1D9691B0E",
      INIT_20 => X"D3D3D3D3D6D6D7D7D8D8D9D9D9D9D9DADADADBDBD8D9DBDEE1E3E6E6E5E7E3E4",
      INIT_21 => X"E1E8E5E8E5E3DFDCD8D6D4D5D4D4D3D3D3D3D1D1D3D3D3D3D3D3D3D3D3D3D3D3",
      INIT_22 => X"13130E49D1E5E5E3E6E6E6E6E4E4E2E2E4E4E4E6E9E7EAE1DC71200D0E1B97E4",
      INIT_23 => X"D5D7D7D7D8D8D9D9D9D9D9DADADBDBDBD9D9DADEE1E2E5E6E5E7E3E3E3DCD643",
      INIT_24 => X"E3E3DFDCD8D6D4D5D4D4D3D3D3D3D1D1D3D4D4D4D4D3D3D3D3D3D3D3D3D3D3D3",
      INIT_25 => X"E5DCEAE5E6E7E6E6E4E4E2E4E4E4E4E4E9E6E7E0DE72200C0F1894E4E1E6E4E7",
      INIT_26 => X"D7D7D9D9D8D8DADBDBDCDCDCDADBDEE2E4E6E7E7E6DFE8E4E0E0CF3D1712145A",
      INIT_27 => X"DAD7D3D2D4D4D3D3D3D3D1D3D4D6D6D6D6D4D4D4D6D6D5D5D5D5D3D3D4D6D6D7",
      INIT_28 => X"E7E7E6E6E4E4E2E2E4E4E4E6E5EAE5E1DF8A1C120D1A89E8D9ECE2ECE5E3DFDC",
      INIT_29 => X"D8D8DADBDBDCDEDEDADCE0E2E6E6E7E7E7DEE5E0DFDCCB3B17111460E4DDEBE5",
      INIT_2A => X"D5D5D4D4D4D4D2D4D7D9D9D9D7D7D5D5D6D6D5D5D5D5D3D3D4D4D6D7D7D7D9D9",
      INIT_2B => X"E4E4E2E4E4E4E4E4E4E9E3E1DF8B1D100D1782E6DBEAE2EAE3E2DFDCDAD8D4D3",
      INIT_2C => X"DCDCDEDFDBDDE1E3E6E6E7E7E8E2E6E0E0DECB3B1812166DE5E2EDE6E7E7E6E6",
      INIT_2D => X"D4D4D2D4D9DBD9D9D9D9D7D7D6D6D6D6D5D5D5D5D4D4D6D7D7D7D9D9D8D8DBDB",
      INIT_2E => X"E4E4E4E6E6EAE5E0E094250E0D1879E2DFEDE3EAE5E2DFDDDAD8D4D4D5D5D4D4",
      INIT_2F => X"DCDDE1E3E6E6E7E7E7E2E3DDE2E0CA3E1710177EE3E3EAE7E7E7E6E6E4E4E2E2",
      INIT_30 => X"D9DBD9D9D9D9D7D7D6D6D6D6D5D5D5D5D4D4D6D7D7D7D9D9D9D9DBDCDCDCDFDF",
      INIT_31 => X"E6E9E4E0E29B2C0C0E1468DCE3EAE4E7E3E2DFDDDBD9D5D5D5D5D4D4D4D4D2D4",
      INIT_32 => X"E6E6E7E6E6E5E5DFE8E5CC3F16142095E4E7EAE7E7E7E6E6E4E4E2E4E4E4E4E4",
      INIT_33 => X"DCDCDADAD8D8D8D8D6D6D6D5D4D4D6D7D7D7D9D9D9D9DCDCDCDDDFDFDDDEE2E4",
      INIT_34 => X"E5A93A0C0F1459D3E5EAE6E7E5E2DFDDDBDAD6D6D6D6D5D5D5D5D3D5DADCDCDC",
      INIT_35 => X"E5E5E3DCE9E2C339141428ACE3E6E5E8E7E7E6E6E4E4E2E2E4E4E4E6E8E9E6E0",
      INIT_36 => X"D8D8D8D8D6D6D6D5D4D4D6D7D7D7D9D9D9DADCDCDDDDE0E0DEDFE3E4E7E6E7E6",
      INIT_37 => X"111046C9E5E5E6E6E2E2DFDDDCDAD7D7D6D6D5D5D5D5D3D5DADCDCDCDCDCDADA",
      INIT_38 => X"EADFBA2C121933C0E5E8E4E8E7E7E6E6E4E4E2E4E4E4E4E4E7E8E4E1E8B3440D",
      INIT_39 => X"D6D6D6D6D6D4D6D7D7D7D9D9DADADCDDDDDEE0E0DFE0E3E4E7E6E7E6E5E9E5DD",
      INIT_3A => X"E4E4E7E7E4E2DFDEDCDBD8D7D6D6D5D5D5D5D3D5DADCDCDCDCDCDADAD8D8D8D8",
      INIT_3B => X"111937CBE4E5E1E8E7E7E6E6E4E4E2E2E4E4E4E6E7E8E6E1EBBF500F12113BC0",
      INIT_3C => X"D4D4D6D7D7D7D9D9DADADCDDDDDEE0E0E0E0E4E5E7E6E7E6E6E9E4DAE7D8AF22",
      INIT_3D => X"E2E2DFDEDCDBD8D8D7D7D6D6D6D6D4D6DBDDDDDDDDDBDBD9D8D8D8D6D6D6D6D5",
      INIT_3E => X"EEDBE9E5E7E7E6E6E4E4E2E4E4E4E4E4E6E6E5E2ECC35411130E31BBE3E1E6E6",
      INIT_3F => X"D5D8DADADADADDDDDDDEE0E0E0E1E3E3E6E6E8E8E4E3F0DCE5EA821B101B65D3",
      INIT_40 => X"DEDCD9D9D7D7D5D5D4D4D2D3DED7D9DAD6DCDCCBD7D6D9DADBDBDAD8D3D9DDD9",
      INIT_41 => X"E7E7E6E6E4E4E2E2E2E3E4E7E4E8EADEE6CE6915100B2399E9E2E8EAE6E3E0DF",
      INIT_42 => X"DADADDDDDEDEE0E1E0E1E3E3E6E6E8E8E7E4E9D9E6DB6F18131976D8E7DEE4E4",
      INIT_43 => X"D7D7D5D5D4D4D2D4D8D6DDDDD4D5DDD9D7D7D7D5D4D2CFCED5D2D2D6DEE2E0D9",
      INIT_44 => X"E4E4E2E4E2E3E4E5E5E5E7E1E5D57919110C1A87E2E3E4EAE4E4E1DFDEDCD9D9",
      INIT_45 => X"DEDEE1E1E0E1E3E3E6E6E8E8E9E9E4DDEBC65713151E94E0E1E7E3E4E7E7E6E6",
      INIT_46 => X"D5D4D2D2D6D4DBE0DBD7D9D7D8D8D9D7D8DADBDBD9D4D5D9DCDAD8D7DADBDDDD",
      INIT_47 => X"E3E3E4E7E9E4E9E4E2E0951F1313136DD8EAE2ECE6E4E1E0DEDDDAD9D7D7D6D5",
      INIT_48 => X"E0E1E3E3E6E6E8E8E7E8DEE2ECA83C101324ACE4D7EADFE5E7E7E6E6E4E4E2E2",
      INIT_49 => X"D6D1D4DAD5C3AD9F918F909499A2AAB1C4CFDDE2DBD2D5DDDBDBDDDEDEDFE1E1",
      INIT_4A => X"EBE3E5E6DEE3AB2913150D54CBEEE0EBE5E4E1E0DEDDDADAD8D7D6D6D5D5D2D2",
      INIT_4B => X"E6E6E8E8E2EADFEBE48A2B10103BC1E5D6EDE2E7E7E7E6E6E4E4E2E4E3E3E4E4",
      INIT_4C => X"A37B5645312D2C2E343F4A517991B2CCD9DDE1E3DBDBDEDEDFDFE1E2E0E1E3E3",
      INIT_4D => X"DAE4BE3B141A1041B8F2E2EAE7E5E2E0DFDEDADAD8D8D7D6D6D5D3D3D3D5D2C1",
      INIT_4E => X"E2E7DEEBCB621D10135CCDE2D7E8E3E8E7E7E6E6E4E4E2E2E4E4E3E5EEE7E4E6",
      INIT_4F => X"0D0A070304080C111E33547FB3DBE4D8DCDCDEDFDFE0E2E2E0E1E3E3E6E6E8E8",
      INIT_50 => X"1717112F9DEBE5E8E6E5E2E1DFDEDBDAD8D8D7D6D6D6D3D3CCD8C58E53240D09",
      INIT_51 => X"AC4016101B85D9E3E0E5E7E7E7E7E6E6E4E4E2E4E5E4E3E3EAEADFE6DBDEC958",
      INIT_52 => X"211E1A1A151C1F3573BBDAD4DCDCDEDFDFE0E2E2E0E1E3E3E6E6E8E8E6EBE2E9",
      INIT_53 => X"7EE2EAE9E8E5E2E1E0DEDBDBD9D9D7D7D6D6D3D1CDCF9F4E18080C1722222322",
      INIT_54 => X"25A2DFE3E5E2E8E6E7E7E6E6E4E4E4E4E5E4E3E4E6EFDEE6E0DED6781C161420",
      INIT_55 => X"4F472A18459DD6E2DCDCDFDFE0E2E2E3E2E3E3E3E6E6E7E7ECEAE1E193261010",
      INIT_56 => X"E8E6E4E3E2DEDDDBD9D9D7D7D6D6D4D1D5C37820051C354151555E63645F5754",
      INIT_57 => X"ECE3EFDFE7E4E3E6E9E9E9E9E5E4E3E4E2F2DCE9E5DEDD8F1F12121567D5E9E9",
      INIT_58 => X"125BBEE3DCDCDFE1E2E4E4E5E6E6E6E6E6E6E6E4D8E6E0C45F0F180B51D3E4E2",
      INIT_59 => X"E4E1E0DEDBDBD9D8D7D6D4D2D3C56A160F213F71828687847F7E76726E635024",
      INIT_5A => X"E7E5E4E5E6E6E6E7E2E3E4E6EBE9E4E2E1E3D5BA321B0F1D39C7E4E4E7E7E6E5",
      INIT_5B => X"DCDFE1E1E4E4E6E6E6E6E6E6E6E6E4E2DEE7DB9F390A181176E1E7E3ECE2EEE2",
      INIT_5C => X"DCDCD9D9D7D7D5D4D4C77E26090E2C597073746F6E6C68646D5C43190C55B8E0",
      INIT_5D => X"E3E3E4E6E2E3E4E6ECE9E8E4E4E6DBC5431914112BACE6E2E7E8E7E6E4E3E0E0",
      INIT_5E => X"E4E5E6E6E6E6E6E6E6E6E4E4E2E3D0731B091429A7EEE7E3EAE0EBE6E7E7E6E5",
      INIT_5F => X"D9D8D8D6D7D0A3561B051226444A50535756524E4E371F0D1F72C4DDDDDFE1E2",
      INIT_60 => X"E2E3E4E6E9EAEAE7E5E7E4D4691B1B091C80E3E0E7E8E6E5E5E4E1E1DDDDDBDA",
      INIT_61 => X"E6E6E6E6E6E4E4E2E0DAB049130D1154CEF3E6E4EAE1E8E7E5E8E8E5E3E4E7E8",
      INIT_62 => X"DAD8CC99552812000B121C26292A25241A0806205AABDDDBDFDFE2E2E5E5E6E7",
      INIT_63 => X"E9E9EBE8E3E4E6DE9C251E0A164ECFE4E5E8E6E6E5E5E2E2DEDEDBDBDAD9D9D9",
      INIT_64 => X"E4E4E2E0EACF832617101B8FE1EDE5E7EAE3E6E6E3E8E9E6E5E9EAE8E3E3E4E6",
      INIT_65 => X"A1764E23161210100E0E0D100F17376AA5D9EADBDFE0E2E2E5E5E7E7E7E7E6E6",
      INIT_66 => X"E0DFE3DFC03A19121A2AAFEDE5E7E6E6E4E3E3E3DEDEDCDBDBDADADADCDBE1D0",
      INIT_67 => X"ECB55111181642C3E7E4E6E9E8E6E5E5E3E8E9E6E8ECE9DFE3E4E4E5E8EAEBE8",
      INIT_68 => X"52432E2016151B244A6795BED5E3E5DCE0E0E2E3E5E6E7E7E7E7E6E6E4E2E0DF",
      INIT_69 => X"D35E17181D1B89E7E2E6E6E6E4E4E4E4DEDEDCDBDBDADADADCD9E0E1D4C1A17E",
      INIT_6A => X"172C84DDE7DFE9EAE3E7E6E5E5E8E8E5E8ECE3D3E3E4E4E5E9E7EAE8DFDEE1E0",
      INIT_6B => X"88868D97A3BAD5E3E1DDDDDFE0E0E3E3E6E6E6E7E7E7E6E6E4E2E0DFD5812612",
      INIT_6C => X"16155CCBE2E4E4E4E5E5E3E3DEDEDDDDDCDCDBDBDCDEDCDCE2DED3C9C1AF9E92",
      INIT_6D => X"E7DEEDEADFE7E7E6E7E9E7E3E7EADDC8E4E4E4E5E8E5E8E9E1E0E2E1DD93221B",
      INIT_6E => X"DEDDDCDCDADADDE2E0E1E3E3E6E6E7E7E7E7E6E4E2E0DFDDB0540D1C1C41B6E4",
      INIT_6F => X"E0E4E4E5E5E5E3E3DDDDDDDCDCDBDBDBDCE2DBD6DEDCDADFDED7D3D3D3D0D3DA",
      INIT_70 => X"E6E6E6E6EBE5E8E4E0ECE0B2E4E4E4E2E6E3E6EAE4E5E7E4E3BE2E1A0E133EAB",
      INIT_71 => X"E0E0E0E1E4E4E4E4E6E6E6E6EDE6E2E5E4DED6D3742D17142184E3E0E6E6E6E6",
      INIT_72 => X"DEE3E9DADFDEE0E0DFDFDEDEE0E0E0E0E0DEDEDCDADCDDDDDDDDDCDBDCDCDDDF",
      INIT_73 => X"EAE5E8E5E0ECE3B9E4E6E6E4E6E6E6E6E4E4E2E2DBE2671A18082A6AE0D9E3E9",
      INIT_74 => X"E4E4E4E4E6E6E6E6EAE3E9E8E1E8D6A4431D0A1B53B0EAE5E6E6E6E6E6E6E6E6",
      INIT_75 => X"DFDFE0E0DFDFDFDEE0E0E0E0E0E0DEDEDDDEDFDEDFDFDEDDDEDFDFDFE0E0E1E1",
      INIT_76 => X"E1ECE8C9E4E5E6E4E6E6E6E6E4E4E4E2E1E0932D0F0E1643C0E1E7DEE3E7E2E3",
      INIT_77 => X"E4E4E4E6EAE3EDE4D9EAC7651C14072F93DEEDE9E6E6E6E6E6E6E6E6E8E5E9E5",
      INIT_78 => X"E2E2E1E1E1E1E1E1E1E1E1E1E0E0E1E0E1E1E0E0E1E1E1E2E2E3E3E3E4E4E4E4",
      INIT_79 => X"E4E5E5E4E4E4E4E4E6E6E6E4E3DDC65610140A2187DAE9D2E2E5D9E8E1E1E1E0",
      INIT_7A => X"EAE5E4DDD9D89A361813175AC0EFE9EBE6E6E6E6E6E6E6E6E6E6E9E6E3EBEBD8",
      INIT_7B => X"E1E1E1E1E1E1E1E1E1E1E1E2E1E1E3E3E1E1E2E2E3E3E3E4E4E4E4E4E4E4E4E4",
      INIT_7C => X"E4E4E4E4E6E6E6E6E4E1E189250F0F1549BAE7D7E0E1D8E5E2E2E2E1E3E2E2E2",
      INIT_7D => X"E2B55E1912113B95DCEAE7EBE7E6E6E6E6E6E6E6E6E6E8E6E5EAEBE2E5E5E4E4",
      INIT_7E => X"DFDFDFDFE0E0E2E2E2E3E4E4E3E4E4E4E5E5E6E6E6E6E4E4E4E4E4E6E7EAE2E0",
      INIT_7F => X"E6E6E7E6E4E6DEB64B0516152087D8E5DFE0E2E1E3E3E4E4E4E3E4E3E1DFDFDF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"071D6DC8E9E6E7EAE7E6E6E6E6E6E6E6E6E7E6E5E7E8E9E5E6E5E3E3E2E2E4E4",
      INIT_01 => X"E1E0E2E2E2E3E4E5E4E4E4E5E5E6E6E6E6E6E4E4E4E4E4E4E1EBE7E7D985290E",
      INIT_02 => X"E8E9D6CF7B13110F1153B0E4E2E1EAE2E4E4E5E5E4E4E5E3E0E0E0E0E0E0E0E0",
      INIT_03 => X"E9E5EBECE7E6E6E6E6E6E6E6E7E7E3E4E9E7E4E5E6E4E3E3E2E2E4E4E6E6E7E7",
      INIT_04 => X"E2E3E5E6E5E5E6E6E7E7E6E7E6E6E4E4E4E4E4E6E4E6E7DCA54B0F0D1150A8E1",
      INIT_05 => X"AD480C0E132673C7E2DFE4E5E4E4E6E5E6E5E5E4E0DEDEDEDEDEE0E0E1E1E2E2",
      INIT_06 => X"E6E4E4E4E4E4E4E4E6E5E0E2E8E4DFE3E7E4E2E3E2E2E4E4E6E6E7E7E8E5D9D8",
      INIT_07 => X"E4E5E5E5E6E6E7E7E6E6E4E4E4E4E4E4E8DCDEC56D1D08132E8AD6E6E3E5E9EB",
      INIT_08 => X"140B41A5DEDBD7E6E3E4E4E6E5E5E4E4E0DEDEDEDEDEE0E0E2E1E0DFE0E1E3E6",
      INIT_09 => X"E4E4E4E4E2E3E3E3E4E4E5E1E7E4E2E3E2E2E4E4E4E6E6E6E5DBE2D9D07F0E12",
      INIT_0A => X"E3E3E3E3DFE5E8E5E2E5E8E6D8D4D590240C221575BEE4DEE2E8E6E8E4E4E4E4",
      INIT_0B => X"B0DFDBE7DDE3E5E3E0E3E6E7E0E0E0E0E0E0E0E0E0E0E0E2E2E2E2E2E3E3E3E3",
      INIT_0C => X"E0E1E1E1E2E2E3E1E3E8E8E7E4E4E4E4E4E2E2E2E0DFDCD8D4B861060D1C1B48",
      INIT_0D => X"EFE7E3E5E4E0E2E4DCD493421E12234BA6D5E7DEE4E7E5E5E2E2E2E2E2E2E2E2",
      INIT_0E => X"E0E3E8E7E6E6E5E4E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E1E1E1E1E1E1E3E3",
      INIT_0F => X"E2E2E3E1E2E7E8E7E4E4E4E4E2E2E0E0E0DFDBD9D7C584380E120F226ABEE4DF",
      INIT_10 => X"E8DDDBDFD3A84A0F15153D97D3E6E6DCE5E8E5E8E4E2E2E2E2E2E2E2E0E1E1E1",
      INIT_11 => X"E7E9E7E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E5E0E3EB",
      INIT_12 => X"DEE3E5E5E4E4E4E4E2E2E0E0E0E0DDD9DAD6AF7C21090A132B7FD3E1DEE1E5E4",
      INIT_13 => X"A3531B13132B7DD0DFE2DDDBE5E6E5E7E2E2E2E2E2E2E2E2E0E1E1E1E2E2E3E1",
      INIT_14 => X"E5E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E4E4E4E4E4E4E4E4DCDEE1E2DFDDDAD8",
      INIT_15 => X"E4E4E4E4E2E2E0E0DEE0DED9D8DCCEAE5312081C153895D8DBE0E2DEE1E6E6E2",
      INIT_16 => X"2969BEDED9DADCE1E7E3E1E6E2E2E2E2E2E2E2E2E0E1E1E1E2E2E3E1DADEE1E5",
      INIT_17 => X"E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E3E3E1E1E3E3DBD3DBE3CDAA561B0B19",
      INIT_18 => X"E2E2E2E2DDDFE0DCD7DAD7C5903E0E1612124FA1D8E3E9E2E1E6E9E6E5E5E5E5",
      INIT_19 => X"DADBE3E8E8E3E1E3E2E2E2E2E2E2E2E2E0E1E1E1E2E2E3E1D5DBDFE2E4E4E4E4",
      INIT_1A => X"E5E5E5E5E5E5E5E5E5E5E4E4E2E2E0DEDEDFDDDBE2CF8E4A1817101E5EB4DED6",
      INIT_1B => X"DEDEE1DDD5D6D5C9BC792B070C0E2450B4D0E8EBE7E9EDEBE6E5E5E5E5E5E5E5",
      INIT_1C => X"E4E4E5E2E2E2E2E2E2E2E2E2E0E1E1E1E2E2E3E1D1D6DCE0E2E4E4E4E2E2E2E2",
      INIT_1D => X"E5E5E5E5E6E6E4E3E1E1DFDDD6D6DAD6BA823C0C0D1F2C58A6D9DCD5DEDEE5E6",
      INIT_1E => X"D9D7D7CECAAD6A291413141D6298D0E6E7E8EBEAE5E5E5E5E5E5E5E5E5E5E5E5",
      INIT_1F => X"E2E2E2E2E2E2E2E2E0E1E1E1E2E2E3E1CDD3DAE0E2E2E2E2E2E2E2E2E4E1E3E0",
      INIT_20 => X"E3E3E3E2E0DEDCDBDED5CDB26F260C17201B4AA6DAD6CFDDDEDCE0DEDEE5EAE3",
      INIT_21 => X"C7C7A763260F1113135DAED7E2E5E8E6E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5",
      INIT_22 => X"E2E2E2E2E4EDE4DAE4E8E0DECAD0D9DFE0E2E2E2E2E2E2E2E8E2E3E4DEDADAD4",
      INIT_23 => X"DCDCDBD7CBCEA6541B12150F1D64ADD0D8DDE1E1E0E1E1E1E2E2E3E3E2E2E2E2",
      INIT_24 => X"64230C16141C4795D2E3E2E3E6E5E5E4E3E3E2E1E0E3E3E0E1E3E4E1E0E6E7DF",
      INIT_25 => X"E4E4E2E3E4E4E4E3CFD1D4DCE0E0E2E3E3E2E2E1E2E3E4E5E4E1DED8CDC9C3A4",
      INIT_26 => X"C0803D1D120F16296698C7D8D8DADEDEE0E0E1E1E2E2E2E3E2E2E2E2E2E2E2E2",
      INIT_27 => X"1611194387C4DFDFE3E4E8E9E7E3E1E0E4E6E4E1E0E2E1DFD9DEE0E0E1E1DBD2",
      INIT_28 => X"E0E0E4DAD5D1D3DFDFE0E1E2E3E2E2E1E2E3E5E6E4E2DFDBD8CBC3B7965E2A0E",
      INIT_29 => X"0C10386FB5CFDFDCD7DADEDEE0E0E0E1E1E2E2E2E2E2E2E2E2E2E2E2E5DBE2E9",
      INIT_2A => X"306BAAD1DFE4E4E1DBDADEE3DEE0DEDBDADCDCD8DDDCD7D4D3CBBAAA6A340D0C",
      INIT_2B => X"D4D0D1DEDEDFE1E2E3E2E4E3E5E6E8E8E7E6E4E1DBD0CACBC19B5D2C0C100E14",
      INIT_2C => X"D5DFDFD7D5DDE1DFDFE0E0E0E1E1E2E2E2E2E2E2E2E2E2E2E5DAE4E7DBE4E1BC",
      INIT_2D => X"B8C5D4DBDBD9DBDED3D6D6D3D3D6D6D4D4D5D6D4C49F6D4A16161517234784BA",
      INIT_2E => X"DDDEE0E2E2E2E4E3E6E7E8E8E9E7E5E4D9D8D5D0C9B8916E2C1C13110C194F8B",
      INIT_2F => X"DAE3E5E1DFDFE0E0E1E1E1E2E2E2E2E2E2E2E2E2E1DFE7E2DEEFDA96CCD1D3D8",
      INIT_30 => X"D9DCDAD9DBDDDDDAD8D8D5D0D5C2AA9175522D160E131A3065A3C9D4D4DAD8D6",
      INIT_31 => X"E2E2E4E4E7E7E9E9EBEAE9E8E0E4DECFC7BFB09D7443190F0F0E17295F7DA7C9",
      INIT_32 => X"DFDFDFE0E0E1E1E1E2E2E2E2E2E2E2E2DDE2E7E1E4EABC6BC9D5DAD6DADBDFE1",
      INIT_33 => X"C6C9C9C4BFBAB3AC997B55321A0F0C0E18284A7BABC9CECAD2D6D8D9DFE4E3DF",
      INIT_34 => X"E6E7E8E8EAEAE9EBECEBE0D3CEC8B8A6987B4C241514100A142B4E708CA1B2BC",
      INIT_35 => X"E0E0E1E1E2E2E2E2E2E2E2E2DFE2E1E2E3C7803ACDDBE0D8D9DBDFE1E2E2E4E4",
      INIT_36 => X"746D64592A25201C140E111841699DBFC8C3C2C9D4DBDDDEDEE0E0DEE0E1DFDF",
      INIT_37 => X"E9E9EBEBF3EDE3DCD7CDBEB0A09E8B65402A23210B10151F30475F6E74797B79",
      INIT_38 => X"00000000000000000000000000000000D7D8D9D9D8DADEE0E2E2E4E4E6E7E9E9",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[7]_0\(7 downto 0) => ram_douta(7 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0) => ram_douta(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(4),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     2.319445 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Picture_B_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Picture_B_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Picture_B_Rom,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.319445 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "Picture_B_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "Picture_B_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
