INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:19:27 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.898ns  (required time - arrival time)
  Source:                 buffer92/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            buffer61/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        7.345ns  (logic 1.989ns (27.080%)  route 5.356ns (72.920%))
  Logic Levels:           23  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2365, unset)         0.508     0.508    buffer92/clk
                         FDRE                                         r  buffer92/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer92/dataReg_reg[0]/Q
                         net (fo=6, unplaced)         0.420     1.154    buffer92/control/Q[0]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.273 r  buffer92/control/Memory[0][0]_i_1__12/O
                         net (fo=17, unplaced)        0.300     1.573    buffer92/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     1.616 r  buffer92/control/Memory[0][4]_i_2__0/O
                         net (fo=2, unplaced)         0.255     1.871    buffer92/control/Memory[0][4]_i_2__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     1.914 r  buffer92/control/Memory[0][6]_i_2__4/O
                         net (fo=2, unplaced)         0.255     2.169    buffer92/control/Memory[0][6]_i_2__4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.212 r  buffer92/control/Memory[0][7]_i_4__0/O
                         net (fo=3, unplaced)         0.262     2.474    buffer92/control/Memory[0][7]_i_4__0_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043     2.517 f  buffer92/control/Memory[0][7]_i_2__6/O
                         net (fo=5, unplaced)         0.272     2.789    buffer261/fifo/D[7]
                         LUT5 (Prop_lut5_I4_O)        0.046     2.835 r  buffer261/fifo/outputValid_i_8__0/O
                         net (fo=1, unplaced)         0.000     2.835    cmpi1/DI[1]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.194     3.029 r  cmpi1/outputValid_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.007     3.036    cmpi1/outputValid_reg_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     3.171 f  cmpi1/outputValid_reg_i_3/CO[0]
                         net (fo=105, unplaced)       0.273     3.444    init92/control/result[0]
                         LUT3 (Prop_lut3_I2_O)        0.127     3.571 f  init92/control/outputValid_i_4__16/O
                         net (fo=51, unplaced)        0.327     3.898    init92/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     3.941 r  init92/control/fullReg_i_3__3/O
                         net (fo=76, unplaced)        0.315     4.256    buffer61/control/p_1_in
                         LUT6 (Prop_lut6_I0_O)        0.043     4.299 r  buffer61/control/Memory[0][4]_i_1__1/O
                         net (fo=3, unplaced)         0.262     4.561    buffer223/fifo/D[4]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.604 r  buffer223/fifo/Memory[0][0]_i_25__1/O
                         net (fo=1, unplaced)         0.244     4.848    cmpi12/Memory_reg[0][0]_i_7_3
                         LUT6 (Prop_lut6_I5_O)        0.043     4.891 r  cmpi12/Memory[0][0]_i_16/O
                         net (fo=1, unplaced)         0.000     4.891    cmpi12/Memory[0][0]_i_16_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     5.137 r  cmpi12/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     5.144    cmpi12/Memory_reg[0][0]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.194 r  cmpi12/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.194    cmpi12/Memory_reg[0][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     5.316 r  cmpi12/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=9, unplaced)         0.285     5.601    buffer227/fifo/result[0]
                         LUT2 (Prop_lut2_I1_O)        0.122     5.723 f  buffer227/fifo/i__i_11/O
                         net (fo=1, unplaced)         0.244     5.967    buffer227/fifo/i__i_11_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     6.010 f  buffer227/fifo/i__i_8/O
                         net (fo=4, unplaced)         0.268     6.278    buffer229/fifo/Full_reg_2
                         LUT6 (Prop_lut6_I2_O)        0.043     6.321 r  buffer229/fifo/i__i_3/O
                         net (fo=1, unplaced)         0.244     6.565    buffer229/fifo/i__i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     6.608 f  buffer229/fifo/i__i_1__1/O
                         net (fo=6, unplaced)         0.276     6.884    fork62/generateBlocks[0].regblock/cmpi12_result_ready
                         LUT3 (Prop_lut3_I2_O)        0.043     6.927 f  fork62/generateBlocks[0].regblock/join_inputs//i___0/O
                         net (fo=4, unplaced)         0.268     7.195    fork59/control/generateBlocks[1].regblock/buffer223_outs_ready
                         LUT5 (Prop_lut5_I3_O)        0.043     7.238 f  fork59/control/generateBlocks[1].regblock/fullReg_i_3__23/O
                         net (fo=2, unplaced)         0.255     7.493    fork59/control/generateBlocks[1].regblock/buffer61_outs_ready
                         LUT4 (Prop_lut4_I0_O)        0.043     7.536 r  fork59/control/generateBlocks[1].regblock/dataReg[31]_i_1__4/O
                         net (fo=32, unplaced)        0.317     7.853    buffer61/dataReg_reg[0]_2[0]
                         FDRE                                         r  buffer61/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=2365, unset)         0.483     7.183    buffer61/clk
                         FDRE                                         r  buffer61/dataReg_reg[0]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     6.955    buffer61/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                 -0.898    




