#contributor : Aaron , generated by script from template provided by Xilinx
#name : 7Series_IDELAYE2
#key:7Series_IDELAYE2
# --

(* IODELAY_GROUP = "<iodelay_group_name>" *) // Specifies group name for associated IDELAYs/ODELAYs and IDELAYCTRL
IDELAYE2 #(
   .CINVCTRL_SEL("FALSE"),          // Enable dynamic clock inversion ("TRUE"/"FALSE") 
   .DELAY_SRC("IDATAIN"),           // Delay input ("IDATAIN" or "DATAIN")
   .HIGH_PERFORMANCE_MODE("FALSE"), // Reduced jitter ("TRUE"), Reduced power ("FALSE")
   .IDELAY_TYPE("FIXED"),           // "FIXED", "VARIABLE", "VAR_LOAD" or "VAR_LOAD_PIPE"
   .IDELAY_VALUE(0),                // Input delay tap setting (0-31)
   .REFCLK_FREQUENCY(200.0),        // IDELAYCTRL clock input frequency in MHz
   .SIGNAL_PATTERN("DATA"),         // "DATA" or "CLOCK" input signal
   .PIPE_SEL("FALSE")               // Select pipelined mode, "TRUE"/"FALSE"
)
IDELAYE2_inst (
   .CNTVALUEOUT(CNTVALUEOUT), // 5-bit output - Counter value for monitoring purpose
   .DATAOUT(DATAOUT),         // 1-bit output - Delayed data output
   .C(C),                     // 1-bit input - Clock input
   .CE(CE),                   // 1-bit input - Active high enable increment/decrement function
   .CINVCTRL(CINVCTRL),       // 1-bit input - Dynamically inverts the Clock (C) polarity
   .CNTVALUEIN(CNTVALUEIN),   // 5-bit input - Counter value for loadable counter application
   .DATAIN(DATAIN),           // 1-bit input - Internal delay data
   .IDATAIN(IDATAIN),         // 1-bit input - Delay data input
   .INC(INC),                 // 1-bit input - Increment / Decrement tap delay
   .REGRST(REGRST),           // 1-bit input - Active high, synchronous reset, resets delay chain to IDELAY_VALUE
                              //               tap. If no value is specified, the default is 0.
   .LD(LD),                   // 1-bit input - Load IDELAY_VALUE input
   .LDPIPEEN(LDPIPEEN)        // 1-bit input - Enable PIPELINE register to load data input
);

