# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: 
RegisterNumber:  
*/


# Output:

## RTL DIAGRAM:

###F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D

![rtl diagram exp(2)](https://user-images.githubusercontent.com/120103862/233444435-4818a840-64c2-483b-a579-1e721d4a128e.png)

###F2=xy’z+x’y’z+w’xy+wx’y+wxy

![rtl diagram exp 2(2)](https://user-images.githubusercontent.com/120103862/233444228-a12416d9-cc9c-4d53-8da7-1eb39e636955.png)


## Timing Diagram

               

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
