Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 14:51:12 2020
| Host         : LAPTOP-6OSGQC9F running 64-bit major release  (build 9200)
| Command      : report_methodology -file chip_top_methodology_drc_routed.rpt -pb chip_top_methodology_drc_routed.pb -rpx chip_top_methodology_drc_routed.rpx
| Design       : chip_top
| Device       : xc7s15ftgb196-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 40
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 4          |
| TIMING-16 | Warning  | Large setup violation                      | 31         |
| TIMING-18 | Warning  | Missing input or output delay              | 5          |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance chip/cpu/spm/x_s3e_dpram/ram_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance chip/cpu/spm/x_s3e_dpram/ram_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance chip/cpu/spm/x_s3e_dpram/ram_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance chip/cpu/spm/x_s3e_dpram/ram_reg_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.099 ns between chip/cpu/mem_stage/mem_reg/mem_exp_code_reg[1]/C (clocked by sys_clk_pin) and chip/cpu/spm/x_s3e_dpram/ram_reg_0/WEBWE[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -3.485 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -3.581 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -3.585 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -3.589 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -3.597 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -3.605 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -3.614 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -3.625 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -3.644 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -3.685 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -3.691 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -3.700 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -3.718 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -3.729 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -3.736 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -3.738 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -3.738 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -3.740 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -3.743 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -3.750 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -3.755 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -3.756 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -3.762 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -3.766 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -3.767 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -3.768 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -3.786 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -3.794 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -3.806 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -3.808 ns between chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK (clocked by sys_clk_pin) and chip/cpu/if_stage/if_reg/if_pc_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on gpio_in[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on gpio_in[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on reset_sw relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on gpio_out[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on gpio_out[1] relative to clock(s) sys_clk_pin
Related violations: <none>


