CADENCE IHNL11140
$model
project_1x/Post_L4_16t8/schematic project_1x/Post_L4_16t8/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 Post_L4_16t8
project_1x/AddrBuf/schematic project_1x/AddrBuf/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 AddrBuf
project_1x/Pre_L0_1t2_NAND/schematic project_1x/Pre_L0_1t2_NAND/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 Pre_L0_1t2_NAND
project_1x/Post_L2_4t8/schematic project_1x/Post_L2_4t8/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 Post_L2_4t8
project_1x_res/Post_L8_256t8/schematic project_1x_res/Post_L8_256t8/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 Post_L8_256t8
project_1x/Post_L0_1t8/schematic project_1x/Post_L0_1t8/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 Post_L0_1t8
project_1x/Post_L6_64t8/schematic project_1x/Post_L6_64t8/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 Post_L6_64t8
project_1x/Post_L3_8t8/schematic project_1x/Post_L3_8t8/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 Post_L3_8t8
project_common/NAND2/schematic project_common/NAND2/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 NAND2
project_1x/Post_L5_32t8/schematic project_1x/Post_L5_32t8/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 Post_L5_32t8
project_common/BUF/schematic project_common/BUF/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 BUF
project_common/BitCellArray/schematic project_common/BitCellArray/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 BitCellArray
project_1x/RowDecoder_256_1xP_TB/schematic project_1x/RowDecoder_256_1xP_TB/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/1 RowDecoder_256_1xP_TB
project_common/INV/schematic project_common/INV/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 INV
project_common/NOR2/schematic project_common/NOR2/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 NOR2
project_common/BitCellRow/schematic project_common/BitCellRow/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 BitCellRow
project_1x/Post_L7_128t8/schematic project_1x/Post_L7_128t8/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 Post_L7_128t8
project_1x/Post_L1_2t8/schematic project_1x/Post_L1_2t8/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 Post_L1_2t8
project_1x/Post_L8_256t8_top/schematic project_1x/Post_L8_256t8_top/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 Post_L8_256t8_top
project_1x/RowDecoder_256_1xP/schematic project_1x/RowDecoder_256_1xP/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 RowDecoder_256_1xP
project_1x/Post/schematic project_1x/Post/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 Post
project_common/BitCellLoad_L/schematic project_common/BitCellLoad_L/schematic/spectre_cmos_sch_schematic_veriloga_ahdl/project_1x_RowDecoder_256_1xP_TB_config/0 BitCellLoad_L
$endmodel
$net
gnd! 0
vdd! vdd!
GND! GND!
$endnet
$param
$endparam
