****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-nets
	-nworst 10
	-slack_lesser_than 100.0000
	-max_paths 1000
	-transition_time
	-capacitance
	-sort_by slack
	-include_hierarchical_pins
Design : RAM128
Version: T-2022.03-SP3
Date   : Thu Oct 13 13:08:23 2022
****************************************


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0500     0.0007 &  26.2311 f
  data arrival time                                                                                                                          26.2311

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2311
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2589


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0009 &  26.2313 f
  data arrival time                                                                                                                          26.2313

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2313
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2591


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0010 &  26.2314 f
  data arrival time                                                                                                                          26.2314

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2314
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2592


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0012 &  26.2316 f
  data arrival time                                                                                                                          26.2316

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2316
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2594


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0013 &  26.2317 f
  data arrival time                                                                                                                          26.2317

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2317
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2595


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0014 &  26.2318 f
  data arrival time                                                                                                                          26.2318

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2318
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2596


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0015 &  26.2319 f
  data arrival time                                                                                                                          26.2319

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2319
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2597


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0017 &  26.2321 f
  data arrival time                                                                                                                          26.2321

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2321
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2599


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0018 &  26.2322 f
  data arrival time                                                                                                                          26.2322

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2322
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2600


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0019 &  26.2323 f
  data arrival time                                                                                                                          26.2323

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2323
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2601


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0020 &  26.2324 f
  data arrival time                                                                                                                          26.2324

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2324
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2602


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0503     0.0021 &  26.2325 f
  data arrival time                                                                                                                          26.2325

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2325
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2603


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0502     0.0021 &  26.2326 f
  data arrival time                                                                                                                          26.2326

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2326
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2604


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0502     0.0023 &  26.2327 f
  data arrival time                                                                                                                          26.2327

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2327
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2605


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0502     0.0023 &  26.2327 f
  data arrival time                                                                                                                          26.2327

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2327
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2606


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0024 &  26.2328 f
  data arrival time                                                                                                                          26.2328

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2328
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2606


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0025 &  26.2329 f
  data arrival time                                                                                                                          26.2329

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2329
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2607


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0025 &  26.2330 f
  data arrival time                                                                                                                          26.2330

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2330
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2608


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0026 &  26.2330 f
  data arrival time                                                                                                                          26.2330

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2330
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2608


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0027 &  26.2331 f
  data arrival time                                                                                                                          26.2331

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2331
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2609


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0027 &  26.2331 f
  data arrival time                                                                                                                          26.2331

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2331
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2609


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0028 &  26.2332 f
  data arrival time                                                                                                                          26.2332

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2332
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2610


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0028 &  26.2332 f
  data arrival time                                                                                                                          26.2332

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2332
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2610


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0028 &  26.2333 f
  data arrival time                                                                                                                          26.2333

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2333
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2610


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0029 &  26.2333 f
  data arrival time                                                                                                                          26.2333

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2333
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2611


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0029 &  26.2333 f
  data arrival time                                                                                                                          26.2333

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2333
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2611


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0029 &  26.2333 f
  data arrival time                                                                                                                          26.2333

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2333
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2611


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0029 &  26.2334 f
  data arrival time                                                                                                                          26.2334

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2334
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2612


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0030 &  26.2334 f
  data arrival time                                                                                                                          26.2334

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2334
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2612


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0030 &  26.2334 f
  data arrival time                                                                                                                          26.2334

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2334
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2612


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0030 &  26.2334 f
  data arrival time                                                                                                                          26.2334

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2334
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2612


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1274 &  26.2304 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0030 &  26.2334 f
  data arrival time                                                                                                                          26.2334

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2334
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2612


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0500     0.0006 &  26.2340 f
  data arrival time                                                                                                                          26.2340

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2340
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2618


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0500     0.0008 &  26.2342 f
  data arrival time                                                                                                                          26.2342

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2342
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2620


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0009 &  26.2343 f
  data arrival time                                                                                                                          26.2343

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2343
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2621


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0011 &  26.2345 f
  data arrival time                                                                                                                          26.2345

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2345
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2623


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0497     0.0006 &  26.2346 f
  data arrival time                                                                                                                          26.2346

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2346
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2623


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0012 &  26.2346 f
  data arrival time                                                                                                                          26.2346

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2346
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2624


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0498     0.0007 &  26.2347 f
  data arrival time                                                                                                                          26.2347

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2347
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2624


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0013 &  26.2347 f
  data arrival time                                                                                                                          26.2347

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2347
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2625


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0498     0.0009 &  26.2349 f
  data arrival time                                                                                                                          26.2349

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2349
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2626


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0014 &  26.2348 f
  data arrival time                                                                                                                          26.2348

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2348
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2626


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0498     0.0010 &  26.2350 f
  data arrival time                                                                                                                          26.2350

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2350
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2627


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0016 &  26.2350 f
  data arrival time                                                                                                                          26.2350

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2350
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2628


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0498     0.0012 &  26.2351 f
  data arrival time                                                                                                                          26.2351

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2351
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2628


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0017 &  26.2351 f
  data arrival time                                                                                                                          26.2351

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2351
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2629


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0498     0.0013 &  26.2352 f
  data arrival time                                                                                                                          26.2352

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2352
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2630


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0018 &  26.2352 f
  data arrival time                                                                                                                          26.2352

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2352
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2630


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0019 &  26.2353 f
  data arrival time                                                                                                                          26.2353

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2353
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2631


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0498     0.0014 &  26.2354 f
  data arrival time                                                                                                                          26.2354

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2354
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2631


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0498     0.0015 &  26.2355 f
  data arrival time                                                                                                                          26.2355

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2355
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2632


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0503     0.0020 &  26.2354 f
  data arrival time                                                                                                                          26.2354

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2354
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2632


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0502     0.0021 &  26.2355 f
  data arrival time                                                                                                                          26.2355

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2355
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2633


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0498     0.0016 &  26.2356 f
  data arrival time                                                                                                                          26.2356

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2356
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2633


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0502     0.0022 &  26.2356 f
  data arrival time                                                                                                                          26.2356

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2356
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2634


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0498     0.0017 &  26.2357 f
  data arrival time                                                                                                                          26.2357

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2357
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2634


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0502     0.0022 &  26.2356 f
  data arrival time                                                                                                                          26.2356

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2356
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2635


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0023 &  26.2357 f
  data arrival time                                                                                                                          26.2357

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2357
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2635


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0498     0.0018 &  26.2358 f
  data arrival time                                                                                                                          26.2358

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2358
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2635


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0024 &  26.2358 f
  data arrival time                                                                                                                          26.2358

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2358
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2636


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0019 &  26.2359 f
  data arrival time                                                                                                                          26.2359

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2359
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2636


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0024 &  26.2359 f
  data arrival time                                                                                                                          26.2359

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2359
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2637


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0025 &  26.2359 f
  data arrival time                                                                                                                          26.2359

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2359
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2637


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0020 &  26.2360 f
  data arrival time                                                                                                                          26.2360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2637


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0026 &  26.2360 f
  data arrival time                                                                                                                          26.2360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2638


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0021 &  26.2361 f
  data arrival time                                                                                                                          26.2361

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2361
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2638


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0026 &  26.2360 f
  data arrival time                                                                                                                          26.2360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2638


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0027 &  26.2361 f
  data arrival time                                                                                                                          26.2361

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2361
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2639


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0022 &  26.2362 f
  data arrival time                                                                                                                          26.2362

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2362
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2639


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0027 &  26.2361 f
  data arrival time                                                                                                                          26.2361

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2361
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2639


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0027 &  26.2362 f
  data arrival time                                                                                                                          26.2362

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2362
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2640


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0028 &  26.2362 f
  data arrival time                                                                                                                          26.2362

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2362
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2640


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0500     0.0023 &  26.2362 f
  data arrival time                                                                                                                          26.2362

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2362
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2640


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0028 &  26.2362 f
  data arrival time                                                                                                                          26.2362

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2362
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2640


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0023 &  26.2363 f
  data arrival time                                                                                                                          26.2363

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2363
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2640


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0028 &  26.2362 f
  data arrival time                                                                                                                          26.2362

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2362
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2640


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0029 &  26.2363 f
  data arrival time                                                                                                                          26.2363

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2363
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2641


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0029 &  26.2363 f
  data arrival time                                                                                                                          26.2363

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2363
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2641


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0024 &  26.2364 f
  data arrival time                                                                                                                          26.2364

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2364
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2641


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0029 &  26.2363 f
  data arrival time                                                                                                                          26.2363

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2363
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2641


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0029 &  26.2363 f
  data arrival time                                                                                                                          26.2363

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2363
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2641


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1287 &  26.2334 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0676 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0029 &  26.2363 f
  data arrival time                                                                                                                          26.2363

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2363
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2641


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0025 &  26.2364 f
  data arrival time                                                                                                                          26.2364

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2364
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2642


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0025 &  26.2365 f
  data arrival time                                                                                                                          26.2365

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2365
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2642


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0026 &  26.2365 f
  data arrival time                                                                                                                          26.2365

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2365
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2643


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0026 &  26.2366 f
  data arrival time                                                                                                                          26.2366

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2366
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2643


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0027 &  26.2366 f
  data arrival time                                                                                                                          26.2366

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2366
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2644


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0027 &  26.2367 f
  data arrival time                                                                                                                          26.2367

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2367
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2644


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0027 &  26.2367 f
  data arrival time                                                                                                                          26.2367

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2367
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2644


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0498     0.0028 &  26.2367 f
  data arrival time                                                                                                                          26.2367

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2367
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2644


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0498     0.0028 &  26.2368 f
  data arrival time                                                                                                                          26.2368

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2368
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2645


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0498     0.0028 &  26.2368 f
  data arrival time                                                                                                                          26.2368

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2368
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2645


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0498     0.0028 &  26.2368 f
  data arrival time                                                                                                                          26.2368

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2368
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2645


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0498     0.0028 &  26.2368 f
  data arrival time                                                                                                                          26.2368

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2368
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2645


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0498     0.0028 &  26.2368 f
  data arrival time                                                                                                                          26.2368

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2368
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2645


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0496     0.1310 &  26.2340 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0498     0.0029 &  26.2368 f
  data arrival time                                                                                                                          26.2368

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2368
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2645


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0500     0.0006 &  26.2370 f
  data arrival time                                                                                                                          26.2370

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2370
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2647


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0500     0.0008 &  26.2371 f
  data arrival time                                                                                                                          26.2371

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2371
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2649


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0500     0.0009 &  26.2373 f
  data arrival time                                                                                                                          26.2373

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2373
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2650


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0500     0.0011 &  26.2374 f
  data arrival time                                                                                                                          26.2374

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2374
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2652


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0500     0.0012 &  26.2375 f
  data arrival time                                                                                                                          26.2375

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2375
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2653


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0013 &  26.2377 f
  data arrival time                                                                                                                          26.2377

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2377
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2655


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0015 &  26.2378 f
  data arrival time                                                                                                                          26.2378

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2378
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2656


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0498     0.0006 &  26.2379 f
  data arrival time                                                                                                                          26.2379

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2379
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2656


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0016 &  26.2379 f
  data arrival time                                                                                                                          26.2379

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2379
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2657


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0007 &  26.2380 f
  data arrival time                                                                                                                          26.2380

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2380
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2658


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0017 &  26.2380 f
  data arrival time                                                                                                                          26.2380

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2380
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2658


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0009 &  26.2382 f
  data arrival time                                                                                                                          26.2382

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2382
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2659


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0018 &  26.2381 f
  data arrival time                                                                                                                          26.2381

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2381
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2659


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0019 &  26.2382 f
  data arrival time                                                                                                                          26.2382

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2382
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2660


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0010 &  26.2383 f
  data arrival time                                                                                                                          26.2383

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2383
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2660


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0503     0.0020 &  26.2383 f
  data arrival time                                                                                                                          26.2383

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2383
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2662


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0012 &  26.2385 f
  data arrival time                                                                                                                          26.2385

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2385
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2662


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0502     0.0021 &  26.2384 f
  data arrival time                                                                                                                          26.2384

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2384
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2662


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0013 &  26.2386 f
  data arrival time                                                                                                                          26.2386

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2386
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2663


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0022 &  26.2385 f
  data arrival time                                                                                                                          26.2385

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2385
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2663


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0502     0.0022 &  26.2386 f
  data arrival time                                                                                                                          26.2386

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2386
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2664


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0014 &  26.2387 f
  data arrival time                                                                                                                          26.2387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2665


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0023 &  26.2387 f
  data arrival time                                                                                                                          26.2387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2665


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0024 &  26.2387 f
  data arrival time                                                                                                                          26.2387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2665


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0015 &  26.2388 f
  data arrival time                                                                                                                          26.2388

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2388
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2666


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0025 &  26.2388 f
  data arrival time                                                                                                                          26.2388

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2388
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2666


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0025 &  26.2389 f
  data arrival time                                                                                                                          26.2389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2667


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0016 &  26.2389 f
  data arrival time                                                                                                                          26.2389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2667


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0026 &  26.2389 f
  data arrival time                                                                                                                          26.2389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2667


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0026 &  26.2390 f
  data arrival time                                                                                                                          26.2390

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2390
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2668


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0017 &  26.2390 f
  data arrival time                                                                                                                          26.2390

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2390
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2668


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0509     0.0006 &  26.2388 f
  data arrival time                                                                                                                          26.2388

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2388
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2668


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0027 &  26.2390 f
  data arrival time                                                                                                                          26.2390

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2390
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2668


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0027 &  26.2391 f
  data arrival time                                                                                                                          26.2391

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2391
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2669


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0018 &  26.2391 f
  data arrival time                                                                                                                          26.2391

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2391
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2669


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0028 &  26.2391 f
  data arrival time                                                                                                                          26.2391

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2391
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2669


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0028 &  26.2391 f
  data arrival time                                                                                                                          26.2391

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2391
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2669


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0509     0.0007 &  26.2389 f
  data arrival time                                                                                                                          26.2389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2669


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0028 &  26.2392 f
  data arrival time                                                                                                                          26.2392

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2392
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2670


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0019 &  26.2392 f
  data arrival time                                                                                                                          26.2392

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2392
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2670


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0029 &  26.2392 f
  data arrival time                                                                                                                          26.2392

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2392
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2670


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0029 &  26.2392 f
  data arrival time                                                                                                                          26.2392

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2392
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2670


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0029 &  26.2392 f
  data arrival time                                                                                                                          26.2392

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2392
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2670


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0029 &  26.2393 f
  data arrival time                                                                                                                          26.2393

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2393
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2670


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0029 &  26.2393 f
  data arrival time                                                                                                                          26.2393

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2393
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2670


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0499     0.1333 &  26.2363 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0674 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0029 &  26.2393 f
  data arrival time                                                                                                                          26.2393

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2393
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2670


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0500     0.0020 &  26.2393 f
  data arrival time                                                                                                                          26.2393

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2393
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2671


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0509     0.0009 &  26.2391 f
  data arrival time                                                                                                                          26.2391

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2391
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2671


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0500     0.0021 &  26.2394 f
  data arrival time                                                                                                                          26.2394

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2394
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2672


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0509     0.0010 &  26.2392 f
  data arrival time                                                                                                                          26.2392

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2392
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2672


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0500     0.0022 &  26.2395 f
  data arrival time                                                                                                                          26.2395

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2395
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2673


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0501     0.0023 &  26.2396 f
  data arrival time                                                                                                                          26.2396

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0278    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2396
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2674


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0500     0.0023 &  26.2396 f
  data arrival time                                                                                                                          26.2396

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2396
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2674


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0509     0.0012 &  26.2394 f
  data arrival time                                                                                                                          26.2394

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2394
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2674


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0500     0.0024 &  26.2397 f
  data arrival time                                                                                                                          26.2397

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2397
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2675


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0013 &  26.2395 f
  data arrival time                                                                                                                          26.2395

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2395
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2675


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0500     0.0025 &  26.2398 f
  data arrival time                                                                                                                          26.2398

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9722
  data required time                                                                                                                         24.9722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9722
  data arrival time                                                                                                                         -26.2398
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2675


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0500     0.0025 &  26.2398 f
  data arrival time                                                                                                                          26.2398

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2398
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2676


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0500     0.0026 &  26.2399 f
  data arrival time                                                                                                                          26.2399

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2399
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2676


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0014 &  26.2397 f
  data arrival time                                                                                                                          26.2397

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2397
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2677


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0500     0.0026 &  26.2399 f
  data arrival time                                                                                                                          26.2399

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2399
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2677


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0500     0.0027 &  26.2400 f
  data arrival time                                                                                                                          26.2400

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2400
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2677


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0027 &  26.2400 f
  data arrival time                                                                                                                          26.2400

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2400
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2678


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0015 &  26.2398 f
  data arrival time                                                                                                                          26.2398

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2398
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2678


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0028 &  26.2401 f
  data arrival time                                                                                                                          26.2401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2678


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0028 &  26.2401 f
  data arrival time                                                                                                                          26.2401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2678


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0028 &  26.2401 f
  data arrival time                                                                                                                          26.2401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2679


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0028 &  26.2401 f
  data arrival time                                                                                                                          26.2401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2679


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0028 &  26.2401 f
  data arrival time                                                                                                                          26.2401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2679


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0017 &  26.2399 f
  data arrival time                                                                                                                          26.2399

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2399
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2679


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0029 &  26.2402 f
  data arrival time                                                                                                                          26.2402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2679


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0029 &  26.2402 f
  data arrival time                                                                                                                          26.2402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2679


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0492     0.1030 &  26.1030 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0623 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0497     0.1343 &  26.2373 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0672 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0499     0.0029 &  26.2402 f
  data arrival time                                                                                                                          26.2402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0277    24.9723
  data required time                                                                                                                         24.9723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9723
  data arrival time                                                                                                                         -26.2402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2679


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0018 &  26.2400 f
  data arrival time                                                                                                                          26.2400

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2400
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2680


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0019 &  26.2401 f
  data arrival time                                                                                                                          26.2401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2681


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0020 &  26.2402 f
  data arrival time                                                                                                                          26.2402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2682


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0511     0.0021 &  26.2403 f
  data arrival time                                                                                                                          26.2403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2683


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0022 &  26.2404 f
  data arrival time                                                                                                                          26.2404

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2404
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2684


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0511     0.0023 &  26.2405 f
  data arrival time                                                                                                                          26.2405

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2405
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2685


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0512     0.0023 &  26.2405 f
  data arrival time                                                                                                                          26.2405

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2405
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2686


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0024 &  26.2406 f
  data arrival time                                                                                                                          26.2406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2686


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0025 &  26.2407 f
  data arrival time                                                                                                                          26.2407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2687


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0504     0.0006 &  26.2408 f
  data arrival time                                                                                                                          26.2408

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2408
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2687


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0025 &  26.2407 f
  data arrival time                                                                                                                          26.2407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2688


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0026 &  26.2408 f
  data arrival time                                                                                                                          26.2408

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2408
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2688


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0008 &  26.2410 f
  data arrival time                                                                                                                          26.2410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2689


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0027 &  26.2409 f
  data arrival time                                                                                                                          26.2409

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2409
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2689


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0027 &  26.2409 f
  data arrival time                                                                                                                          26.2409

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2409
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2689


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0028 &  26.2410 f
  data arrival time                                                                                                                          26.2410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2690


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0009 &  26.2411 f
  data arrival time                                                                                                                          26.2411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2690


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0028 &  26.2410 f
  data arrival time                                                                                                                          26.2410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2690


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0028 &  26.2410 f
  data arrival time                                                                                                                          26.2410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2690


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0029 &  26.2411 f
  data arrival time                                                                                                                          26.2411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2691


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0029 &  26.2411 f
  data arrival time                                                                                                                          26.2411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2691


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0029 &  26.2411 f
  data arrival time                                                                                                                          26.2411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2691


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0029 &  26.2411 f
  data arrival time                                                                                                                          26.2411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2691


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0029 &  26.2411 f
  data arrival time                                                                                                                          26.2411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2692


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0029 &  26.2412 f
  data arrival time                                                                                                                          26.2412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2692


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0508     0.1335 &  26.2382 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0510     0.0029 &  26.2412 f
  data arrival time                                                                                                                          26.2412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0280    24.9720
  data required time                                                                                                                         24.9720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9720
  data arrival time                                                                                                                         -26.2412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2692


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0011 &  26.2413 f
  data arrival time                                                                                                                          26.2413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2692


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0012 &  26.2414 f
  data arrival time                                                                                                                          26.2414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2693


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0013 &  26.2416 f
  data arrival time                                                                                                                          26.2416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2694


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0015 &  26.2417 f
  data arrival time                                                                                                                          26.2417

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2417
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2696


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0016 &  26.2418 f
  data arrival time                                                                                                                          26.2418

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2418
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2697


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0017 &  26.2419 f
  data arrival time                                                                                                                          26.2419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2698


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0018 &  26.2420 f
  data arrival time                                                                                                                          26.2420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2699


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0006 &  26.2421 f
  data arrival time                                                                                                                          26.2421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2700


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0019 &  26.2421 f
  data arrival time                                                                                                                          26.2421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2700


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0007 &  26.2422 f
  data arrival time                                                                                                                          26.2422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2701


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0507     0.0020 &  26.2422 f
  data arrival time                                                                                                                          26.2422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2702


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0021 &  26.2423 f
  data arrival time                                                                                                                          26.2423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2702


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0009 &  26.2424 f
  data arrival time                                                                                                                          26.2424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2703


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0022 &  26.2424 f
  data arrival time                                                                                                                          26.2424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2703


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0023 &  26.2425 f
  data arrival time                                                                                                                          26.2425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2704


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0010 &  26.2425 f
  data arrival time                                                                                                                          26.2425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2704


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0023 &  26.2425 f
  data arrival time                                                                                                                          26.2425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2704


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0024 &  26.2426 f
  data arrival time                                                                                                                          26.2426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2705


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0012 &  26.2427 f
  data arrival time                                                                                                                          26.2427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2706


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0025 &  26.2427 f
  data arrival time                                                                                                                          26.2427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2706


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0025 &  26.2427 f
  data arrival time                                                                                                                          26.2427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2706


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0013 &  26.2428 f
  data arrival time                                                                                                                          26.2428

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2428
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2707


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0026 &  26.2428 f
  data arrival time                                                                                                                          26.2428

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2428
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2707


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0026 &  26.2429 f
  data arrival time                                                                                                                          26.2429

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2429
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2708


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0027 &  26.2429 f
  data arrival time                                                                                                                          26.2429

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2429
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2708


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0014 &  26.2429 f
  data arrival time                                                                                                                          26.2429

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2429
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2708


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0027 &  26.2429 f
  data arrival time                                                                                                                          26.2429

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2429
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2708


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0028 &  26.2430 f
  data arrival time                                                                                                                          26.2430

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2430
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2709


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0028 &  26.2430 f
  data arrival time                                                                                                                          26.2430

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2430
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2709


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0015 &  26.2430 f
  data arrival time                                                                                                                          26.2430

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2430
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2709


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0029 &  26.2431 f
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2710


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0029 &  26.2431 f
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2710


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0029 &  26.2431 f
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2710


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0029 &  26.2431 f
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2710


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0029 &  26.2431 f
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2710


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0029 &  26.2431 f
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2710


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0503     0.1355 &  26.2402 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0685 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0505     0.0029 &  26.2431 f
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2710


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0017 &  26.2432 f
  data arrival time                                                                                                                          26.2432

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2432
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2711


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0018 &  26.2433 f
  data arrival time                                                                                                                          26.2433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2712


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0019 &  26.2434 f
  data arrival time                                                                                                                          26.2434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2713


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0020 &  26.2435 f
  data arrival time                                                                                                                          26.2435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2714


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0507     0.0021 &  26.2436 f
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2715


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0021 &  26.2436 f
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2715


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0053 &  26.2415 f
  data arrival time                                                                                                                          26.2415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2716


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0507     0.0022 &  26.2437 f
  data arrival time                                                                                                                          26.2437

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2437
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2717


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0507     0.0023 &  26.2438 f
  data arrival time                                                                                                                          26.2438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2717


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0024 &  26.2439 f
  data arrival time                                                                                                                          26.2439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2718


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0054 &  26.2417 f
  data arrival time                                                                                                                          26.2417

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2417
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2718


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0024 &  26.2439 f
  data arrival time                                                                                                                          26.2439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2718


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0025 &  26.2440 f
  data arrival time                                                                                                                          26.2440

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2719


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0055 &  26.2418 f
  data arrival time                                                                                                                          26.2418

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2418
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2719


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0057 &  26.2420 f
  data arrival time                                                                                                                          26.2420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2719


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0026 &  26.2441 f
  data arrival time                                                                                                                          26.2441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2720


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0026 &  26.2441 f
  data arrival time                                                                                                                          26.2441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2720


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0057 &  26.2420 f
  data arrival time                                                                                                                          26.2420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2721


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0027 &  26.2442 f
  data arrival time                                                                                                                          26.2442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2721


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0027 &  26.2442 f
  data arrival time                                                                                                                          26.2442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2721


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0027 &  26.2443 f
  data arrival time                                                                                                                          26.2443

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2443
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2722


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0058 &  26.2421 f
  data arrival time                                                                                                                          26.2421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2722


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0028 &  26.2443 f
  data arrival time                                                                                                                          26.2443

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2443
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2722


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0028 &  26.2443 f
  data arrival time                                                                                                                          26.2443

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2443
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2722


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0060 &  26.2423 f
  data arrival time                                                                                                                          26.2423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2722


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0028 &  26.2444 f
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2723


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0029 &  26.2444 f
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2723


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0029 &  26.2444 f
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2723


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0029 &  26.2444 f
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2723


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0029 &  26.2444 f
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2723


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0518     0.1047 &  26.1047 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0676 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0504     0.1368 &  26.2415 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0686 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0506     0.0029 &  26.2444 f
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0279    24.9721
  data required time                                                                                                                         24.9721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9721
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2723


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0059 &  26.2422 f
  data arrival time                                                                                                                          26.2422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2723


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0061 &  26.2424 f
  data arrival time                                                                                                                          26.2424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2724


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0060 &  26.2423 f
  data arrival time                                                                                                                          26.2423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2724


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0063 &  26.2426 f
  data arrival time                                                                                                                          26.2426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2725


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0062 &  26.2424 f
  data arrival time                                                                                                                          26.2424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2726


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0064 &  26.2427 f
  data arrival time                                                                                                                          26.2427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2726


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0063 &  26.2425 f
  data arrival time                                                                                                                          26.2425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2727


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0065 &  26.2428 f
  data arrival time                                                                                                                          26.2428

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2428
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2728


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0064 &  26.2427 f
  data arrival time                                                                                                                          26.2427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2728


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0065 &  26.2427 f
  data arrival time                                                                                                                          26.2427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2729


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0066 &  26.2429 f
  data arrival time                                                                                                                          26.2429

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2429
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2729


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0066 &  26.2429 f
  data arrival time                                                                                                                          26.2429

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2429
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2730


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0067 &  26.2431 f
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2730


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0067 &  26.2429 f
  data arrival time                                                                                                                          26.2429

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2429
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2730


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0068 &  26.2432 f
  data arrival time                                                                                                                          26.2432

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2432
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2731


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0068 &  26.2430 f
  data arrival time                                                                                                                          26.2430

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2430
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2731


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0069 &  26.2433 f
  data arrival time                                                                                                                          26.2433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2732


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0068 &  26.2431 f
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2732


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0070 &  26.2434 f
  data arrival time                                                                                                                          26.2434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2733


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0069 &  26.2432 f
  data arrival time                                                                                                                          26.2432

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2432
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2733


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0070 &  26.2433 f
  data arrival time                                                                                                                          26.2433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2734


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0071 &  26.2435 f
  data arrival time                                                                                                                          26.2435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2734


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0071 &  26.2433 f
  data arrival time                                                                                                                          26.2433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2734


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0072 &  26.2436 f
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2735


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0071 &  26.2434 f
  data arrival time                                                                                                                          26.2434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2735


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0073 &  26.2437 f
  data arrival time                                                                                                                          26.2437

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2437
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2736


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0072 &  26.2435 f
  data arrival time                                                                                                                          26.2435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2736


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0057 &  26.2426 f
  data arrival time                                                                                                                          26.2426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2736


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0072 &  26.2435 f
  data arrival time                                                                                                                          26.2435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2736


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0074 &  26.2437 f
  data arrival time                                                                                                                          26.2437

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2437
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2736


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0073 &  26.2436 f
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2737


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0073 &  26.2436 f
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2737


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0075 &  26.2438 f
  data arrival time                                                                                                                          26.2438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2737


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0058 &  26.2428 f
  data arrival time                                                                                                                          26.2428

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2428
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2738


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0074 &  26.2436 f
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2738


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0075 &  26.2439 f
  data arrival time                                                                                                                          26.2439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2738


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0074 &  26.2437 f
  data arrival time                                                                                                                          26.2437

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2437
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2738


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0074 &  26.2437 f
  data arrival time                                                                                                                          26.2437

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2437
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2738


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0075 &  26.2437 f
  data arrival time                                                                                                                          26.2437

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2437
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2739


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0076 &  26.2439 f
  data arrival time                                                                                                                          26.2439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2739


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0075 &  26.2438 f
  data arrival time                                                                                                                          26.2438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2739


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0059 &  26.2429 f
  data arrival time                                                                                                                          26.2429

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2429
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2739


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0075 &  26.2438 f
  data arrival time                                                                                                                          26.2438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2739


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0075 &  26.2438 f
  data arrival time                                                                                                                          26.2438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2739


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0075 &  26.2438 f
  data arrival time                                                                                                                          26.2438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2739


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1319 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0847 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0594     0.0075 &  26.2438 f
  data arrival time                                                                                                                          26.2438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2739


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0077 &  26.2440 f
  data arrival time                                                                                                                          26.2440

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2739


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0077 &  26.2441 f
  data arrival time                                                                                                                          26.2441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2740


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0071 &  26.2436 f
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2740


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0078 &  26.2441 f
  data arrival time                                                                                                                          26.2441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2740


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0061 &  26.2431 f
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2740


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0598     0.0034 &  26.2438 f
  data arrival time                                                                                                                          26.2438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2740


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0078 &  26.2442 f
  data arrival time                                                                                                                          26.2442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2741


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0079 &  26.2442 f
  data arrival time                                                                                                                          26.2442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2741


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0073 &  26.2438 f
  data arrival time                                                                                                                          26.2438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2741


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0062 &  26.2432 f
  data arrival time                                                                                                                          26.2432

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2432
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2742


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0079 &  26.2443 f
  data arrival time                                                                                                                          26.2443

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2443
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2742


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0598     0.0035 &  26.2440 f
  data arrival time                                                                                                                          26.2440

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2742


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0080 &  26.2443 f
  data arrival time                                                                                                                          26.2443

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2443
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2742


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0080 &  26.2443 f
  data arrival time                                                                                                                          26.2443

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2443
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2742


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0074 &  26.2439 f
  data arrival time                                                                                                                          26.2439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2743


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0080 &  26.2444 f
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2743


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0080 &  26.2444 f
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2743


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0064 &  26.2434 f
  data arrival time                                                                                                                          26.2434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2743


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0081 &  26.2444 f
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2743


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0081 &  26.2444 f
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2743


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0081 &  26.2444 f
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2743


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0586     0.1315 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0822 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0081 &  26.2444 f
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2743


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0037 &  26.2441 f
  data arrival time                                                                                                                          26.2441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2743


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0016 &  26.2445 f
  data arrival time                                                                                                                          26.2445

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2445
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2744


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0074 &  26.2437 f
  data arrival time                                                                                                                          26.2437

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2437
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2744


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0075 &  26.2441 f
  data arrival time                                                                                                                          26.2441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2744


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0629     0.0065 &  26.2435 f
  data arrival time                                                                                                                          26.2435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0310    24.9690
  data required time                                                                                                                         24.9690
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9690
  data arrival time                                                                                                                         -26.2435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2745


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0038 &  26.2442 f
  data arrival time                                                                                                                          26.2442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2745


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0077 &  26.2442 f
  data arrival time                                                                                                                          26.2442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2745


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0076 &  26.2439 f
  data arrival time                                                                                                                          26.2439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2745


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0017 &  26.2446 f
  data arrival time                                                                                                                          26.2446

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2446
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2745


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0628     0.0066 &  26.2436 f
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0310    24.9690
  data required time                                                                                                                         24.9690
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9690
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2746


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0040 &  26.2444 f
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2746


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0078 &  26.2443 f
  data arrival time                                                                                                                          26.2443

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2443
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2746


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0077 &  26.2440 f
  data arrival time                                                                                                                          26.2440

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2746


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0019 &  26.2448 f
  data arrival time                                                                                                                          26.2448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2747


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0628     0.0068 &  26.2437 f
  data arrival time                                                                                                                          26.2437

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0310    24.9690
  data required time                                                                                                                         24.9690
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9690
  data arrival time                                                                                                                         -26.2437
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2747


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0079 &  26.2444 f
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2747


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0041 &  26.2445 f
  data arrival time                                                                                                                          26.2445

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2445
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2748


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0078 &  26.2441 f
  data arrival time                                                                                                                          26.2441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2748


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0629     0.0068 &  26.2438 f
  data arrival time                                                                                                                          26.2438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0310    24.9690
  data required time                                                                                                                         24.9690
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9690
  data arrival time                                                                                                                         -26.2438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2748


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0020 &  26.2449 f
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2748


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0069 &  26.2439 f
  data arrival time                                                                                                                          26.2439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2749


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0080 &  26.2445 f
  data arrival time                                                                                                                          26.2445

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2445
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2749


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0042 &  26.2447 f
  data arrival time                                                                                                                          26.2447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2749


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0080 &  26.2442 f
  data arrival time                                                                                                                          26.2442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2749


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0021 &  26.2450 f
  data arrival time                                                                                                                          26.2450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2749


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0081 &  26.2446 f
  data arrival time                                                                                                                          26.2446

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2446
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2750


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0070 &  26.2440 f
  data arrival time                                                                                                                          26.2440

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2750


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0043 &  26.2448 f
  data arrival time                                                                                                                          26.2448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2750


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0071 &  26.2441 f
  data arrival time                                                                                                                          26.2441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2750


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0081 &  26.2444 f
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2750


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0082 &  26.2447 f
  data arrival time                                                                                                                          26.2447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2751


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0023 &  26.2452 f
  data arrival time                                                                                                                          26.2452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2751


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0072 &  26.2442 f
  data arrival time                                                                                                                          26.2442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2751


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0082 &  26.2445 f
  data arrival time                                                                                                                          26.2445

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2445
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2751


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0083 &  26.2448 f
  data arrival time                                                                                                                          26.2448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2752


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0600     0.0045 &  26.2449 f
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2752


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0024 &  26.2453 f
  data arrival time                                                                                                                          26.2453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2752


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0073 &  26.2443 f
  data arrival time                                                                                                                          26.2443

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2443
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2752


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0046 &  26.2450 f
  data arrival time                                                                                                                          26.2450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2752


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0084 &  26.2449 f
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2753


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0083 &  26.2446 f
  data arrival time                                                                                                                          26.2446

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2446
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2753


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0073 &  26.2443 f
  data arrival time                                                                                                                          26.2443

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2443
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2753


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0256 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0522     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0595     0.1317 &  26.2389 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0829 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0595     0.0063 &  26.2452 f
  data arrival time                                                                                                                          26.2452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2753


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0025 &  26.2454 f
  data arrival time                                                                                                                          26.2454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2753


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0085 &  26.2450 f
  data arrival time                                                                                                                          26.2450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2753


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0074 &  26.2444 f
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2754


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0084 &  26.2447 f
  data arrival time                                                                                                                          26.2447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2754


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0600     0.0047 &  26.2451 f
  data arrival time                                                                                                                          26.2451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2754


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0086 &  26.2451 f
  data arrival time                                                                                                                          26.2451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2754


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0075 &  26.2445 f
  data arrival time                                                                                                                          26.2445

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2445
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2754


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0353 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0507     0.1056 &  26.1056 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0615     0.1322 &  26.2378 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0870 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0615     0.0070 &  26.2448 f
  data arrival time                                                                                                                          26.2448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2754


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0588     0.0026 &  26.2455 f
  data arrival time                                                                                                                          26.2455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0300    24.9700
  data required time                                                                                                                         24.9700
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9700
  data arrival time                                                                                                                         -26.2455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2755


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0075 &  26.2445 f
  data arrival time                                                                                                                          26.2445

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2445
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2755


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0085 &  26.2448 f
  data arrival time                                                                                                                          26.2448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2755


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0601     0.0048 &  26.2452 f
  data arrival time                                                                                                                          26.2452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2755


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0086 &  26.2452 f
  data arrival time                                                                                                                          26.2452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2755


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0049 &  26.2453 f
  data arrival time                                                                                                                          26.2453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2755


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0076 &  26.2446 f
  data arrival time                                                                                                                          26.2446

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2446
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2755


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0086 &  26.2449 f
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2756


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0087 &  26.2452 f
  data arrival time                                                                                                                          26.2452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2756


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0587     0.0028 &  26.2457 f
  data arrival time                                                                                                                          26.2457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2756


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0076 &  26.2446 f
  data arrival time                                                                                                                          26.2446

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2446
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2756


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0050 &  26.2454 f
  data arrival time                                                                                                                          26.2454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2756


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0088 &  26.2453 f
  data arrival time                                                                                                                          26.2453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2756


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0077 &  26.2447 f
  data arrival time                                                                                                                          26.2447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2756


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0087 &  26.2450 f
  data arrival time                                                                                                                          26.2450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2757


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0077 &  26.2447 f
  data arrival time                                                                                                                          26.2447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2757


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0050 &  26.2455 f
  data arrival time                                                                                                                          26.2455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2757


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0256 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0522     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0595     0.1317 &  26.2389 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0829 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0595     0.0067 &  26.2456 f
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2757


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0089 &  26.2454 f
  data arrival time                                                                                                                          26.2454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2757


  Startpoint: Di0[24] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[24] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[24] (net)                                                                                          1   0.0334 
  DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0518     0.1065 &  26.1065 f
  BLOCK[0].RAM32.DIBUF[24].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0618     0.1320 &  26.2385 f
  BLOCK[0].RAM32.DIBUF[24].X (net)                                                                      32   0.0879 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0629     0.0063 &  26.2447 f
  data arrival time                                                                                                                          26.2447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0310    24.9690
  data required time                                                                                                                         24.9690
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9690
  data arrival time                                                                                                                         -26.2447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2757


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0587     0.0029 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2757


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0078 &  26.2448 f
  data arrival time                                                                                                                          26.2448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2757


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0078 &  26.2448 f
  data arrival time                                                                                                                          26.2448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2758


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0088 &  26.2451 f
  data arrival time                                                                                                                          26.2451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2758


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0332 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0531     0.1070 &  26.1070 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0596     0.1319 &  26.2389 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0827 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0596     0.0067 &  26.2456 f
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2758


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0089 &  26.2454 f
  data arrival time                                                                                                                          26.2454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2758


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0353 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0507     0.1056 &  26.1056 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0615     0.1322 &  26.2378 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0870 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0615     0.0073 &  26.2451 f
  data arrival time                                                                                                                          26.2451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2758


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0051 &  26.2455 f
  data arrival time                                                                                                                          26.2455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2758


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0442 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0493     0.1055 &  26.1055 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0626 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1328 &  26.2383 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0068 &  26.2451 f
  data arrival time                                                                                                                          26.2451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2758


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0079 &  26.2448 f
  data arrival time                                                                                                                          26.2448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2758


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0588     0.0029 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0300    24.9700
  data required time                                                                                                                         24.9700
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9700
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2758


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0079 &  26.2449 f
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2758


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0030 &  26.2459 f
  data arrival time                                                                                                                          26.2459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2758


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0079 &  26.2449 f
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2758


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0090 &  26.2455 f
  data arrival time                                                                                                                          26.2455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2758


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0079 &  26.2449 f
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2758


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0089 &  26.2452 f
  data arrival time                                                                                                                          26.2452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2759


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0079 &  26.2449 f
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2759


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0052 &  26.2456 f
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2759


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0079 &  26.2449 f
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2759


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0305 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0505     0.1049 &  26.1049 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1321 &  26.2370 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0079 &  26.2449 f
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2759


  Startpoint: Di0[24] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[24] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[24] (net)                                                                                          1   0.0334 
  DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0518     0.1065 &  26.1065 f
  BLOCK[0].RAM32.DIBUF[24].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0618     0.1320 &  26.2385 f
  BLOCK[0].RAM32.DIBUF[24].X (net)                                                                      32   0.0879 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0629     0.0064 &  26.2449 f
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0310    24.9690
  data required time                                                                                                                         24.9690
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9690
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2759


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0090 &  26.2456 f
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2759


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0353 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0507     0.1056 &  26.1056 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0615     0.1322 &  26.2378 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0870 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0615     0.0074 &  26.2453 f
  data arrival time                                                                                                                          26.2453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2759


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0090 &  26.2453 f
  data arrival time                                                                                                                          26.2453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2759


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0053 &  26.2457 f
  data arrival time                                                                                                                          26.2457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2759


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0031 &  26.2460 f
  data arrival time                                                                                                                          26.2460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2759


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0442 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0493     0.1055 &  26.1055 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0626 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1328 &  26.2383 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0069 &  26.2452 f
  data arrival time                                                                                                                          26.2452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2759


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0091 &  26.2456 f
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2759


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0256 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0522     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0595     0.1317 &  26.2389 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0829 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0595     0.0069 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2760


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0091 &  26.2456 f
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2760


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0053 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2760


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0032 &  26.2461 f
  data arrival time                                                                                                                          26.2461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2760


  Startpoint: Di0[24] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[24] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[24] (net)                                                                                          1   0.0334 
  DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0518     0.1065 &  26.1065 f
  BLOCK[0].RAM32.DIBUF[24].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0618     0.1320 &  26.2385 f
  BLOCK[0].RAM32.DIBUF[24].X (net)                                                                      32   0.0879 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0629     0.0065 &  26.2450 f
  data arrival time                                                                                                                          26.2450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0310    24.9690
  data required time                                                                                                                         24.9690
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9690
  data arrival time                                                                                                                         -26.2450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2760


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0091 &  26.2453 f
  data arrival time                                                                                                                          26.2453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2760


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0092 &  26.2457 f
  data arrival time                                                                                                                          26.2457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2760


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0054 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2760


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0353 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0507     0.1056 &  26.1056 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0615     0.1322 &  26.2378 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0870 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0615     0.0076 &  26.2454 f
  data arrival time                                                                                                                          26.2454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2760


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0332 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0531     0.1070 &  26.1070 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0596     0.1319 &  26.2389 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0827 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0596     0.0070 &  26.2459 f
  data arrival time                                                                                                                          26.2459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2761


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0442 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0493     0.1055 &  26.1055 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0626 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1328 &  26.2383 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0070 &  26.2454 f
  data arrival time                                                                                                                          26.2454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2761


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0092 &  26.2457 f
  data arrival time                                                                                                                          26.2457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2761


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0091 &  26.2454 f
  data arrival time                                                                                                                          26.2454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2761


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0092 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2761


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0033 &  26.2462 f
  data arrival time                                                                                                                          26.2462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2761


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0054 &  26.2459 f
  data arrival time                                                                                                                          26.2459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2761


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0256 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0522     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0595     0.1317 &  26.2389 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0829 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0595     0.0071 &  26.2460 f
  data arrival time                                                                                                                          26.2460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2761


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0093 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2761


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0093 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2761


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0055 &  26.2459 f
  data arrival time                                                                                                                          26.2459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2762


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0092 &  26.2455 f
  data arrival time                                                                                                                          26.2455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2762


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0093 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2762


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0034 &  26.2462 f
  data arrival time                                                                                                                          26.2462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2762


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0353 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0507     0.1056 &  26.1056 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0615     0.1322 &  26.2378 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0870 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0615     0.0077 &  26.2455 f
  data arrival time                                                                                                                          26.2455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2762


  Startpoint: Di0[24] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[24] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[24] (net)                                                                                          1   0.0334 
  DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0518     0.1065 &  26.1065 f
  BLOCK[0].RAM32.DIBUF[24].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0618     0.1320 &  26.2385 f
  BLOCK[0].RAM32.DIBUF[24].X (net)                                                                      32   0.0879 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0629     0.0067 &  26.2452 f
  data arrival time                                                                                                                          26.2452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0310    24.9690
  data required time                                                                                                                         24.9690
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9690
  data arrival time                                                                                                                         -26.2452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2762


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0093 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2762


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0332 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0531     0.1070 &  26.1070 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0596     0.1319 &  26.2389 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0827 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0596     0.0071 &  26.2460 f
  data arrival time                                                                                                                          26.2460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2762


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0093 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2762


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0226 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0497     0.1052 &  26.1052 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0634 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0603     0.1313 &  26.2365 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0849 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0603     0.0093 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0303    24.9697
  data required time                                                                                                                         24.9697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9697
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2762


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0055 &  26.2460 f
  data arrival time                                                                                                                          26.2460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2762


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0093 &  26.2455 f
  data arrival time                                                                                                                          26.2455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2762


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0442 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0493     0.1055 &  26.1055 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0626 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1328 &  26.2383 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0072 &  26.2455 f
  data arrival time                                                                                                                          26.2455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2762


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0256 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0522     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0595     0.1317 &  26.2389 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0829 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0595     0.0072 &  26.2461 f
  data arrival time                                                                                                                          26.2461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2762


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0034 &  26.2463 f
  data arrival time                                                                                                                          26.2463

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2762


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0056 &  26.2460 f
  data arrival time                                                                                                                          26.2460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2762


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0093 &  26.2456 f
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2763


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0056 &  26.2460 f
  data arrival time                                                                                                                          26.2460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2763


  Startpoint: Di0[24] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[24] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[24] (net)                                                                                          1   0.0334 
  DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0518     0.1065 &  26.1065 f
  BLOCK[0].RAM32.DIBUF[24].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0618     0.1320 &  26.2385 f
  BLOCK[0].RAM32.DIBUF[24].X (net)                                                                      32   0.0879 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0629     0.0068 &  26.2453 f
  data arrival time                                                                                                                          26.2453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0310    24.9690
  data required time                                                                                                                         24.9690
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9690
  data arrival time                                                                                                                         -26.2453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2763


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0035 &  26.2464 f
  data arrival time                                                                                                                          26.2464

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2763


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0056 &  26.2461 f
  data arrival time                                                                                                                          26.2461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2763


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0353 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0507     0.1056 &  26.1056 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0615     0.1322 &  26.2378 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0870 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0615     0.0078 &  26.2457 f
  data arrival time                                                                                                                          26.2457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2763


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0442 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0493     0.1055 &  26.1055 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0626 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1328 &  26.2383 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0073 &  26.2456 f
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2763


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0094 &  26.2457 f
  data arrival time                                                                                                                          26.2457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2763


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0332 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0531     0.1070 &  26.1070 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0596     0.1319 &  26.2389 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0827 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0596     0.0073 &  26.2462 f
  data arrival time                                                                                                                          26.2462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2763


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0593     0.1386 &  26.2434 f
  BLOCK[1].RAM32.DIBUF[13].X (net)                                                                      32   0.0882 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0597     0.0027 &  26.2461 f
  data arrival time                                                                                                                          26.2461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2763


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0057 &  26.2461 f
  data arrival time                                                                                                                          26.2461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2763


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0593     0.1386 &  26.2434 f
  BLOCK[1].RAM32.DIBUF[13].X (net)                                                                      32   0.0882 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0597     0.0027 &  26.2461 f
  data arrival time                                                                                                                          26.2461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2763


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0593     0.1386 &  26.2434 f
  BLOCK[1].RAM32.DIBUF[13].X (net)                                                                      32   0.0882 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0597     0.0027 &  26.2461 f
  data arrival time                                                                                                                          26.2461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2763


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0057 &  26.2461 f
  data arrival time                                                                                                                          26.2461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2764


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0035 &  26.2464 f
  data arrival time                                                                                                                          26.2464

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2764


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0256 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0522     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0595     0.1317 &  26.2389 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0829 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0595     0.0073 &  26.2462 f
  data arrival time                                                                                                                          26.2462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2764


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0057 &  26.2461 f
  data arrival time                                                                                                                          26.2461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2764


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0094 &  26.2457 f
  data arrival time                                                                                                                          26.2457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2764


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0057 &  26.2462 f
  data arrival time                                                                                                                          26.2462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2764


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0057 &  26.2462 f
  data arrival time                                                                                                                          26.2462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2764


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0249 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0495     0.1044 &  26.1044 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0628 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0594     0.1361 &  26.2404 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0863 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0599     0.0057 &  26.2462 f
  data arrival time                                                                                                                          26.2462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2764


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0036 &  26.2465 f
  data arrival time                                                                                                                          26.2465

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2764


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0353 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0507     0.1056 &  26.1056 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0654 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0615     0.1322 &  26.2378 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0870 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0615     0.0079 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2764


  Startpoint: Di0[23] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[23] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[23] (net)                                                                                          1   0.0395 
  DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1068 &  26.1068 f
  BLOCK[0].RAM32.DIBUF[23].A (net)                                                                       4   0.0676 
  BLOCK[0].RAM32.DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0607     0.1323 &  26.2390 f
  BLOCK[0].RAM32.DIBUF[23].X (net)                                                                      32   0.0857 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0607     0.0069 &  26.2460 f
  data arrival time                                                                                                                          26.2460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0304    24.9696
  data required time                                                                                                                         24.9696
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9696
  data arrival time                                                                                                                         -26.2460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2764


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0095 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2764


  Startpoint: Di0[20] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[20] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[20] (net)                                                                                          1   0.0366 
  DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0506     0.1081 &  26.1081 f
  BLOCK[0].RAM32.DIBUF[20].A (net)                                                                       4   0.0655 
  BLOCK[0].RAM32.DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0597     0.1327 &  26.2408 f
  BLOCK[0].RAM32.DIBUF[20].X (net)                                                                      32   0.0857 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0597     0.0054 &  26.2462 f
  data arrival time                                                                                                                          26.2462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2764


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0332 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0531     0.1070 &  26.1070 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0596     0.1319 &  26.2389 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0827 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0596     0.0074 &  26.2463 f
  data arrival time                                                                                                                          26.2463

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2764


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0036 &  26.2465 f
  data arrival time                                                                                                                          26.2465

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2765


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0259 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0513     0.1048 &  26.1048 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0593     0.1386 &  26.2434 f
  BLOCK[1].RAM32.DIBUF[13].X (net)                                                                      32   0.0882 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0598     0.0028 &  26.2463 f
  data arrival time                                                                                                                          26.2463

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0302    24.9698
  data required time                                                                                                                         24.9698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9698
  data arrival time                                                                                                                         -26.2463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2765


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0442 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0493     0.1055 &  26.1055 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0626 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0617     0.1328 &  26.2383 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0888 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0074 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2765


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0256 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0522     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0595     0.1317 &  26.2389 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0829 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0595     0.0074 &  26.2463 f
  data arrival time                                                                                                                          26.2463

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0301    24.9699
  data required time                                                                                                                         24.9699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9699
  data arrival time                                                                                                                         -26.2463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2765


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0266 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0496     0.1043 &  26.1043 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0637 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0616     0.1320 &  26.2363 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0875 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0095 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2765


  Startpoint: Di0[24] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[24] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[24] (net)                                                                                          1   0.0334 
  DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0518     0.1065 &  26.1065 f
  BLOCK[0].RAM32.DIBUF[24].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0618     0.1320 &  26.2385 f
  BLOCK[0].RAM32.DIBUF[24].X (net)                                                                      32   0.0879 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0632     0.0070 &  26.2454 f
  data arrival time                                                                                                                          26.2454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0311    24.9689
  data required time                                                                                                                         24.9689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9689
  data arrival time                                                                                                                         -26.2454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2765


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0388 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0514     0.1072 &  26.1072 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0667 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0583     0.1357 &  26.2429 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0864 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0586     0.0037 &  26.2466 f
  data arrival time                                                                                                                          26.2466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0299    24.9701
  data required time                                                                                                                         24.9701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9701
  data arrival time                                                                                                                         -26.2466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2765


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0740     0.0008 &  26.2267 r
  data arrival time                                                                                                                          26.2267

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2267
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3410


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0740     0.0010 &  26.2268 r
  data arrival time                                                                                                                          26.2268

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2268
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3412


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0740     0.0011 &  26.2270 r
  data arrival time                                                                                                                          26.2270

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2270
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3413


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0013 &  26.2271 r
  data arrival time                                                                                                                          26.2271

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2271
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3415


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0014 &  26.2273 r
  data arrival time                                                                                                                          26.2273

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2273
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3416


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0016 &  26.2274 r
  data arrival time                                                                                                                          26.2274

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2274
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3418


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0017 &  26.2275 r
  data arrival time                                                                                                                          26.2275

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2275
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3419


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0018 &  26.2277 r
  data arrival time                                                                                                                          26.2277

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2277
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3420


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0019 &  26.2278 r
  data arrival time                                                                                                                          26.2278

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2278
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3421


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0021 &  26.2279 r
  data arrival time                                                                                                                          26.2279

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2279
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3423


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0022 &  26.2280 r
  data arrival time                                                                                                                          26.2280

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2280
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3424


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0743     0.0023 &  26.2281 r
  data arrival time                                                                                                                          26.2281

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2281
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3425


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0024 &  26.2283 r
  data arrival time                                                                                                                          26.2283

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2283
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3427


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0025 &  26.2283 r
  data arrival time                                                                                                                          26.2283

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2283
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3427


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0026 &  26.2285 r
  data arrival time                                                                                                                          26.2285

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2285
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3428


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0743     0.0026 &  26.2285 r
  data arrival time                                                                                                                          26.2285

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2285
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3428


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0027 &  26.2285 r
  data arrival time                                                                                                                          26.2285

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2285
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3429


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0028 &  26.2286 r
  data arrival time                                                                                                                          26.2286

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2286
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3430


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0028 &  26.2287 r
  data arrival time                                                                                                                          26.2287

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2287
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3430


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0029 &  26.2288 r
  data arrival time                                                                                                                          26.2288

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2288
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3431


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0030 &  26.2288 r
  data arrival time                                                                                                                          26.2288

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2288
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3432


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0030 &  26.2289 r
  data arrival time                                                                                                                          26.2289

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2289
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3432


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0031 &  26.2289 r
  data arrival time                                                                                                                          26.2289

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2289
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3433


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0031 &  26.2290 r
  data arrival time                                                                                                                          26.2290

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2290
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3433


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0031 &  26.2290 r
  data arrival time                                                                                                                          26.2290

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2290
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3433


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0032 &  26.2290 r
  data arrival time                                                                                                                          26.2290

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2290
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3434


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0032 &  26.2290 r
  data arrival time                                                                                                                          26.2290

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2290
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3434


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0032 &  26.2291 r
  data arrival time                                                                                                                          26.2291

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2291
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3434


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0032 &  26.2291 r
  data arrival time                                                                                                                          26.2291

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2291
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3434


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0033 &  26.2291 r
  data arrival time                                                                                                                          26.2291

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2291
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3435


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0033 &  26.2291 r
  data arrival time                                                                                                                          26.2291

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2291
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3435


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1266 &  26.2258 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0033 &  26.2291 r
  data arrival time                                                                                                                          26.2291

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2291
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3435


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0007 &  26.2305 r
  data arrival time                                                                                                                          26.2305

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2305
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3448


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0009 &  26.2306 r
  data arrival time                                                                                                                          26.2306

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2306
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3450


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0736     0.0007 &  26.2308 r
  data arrival time                                                                                                                          26.2308

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2308
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3451


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0010 &  26.2308 r
  data arrival time                                                                                                                          26.2308

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2308
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3451


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0736     0.0008 &  26.2309 r
  data arrival time                                                                                                                          26.2309

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2309
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3452


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0012 &  26.2309 r
  data arrival time                                                                                                                          26.2309

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2309
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3453


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0736     0.0010 &  26.2311 r
  data arrival time                                                                                                                          26.2311

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2311
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3454


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0013 &  26.2311 r
  data arrival time                                                                                                                          26.2311

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2311
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3454


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0736     0.0011 &  26.2312 r
  data arrival time                                                                                                                          26.2312

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2312
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3455


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0015 &  26.2312 r
  data arrival time                                                                                                                          26.2312

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2312
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3456


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0013 &  26.2314 r
  data arrival time                                                                                                                          26.2314

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2314
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3457


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0016 &  26.2313 r
  data arrival time                                                                                                                          26.2313

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2313
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3457


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0014 &  26.2315 r
  data arrival time                                                                                                                          26.2315

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2315
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3458


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0017 &  26.2315 r
  data arrival time                                                                                                                          26.2315

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2315
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3458


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0018 &  26.2316 r
  data arrival time                                                                                                                          26.2316

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2316
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3459


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0016 &  26.2316 r
  data arrival time                                                                                                                          26.2316

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2316
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3460


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0017 &  26.2317 r
  data arrival time                                                                                                                          26.2317

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2317
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3461


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0020 &  26.2317 r
  data arrival time                                                                                                                          26.2317

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2317
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3461


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0021 &  26.2318 r
  data arrival time                                                                                                                          26.2318

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2318
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3462


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0018 &  26.2319 r
  data arrival time                                                                                                                          26.2319

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2319
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3462


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0744     0.0022 &  26.2319 r
  data arrival time                                                                                                                          26.2319

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2319
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3463


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0019 &  26.2320 r
  data arrival time                                                                                                                          26.2320

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2320
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3463


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0020 &  26.2321 r
  data arrival time                                                                                                                          26.2321

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2321
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3464


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0743     0.0023 &  26.2321 r
  data arrival time                                                                                                                          26.2321

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2321
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3465


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0024 &  26.2321 r
  data arrival time                                                                                                                          26.2321

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2321
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3465


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0021 &  26.2322 r
  data arrival time                                                                                                                          26.2322

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2322
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3465


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0743     0.0025 &  26.2323 r
  data arrival time                                                                                                                          26.2323

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2323
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3467


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0744     0.0025 &  26.2323 r
  data arrival time                                                                                                                          26.2323

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2323
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3467


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0738     0.0023 &  26.2324 r
  data arrival time                                                                                                                          26.2324

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2324
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3467


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0026 &  26.2323 r
  data arrival time                                                                                                                          26.2323

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2323
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3467


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0023 &  26.2324 r
  data arrival time                                                                                                                          26.2324

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2324
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3467


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0027 &  26.2324 r
  data arrival time                                                                                                                          26.2324

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2324
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3468


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0738     0.0024 &  26.2325 r
  data arrival time                                                                                                                          26.2325

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2325
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3468


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0027 &  26.2325 r
  data arrival time                                                                                                                          26.2325

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2325
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3469


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0025 &  26.2325 r
  data arrival time                                                                                                                          26.2325

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2325
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3469


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0028 &  26.2326 r
  data arrival time                                                                                                                          26.2326

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2326
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3469


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0026 &  26.2326 r
  data arrival time                                                                                                                          26.2326

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2326
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3470


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0029 &  26.2326 r
  data arrival time                                                                                                                          26.2326

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2326
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3470


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0026 &  26.2327 r
  data arrival time                                                                                                                          26.2327

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2327
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3470


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0029 &  26.2327 r
  data arrival time                                                                                                                          26.2327

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2327
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3470


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0030 &  26.2327 r
  data arrival time                                                                                                                          26.2327

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2327
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3471


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0027 &  26.2328 r
  data arrival time                                                                                                                          26.2328

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2328
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3471


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0030 &  26.2328 r
  data arrival time                                                                                                                          26.2328

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2328
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3471


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0030 &  26.2328 r
  data arrival time                                                                                                                          26.2328

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2328
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3472


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0028 &  26.2328 r
  data arrival time                                                                                                                          26.2328

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2328
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3472


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0031 &  26.2328 r
  data arrival time                                                                                                                          26.2328

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2328
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3472


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0031 &  26.2328 r
  data arrival time                                                                                                                          26.2328

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2328
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3472


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0028 &  26.2329 r
  data arrival time                                                                                                                          26.2329

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2329
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3472


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0031 &  26.2329 r
  data arrival time                                                                                                                          26.2329

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2329
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3472


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0031 &  26.2329 r
  data arrival time                                                                                                                          26.2329

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2329
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3473


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0029 &  26.2329 r
  data arrival time                                                                                                                          26.2329

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2329
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3473


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0032 &  26.2329 r
  data arrival time                                                                                                                          26.2329

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2329
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3473


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0032 &  26.2329 r
  data arrival time                                                                                                                          26.2329

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2329
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3473


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0740     0.1281 &  26.2298 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0731 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0032 &  26.2329 r
  data arrival time                                                                                                                          26.2329

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2329
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3473


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0029 &  26.2330 r
  data arrival time                                                                                                                          26.2330

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2330
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3473


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0030 &  26.2330 r
  data arrival time                                                                                                                          26.2330

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2330
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3474


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0030 &  26.2331 r
  data arrival time                                                                                                                          26.2331

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2331
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3474


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0030 &  26.2331 r
  data arrival time                                                                                                                          26.2331

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2331
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3474


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0031 &  26.2331 r
  data arrival time                                                                                                                          26.2331

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2331
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3475


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0031 &  26.2331 r
  data arrival time                                                                                                                          26.2331

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2331
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3475


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0031 &  26.2332 r
  data arrival time                                                                                                                          26.2332

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2332
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3475


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0031 &  26.2332 r
  data arrival time                                                                                                                          26.2332

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2332
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3475


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0031 &  26.2332 r
  data arrival time                                                                                                                          26.2332

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2332
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3475


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0735     0.1308 &  26.2301 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0725 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0737     0.0031 &  26.2332 r
  data arrival time                                                                                                                          26.2332

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2332
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3475


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0740     0.0007 &  26.2336 r
  data arrival time                                                                                                                          26.2336

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2336
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3479


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0740     0.0009 &  26.2337 r
  data arrival time                                                                                                                          26.2337

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2337
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3481


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0740     0.0011 &  26.2339 r
  data arrival time                                                                                                                          26.2339

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2339
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3482


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0740     0.0012 &  26.2341 r
  data arrival time                                                                                                                          26.2341

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2341
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3484


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0740     0.0013 &  26.2342 r
  data arrival time                                                                                                                          26.2342

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2342
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3485


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0015 &  26.2343 r
  data arrival time                                                                                                                          26.2343

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2343
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3487


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0016 &  26.2344 r
  data arrival time                                                                                                                          26.2344

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2344
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3488


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0738     0.0007 &  26.2346 r
  data arrival time                                                                                                                          26.2346

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2346
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3489


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0018 &  26.2346 r
  data arrival time                                                                                                                          26.2346

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2346
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3489


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0738     0.0008 &  26.2347 r
  data arrival time                                                                                                                          26.2347

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2347
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3490


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0019 &  26.2347 r
  data arrival time                                                                                                                          26.2347

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2347
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3490


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0020 &  26.2348 r
  data arrival time                                                                                                                          26.2348

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2348
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3492


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0738     0.0010 &  26.2349 r
  data arrival time                                                                                                                          26.2349

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2349
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3492


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0021 &  26.2349 r
  data arrival time                                                                                                                          26.2349

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2349
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3493


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0738     0.0011 &  26.2350 r
  data arrival time                                                                                                                          26.2350

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2350
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3493


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0743     0.0022 &  26.2350 r
  data arrival time                                                                                                                          26.2350

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2350
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3494


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0738     0.0013 &  26.2352 r
  data arrival time                                                                                                                          26.2352

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2352
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3495


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0024 &  26.2352 r
  data arrival time                                                                                                                          26.2352

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2352
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3496


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0024 &  26.2352 r
  data arrival time                                                                                                                          26.2352

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2352
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3496


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0738     0.0014 &  26.2353 r
  data arrival time                                                                                                                          26.2353

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1143    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2353
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3496


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0742     0.0026 &  26.2354 r
  data arrival time                                                                                                                          26.2354

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2354
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3497


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0743     0.0026 &  26.2354 r
  data arrival time                                                                                                                          26.2354

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2354
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3498


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0738     0.0016 &  26.2354 r
  data arrival time                                                                                                                          26.2354

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8857
  data required time                                                                                                                         24.8857
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8857
  data arrival time                                                                                                                         -26.2354
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3498


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0026 &  26.2355 r
  data arrival time                                                                                                                          26.2355

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2355
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3498


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0738     0.0017 &  26.2355 r
  data arrival time                                                                                                                          26.2355

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2355
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3499


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0027 &  26.2355 r
  data arrival time                                                                                                                          26.2355

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2355
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3499


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0028 &  26.2356 r
  data arrival time                                                                                                                          26.2356

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2356
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3500


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0738     0.0018 &  26.2357 r
  data arrival time                                                                                                                          26.2357

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2357
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3500


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0028 &  26.2357 r
  data arrival time                                                                                                                          26.2357

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2357
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3500


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0029 &  26.2357 r
  data arrival time                                                                                                                          26.2357

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2357
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3501


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0019 &  26.2358 r
  data arrival time                                                                                                                          26.2358

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2358
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3501


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0029 &  26.2358 r
  data arrival time                                                                                                                          26.2358

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2358
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3501


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0030 &  26.2358 r
  data arrival time                                                                                                                          26.2358

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2358
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3502


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0030 &  26.2359 r
  data arrival time                                                                                                                          26.2359

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2359
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3502


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0020 &  26.2359 r
  data arrival time                                                                                                                          26.2359

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2359
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3502


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0031 &  26.2359 r
  data arrival time                                                                                                                          26.2359

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2359
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3503


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0031 &  26.2359 r
  data arrival time                                                                                                                          26.2359

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2359
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3503


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0031 &  26.2360 r
  data arrival time                                                                                                                          26.2360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3503


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0740     0.0021 &  26.2360 r
  data arrival time                                                                                                                          26.2360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3503


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0031 &  26.2360 r
  data arrival time                                                                                                                          26.2360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3503


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0032 &  26.2360 r
  data arrival time                                                                                                                          26.2360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3504


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0032 &  26.2360 r
  data arrival time                                                                                                                          26.2360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3504


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0032 &  26.2360 r
  data arrival time                                                                                                                          26.2360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3504


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0739     0.1336 &  26.2328 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0729 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0741     0.0032 &  26.2360 r
  data arrival time                                                                                                                          26.2360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3504


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0023 &  26.2362 r
  data arrival time                                                                                                                          26.2362

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2362
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3505


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0023 &  26.2362 r
  data arrival time                                                                                                                          26.2362

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2362
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3505


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0740     0.0025 &  26.2363 r
  data arrival time                                                                                                                          26.2363

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2363
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3507


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0740     0.0025 &  26.2364 r
  data arrival time                                                                                                                          26.2364

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2364
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3507


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0026 &  26.2364 r
  data arrival time                                                                                                                          26.2364

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2364
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3508


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0007 &  26.2364 r
  data arrival time                                                                                                                          26.2364

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2364
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3508


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0026 &  26.2365 r
  data arrival time                                                                                                                          26.2365

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2365
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3508


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0027 &  26.2366 r
  data arrival time                                                                                                                          26.2366

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2366
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3509


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0008 &  26.2365 r
  data arrival time                                                                                                                          26.2365

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2365
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3509


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0028 &  26.2366 r
  data arrival time                                                                                                                          26.2366

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2366
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3510


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0028 &  26.2367 r
  data arrival time                                                                                                                          26.2367

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2367
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3510


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0029 &  26.2367 r
  data arrival time                                                                                                                          26.2367

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2367
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3511


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0010 &  26.2367 r
  data arrival time                                                                                                                          26.2367

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2367
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3511


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0029 &  26.2368 r
  data arrival time                                                                                                                          26.2368

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2368
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3511


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0030 &  26.2368 r
  data arrival time                                                                                                                          26.2368

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2368
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3512


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0030 &  26.2369 r
  data arrival time                                                                                                                          26.2369

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2369
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3512


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0030 &  26.2369 r
  data arrival time                                                                                                                          26.2369

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2369
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3513


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0012 &  26.2368 r
  data arrival time                                                                                                                          26.2368

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2368
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3513


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0031 &  26.2369 r
  data arrival time                                                                                                                          26.2369

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2369
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3513


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0031 &  26.2370 r
  data arrival time                                                                                                                          26.2370

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2370
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3513


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0031 &  26.2370 r
  data arrival time                                                                                                                          26.2370

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2370
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3513


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0031 &  26.2370 r
  data arrival time                                                                                                                          26.2370

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2370
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3513


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0031 &  26.2370 r
  data arrival time                                                                                                                          26.2370

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2370
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3513


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0709     0.0993 &  26.0993 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0662 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0737     0.1346 &  26.2339 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0727 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0739     0.0031 &  26.2370 r
  data arrival time                                                                                                                          26.2370

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2370
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3514


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0013 &  26.2370 r
  data arrival time                                                                                                                          26.2370

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2370
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3514


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0014 &  26.2371 r
  data arrival time                                                                                                                          26.2371

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2371
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3515


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0016 &  26.2373 r
  data arrival time                                                                                                                          26.2373

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2373
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3517


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0017 &  26.2374 r
  data arrival time                                                                                                                          26.2374

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2374
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3518


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0018 &  26.2375 r
  data arrival time                                                                                                                          26.2375

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2375
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3519


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0019 &  26.2376 r
  data arrival time                                                                                                                          26.2376

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2376
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3521


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0021 &  26.2378 r
  data arrival time                                                                                                                          26.2378

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2378
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3522


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0022 &  26.2378 r
  data arrival time                                                                                                                          26.2378

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2378
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3523


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0024 &  26.2380 r
  data arrival time                                                                                                                          26.2380

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2380
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3525


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0758     0.0024 &  26.2380 r
  data arrival time                                                                                                                          26.2380

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2380
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3525


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0758     0.0025 &  26.2381 r
  data arrival time                                                                                                                          26.2381

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2381
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3526


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0025 &  26.2382 r
  data arrival time                                                                                                                          26.2382

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2382
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3526


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0026 &  26.2383 r
  data arrival time                                                                                                                          26.2383

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2383
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3527


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0027 &  26.2384 r
  data arrival time                                                                                                                          26.2384

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2384
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3528


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0028 &  26.2384 r
  data arrival time                                                                                                                          26.2384

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2384
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3529


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0028 &  26.2385 r
  data arrival time                                                                                                                          26.2385

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2385
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3529


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0748     0.0007 &  26.2386 r
  data arrival time                                                                                                                          26.2386

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2386
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3530


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0029 &  26.2386 r
  data arrival time                                                                                                                          26.2386

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2386
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3530


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0029 &  26.2386 r
  data arrival time                                                                                                                          26.2386

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2386
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3531


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0030 &  26.2387 r
  data arrival time                                                                                                                          26.2387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3531


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0009 &  26.2387 r
  data arrival time                                                                                                                          26.2387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3531


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0030 &  26.2387 r
  data arrival time                                                                                                                          26.2387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3531


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0031 &  26.2388 r
  data arrival time                                                                                                                          26.2388

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2388
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3532


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0031 &  26.2388 r
  data arrival time                                                                                                                          26.2388

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2388
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3532


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0031 &  26.2388 r
  data arrival time                                                                                                                          26.2388

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2388
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3532


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0032 &  26.2388 r
  data arrival time                                                                                                                          26.2388

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2388
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3533


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0010 &  26.2389 r
  data arrival time                                                                                                                          26.2389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3533


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0032 &  26.2389 r
  data arrival time                                                                                                                          26.2389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3533


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0032 &  26.2389 r
  data arrival time                                                                                                                          26.2389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3533


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0032 &  26.2389 r
  data arrival time                                                                                                                          26.2389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3533


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0756     0.1340 &  26.2357 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0751 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0032 &  26.2389 r
  data arrival time                                                                                                                          26.2389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3533


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0012 &  26.2391 r
  data arrival time                                                                                                                          26.2391

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2391
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3534


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0013 &  26.2392 r
  data arrival time                                                                                                                          26.2392

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2392
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3536


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0015 &  26.2393 r
  data arrival time                                                                                                                          26.2393

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2393
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3537


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0016 &  26.2395 r
  data arrival time                                                                                                                          26.2395

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2395
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3538


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0062 &  26.2389 r
  data arrival time                                                                                                                          26.2389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3539


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0018 &  26.2396 r
  data arrival time                                                                                                                          26.2396

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2396
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3540


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0019 &  26.2397 r
  data arrival time                                                                                                                          26.2397

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2397
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3541


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0063 &  26.2391 r
  data arrival time                                                                                                                          26.2391

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2391
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3541


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0020 &  26.2398 r
  data arrival time                                                                                                                          26.2398

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2398
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3542


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0065 &  26.2393 r
  data arrival time                                                                                                                          26.2393

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2393
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3543


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0021 &  26.2399 r
  data arrival time                                                                                                                          26.2399

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2399
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3543


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0007 &  26.2400 r
  data arrival time                                                                                                                          26.2400

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2400
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3544


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0066 &  26.2394 r
  data arrival time                                                                                                                          26.2394

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2394
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3544


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0751     0.0022 &  26.2400 r
  data arrival time                                                                                                                          26.2400

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2400
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3544


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0008 &  26.2401 r
  data arrival time                                                                                                                          26.2401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3545


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0897     0.0067 &  26.2396 r
  data arrival time                                                                                                                          26.2396

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2396
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3546


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0068 &  26.2395 r
  data arrival time                                                                                                                          26.2395

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2395
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3546


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0024 &  26.2402 r
  data arrival time                                                                                                                          26.2402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3546


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0024 &  26.2402 r
  data arrival time                                                                                                                          26.2402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3546


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0010 &  26.2403 r
  data arrival time                                                                                                                          26.2403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3547


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0069 &  26.2397 r
  data arrival time                                                                                                                          26.2397

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2397
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3547


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0026 &  26.2404 r
  data arrival time                                                                                                                          26.2404

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2404
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3548


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0751     0.0026 &  26.2404 r
  data arrival time                                                                                                                          26.2404

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2404
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3548


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0011 &  26.2404 r
  data arrival time                                                                                                                          26.2404

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2404
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3548


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0913     0.0070 &  26.2398 r
  data arrival time                                                                                                                          26.2398

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2398
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3548


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0026 &  26.2405 r
  data arrival time                                                                                                                          26.2405

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2405
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3549


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0071 &  26.2400 r
  data arrival time                                                                                                                          26.2400

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2400
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3549


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0027 &  26.2406 r
  data arrival time                                                                                                                          26.2406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3550


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0013 &  26.2406 r
  data arrival time                                                                                                                          26.2406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3550


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0912     0.0072 &  26.2400 r
  data arrival time                                                                                                                          26.2400

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2400
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3550


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0028 &  26.2406 r
  data arrival time                                                                                                                          26.2406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3550


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0072 &  26.2401 r
  data arrival time                                                                                                                          26.2401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3551


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0028 &  26.2407 r
  data arrival time                                                                                                                          26.2407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3551


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0014 &  26.2407 r
  data arrival time                                                                                                                          26.2407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3551


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0911     0.0073 &  26.2401 r
  data arrival time                                                                                                                          26.2401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3551


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0029 &  26.2407 r
  data arrival time                                                                                                                          26.2407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3551


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0030 &  26.2408 r
  data arrival time                                                                                                                          26.2408

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2408
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3552


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0074 &  26.2403 r
  data arrival time                                                                                                                          26.2403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3552


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0030 &  26.2408 r
  data arrival time                                                                                                                          26.2408

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2408
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3552


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0016 &  26.2408 r
  data arrival time                                                                                                                          26.2408

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2408
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3552


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0030 &  26.2409 r
  data arrival time                                                                                                                          26.2409

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2409
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3553


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0912     0.0075 &  26.2403 r
  data arrival time                                                                                                                          26.2403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3553


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0031 &  26.2409 r
  data arrival time                                                                                                                          26.2409

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2409
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3553


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0911     0.0075 &  26.2403 r
  data arrival time                                                                                                                          26.2403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3553


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0075 &  26.2404 r
  data arrival time                                                                                                                          26.2404

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2404
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3553


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0031 &  26.2410 r
  data arrival time                                                                                                                          26.2410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3554


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0017 &  26.2410 r
  data arrival time                                                                                                                          26.2410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3554


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0031 &  26.2410 r
  data arrival time                                                                                                                          26.2410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3554


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0032 &  26.2410 r
  data arrival time                                                                                                                          26.2410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3554


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0032 &  26.2410 r
  data arrival time                                                                                                                          26.2410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3554


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0076 &  26.2404 r
  data arrival time                                                                                                                          26.2404

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2404
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3554


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0032 &  26.2410 r
  data arrival time                                                                                                                          26.2410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3554


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0032 &  26.2411 r
  data arrival time                                                                                                                          26.2411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3554


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1361 &  26.2378 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0749     0.0032 &  26.2411 r
  data arrival time                                                                                                                          26.2411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3555


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0018 &  26.2411 r
  data arrival time                                                                                                                          26.2411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3555


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0901     0.0077 &  26.2405 r
  data arrival time                                                                                                                          26.2405

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2405
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3555


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0077 &  26.2405 r
  data arrival time                                                                                                                          26.2405

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2405
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3555


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0019 &  26.2412 r
  data arrival time                                                                                                                          26.2412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3556


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0078 &  26.2406 r
  data arrival time                                                                                                                          26.2406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3556


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0900     0.0078 &  26.2406 r
  data arrival time                                                                                                                          26.2406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3556


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0079 &  26.2407 r
  data arrival time                                                                                                                          26.2407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3557


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0020 &  26.2413 r
  data arrival time                                                                                                                          26.2413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3557


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0080 &  26.2408 r
  data arrival time                                                                                                                          26.2408

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2408
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3558


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0080 &  26.2408 r
  data arrival time                                                                                                                          26.2408

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2408
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3558


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0021 &  26.2414 r
  data arrival time                                                                                                                          26.2414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3558


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0081 &  26.2408 r
  data arrival time                                                                                                                          26.2408

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2408
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3559


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0081 &  26.2409 r
  data arrival time                                                                                                                          26.2409

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2409
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3559


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0899     0.0081 &  26.2410 r
  data arrival time                                                                                                                          26.2410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3559


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0900     0.0082 &  26.2410 r
  data arrival time                                                                                                                          26.2410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3560


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0082 &  26.2410 r
  data arrival time                                                                                                                          26.2410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3560


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0023 &  26.2416 r
  data arrival time                                                                                                                          26.2416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3560


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0751     0.0023 &  26.2416 r
  data arrival time                                                                                                                          26.2416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3560


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0083 &  26.2411 r
  data arrival time                                                                                                                          26.2411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3561


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0901     0.0083 &  26.2411 r
  data arrival time                                                                                                                          26.2411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3561


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0083 &  26.2411 r
  data arrival time                                                                                                                          26.2411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3561


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0085 &  26.2410 r
  data arrival time                                                                                                                          26.2410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3561


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0084 &  26.2412 r
  data arrival time                                                                                                                          26.2412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3562


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0025 &  26.2418 r
  data arrival time                                                                                                                          26.2418

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2418
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3562


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0084 &  26.2412 r
  data arrival time                                                                                                                          26.2412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3562


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0751     0.0025 &  26.2418 r
  data arrival time                                                                                                                          26.2418

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2418
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3562


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0084 &  26.2412 r
  data arrival time                                                                                                                          26.2412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3562


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0026 &  26.2419 r
  data arrival time                                                                                                                          26.2419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3563


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0085 &  26.2413 r
  data arrival time                                                                                                                          26.2413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3563


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0085 &  26.2413 r
  data arrival time                                                                                                                          26.2413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3563


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0085 &  26.2413 r
  data arrival time                                                                                                                          26.2413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3563


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0087 &  26.2412 r
  data arrival time                                                                                                                          26.2412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3563


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0027 &  26.2419 r
  data arrival time                                                                                                                          26.2419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3563


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0086 &  26.2413 r
  data arrival time                                                                                                                          26.2413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3563


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0086 &  26.2413 r
  data arrival time                                                                                                                          26.2413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3564


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0086 &  26.2414 r
  data arrival time                                                                                                                          26.2414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3564


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0086 &  26.2414 r
  data arrival time                                                                                                                          26.2414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3564


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0027 &  26.2420 r
  data arrival time                                                                                                                          26.2420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3564


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0086 &  26.2414 r
  data arrival time                                                                                                                          26.2414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3564


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0086 &  26.2414 r
  data arrival time                                                                                                                          26.2414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3564


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0086 &  26.2414 r
  data arrival time                                                                                                                          26.2414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3564


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0902     0.1322 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0910     0.0086 &  26.2414 r
  data arrival time                                                                                                                          26.2414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3564


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0089 &  26.2414 r
  data arrival time                                                                                                                          26.2414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3564


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0086 &  26.2415 r
  data arrival time                                                                                                                          26.2415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3565


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0028 &  26.2421 r
  data arrival time                                                                                                                          26.2421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3565


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0029 &  26.2421 r
  data arrival time                                                                                                                          26.2421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3565


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0087 &  26.2416 r
  data arrival time                                                                                                                          26.2416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3565


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0029 &  26.2422 r
  data arrival time                                                                                                                          26.2422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3566


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0090 &  26.2415 r
  data arrival time                                                                                                                          26.2415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3566


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0088 &  26.2417 r
  data arrival time                                                                                                                          26.2417

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2417
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3566


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0030 &  26.2422 r
  data arrival time                                                                                                                          26.2422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3566


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0030 &  26.2423 r
  data arrival time                                                                                                                          26.2423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3567


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0089 &  26.2417 r
  data arrival time                                                                                                                          26.2417

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2417
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3567


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0030 &  26.2423 r
  data arrival time                                                                                                                          26.2423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3567


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0091 &  26.2417 r
  data arrival time                                                                                                                          26.2417

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2417
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3567


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0031 &  26.2424 r
  data arrival time                                                                                                                          26.2424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3567


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0089 &  26.2418 r
  data arrival time                                                                                                                          26.2418

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2418
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3568


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0031 &  26.2424 r
  data arrival time                                                                                                                          26.2424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3568


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0031 &  26.2424 r
  data arrival time                                                                                                                          26.2424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3568


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0032 &  26.2424 r
  data arrival time                                                                                                                          26.2424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3568


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0090 &  26.2419 r
  data arrival time                                                                                                                          26.2419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3568


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0032 &  26.2424 r
  data arrival time                                                                                                                          26.2424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3568


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0032 &  26.2424 r
  data arrival time                                                                                                                          26.2424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3568


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0754     0.1017 &  26.1017 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0715 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1376 &  26.2393 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0742 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0032 &  26.2425 r
  data arrival time                                                                                                                          26.2425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3568


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0091 &  26.2419 r
  data arrival time                                                                                                                          26.2419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3569


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0093 &  26.2418 r
  data arrival time                                                                                                                          26.2418

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2418
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3569


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0091 &  26.2420 r
  data arrival time                                                                                                                          26.2420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3569


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0092 &  26.2420 r
  data arrival time                                                                                                                          26.2420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3570


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0094 &  26.2419 r
  data arrival time                                                                                                                          26.2419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3570


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0092 &  26.2421 r
  data arrival time                                                                                                                          26.2421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3570


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0089 &  26.2419 r
  data arrival time                                                                                                                          26.2419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3570


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0092 &  26.2421 r
  data arrival time                                                                                                                          26.2421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3571


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0093 &  26.2421 r
  data arrival time                                                                                                                          26.2421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3571


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0093 &  26.2422 r
  data arrival time                                                                                                                          26.2422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3571


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0093 &  26.2422 r
  data arrival time                                                                                                                          26.2422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3571


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0096 &  26.2421 r
  data arrival time                                                                                                                          26.2421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3572


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0094 &  26.2422 r
  data arrival time                                                                                                                          26.2422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3572


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0094 &  26.2422 r
  data arrival time                                                                                                                          26.2422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3572


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0094 &  26.2422 r
  data arrival time                                                                                                                          26.2422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3572


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0887     0.1313 &  26.2328 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0877 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0898     0.0094 &  26.2422 r
  data arrival time                                                                                                                          26.2422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3572


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0091 &  26.2420 r
  data arrival time                                                                                                                          26.2420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3572


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0097 &  26.2422 r
  data arrival time                                                                                                                          26.2422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3573


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0093 &  26.2422 r
  data arrival time                                                                                                                          26.2422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3573


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0098 &  26.2423 r
  data arrival time                                                                                                                          26.2423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3574


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0099 &  26.2424 r
  data arrival time                                                                                                                          26.2424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3575


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0956     0.0094 &  26.2423 r
  data arrival time                                                                                                                          26.2423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3575


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0100 &  26.2425 r
  data arrival time                                                                                                                          26.2425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3576


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0955     0.0095 &  26.2425 r
  data arrival time                                                                                                                          26.2425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3576


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0101 &  26.2426 r
  data arrival time                                                                                                                          26.2426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3577


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0760     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0901     0.1313 &  26.2351 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0913     0.0076 &  26.2427 r
  data arrival time                                                                                                                          26.2427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3577


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0934     0.0059 &  26.2426 r
  data arrival time                                                                                                                          26.2426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3578


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0102 &  26.2427 r
  data arrival time                                                                                                                          26.2427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3578


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0097 &  26.2427 r
  data arrival time                                                                                                                          26.2427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3578


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0103 &  26.2428 r
  data arrival time                                                                                                                          26.2428

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2428
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3579


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0363 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0734     0.1021 &  26.1021 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0936     0.1323 &  26.2344 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0950     0.0083 &  26.2427 r
  data arrival time                                                                                                                          26.2427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3579


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0061 &  26.2428 r
  data arrival time                                                                                                                          26.2428

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2428
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3579


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0104 &  26.2429 r
  data arrival time                                                                                                                          26.2429

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2429
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3580


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0099 &  26.2428 r
  data arrival time                                                                                                                          26.2428

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2428
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3580


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0104 &  26.2429 r
  data arrival time                                                                                                                          26.2429

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2429
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3580


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0955     0.0099 &  26.2429 r
  data arrival time                                                                                                                          26.2429

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2429
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3580


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0062 &  26.2430 r
  data arrival time                                                                                                                          26.2430

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2430
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3581


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0105 &  26.2430 r
  data arrival time                                                                                                                          26.2430

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2430
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3581


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0956     0.0100 &  26.2430 r
  data arrival time                                                                                                                          26.2430

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2430
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3581


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0106 &  26.2431 r
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3582


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0760     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0901     0.1313 &  26.2351 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0914     0.0080 &  26.2431 r
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3582


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0452 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0711     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0665 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0942     0.1334 &  26.2350 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0944 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0954     0.0080 &  26.2430 r
  data arrival time                                                                                                                          26.2430

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2430
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3582


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0106 &  26.2431 r
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3582


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0064 &  26.2431 r
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3582


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0102 &  26.2431 r
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3583


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0107 &  26.2432 r
  data arrival time                                                                                                                          26.2432

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2432
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3583


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0363 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0734     0.1021 &  26.1021 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0936     0.1323 &  26.2344 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0950     0.0087 &  26.2431 r
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3583


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0107 &  26.2432 r
  data arrival time                                                                                                                          26.2432

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2432
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3583


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0452 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0711     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0665 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0942     0.1334 &  26.2350 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0944 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0954     0.0082 &  26.2432 r
  data arrival time                                                                                                                          26.2432

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2432
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3583


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0103 &  26.2432 r
  data arrival time                                                                                                                          26.2432

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2432
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3584


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0065 &  26.2432 r
  data arrival time                                                                                                                          26.2432

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2432
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3584


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0108 &  26.2433 r
  data arrival time                                                                                                                          26.2433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3584


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0108 &  26.2433 r
  data arrival time                                                                                                                          26.2433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3584


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0760     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0901     0.1313 &  26.2351 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0914     0.0083 &  26.2434 r
  data arrival time                                                                                                                          26.2434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3584


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0363 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0734     0.1021 &  26.1021 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0936     0.1323 &  26.2344 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0950     0.0089 &  26.2433 r
  data arrival time                                                                                                                          26.2433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3584


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0109 &  26.2434 r
  data arrival time                                                                                                                          26.2434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3584


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0888     0.0017 &  26.2435 r
  data arrival time                                                                                                                          26.2435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3585


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0104 &  26.2433 r
  data arrival time                                                                                                                          26.2433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3585


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0109 &  26.2434 r
  data arrival time                                                                                                                          26.2434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3585


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0452 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0711     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0665 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0942     0.1334 &  26.2350 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0944 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0954     0.0083 &  26.2433 r
  data arrival time                                                                                                                          26.2433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3585


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0109 &  26.2434 r
  data arrival time                                                                                                                          26.2434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3585


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0899     0.0036 &  26.2435 r
  data arrival time                                                                                                                          26.2435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3585


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0066 &  26.2434 r
  data arrival time                                                                                                                          26.2434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3585


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0109 &  26.2434 r
  data arrival time                                                                                                                          26.2434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3585


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0109 &  26.2435 r
  data arrival time                                                                                                                          26.2435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3585


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0110 &  26.2435 r
  data arrival time                                                                                                                          26.2435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3586


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0105 &  26.2434 r
  data arrival time                                                                                                                          26.2434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3586


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0110 &  26.2435 r
  data arrival time                                                                                                                          26.2435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3586


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0235 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0717     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0672 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0916     0.1310 &  26.2325 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0904 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0110 &  26.2435 r
  data arrival time                                                                                                                          26.2435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3586


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0760     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0901     0.1313 &  26.2351 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0914     0.0085 &  26.2436 r
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3586


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0363 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0734     0.1021 &  26.1021 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0936     0.1323 &  26.2344 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0950     0.0091 &  26.2434 r
  data arrival time                                                                                                                          26.2434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3586


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0067 &  26.2435 r
  data arrival time                                                                                                                          26.2435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3586


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0888     0.0019 &  26.2437 r
  data arrival time                                                                                                                          26.2437

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2437
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3586


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0342 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0776     0.1041 &  26.1041 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0901     0.1315 &  26.2355 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0914     0.0081 &  26.2436 r
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3586


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0899     0.0037 &  26.2437 r
  data arrival time                                                                                                                          26.2437

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2437
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3586


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0452 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0711     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0665 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0942     0.1334 &  26.2350 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0944 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0957     0.0085 &  26.2435 r
  data arrival time                                                                                                                          26.2435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3587


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0106 &  26.2435 r
  data arrival time                                                                                                                          26.2435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3587


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0760     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0901     0.1313 &  26.2351 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0914     0.0086 &  26.2437 r
  data arrival time                                                                                                                          26.2437

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2437
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3587


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0106 &  26.2436 r
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3587


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0363 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0734     0.1021 &  26.1021 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0936     0.1323 &  26.2344 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0950     0.0092 &  26.2436 r
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3588


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0888     0.0021 &  26.2438 r
  data arrival time                                                                                                                          26.2438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3588


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0452 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0711     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0665 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0942     0.1334 &  26.2350 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0944 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0956     0.0086 &  26.2436 r
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3588


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0899     0.0039 &  26.2438 r
  data arrival time                                                                                                                          26.2438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3588


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0107 &  26.2437 r
  data arrival time                                                                                                                          26.2437

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2437
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3588


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0936     0.0069 &  26.2437 r
  data arrival time                                                                                                                          26.2437

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2437
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3588


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0760     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0901     0.1313 &  26.2351 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0914     0.0088 &  26.2439 r
  data arrival time                                                                                                                          26.2439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3589


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0108 &  26.2437 r
  data arrival time                                                                                                                          26.2437

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2437
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3589


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0070 &  26.2438 r
  data arrival time                                                                                                                          26.2438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3589


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0363 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0734     0.1021 &  26.1021 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0936     0.1323 &  26.2344 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0950     0.0094 &  26.2437 r
  data arrival time                                                                                                                          26.2437

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2437
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3589


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0888     0.0022 &  26.2440 r
  data arrival time                                                                                                                          26.2440

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3589


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0899     0.0040 &  26.2440 r
  data arrival time                                                                                                                          26.2440

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3589


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0452 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0711     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0665 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0942     0.1334 &  26.2350 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0944 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0954     0.0088 &  26.2438 r
  data arrival time                                                                                                                          26.2438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3590


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0342 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0776     0.1041 &  26.1041 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0901     0.1315 &  26.2355 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0915     0.0084 &  26.2439 r
  data arrival time                                                                                                                          26.2439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3590


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0109 &  26.2438 r
  data arrival time                                                                                                                          26.2438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3590


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0937     0.0071 &  26.2439 r
  data arrival time                                                                                                                          26.2439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3590


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0265 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0760     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0901     0.1313 &  26.2351 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0916     0.0089 &  26.2440 r
  data arrival time                                                                                                                          26.2440

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3590


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0109 &  26.2439 r
  data arrival time                                                                                                                          26.2439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3590


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0363 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0734     0.1021 &  26.1021 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0936     0.1323 &  26.2344 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0951     0.0095 &  26.2439 r
  data arrival time                                                                                                                          26.2439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3590


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0888     0.0023 &  26.2441 r
  data arrival time                                                                                                                          26.2441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3591


  Startpoint: Di0[20] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[20] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[20] (net)                                                                                          1   0.0375 
  DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0734     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[20].A (net)                                                                       4   0.0694 
  BLOCK[0].RAM32.DIBUF[20].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0909     0.1332 &  26.2377 r
  BLOCK[0].RAM32.DIBUF[20].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0918     0.0063 &  26.2440 r
  data arrival time                                                                                                                          26.2440

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3591


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0072 &  26.2440 r
  data arrival time                                                                                                                          26.2440

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3591


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0110 &  26.2439 r
  data arrival time                                                                                                                          26.2439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3591


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0342 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0776     0.1041 &  26.1041 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0901     0.1315 &  26.2355 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0915     0.0085 &  26.2441 r
  data arrival time                                                                                                                          26.2441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3591


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0899     0.0042 &  26.2441 r
  data arrival time                                                                                                                          26.2441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3591


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0111 &  26.2440 r
  data arrival time                                                                                                                          26.2440

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3592


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0073 &  26.2441 r
  data arrival time                                                                                                                          26.2441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3592


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0111 &  26.2440 r
  data arrival time                                                                                                                          26.2440

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3592


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0888     0.0025 &  26.2443 r
  data arrival time                                                                                                                          26.2443

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2443
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3592


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0899     0.0043 &  26.2443 r
  data arrival time                                                                                                                          26.2443

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2443
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3592


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0112 &  26.2441 r
  data arrival time                                                                                                                          26.2441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3593


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0342 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0776     0.1041 &  26.1041 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0901     0.1315 &  26.2355 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0915     0.0087 &  26.2442 r
  data arrival time                                                                                                                          26.2442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3593


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0074 &  26.2442 r
  data arrival time                                                                                                                          26.2442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3593


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0275 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0717     0.1008 &  26.1008 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0675 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0938     0.1321 &  26.2329 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0930 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0112 &  26.2441 r
  data arrival time                                                                                                                          26.2441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3593


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0888     0.0026 &  26.2444 r
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3593


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0899     0.0044 &  26.2444 r
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3594


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0075 &  26.2443 r
  data arrival time                                                                                                                          26.2443

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2443
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3594


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0342 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0776     0.1041 &  26.1041 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0901     0.1315 &  26.2355 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0915     0.0088 &  26.2444 r
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3594


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0076 &  26.2444 r
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3595


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0891     0.0028 &  26.2445 r
  data arrival time                                                                                                                          26.2445

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2445
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3595


  Startpoint: Di0[23] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[23] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[23] (net)                                                                                          1   0.0404 
  DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0749     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[23].A (net)                                                                       4   0.0715 
  BLOCK[0].RAM32.DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1323 &  26.2361 r
  BLOCK[0].RAM32.DIBUF[23].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0936     0.0083 &  26.2444 r
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3595


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0902     0.0046 &  26.2445 r
  data arrival time                                                                                                                          26.2445

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2445
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3595


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0077 &  26.2445 r
  data arrival time                                                                                                                          26.2445

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2445
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3596


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0890     0.0029 &  26.2446 r
  data arrival time                                                                                                                          26.2446

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2446
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3596


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0077 &  26.2445 r
  data arrival time                                                                                                                          26.2445

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2445
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3596


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0901     0.0047 &  26.2447 r
  data arrival time                                                                                                                          26.2447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3596


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0078 &  26.2446 r
  data arrival time                                                                                                                          26.2446

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2446
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3597


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0889     0.0030 &  26.2448 r
  data arrival time                                                                                                                          26.2448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3597


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0079 &  26.2447 r
  data arrival time                                                                                                                          26.2447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3598


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0900     0.0048 &  26.2448 r
  data arrival time                                                                                                                          26.2448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3598


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0080 &  26.2447 r
  data arrival time                                                                                                                          26.2447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3598


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0889     0.0031 &  26.2449 r
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3598


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0080 &  26.2448 r
  data arrival time                                                                                                                          26.2448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3599


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0890     0.0032 &  26.2450 r
  data arrival time                                                                                                                          26.2450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3599


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0081 &  26.2448 r
  data arrival time                                                                                                                          26.2448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3599


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0901     0.0050 &  26.2450 r
  data arrival time                                                                                                                          26.2450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3600


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0901     0.0050 &  26.2450 r
  data arrival time                                                                                                                          26.2450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3600


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0081 &  26.2449 r
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3600


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0891     0.0033 &  26.2451 r
  data arrival time                                                                                                                          26.2451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3600


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0082 &  26.2449 r
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3600


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0082 &  26.2450 r
  data arrival time                                                                                                                          26.2450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3601


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0903     0.0051 &  26.2451 r
  data arrival time                                                                                                                          26.2451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3601


  Startpoint: Di0[24] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[24] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[24] (net)                                                                                          1   0.0344 
  DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0755     0.1034 &  26.1034 r
  BLOCK[0].RAM32.DIBUF[24].A (net)                                                                       4   0.0718 
  BLOCK[0].RAM32.DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0926     0.1351 &  26.2385 r
  BLOCK[0].RAM32.DIBUF[24].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0065 &  26.2450 r
  data arrival time                                                                                                                          26.2450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3601


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0888     0.0034 &  26.2452 r
  data arrival time                                                                                                                          26.2452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3601


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0082 &  26.2450 r
  data arrival time                                                                                                                          26.2450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3601


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0082 &  26.2450 r
  data arrival time                                                                                                                          26.2450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3601


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0083 &  26.2450 r
  data arrival time                                                                                                                          26.2450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3602


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0900     0.0052 &  26.2452 r
  data arrival time                                                                                                                          26.2452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3602


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0083 &  26.2451 r
  data arrival time                                                                                                                          26.2451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3602


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0888     0.0035 &  26.2452 r
  data arrival time                                                                                                                          26.2452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3602


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0083 &  26.2451 r
  data arrival time                                                                                                                          26.2451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3602


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0083 &  26.2451 r
  data arrival time                                                                                                                          26.2451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3602


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0315 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0733     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0692 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0927     0.1352 &  26.2368 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0940 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0083 &  26.2451 r
  data arrival time                                                                                                                          26.2451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3602


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0900     0.0053 &  26.2453 r
  data arrival time                                                                                                                          26.2453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3603


  Startpoint: Di0[24] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[24] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[24] (net)                                                                                          1   0.0344 
  DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0755     0.1034 &  26.1034 r
  BLOCK[0].RAM32.DIBUF[24].A (net)                                                                       4   0.0718 
  BLOCK[0].RAM32.DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0926     0.1351 &  26.2385 r
  BLOCK[0].RAM32.DIBUF[24].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0067 &  26.2451 r
  data arrival time                                                                                                                          26.2451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3603


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0888     0.0036 &  26.2454 r
  data arrival time                                                                                                                          26.2454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3603


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0900     0.0054 &  26.2454 r
  data arrival time                                                                                                                          26.2454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3603


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0888     0.0036 &  26.2454 r
  data arrival time                                                                                                                          26.2454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3604


  Startpoint: Di0[24] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[24] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[24] (net)                                                                                          1   0.0344 
  DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0755     0.1034 &  26.1034 r
  BLOCK[0].RAM32.DIBUF[24].A (net)                                                                       4   0.0718 
  BLOCK[0].RAM32.DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0926     0.1351 &  26.2385 r
  BLOCK[0].RAM32.DIBUF[24].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0068 &  26.2453 r
  data arrival time                                                                                                                          26.2453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3604


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0900     0.0055 &  26.2454 r
  data arrival time                                                                                                                          26.2454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3604


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0888     0.0037 &  26.2455 r
  data arrival time                                                                                                                          26.2455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3604


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0900     0.0055 &  26.2455 r
  data arrival time                                                                                                                          26.2455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3605


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0888     0.0038 &  26.2456 r
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3605


  Startpoint: Di0[24] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[24] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[24] (net)                                                                                          1   0.0344 
  DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0755     0.1034 &  26.1034 r
  BLOCK[0].RAM32.DIBUF[24].A (net)                                                                       4   0.0718 
  BLOCK[0].RAM32.DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0926     0.1351 &  26.2385 r
  BLOCK[0].RAM32.DIBUF[24].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0070 &  26.2454 r
  data arrival time                                                                                                                          26.2454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3606


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0900     0.0056 &  26.2456 r
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3606


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0888     0.0039 &  26.2456 r
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3606


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0888     0.0039 &  26.2457 r
  data arrival time                                                                                                                          26.2457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3606


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0900     0.0057 &  26.2456 r
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3606


  Startpoint: Di0[24] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[24] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[24] (net)                                                                                          1   0.0344 
  DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0755     0.1034 &  26.1034 r
  BLOCK[0].RAM32.DIBUF[24].A (net)                                                                       4   0.0718 
  BLOCK[0].RAM32.DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0926     0.1351 &  26.2385 r
  BLOCK[0].RAM32.DIBUF[24].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0935     0.0071 &  26.2456 r
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3607


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0888     0.0040 &  26.2457 r
  data arrival time                                                                                                                          26.2457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3607


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0900     0.0057 &  26.2457 r
  data arrival time                                                                                                                          26.2457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3607


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0397 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1038 &  26.1038 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0886     0.1380 &  26.2418 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0919 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0888     0.0040 &  26.2458 r
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1149    24.8851
  data required time                                                                                                                         24.8851
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8851
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3607


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0900     0.0058 &  26.2458 r
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3607


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0899     0.0058 &  26.2458 r
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3608


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0899     0.0059 &  26.2459 r
  data arrival time                                                                                                                          26.2459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3608


  Startpoint: Di0[24] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[24] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[24] (net)                                                                                          1   0.0344 
  DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0755     0.1034 &  26.1034 r
  BLOCK[0].RAM32.DIBUF[24].A (net)                                                                       4   0.0718 
  BLOCK[0].RAM32.DIBUF[24].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0926     0.1351 &  26.2385 r
  BLOCK[0].RAM32.DIBUF[24].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0938     0.0072 &  26.2457 r
  data arrival time                                                                                                                          26.2457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3608


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0899     0.0059 &  26.2459 r
  data arrival time                                                                                                                          26.2459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3609


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0899     0.0060 &  26.2459 r
  data arrival time                                                                                                                          26.2459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3609


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0899     0.0060 &  26.2460 r
  data arrival time                                                                                                                          26.2460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3609


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0899     0.0060 &  26.2460 r
  data arrival time                                                                                                                          26.2460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3610


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0899     0.0060 &  26.2460 r
  data arrival time                                                                                                                          26.2460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3610


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0899     0.0060 &  26.2460 r
  data arrival time                                                                                                                          26.2460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3610


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0899     0.0061 &  26.2460 r
  data arrival time                                                                                                                          26.2460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3610


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0259 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0714     0.1005 &  26.1005 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0666 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0893     0.1394 &  26.2400 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0918 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0899     0.0061 &  26.2460 r
  data arrival time                                                                                                                          26.2460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3610


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[1].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0901     0.1424 &  26.2439 r
  BLOCK[1].RAM32.DIBUF[13].X (net)                                                                      32   0.0937 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0904     0.0028 &  26.2467 r
  data arrival time                                                                                                                          26.2467

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2467
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3617


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[1].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0901     0.1424 &  26.2439 r
  BLOCK[1].RAM32.DIBUF[13].X (net)                                                                      32   0.0937 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0904     0.0028 &  26.2468 r
  data arrival time                                                                                                                          26.2468

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3617


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[1].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0901     0.1424 &  26.2439 r
  BLOCK[1].RAM32.DIBUF[13].X (net)                                                                      32   0.0937 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0904     0.0028 &  26.2468 r
  data arrival time                                                                                                                          26.2468

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3617


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0269 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0746     0.1015 &  26.1015 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0704 
  BLOCK[1].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0901     0.1424 &  26.2439 r
  BLOCK[1].RAM32.DIBUF[13].X (net)                                                                      32   0.0937 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0904     0.0030 &  26.2469 r
  data arrival time                                                                                                                          26.2469

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3619

Warning: report_timing has satisfied the max_paths criteria. There are 4268 further endpoints which have paths of interest with slack less than 100.0000 that were not considered when generating this report. (UITE-502)

1
