// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
/*
 * Device Tree Source for the RZ/T2H SoC
 *
 * Copyright (C) 2023 Renesas Electronics Corp.
 */

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/clock/r9a09g077-cpg.h>

/ {
	compatible = "renesas,r9a09g077";
	#address-cells = <2>;
	#size-cells = <2>;

	/* External CAN clock - to be overridden by boards that provide it */
	can_clk: can {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <0>;
	};

	extal: extal {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		/* This value must be overridden by the board */
		clock-frequency = <0>;
	};

	loco: loco {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		/* This value must be overridden by the board */
		clock-frequency = <0>;
	};

	cluster0_opp: opp-table-0 {
		compatible = "operating-points-v2";
		opp-shared;

		opp-600000000 {
			opp-hz = /bits/ 64 <600000000>;
		};
		opp-1200000000 {
			opp-hz = /bits/ 64 <1200000000>;
		};
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
				core1 {
					cpu = <&cpu1>;
				};
				core2 {
					cpu = <&cpu2>;
				};
				core3 {
					cpu = <&cpu3>;
				};
			};
		};

		cpu0: cpu@0 {
			compatible = "arm,cortex-a55";
			reg = <0>;
			device_type = "cpu";
			next-level-cache = <&L3_CA55>;
			enable-method = "psci";
			clocks = <&cpg CPG_CORE R9A09G077_CA55>;
			operating-points-v2 = <&cluster0_opp>;
		};

		cpu1: cpu@100 {
			compatible = "arm,cortex-a55";
			reg = <0x100>;
			device_type = "cpu";
			next-level-cache = <&L3_CA55>;
			enable-method = "psci";
			clocks = <&cpg CPG_CORE R9A09G077_CA55>;
			operating-points-v2 = <&cluster0_opp>;
		};

		cpu2: cpu@10000 {
			compatible = "arm,cortex-a55";
			reg = <0x200>;
			device_type = "cpu";
			next-level-cache = <&L3_CA55>;
			enable-method = "psci";
			clocks = <&cpg CPG_CORE R9A09G077_CA55>;
			operating-points-v2 = <&cluster0_opp>;
		};

		cpu3: cpu@1000000 {
			compatible = "arm,cortex-a55";
			reg = <0x300>;
			device_type = "cpu";
			next-level-cache = <&L3_CA55>;
			enable-method = "psci";
			clocks = <&cpg CPG_CORE R9A09G077_CA55>;
			operating-points-v2 = <&cluster0_opp>;
		};

		L3_CA55: cache-controller-0 {
			compatible = "cache";
			cache-unified;
			cache-size = <0x100000>;
		};
	};

	psci {
		compatible = "arm,psci-1.0", "arm,psci-0.2";
		method = "smc";
	};

	soc: soc {
		compatible = "simple-bus";
		interrupt-parent = <&gic>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		cpg: clock-controller@80280000 {
			compatible = "renesas,r9a09g077-cpg";
			reg = <0 0x80280000 0 0x1000>,
				<0 0x81280000 0 0x9000>;
			clocks = <&extal>, <&loco>;
			clock-names = "extal", "loco";
			#clock-cells = <2>;
			#reset-cells = <1>;
			#power-domain-cells = <0>;
		};

		pinctrl: pinctrl@812C0000 {
			compatible = "renesas,r9a09g077-pinctrl";
			reg = <0 0x802C0000 0 0x2000>,
				<0 0x812C0000 0 0x2000>;
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&pinctrl 0 0 287>;
		};

		intc_ex: intc_ex@802A0000 {
			compatible = "renesas,rzt2h-irqc";
			#interrupt-cells = <2>;
			interrupt-controller;
			reg = <0x0 0x802A0000 0 0x1000>,
				<0x0 0x812A0000 0 0x50>;
			interrupts = <GIC_SPI 16 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 17 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 18 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 19 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 20 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 21 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 22 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 23 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 24 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 25 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 26 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 27 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 28 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 29 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 30 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 31 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "irq0", "irq1", "irq2", "irq3",
					"irq4", "irq5", "irq6", "irq7",
					"irq8", "irq9", "irq10", "irq11",
					"irq12", "irq13", "irq14", "irq15";
			status = "disabled";
		};

		sci0: serial@80005000 {
			compatible = "renesas,r9a09g077-rz-rscif",
				     "renesas,rz-rscif";
			reg = <0 0x80005000 0 0x400>;
			interrupts = <GIC_SPI 590 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 591 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 592 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 593 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_SCI0_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		sci1: serial@80005400 {
			compatible = "renesas,r9a09g077-rz-rscif",
				     "renesas,rz-rscif";
			reg = <0 0x80005400 0 0x400>;
			interrupts = <GIC_SPI 594 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 595 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 596 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 597 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_SCI1_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		sci2: serial@80005800 {
			compatible = "renesas,r9a09g077-sci",
				     "renesas,rz-rsci";
			reg = <0 0x80005800 0 0x400>;
			interrupts = <GIC_SPI 598 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 599 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 600 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 601 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_SCI2_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		sci3: serial@80005c00 {
			compatible = "renesas,r9a09g077-sci",
				     "renesas,rz-rsci";
			reg = <0 0x80005c00 0 0x400>;
			interrupts = <GIC_SPI 602 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 603 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 604 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 605 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_SCI3_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		sci4: serial@80006000 {
			compatible = "renesas,r9a09g077-sci",
				     "renesas,rz-rsci";
			reg = <0 0x80006000 0 0x400>;
			interrupts = <GIC_SPI 606 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 607 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 608 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 609 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_SCI4_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		sci5: serial@81005000 {
			compatible = "renesas,r9a09g077-sci",
				     "renesas,rz-rsci";
			reg = <0 0x81005000 0 0x400>;
			interrupts = <GIC_SPI 610 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 611 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 612 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 613 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_SCI5_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		scie0: serial@90030000 {
			compatible = "renesas,r9a09g077-sci",
				     "renesas,rz-rsci";
			reg = <0 0x90030000 0 0x400>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_SCIE0_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		scie1: serial@90030400 {
			compatible = "renesas,r9a09g077-sci",
				     "renesas,rz-rsci";
			reg = <0 0x90030400 0 0x400>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_SCIE1_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		scie2: serial@90030800 {
			compatible = "renesas,r9a09g077-sci",
				     "renesas,rz-rsci";
			reg = <0 0x90030800 0 0x400>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_SCIE2_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		scie3: serial@90030C00 {
			compatible = "renesas,r9a09g077-sci",
				     "renesas,rz-rsci";
			reg = <0 0x90030C00 0 0x400>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_SCIE3_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		scie4: serial@90031000 {
			compatible = "renesas,r9a09g077-sci",
				     "renesas,rz-rsci";
			reg = <0 0x90031000 0 0x400>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_SCIE4_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		scie5: serial@90031400 {
			compatible = "renesas,r9a09g077-sci",
				     "renesas,rz-rsci";
			reg = <0 0x90031400 0 0x400>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_SCIE5_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		scie6: serial@90031800 {
			compatible = "renesas,r9a09g077-sci",
				     "renesas,rz-rsci";
			reg = <0 0x90031800 0 0x400>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_SCIE6_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		scie7: serial@90031c00 {
			compatible = "renesas,r9a09g077-sci",
				     "renesas,rz-rsci";
			reg = <0 0x90031c00 0 0x400>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_SCIE7_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		scie8: serial@90130000 {
			compatible = "renesas,r9a09g077-sci",
				     "renesas,rz-rsci";
			reg = <0 0x90130000 0 0x400>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_SCIE8_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		scie9: serial@90130400 {
			compatible = "renesas,r9a09g077-sci",
				     "renesas,rz-rsci";
			reg = <0 0x90130400 0 0x400>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_SCIE9_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		scie10: serial@90130800 {
			compatible = "renesas,r9a09g077-sci",
				     "renesas,rz-rsci";
			reg = <0 0x90130800 0 0x400>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_SCIE10_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		scie11: serial@90130c00 {
			compatible = "renesas,r9a09g077-sci",
				     "renesas,rz-rsci";
			reg = <0 0x90130c00 0 0x400>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_SCIE11_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		ohci: usb@92040000 {
			compatible = "generic-ohci";
			reg = <0 0x92040000 0 0x100>;
			interrupts = <GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A09G077_USB_CLK>;
			phys = <&usb2_phy 1>;
			phy-names = "usb";
			power-domains = <&cpg>;
			status = "disabled";
		};

		ehci: usb@92040100 {
			compatible = "generic-ehci";
			reg = <0 0x92040100 0 0x100>;
			interrupts = <GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A09G077_USB_CLK>;
			phys = <&usb2_phy 2>;
			phy-names = "usb";
			companion = <&ohci>;
			power-domains = <&cpg>;
			status = "disabled";
		};

		usb2_phy: usb-phy@92040200 {
			compatible = "renesas,rzg2l-usb2-phy";
			reg = <0 0x92040200 0 0x700>;
			interrupts = <GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A09G077_USB_CLK>;
			#phy-cells = <1>;
			power-domains = <&cpg>;
			status = "disabled";
		};

		hsusb: usb@92041000 {
			compatible = "renesas,usbhs-r9a09g077",
				     "renesas,rza2-usbhs";
			reg = <0 0x92041000 0 0x2000>;
			interrupts = <GIC_SPI 587 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 588 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 589 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A09G077_USB_CLK>;
			phys = <&usb2_phy 3>;
			phy-names = "usb";
			power-domains = <&cpg>;
			status = "disabled";
		};

		gic: interrupt-controller@83000000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <3>;
			#address-cells = <0>;
			interrupt-controller;
			reg = <0x0 0x83000000 0 0x40000>,
				<0x0 0x83040000 0 0x160000>;
			interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_LOW>;
		};

		sdhi0: mmc@92080000  {
			compatible = "renesas,sdhi-r9a09g077",
				     "renesas,rcar-gen3-sdhi";
			reg = <0x0 0x92080000 0 0x10000>;
			interrupts = <GIC_SPI 782 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 783 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A09G077_SDHI0_CLK>;
			clock-names = "clk";
			power-domains = <&cpg>;
			mmc-no-pin-volt-switch;
			status = "disabled";
		};

		sdhi1: mmc@92090000 {
			compatible = "renesas,sdhi-r9a09g077",
				     "renesas,rcar-gen3-sdhi";
			reg = <0x0 0x92090000 0 0x10000>;
			interrupts = <GIC_SPI 784 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 785 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A09G077_SDHI1_CLK>;
			clock-names = "clk";
			power-domains = <&cpg>;
			mmc-no-pin-volt-switch;
			status = "disabled";
		};

		i2c0: i2c@80088000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,riic-r9a09g077";
			reg = <0 0x80088000 0 0x20>;
			interrupts = <GIC_SPI 614 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 615 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 616 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 617 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "eei", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_IIC0_CLK>;
			clock-frequency = <100000>;
			power-domains = <&cpg>;
			status = "disabled";
		};

		i2c1: i2c@80088004 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,riic-r9a09g077";
			reg = <0 0x80088400 0 0x20>;
			interrupts = <GIC_SPI 618 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 619 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 620 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 621 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "eei", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_IIC1_CLK>;
			clock-frequency = <100000>;
			power-domains = <&cpg>;
			status = "disabled";
		};

		i2c2: i2c@81008000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,riic-r9a09g077";
			reg = <0 0x81008000 0 0x20>;
			interrupts = <GIC_SPI 622 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 623 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 624 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 625 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "eei", "rxi", "txi", "tei";
			clocks = <&cpg CPG_MOD R9A09G077_IIC2_CLK>;
			clock-frequency = <100000>;
			power-domains = <&cpg>;
			status = "disabled";
		};

		dmac0: dma-controller@800C0000 {
			compatible = "renesas,r9a09g077-dmac";
			reg = <0 0x800c0000 0 0x1000>;
			interrupts = <GIC_SPI 32 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 33 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 34 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 35 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 36 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 37 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 38 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 39 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 40 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 41 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 42 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 43 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 44 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 45 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 46 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 47 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "ch0", "ch1", "ch2", "ch3",
					  "ch4", "ch5", "ch6", "ch7",
					  "ch8", "ch9", "ch10", "ch11",
					  "ch12", "ch13", "ch14", "ch15";
			peripheral-request = <&intc_ex 0>;
			#dma-cells = <1>;
			dma-channels = <16>;
		};

		dmac1: dma-controller@800C1000 {
			compatible = "renesas,r9a09g077-dmac";
			reg = <0 0x800c1000 0 0x1000>;
			interrupts = <GIC_SPI 48 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 49 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 50 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 51 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 52 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 53 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 54 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 55 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 56 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 57 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 58 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 59 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 60 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 61 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 62 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 63 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "ch0", "ch1", "ch2", "ch3",
					  "ch4", "ch5", "ch6", "ch7",
					  "ch8", "ch9", "ch10", "ch11",
					  "ch12", "ch13", "ch14", "ch15";
			#dma-cells = <1>;
			dma-channels = <16>;
		};

		dmac2: dma-controller@800C2000 {
			compatible = "renesas,r9a09g077-dmac";
			reg = <0 0x800c2000 0 0x1000>;
			interrupts = <GIC_SPI 64 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 65 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 66 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 67 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 68 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 69 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 70 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 71 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 72 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 73 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 74 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 75 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 76 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 77 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 78 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 79 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "ch0", "ch1", "ch2", "ch3",
					  "ch4", "ch5", "ch6", "ch7",
					  "ch8", "ch9", "ch10", "ch11",
					  "ch12", "ch13", "ch14", "ch15";
			#dma-cells = <1>;
			dma-channels = <16>;
		};

		spi0: spi@80007000 {
			compatible = "renesas,r9a09g077-rspi", "renesas,rspi-t2h";
			reg = <0 0x80007000 0 0x100>;
			interrupts = <GIC_SPI 634 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 635 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 637 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "rx", "tx", "error";
			clocks = <&cpg CPG_MOD R9A09G077_SPI0_CLK>;
			power-domains = <&cpg>;
			num-cs = <1>;
			dmas = <&dmac0 0x267B>, <&dmac0 0x267A>;
			dma-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		spi1: spi@80007400 {
			compatible = "renesas,r9a09g077-rspi", "renesas,rspi-t2h";
			reg = <0 0x80007400 0 0x100>;
			interrupts = <GIC_SPI 639 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 640 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 642 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "rx", "tx", "error";
			clocks = <&cpg CPG_MOD R9A09G077_SPI1_CLK>;
			power-domains = <&cpg>;
			num-cs = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		spi2: spi@80007800 {
			compatible = "renesas,r9a09g077-rspi", "renesas,rspi-t2h";
			reg = <0 0x80007800 0 0x100>;
			interrupts = <GIC_SPI 644 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 645 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 647 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "rx", "tx", "error";
			clocks = <&cpg CPG_MOD R9A09G077_SPI2_CLK>;
			power-domains = <&cpg>;
			num-cs = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		wdt0: watchdog@80082000 {
			compatible = "renesas,r9a09g077-wdt";
			reg = <0 0x80082000 0 0x10>,
			      <0 0x81295100 0 0x04>;
			reg-names = "wdt", "dbg";
			clocks = <&cpg CPG_CORE R9A09G077_PCLKL>;
			clock-names = "pclkl";
			power-domains = <&cpg>;
			status = "disabled";
		};

		wdt1: watchdog@80082400 {
			compatible = "renesas,r9a09g077-wdt";
			reg = <0 0x80082400 0 0x10>,
			      <0 0x81295104 0 0x04>;
			reg-names = "wdt", "dbg";
			clocks = <&cpg CPG_CORE R9A09G077_PCLKL>;
			clock-names = "pclkl";
			power-domains = <&cpg>;
			status = "disabled";
		};

		wdt2: watchdog@80082800 {
			compatible = "renesas,r9a09g077-wdt";
			reg = <0 0x80082800 0 0x10>,
			      <0 0x81295108 0 0x04>;
			reg-names = "wdt", "dbg";
			clocks = <&cpg CPG_CORE R9A09G077_PCLKL>;
			clock-names = "pclkl";
			power-domains = <&cpg>;
			status = "disabled";
		};

		wdt3: watchdog@80082C00 {
			compatible = "renesas,r9a09g077-wdt";
			reg = <0 0x80082C00 0 0x10>,
			      <0 0x8129510C 0 0x04>;
			reg-names = "wdt", "dbg";
			clocks = <&cpg CPG_CORE R9A09G077_PCLKL>;
			clock-names = "pclkl";
			power-domains = <&cpg>;
			status = "disabled";
		};

		wdt4: watchdog@80083000 {
			compatible = "renesas,r9a09g077-wdt";
			reg = <0 0x80083000 0 0x10>,
			      <0 0x81295110 0 0x04>;
			reg-names = "wdt", "dbg";
			clocks = <&cpg CPG_CORE R9A09G077_PCLKL>;
			clock-names = "pclkl";
			power-domains = <&cpg>;
			status = "disabled";
		};

		wdt5: watchdog@80083400 {
			compatible = "renesas,r9a09g077-wdt";
			reg = <0 0x80083400 0 0x10>,
			      <0 0x81295114 0 0x04>;
			reg-names = "wdt", "dbg";
			clocks = <&cpg CPG_CORE R9A09G077_PCLKL>;
			clock-names = "pclkl";
			power-domains = <&cpg>;
			status = "disabled";
		};

		fcpvd0: fcp@920D0000 {
			compatible = "renesas,fcpv";
			reg = <0 0x920D0000 0 0x10000>;
		};

		vspd0: vsp@920E0000 {
			compatible = "renesas,vsp2";
			reg = <0 0x920E0000 0 0x8000>;
			interrupts = <GIC_SPI 780 IRQ_TYPE_LEVEL_HIGH>;
			renesas,fcp = <&fcpvd0>;
		};

		du: display@920C0000 {
			compatible = "renesas,du-rzt2h";
			reg = <0 0x920C0000 0 0x10000>;
			interrupts = <GIC_SPI 781 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_CORE R9A09G077_LCDC_CLKA>,
				 <&cpg CPG_CORE R9A09G077_LCDC_CLKP>,
				 <&cpg CPG_MOD R9A09G077_LCDC_CLK>;
			clock-names = "aclk", "pclk", "dclk";
			vsps = <&vspd0 0>;
			status = "disabled";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					du_out_rgb: endpoint {
					};
				};
			};
		};

		gmac0: ethernet@80100000 {
			compatible = "renesas,rzt2h-eqos",
				     "snps,dwc-qos-ethernet-4.10";
			reg = <0 0x80100000 0 0x10000>;
			interrupts = <GIC_SPI 498 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 500 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 499 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "macirq", "eth_wake_irq", "eth_lpi";
			clocks =  <&cpg CPG_MOD R9A09G077_GMAC0_CLK>;
			clock-names = "clk";
			resets = <&cpg R9A09G077_GMAC0_PCLKH_RST>,
				 <&cpg R9A09G077_GMAC0_PCLKM_RST>;
			reset-names = "reset_h", "reset_m";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
			snps,write-requests = <15>;
			snps,read-requests = <15>;
			snps,burst-map = <0x7>;
		};

		gmac1: ethernet@92000000 {
			compatible = "renesas,rzt2h-eqos",
				     "snps,dwc-qos-ethernet-4.10";
			reg = <0 0x92000000 0 0x10000>;
			interrupts = <GIC_SPI 517 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 519 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 518 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "macirq", "eth_wake_irq", "eth_lpi";
			clocks =  <&cpg CPG_MOD R9A09G077_GMAC1_CLK>;
			clock-names = "clk";
			resets = <&cpg R9A09G077_GMAC1_PCLKAH_RST>,
				 <&cpg R9A09G077_GMAC1_PCLKAM_RST>;
			reset-names = "reset_h", "reset_m";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
			snps,write-requests = <15>;
			snps,read-requests = <15>;
			snps,burst-map = <0x7>;
		};

		gmac2: ethernet@92010000 {
			compatible = "renesas,rzt2h-eqos",
				     "snps,dwc-qos-ethernet-4.10";
			reg = <0 0x92010000 0 0x10000>;
			interrupts = <GIC_SPI 536 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 538 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 537 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "macirq", "eth_wake_irq", "eth_lpi";
			clocks =  <&cpg CPG_MOD R9A09G077_GMAC2_CLK>;
			clock-names = "clk";
			resets = <&cpg R9A09G077_GMAC2_PCLKAH_RST>,
				 <&cpg R9A09G077_GMAC2_PCLKAM_RST>;
			reset-names = "reset_h", "reset_m";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
			snps,write-requests = <15>;
			snps,read-requests = <15>;
			snps,burst-map = <0x7>;
		};

		ethss: ethss@80110000 {
			compatible = "renesas,rzt2h-ethss";
			#address-cells = <1>;
			#size-cells = <0>;
			reg =  <0 0x80110000 0 0x10000>;
			clocks = <&cpg CPG_MOD R9A09G077_ETHSS_CLK>;
			resets = <&cpg R9A09G077_ETH_SUBSYSTEM_RST>,
				 <&cpg R9A09G077_MII_CONVERT_RST>;
			reset-names = "reset_ethss", "reset_conv";
			power-domains = <&cpg>;
			status = "disabled";

			mii_conv0: mii-conv@0 {
				reg = <0>;
				status = "disabled";
			};

			mii_conv1: mii-conv@1 {
				reg = <1>;
				status = "disabled";
			};

			mii_conv2: mii-conv@2 {
				reg = <2>;
				status = "disabled";
			};

			mii_conv3: mii-conv@3 {
				reg = <3>;
				status = "disabled";
			};
		};

		ethsw: ethsw@80120000 {
			compatible = "renesas,rzt2h-ethsw";
			reg =  <0 0x80120000 0 0x10000>;
			clocks = <&cpg CPG_MOD R9A09G077_ETHSW_CLK>;
			resets = <&cpg R9A09G077_ETHSW_RST>;
			power-domains = <&cpg>;
			status = "disabled";

			ethernet-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				switch_port0: port@0 {
					reg = <0>;
					pcs-handle = <&mii_conv0>;
					status = "disabled";
				};

				switch_port1: port@1 {
					reg = <1>;
					pcs-handle = <&mii_conv1>;
					status = "disabled";
				};

				switch_port2: port@2 {
					reg = <2>;
					pcs-handle = <&mii_conv2>;
					status = "disabled";
				};

				switch_port3: port@3 {
					reg = <3>;
					ethernet = <&gmac0>;
					label = "cpu";
					phy-mode = "internal";
					status = "disabled";
					fixed-link {
						speed = <1000>;
						full-duplex;
					};
				};
			};
		};

		rtc: rtc@81009000 {
			compatible = "renesas,rzt2h-rtc";
			reg = <0 0x81009000 0 0x1000>;
			interrupts = <GIC_SPI 495 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 496 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 497 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "alarm", "carry", "periodic";
			clocks = <&cpg CPG_MOD R9A09G077_RTC_CLK>;
			clock-names = "rtc0";
			status = "disabled";
		};

		xspi0: spi@801c0000 {
			compatible = "renesas,t2h-xspi-if";
			reg = <0 0x801c0000 0 0x1000>,
				<0 0x40000000 0 0x10000000>;
			reg-names = "regs", "dirmap";
			resets = <&cpg R9A09G077_xSPI0_RST>;
			power-domains = <&cpg>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		xspi1: spi@801c1000 {
			compatible = "renesas,t2h-xspi-if";
			reg = <0 0x801c1000 0 0x1000>,
				<0 0x50000000 0 0x10000000>;
			reg-names = "regs", "dirmap";
			resets = <&cpg R9A09G077_xSPI1_RST>;
			power-domains = <&cpg>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		cmt0: timer@80080000 {
			compatible = "renesas,t2h-cmt";
			reg = <0 0x80080000 0 0x400>;
			interrupts = <GIC_SPI 479 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 480 IRQ_TYPE_EDGE_RISING>;
			clocks = <&cpg CPG_MOD R9A09G077_CMT0_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		cmt1: timer@80080400 {
			compatible = "renesas,t2h-cmt";
			reg = <0 0x80080400 0 0x400>;
			interrupts = <GIC_SPI 481 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 482 IRQ_TYPE_EDGE_RISING>;
			clocks = <&cpg CPG_MOD R9A09G077_CMT1_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		cmt2: timer@80080800 {
			compatible = "renesas,t2h-cmt";
			reg = <0 0x80080800 0 0x400>;
			interrupts = <GIC_SPI 483 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 484 IRQ_TYPE_EDGE_RISING>;
			clocks = <&cpg CPG_MOD R9A09G077_CMT2_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		cmtw0: timer@80081000 {
			compatible = "renesas,t2h-cmtw";
			reg = <0 0x80081000 0 0x400>;
			interrupts = <GIC_SPI 485 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 486 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 487 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 488 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 489 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "cmwi", "ic0i", "ic1i", "oc0i", "oc1i";
			clocks = <&cpg CPG_MOD R9A09G077_CMTW0_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		cmtw1: timer@80081400 {
			compatible = "renesas,t2h-cmtw";
			reg = <0 0x80081400 0 0x400>;
			interrupts = <GIC_SPI 490 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 491 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 492 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 493 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 494 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "cmwi", "ic0i", "ic1i", "oc0i", "oc1i";
			clocks = <&cpg CPG_MOD R9A09G077_CMTW1_CLK>;
			clock-names = "fck";
			power-domains = <&cpg>;
			status = "disabled";
		};

		canfd: can@80040000 {
			compatible = "renesas,r9a09g077-canfd", "renesas,rzt2h-canfd",
				     "renesas,rcar-gen3-canfd";
			reg = <0 0x80040000 0 0x20000>;
			interrupts = <GIC_SPI 626 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 627 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 628 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 629 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 630 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 631 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 632 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 633 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "ch0_trx", "ch0_err", "ch0_rec",
					  "ch1_trx", "ch1_err", "ch1_rec",
					  "g_recc", "g_err";
			clocks = <&cpg CPG_CORE R9A09G077_PCLKM>,
				 <&cpg CPG_MOD R9A09G077_CANFD_CLK>,
				 <&can_clk>;
			clock-names = "fck", "canfd", "can_clk";
			assigned-clocks = <&cpg CPG_MOD R9A09G077_CANFD_CLK>;
			assigned-clock-rates = <80000000>;
			power-domains = <&cpg>;
			status = "disabled";

			channel0 {
				status = "disabled";
			};
			channel1 {
				status = "disabled";
			};
		};

		adc0: adc0@90014000 {
			compatible = "renesas,rzt2h-adc";
			reg = <0 0x90014000 0 0x400>;
			interrupts = <GIC_SPI 698 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 699 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 700 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 701 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 702 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 851 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 852 IRQ_TYPE_EDGE_RISING>;
			clocks = <&cpg CPG_MOD R9A09G077_ACD0_CLK>;
			power-domains = <&cpg>;
			status = "disabled";

			#address-cells = <1>;
			#size-cells = <0>;

			chanel@0 {
				reg = <0>;
			};
			chanel@1 {
				reg = <1>;
			};
			chanel@2 {
				reg = <2>;
			};
			chanel@3 {
				reg = <3>;
			};
		};

		adc1: adc1@90014400 {
			compatible = "renesas,rzt2h-adc";
			reg = <0 0x90014400 0 0x400>;
			interrupts = <GIC_SPI 703 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 704 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 705 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 706 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 707 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 853 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 854 IRQ_TYPE_EDGE_RISING>;
			clocks = <&cpg CPG_MOD R9A09G077_ACD1_CLK>;
			power-domains = <&cpg>;
			status = "disabled";

			#address-cells = <1>;
			#size-cells = <0>;

			chanel@0 {
				reg = <0>;
			};
			chanel@1 {
				reg = <1>;
			};
			chanel@2 {
				reg = <2>;
			};
			chanel@3 {
				reg = <3>;
			};
		};

		adc2: adc2@80008000 {
			compatible = "renesas,rzt2h-adc";
			reg = <0 0x80008000 0 0x400>;
			interrupts = <GIC_SPI 708 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 709 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 710 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 711 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 712 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 855 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 856 IRQ_TYPE_EDGE_RISING>;
			clocks = <&cpg CPG_MOD R9A09G077_ACD2_CLK>;
			power-domains = <&cpg>;
			status = "disabled";

			#address-cells = <1>;
			#size-cells = <0>;

			chanel@0 {
				reg = <0>;
			};
			chanel@1 {
				reg = <1>;
			};
			chanel@2 {
				reg = <2>;
			};
			chanel@3 {
				reg = <3>;
			};
			chanel@4 {
				reg = <4>;
			};
			chanel@5 {
				reg = <5>;
			};
			chanel@6 {
				reg = <6>;
			};
			chanel@7 {
				reg = <7>;
			};
			chanel@8 {
				reg = <8>;
			};
			chanel@9 {
				reg = <9>;
			};
			chanel@10 {
				reg = <10>;
			};
			chanel@11 {
				reg = <11>;
			};
			chanel@12 {
				reg = <12>;
			};
			chanel@13 {
				reg = <13>;
			};
			chanel@14 {
				reg = <14>;
			};
			chanel@15 {
				reg = <15>;
			};
		};

		gpt02_0: gpt02_0@90004000 {
			compatible = "renesas,gpt-r9a09g077";
			reg = <0 0x90004000 0 0x100>,
				<0 0x80290000 0 0x0c>,
				<0 0x802a0000 0 0x1000>,
				<0 0x812a0000 0 0x100>;
			reg-names = "base1", "base2",
				    "ns_int_base", "s_int_base";
			#pwm-cells = <2>;
			interrupts = <GIC_SPI 887 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 888 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 147 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 148 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 149 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 150 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 151 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "adtrga", "adtrgb", "int0", "int1",
					  "int2", "int3", "int4";
			clocks = <&cpg CPG_MOD R9A09G077_GPT2_CLK>;
			power-domains = <&cpg>;
			status = "disabled";
		};
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts-extended = <&gic GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
					<&gic GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
					<&gic GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
					<&gic GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
	};
};
