# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:27:07 on Nov 14,2025
# vlog -reportprogress 300 top.sv "+acc" 
# -- Compiling module comp4b
# -- Compiling program comp4b_tb
# -- Compiling interface comp4b_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:27:07 on Nov 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 15:27:07 on Nov 14,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.comp4b_intf(fast)
# Loading work.comp4b(fast)
# Loading work.comp4b_tb(fast)
# ** Error: (vish-4014) No objects found matching '*'.
# Error in macro ./run.do line 3
# (vish-4014) No objects found matching '*'.
#     while executing
# "add wave *"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:29:56 on Nov 14,2025
# vlog -reportprogress 300 top.sv "+acc" 
# -- Compiling module comp4b
# -- Compiling program comp4b_tb
# -- Compiling interface comp4b_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:29:56 on Nov 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:29:57 on Nov 14,2025, Elapsed time: 0:02:50
# Errors: 3, Warnings: 0
# vsim top 
# Start time: 15:29:57 on Nov 14,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.comp4b_intf(fast)
# Loading work.comp4b(fast)
# Loading work.comp4b_tb(fast)
# ** Error: (vish-4014) No objects found matching '*'.
# Error in macro ./run.do line 3
# (vish-4014) No objects found matching '*'.
#     while executing
# "add wave *"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:31:00 on Nov 14,2025
# vlog -reportprogress 300 top.sv "+acc" 
# -- Compiling module comp4b
# -- Compiling program comp4b_tb
# -- Compiling interface comp4b_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:31:00 on Nov 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:31:00 on Nov 14,2025, Elapsed time: 0:01:03
# Errors: 3, Warnings: 0
# vsim top 
# Start time: 15:31:00 on Nov 14,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.comp4b_intf(fast)
# Loading work.comp4b(fast)
# Loading work.comp4b_tb(fast)
# ** Error: (vish-4014) No objects found matching '*'.
# Error in macro ./run.do line 3
# (vish-4014) No objects found matching '*'.
#     while executing
# "add wave *"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:32:49 on Nov 14,2025
# vlog -reportprogress 300 top.sv "+acc" 
# -- Compiling module comp4b
# -- Compiling program comp4b_tb
# -- Compiling interface comp4b_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:32:49 on Nov 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:32:49 on Nov 14,2025, Elapsed time: 0:01:49
# Errors: 3, Warnings: 0
# vsim top 
# Start time: 15:32:49 on Nov 14,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.comp4b_intf(fast)
# Loading work.comp4b(fast)
# Loading work.comp4b_tb(fast)
# ** Error: (vish-4014) No objects found matching '*'.
# Error in macro ./run.do line 3
# (vish-4014) No objects found matching '*'.
#     while executing
# "add wave *"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:35:45 on Nov 14,2025
# vlog -reportprogress 300 top.sv "+acc" 
# -- Compiling module comp4b
# -- Compiling program comp4b_tb
# -- Compiling interface comp4b_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:35:45 on Nov 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:35:46 on Nov 14,2025, Elapsed time: 0:02:57
# Errors: 3, Warnings: 0
# vsim top 
# Start time: 15:35:46 on Nov 14,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.comp4b_intf(fast)
# Loading work.comp4b(fast)
# Loading work.comp4b_tb(fast)
# ** Error: (vish-4014) No objects found matching '*'.
# Error in macro ./run.do line 3
# (vish-4014) No objects found matching '*'.
#     while executing
# "add wave *"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:36:49 on Nov 14,2025
# vlog -reportprogress 300 top.sv "+acc" 
# -- Compiling module comp4b
# -- Compiling program comp4b_tb
# -- Compiling interface comp4b_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:36:49 on Nov 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:36:49 on Nov 14,2025, Elapsed time: 0:01:03
# Errors: 3, Warnings: 0
# vsim top 
# Start time: 15:36:49 on Nov 14,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.comp4b_intf(fast)
# Loading work.comp4b(fast)
# Loading work.comp4b_tb(fast)
# ** Info: =============================TEST PASED==============================
#    Time: 10 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 2 B in = 4 GRATER = 0|g=0 EQUAL = 0|e=0 LESSTHAN = 1|l=1
# ** Info: =============================TEST PASED==============================
#    Time: 20 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 8 B in = 1 GRATER = 1|g=1 EQUAL = 0|e=0 LESSTHAN = 0|l=0
# ** Info: =============================TEST PASED==============================
#    Time: 30 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 0 B in = 9 GRATER = 0|g=0 EQUAL = 0|e=0 LESSTHAN = 1|l=1
# ** Info: =============================TEST PASED==============================
#    Time: 40 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 6 B in = 3 GRATER = 1|g=1 EQUAL = 0|e=0 LESSTHAN = 0|l=0
# ** Info: =============================TEST PASED==============================
#    Time: 50 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 0 B in = 13 GRATER = 0|g=0 EQUAL = 0|e=0 LESSTHAN = 1|l=1
# ** Info: =============================TEST PASED==============================
#    Time: 60 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 8 B in = 13 GRATER = 0|g=0 EQUAL = 0|e=0 LESSTHAN = 1|l=1
# ** Info: =============================TEST PASED==============================
#    Time: 70 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 6 B in = 5 GRATER = 1|g=1 EQUAL = 0|e=0 LESSTHAN = 0|l=0
# ** Info: =============================TEST PASED==============================
#    Time: 80 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 1 B in = 2 GRATER = 0|g=0 EQUAL = 0|e=0 LESSTHAN = 1|l=1
# ** Info: =============================TEST PASED==============================
#    Time: 90 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 0 B in = 1 GRATER = 0|g=0 EQUAL = 0|e=0 LESSTHAN = 1|l=1
# ** Info: =============================TEST PASED==============================
#    Time: 100 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 0 B in = 13 GRATER = 0|g=0 EQUAL = 0|e=0 LESSTHAN = 1|l=1
# ** Note: implicit $finish from program    : comp4b.sv(42)
#    Time: 100 ns  Iteration: 0  Instance: /top/rtl3
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:43:08 on Nov 14,2025
# vlog -reportprogress 300 top.sv "+acc" 
# -- Compiling module comp4b
# -- Compiling program comp4b_tb
# -- Compiling interface comp4b_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:43:08 on Nov 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:43:08 on Nov 14,2025, Elapsed time: 0:06:19
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 15:43:08 on Nov 14,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.comp4b_intf(fast)
# Loading work.comp4b(fast)
# Loading work.comp4b_tb(fast)
# ** Info: =============================TEST PASED==============================
#    Time: 10 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 2 B in = 4 GRATER = 0|g=0 EQUAL = 0|e=0 LESSTHAN = 1|l=1
# ** Info: =============================TEST PASED==============================
#    Time: 20 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 8 B in = 1 GRATER = 1|g=1 EQUAL = 0|e=0 LESSTHAN = 0|l=0
# ** Info: =============================TEST PASED==============================
#    Time: 30 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 0 B in = 9 GRATER = 0|g=0 EQUAL = 0|e=0 LESSTHAN = 1|l=1
# ** Info: =============================TEST PASED==============================
#    Time: 40 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 6 B in = 3 GRATER = 1|g=1 EQUAL = 0|e=0 LESSTHAN = 0|l=0
# ** Info: =============================TEST PASED==============================
#    Time: 50 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 0 B in = 13 GRATER = 0|g=0 EQUAL = 0|e=0 LESSTHAN = 1|l=1
# ** Info: =============================TEST PASED==============================
#    Time: 60 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 8 B in = 13 GRATER = 0|g=0 EQUAL = 0|e=0 LESSTHAN = 1|l=1
# ** Info: =============================TEST PASED==============================
#    Time: 70 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 6 B in = 5 GRATER = 1|g=1 EQUAL = 0|e=0 LESSTHAN = 0|l=0
# ** Info: =============================TEST PASED==============================
#    Time: 80 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 1 B in = 2 GRATER = 0|g=0 EQUAL = 0|e=0 LESSTHAN = 1|l=1
# ** Info: =============================TEST PASED==============================
#    Time: 90 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 0 B in = 1 GRATER = 0|g=0 EQUAL = 0|e=0 LESSTHAN = 1|l=1
# ** Info: =============================TEST PASED==============================
#    Time: 100 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 0 B in = 13 GRATER = 0|g=0 EQUAL = 0|e=0 LESSTHAN = 1|l=1
# ** Info: =============================TEST PASED==============================
#    Time: 110 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 7 B in = 6 GRATER = 1|g=1 EQUAL = 0|e=0 LESSTHAN = 0|l=0
# ** Info: =============================TEST PASED==============================
#    Time: 120 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 3 B in = 13 GRATER = 0|g=0 EQUAL = 0|e=0 LESSTHAN = 1|l=1
# ** Info: =============================TEST PASED==============================
#    Time: 130 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 14 B in = 13 GRATER = 1|g=1 EQUAL = 0|e=0 LESSTHAN = 0|l=0
# ** Info: =============================TEST PASED==============================
#    Time: 140 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 8 B in = 12 GRATER = 0|g=0 EQUAL = 0|e=0 LESSTHAN = 1|l=1
# ** Info: =============================TEST PASED==============================
#    Time: 150 ns  Scope: top.rtl3.sc File: comp4b.sv Line: 41
# A in = 15 B in = 9 GRATER = 1|g=1 EQUAL = 0|e=0 LESSTHAN = 0|l=0
# ** Note: implicit $finish from program    : comp4b.sv(42)
#    Time: 150 ns  Iteration: 0  Instance: /top/rtl3
# 1
# Simulation stop requested.
.main clear
quit -sim
# End time: 15:43:54 on Nov 14,2025, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
vsim -debugdb top
# vsim -debugdb top 
# Start time: 15:44:11 on Nov 14,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.comp4b_intf(fast)
# Loading work.comp4b(fast)
# Loading work.comp4b_tb(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
vsim -debugdb top
# End time: 15:44:59 on Nov 14,2025, Elapsed time: 0:00:48
# Errors: 0, Warnings: 2
# vsim -debugdb top 
# Start time: 15:44:59 on Nov 14,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.comp4b_intf(fast)
# Loading work.comp4b(fast)
# Loading work.comp4b_tb(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
