// BNE
  module bne_instruction (
    input clk,
    input [6:0] opcode,
    input [2:0] funct3,
    input [7:0] rs1,
    input [7:0] rs2,
    input [6:0] imm,
    input zero_flag, // Zero flag from ALU
    output reg [31:0] pc_out // Output PC value
  );

    always @(negedge clk) begin
      if (opcode == 7'b1100011 && funct3 == 3'b000) begin
        if (!zero_flag) begin
          pc_out = pc_out + {imm, 1'b0}; // Update PC based on the immediate value and a zero bit
        end
      end
    end
  endmodule





`timescale 1ns / 1ps

module bne_instruction_tb;

  // Inputs
  reg clk;
  reg [6:0] opcode;
  reg [2:0] funct3;
  reg [7:0] rs1;
  reg [7:0] rs2;
  reg [6:0] imm;
  reg zero_flag;
  reg [31:0] pc_in; // Adding pc_in to provide a reference for pc_out updates

  // Outputs
  wire [31:0] pc_out;

  // Instantiate the Unit Under Test (UUT)
  bne_instruction uut (
      .clk(clk),
      .opcode(opcode),
      .funct3(funct3),
      .rs1(rs1),
      .rs2(rs2),
      .imm(imm),
      .zero_flag(zero_flag),
      .pc_out(pc_out)
  );

  // Clock generation
  initial begin
    clk = 0;
    forever #10 clk = ~clk; // Clock with a period of 20ns
  end

  // Test sequence
  initial begin
    // Initialize Inputs
    opcode = 7'b1100011; // Opcode for BNE
    funct3 = 3'b000;     // funct3 for BNE
    rs1 = 8'd0;          // Not used in this module
    rs2 = 8'd0;          // Not used in this module
    imm = 7'd2;          // Example immediate value, represents a branch target 4 bytes ahead
    zero_flag = 1'b1;    // Initially, zero_flag is asserted (meaning rs1 equals rs2)
    pc_in = 32'd100;     // Example starting PC value

    // Initialize pc_out
    uut.pc_out = pc_in;

    // Wait for the negative edge of the clock
    @(negedge clk);
    #20; // Additional delay

    // Deassert zero_flag to simulate a condition where rs1 does not equal rs2
    zero_flag = 1'b0; // Branch should be taken and pc_out should be updated

    // Wait and observe the new output
    @(negedge clk);
    #20; // Additional delay

    // Assert zero_flag again
    zero_flag = 1'b1; // Branch should not be taken and pc_out should not change

    // Wait and observe the new output
    @(negedge clk);
    #20; // Additional delay

    // Finish the simulation
    $finish;
  end

  // Monitor changes
  initial begin
    $monitor("Time = %t, zero_flag = %b, pc_in = %h, pc_out = %h",
              $time, zero_flag, pc_in, pc_out);
  end

endmodule
