Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov  4 14:15:26 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BrickBreaker_game_timing_summary_routed.rpt -pb BrickBreaker_game_timing_summary_routed.pb -rpx BrickBreaker_game_timing_summary_routed.rpx -warn_on_violation
| Design       : BrickBreaker_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 120 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 238 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.314      -19.597                     31                  789        0.043        0.000                      0                  789        4.500        0.000                       0                   473  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.314      -19.597                     31                  789        0.043        0.000                      0                  789        4.500        0.000                       0                   473  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           31  Failing Endpoints,  Worst Slack       -4.314ns,  Total Violation      -19.597ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.314ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.274ns  (logic 4.121ns (28.872%)  route 10.153ns (71.128%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=1 LUT6=14)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.549     5.070    CLK_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  ball_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  ball_x_pos_reg[2]/Q
                         net (fo=12, routed)          0.528     6.115    ball_x_pos_reg[2]
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.772 r  brick_state_reg[2][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.772    brick_state_reg[2][1]_i_17_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.087 f  brick_state_reg[2][1]_i_16/O[3]
                         net (fo=4, routed)           0.998     8.085    pixel_data5[8]
    SLICE_X38Y64         LUT6 (Prop_lut6_I2_O)        0.307     8.392 f  brick_state[2][1]_i_15/O
                         net (fo=8, routed)           0.688     9.080    brick_state[2][1]_i_15_n_0
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.152     9.232 f  brick_state[21][1]_i_17/O
                         net (fo=1, routed)           0.309     9.541    brick_state[21][1]_i_17_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.332     9.873 r  brick_state[21][1]_i_9/O
                         net (fo=40, routed)          1.406    11.279    brick_state[21][1]_i_9_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.150    11.429 r  brick_state[24][1]_i_7/O
                         net (fo=3, routed)           1.003    12.432    brick_state[24][1]_i_7_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.326    12.758 r  FSM_sequential_current_state[1]_i_274/O
                         net (fo=2, routed)           0.830    13.588    FSM_sequential_current_state[1]_i_274_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.712 r  FSM_sequential_current_state[2]_i_751/O
                         net (fo=1, routed)           0.613    14.325    FSM_sequential_current_state[2]_i_751_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.124    14.449 r  FSM_sequential_current_state[2]_i_718/O
                         net (fo=1, routed)           0.492    14.940    FSM_sequential_current_state[2]_i_718_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I2_O)        0.124    15.064 r  FSM_sequential_current_state[2]_i_686/O
                         net (fo=1, routed)           0.500    15.565    FSM_sequential_current_state[2]_i_686_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I2_O)        0.124    15.689 r  FSM_sequential_current_state[2]_i_633/O
                         net (fo=1, routed)           0.354    16.043    FSM_sequential_current_state[2]_i_633_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.124    16.167 r  FSM_sequential_current_state[2]_i_513/O
                         net (fo=1, routed)           0.655    16.822    FSM_sequential_current_state[2]_i_513_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.124    16.946 r  FSM_sequential_current_state[2]_i_325/O
                         net (fo=1, routed)           0.504    17.450    FSM_sequential_current_state[2]_i_325_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I2_O)        0.124    17.574 r  FSM_sequential_current_state[2]_i_153/O
                         net (fo=1, routed)           0.295    17.869    FSM_sequential_current_state[2]_i_153_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I2_O)        0.124    17.993 r  FSM_sequential_current_state[2]_i_48/O
                         net (fo=1, routed)           0.312    18.305    FSM_sequential_current_state[2]_i_48_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.429 r  FSM_sequential_current_state[2]_i_12/O
                         net (fo=1, routed)           0.403    18.832    FSM_sequential_current_state[2]_i_12_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124    18.956 r  FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.263    19.219    FSM_sequential_current_state[2]_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.343 r  FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    19.343    FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X51Y66         FDRE                                         r  FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.435    14.776    CLK_IBUF_BUFG
    SLICE_X51Y66         FDRE                                         r  FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X51Y66         FDRE (Setup_fdre_C_D)        0.031    15.030    FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -19.343    
  -------------------------------------------------------------------
                         slack                                 -4.314    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.129ns  (logic 3.515ns (24.877%)  route 10.614ns (75.123%))
  Logic Levels:           18  (CARRY4=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  ball_x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  ball_x_pos_reg[0]/Q
                         net (fo=42, routed)          0.468     5.996    ball_x_pos_reg[0]
    SLICE_X39Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.576 r  brick_state_reg[3][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.576    brick_state_reg[3][1]_i_21_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.889 f  brick_state_reg[3][1]_i_19/O[3]
                         net (fo=1, routed)           1.008     7.897    current_state7[8]
    SLICE_X41Y63         LUT6 (Prop_lut6_I3_O)        0.306     8.203 f  brick_state[3][1]_i_18/O
                         net (fo=10, routed)          0.862     9.065    brick_state[3][1]_i_18_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I1_O)        0.124     9.189 f  brick_state[10][1]_i_9/O
                         net (fo=33, routed)          0.998    10.187    brick_state[10][1]_i_9_n_0
    SLICE_X33Y66         LUT5 (Prop_lut5_I0_O)        0.124    10.311 r  brick_state[10][1]_i_8/O
                         net (fo=7, routed)           1.018    11.328    brick_state[10][1]_i_8_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I3_O)        0.124    11.452 f  FSM_sequential_current_state[2]_i_830/O
                         net (fo=1, routed)           0.994    12.447    FSM_sequential_current_state[2]_i_830_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.571 f  FSM_sequential_current_state[2]_i_797/O
                         net (fo=1, routed)           0.803    13.374    FSM_sequential_current_state[2]_i_797_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.498 f  FSM_sequential_current_state[2]_i_761/O
                         net (fo=2, routed)           0.451    13.949    FSM_sequential_current_state[2]_i_761_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.124    14.073 f  FSM_sequential_current_state[1]_i_261/O
                         net (fo=1, routed)           0.448    14.521    FSM_sequential_current_state[1]_i_261_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    14.645 f  FSM_sequential_current_state[1]_i_238/O
                         net (fo=1, routed)           0.598    15.243    FSM_sequential_current_state[1]_i_238_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I2_O)        0.124    15.367 f  FSM_sequential_current_state[1]_i_210/O
                         net (fo=1, routed)           0.540    15.907    FSM_sequential_current_state[1]_i_210_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.124    16.031 f  FSM_sequential_current_state[1]_i_174/O
                         net (fo=1, routed)           0.292    16.324    FSM_sequential_current_state[1]_i_174_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.124    16.448 f  FSM_sequential_current_state[1]_i_141/O
                         net (fo=1, routed)           0.304    16.752    FSM_sequential_current_state[1]_i_141_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124    16.876 f  FSM_sequential_current_state[1]_i_93/O
                         net (fo=1, routed)           0.294    17.170    FSM_sequential_current_state[1]_i_93_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I2_O)        0.124    17.294 f  FSM_sequential_current_state[1]_i_46/O
                         net (fo=1, routed)           0.343    17.637    FSM_sequential_current_state[1]_i_46_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    17.761 f  FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.539    18.301    FSM_sequential_current_state[1]_i_19_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I3_O)        0.124    18.425 r  FSM_sequential_current_state[1]_i_4/O
                         net (fo=1, routed)           0.653    19.077    FSM_sequential_current_state[1]_i_4_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    19.201 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    19.201    FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X45Y67         FDRE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.430    14.771    CLK_IBUF_BUFG
    SLICE_X45Y67         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X45Y67         FDRE (Setup_fdre_C_D)        0.029    15.023    FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -19.201    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -3.084ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.041ns  (logic 3.396ns (26.042%)  route 9.645ns (73.958%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  ball_y_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  ball_y_pos_reg[7]/Q
                         net (fo=8, routed)           0.660     6.185    ball_y_pos_reg[7]
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.707 r  FSM_sequential_current_state_reg[2]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.707    FSM_sequential_current_state_reg[2]_i_192_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.821 f  FSM_sequential_current_state_reg[2]_i_195/CO[3]
                         net (fo=6, routed)           1.148     7.969    FSM_sequential_current_state_reg[2]_i_195_n_0
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.152     8.121 f  FSM_sequential_current_state[2]_i_194/O
                         net (fo=6, routed)           0.924     9.045    FSM_sequential_current_state[2]_i_194_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.332     9.377 f  brick_state[7][1]_i_7/O
                         net (fo=30, routed)          1.237    10.613    brick_state[7][1]_i_7_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I0_O)        0.152    10.765 r  brick_state[107][1]_i_7/O
                         net (fo=9, routed)           1.231    11.996    brick_state[107][1]_i_7_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I2_O)        0.348    12.344 r  FSM_sequential_current_state[2]_i_713/O
                         net (fo=1, routed)           0.637    12.981    FSM_sequential_current_state[2]_i_713_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I5_O)        0.328    13.309 r  FSM_sequential_current_state[2]_i_665/O
                         net (fo=1, routed)           0.433    13.742    FSM_sequential_current_state[2]_i_665_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124    13.866 r  FSM_sequential_current_state[2]_i_561/O
                         net (fo=1, routed)           0.563    14.429    FSM_sequential_current_state[2]_i_561_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.124    14.553 r  FSM_sequential_current_state[2]_i_395/O
                         net (fo=1, routed)           0.444    14.997    FSM_sequential_current_state[2]_i_395_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.124    15.121 r  FSM_sequential_current_state[2]_i_219/O
                         net (fo=1, routed)           0.699    15.820    FSM_sequential_current_state[2]_i_219_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I5_O)        0.124    15.944 r  FSM_sequential_current_state[2]_i_84/O
                         net (fo=1, routed)           0.791    16.735    FSM_sequential_current_state[2]_i_84_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I5_O)        0.124    16.859 f  FSM_sequential_current_state[2]_i_22/O
                         net (fo=1, routed)           0.283    17.142    FSM_sequential_current_state[2]_i_22_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I0_O)        0.124    17.266 r  FSM_sequential_current_state[2]_i_6/O
                         net (fo=1, routed)           0.287    17.553    FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    17.677 r  FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.308    17.985    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X53Y70         LUT5 (Prop_lut5_I1_O)        0.124    18.109 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    18.109    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X53Y70         FDRE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.431    14.772    CLK_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X53Y70         FDRE (Setup_fdre_C_D)        0.031    15.026    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                 -3.084    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.546ns  (logic 1.966ns (18.643%)  route 8.580ns (81.357%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.549     5.070    CLK_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  ball_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  ball_x_pos_reg[2]/Q
                         net (fo=12, routed)          1.721     7.309    ball_x_pos_reg[2]
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.433 f  FSM_sequential_current_state[0]_i_11/O
                         net (fo=1, routed)           0.860     8.294    FSM_sequential_current_state[0]_i_11_n_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.148     8.442 r  FSM_sequential_current_state[0]_i_5/O
                         net (fo=11, routed)          0.930     9.372    FSM_sequential_current_state[0]_i_5_n_0
    SLICE_X55Y58         LUT4 (Prop_lut4_I3_O)        0.328     9.700 r  brick_state[39][1]_i_6/O
                         net (fo=129, routed)         1.364    11.064    brick_state[39][1]_i_6_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.124    11.188 r  brick_state[39][1]_i_8/O
                         net (fo=121, routed)         1.563    12.751    brick_state[39][1]_i_8_n_0
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.150    12.901 f  brick_state[3][1]_i_12/O
                         net (fo=1, routed)           1.335    14.236    brick_state[3][1]_i_12_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.326    14.562 r  brick_state[3][1]_i_7/O
                         net (fo=1, routed)           0.351    14.913    brick_state[3][1]_i_7_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    15.037 r  brick_state[3][1]_i_2/O
                         net (fo=2, routed)           0.454    15.492    brick_state[3][1]_i_2_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I1_O)        0.124    15.616 r  brick_state[3][0]_i_1/O
                         net (fo=1, routed)           0.000    15.616    brick_state[3][0]_i_1_n_0
    SLICE_X31Y64         FDRE                                         r  brick_state_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.430    14.771    CLK_IBUF_BUFG
    SLICE_X31Y64         FDRE                                         r  brick_state_reg[3][0]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X31Y64         FDRE (Setup_fdre_C_D)        0.031    14.953    brick_state_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -15.616    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.613ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.541ns  (logic 1.961ns (18.604%)  route 8.580ns (81.396%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.549     5.070    CLK_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  ball_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  ball_x_pos_reg[2]/Q
                         net (fo=12, routed)          1.721     7.309    ball_x_pos_reg[2]
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.433 f  FSM_sequential_current_state[0]_i_11/O
                         net (fo=1, routed)           0.860     8.294    FSM_sequential_current_state[0]_i_11_n_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.148     8.442 r  FSM_sequential_current_state[0]_i_5/O
                         net (fo=11, routed)          0.930     9.372    FSM_sequential_current_state[0]_i_5_n_0
    SLICE_X55Y58         LUT4 (Prop_lut4_I3_O)        0.328     9.700 r  brick_state[39][1]_i_6/O
                         net (fo=129, routed)         1.364    11.064    brick_state[39][1]_i_6_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.124    11.188 r  brick_state[39][1]_i_8/O
                         net (fo=121, routed)         1.563    12.751    brick_state[39][1]_i_8_n_0
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.150    12.901 f  brick_state[3][1]_i_12/O
                         net (fo=1, routed)           1.335    14.236    brick_state[3][1]_i_12_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.326    14.562 r  brick_state[3][1]_i_7/O
                         net (fo=1, routed)           0.351    14.913    brick_state[3][1]_i_7_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    15.037 r  brick_state[3][1]_i_2/O
                         net (fo=2, routed)           0.454    15.492    brick_state[3][1]_i_2_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I3_O)        0.119    15.611 r  brick_state[3][1]_i_1/O
                         net (fo=1, routed)           0.000    15.611    brick_state[3][1]_i_1_n_0
    SLICE_X31Y64         FDRE                                         r  brick_state_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.430    14.771    CLK_IBUF_BUFG
    SLICE_X31Y64         FDRE                                         r  brick_state_reg[3][1]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X31Y64         FDRE (Setup_fdre_C_D)        0.075    14.997    brick_state_reg[3][1]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -15.611    
  -------------------------------------------------------------------
                         slack                                 -0.613    

Slack (VIOLATED) :        -0.532ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[95][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.494ns  (logic 2.783ns (26.520%)  route 7.711ns (73.480%))
  Logic Levels:           9  (CARRY4=2 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  ball_y_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  ball_y_pos_reg[7]/Q
                         net (fo=8, routed)           0.660     6.185    ball_y_pos_reg[7]
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.707 r  FSM_sequential_current_state_reg[2]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.707    FSM_sequential_current_state_reg[2]_i_192_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.041 f  FSM_sequential_current_state_reg[2]_i_195/O[1]
                         net (fo=10, routed)          0.891     7.931    FSM_sequential_current_state_reg[2]_i_195_n_6
    SLICE_X35Y63         LUT2 (Prop_lut2_I1_O)        0.329     8.260 f  brick_state[5][1]_i_16/O
                         net (fo=1, routed)           0.658     8.919    brick_state[5][1]_i_16_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I2_O)        0.326     9.245 f  brick_state[5][1]_i_8/O
                         net (fo=18, routed)          0.871    10.116    brick_state[5][1]_i_8_n_0
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.124    10.240 f  brick_state[45][1]_i_10/O
                         net (fo=51, routed)          1.243    11.483    brick_state[45][1]_i_10_n_0
    SLICE_X43Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.607 r  brick_state[95][1]_i_6/O
                         net (fo=8, routed)           1.242    12.849    brick_state[95][1]_i_6_n_0
    SLICE_X51Y69         LUT2 (Prop_lut2_I1_O)        0.118    12.967 f  brick_state[95][1]_i_4/O
                         net (fo=2, routed)           1.359    14.326    brick_state[95][1]_i_4_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I2_O)        0.326    14.652 r  brick_state[95][1]_i_2/O
                         net (fo=2, routed)           0.787    15.439    brick_state[95][1]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I2_O)        0.124    15.563 r  brick_state[95][0]_i_1/O
                         net (fo=1, routed)           0.000    15.563    brick_state[95][0]_i_1_n_0
    SLICE_X45Y60         FDRE                                         r  brick_state_reg[95][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.436    14.777    CLK_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  brick_state_reg[95][0]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X45Y60         FDRE (Setup_fdre_C_D)        0.031    15.031    brick_state_reg[95][0]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -15.563    
  -------------------------------------------------------------------
                         slack                                 -0.532    

Slack (VIOLATED) :        -0.483ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[95][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.489ns  (logic 2.778ns (26.485%)  route 7.711ns (73.515%))
  Logic Levels:           9  (CARRY4=2 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  ball_y_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  ball_y_pos_reg[7]/Q
                         net (fo=8, routed)           0.660     6.185    ball_y_pos_reg[7]
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.707 r  FSM_sequential_current_state_reg[2]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.707    FSM_sequential_current_state_reg[2]_i_192_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.041 f  FSM_sequential_current_state_reg[2]_i_195/O[1]
                         net (fo=10, routed)          0.891     7.931    FSM_sequential_current_state_reg[2]_i_195_n_6
    SLICE_X35Y63         LUT2 (Prop_lut2_I1_O)        0.329     8.260 f  brick_state[5][1]_i_16/O
                         net (fo=1, routed)           0.658     8.919    brick_state[5][1]_i_16_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I2_O)        0.326     9.245 f  brick_state[5][1]_i_8/O
                         net (fo=18, routed)          0.871    10.116    brick_state[5][1]_i_8_n_0
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.124    10.240 f  brick_state[45][1]_i_10/O
                         net (fo=51, routed)          1.243    11.483    brick_state[45][1]_i_10_n_0
    SLICE_X43Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.607 r  brick_state[95][1]_i_6/O
                         net (fo=8, routed)           1.242    12.849    brick_state[95][1]_i_6_n_0
    SLICE_X51Y69         LUT2 (Prop_lut2_I1_O)        0.118    12.967 f  brick_state[95][1]_i_4/O
                         net (fo=2, routed)           1.359    14.326    brick_state[95][1]_i_4_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I2_O)        0.326    14.652 r  brick_state[95][1]_i_2/O
                         net (fo=2, routed)           0.787    15.439    brick_state[95][1]_i_2_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I2_O)        0.119    15.558 r  brick_state[95][1]_i_1/O
                         net (fo=1, routed)           0.000    15.558    brick_state[95][1]_i_1_n_0
    SLICE_X45Y60         FDRE                                         r  brick_state_reg[95][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.436    14.777    CLK_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  brick_state_reg[95][1]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X45Y60         FDRE (Setup_fdre_C_D)        0.075    15.075    brick_state_reg[95][1]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -15.558    
  -------------------------------------------------------------------
                         slack                                 -0.483    

Slack (VIOLATED) :        -0.469ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[59][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.417ns  (logic 1.988ns (19.085%)  route 8.429ns (80.915%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.549     5.070    CLK_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  ball_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  ball_x_pos_reg[2]/Q
                         net (fo=12, routed)          1.721     7.309    ball_x_pos_reg[2]
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.433 f  FSM_sequential_current_state[0]_i_11/O
                         net (fo=1, routed)           0.860     8.294    FSM_sequential_current_state[0]_i_11_n_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.148     8.442 r  FSM_sequential_current_state[0]_i_5/O
                         net (fo=11, routed)          0.930     9.372    FSM_sequential_current_state[0]_i_5_n_0
    SLICE_X55Y58         LUT4 (Prop_lut4_I3_O)        0.328     9.700 r  brick_state[39][1]_i_6/O
                         net (fo=129, routed)         1.364    11.064    brick_state[39][1]_i_6_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.124    11.188 r  brick_state[39][1]_i_8/O
                         net (fo=121, routed)         1.802    12.990    brick_state[39][1]_i_8_n_0
    SLICE_X52Y74         LUT3 (Prop_lut3_I2_O)        0.150    13.140 f  brick_state[59][1]_i_8/O
                         net (fo=1, routed)           0.545    13.685    brick_state[59][1]_i_8_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.348    14.033 r  brick_state[59][1]_i_6/O
                         net (fo=1, routed)           0.151    14.185    brick_state[59][1]_i_6_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I4_O)        0.124    14.309 r  brick_state[59][1]_i_2/O
                         net (fo=2, routed)           1.054    15.363    brick_state[59][1]_i_2_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I2_O)        0.124    15.487 r  brick_state[59][0]_i_1/O
                         net (fo=1, routed)           0.000    15.487    brick_state[59][0]_i_1_n_0
    SLICE_X43Y71         FDRE                                         r  brick_state_reg[59][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.425    14.766    CLK_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  brick_state_reg[59][0]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X43Y71         FDRE (Setup_fdre_C_D)        0.029    15.018    brick_state_reg[59][0]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -15.487    
  -------------------------------------------------------------------
                         slack                                 -0.469    

Slack (VIOLATED) :        -0.417ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[59][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.411ns  (logic 1.982ns (19.038%)  route 8.429ns (80.962%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.549     5.070    CLK_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  ball_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  ball_x_pos_reg[2]/Q
                         net (fo=12, routed)          1.721     7.309    ball_x_pos_reg[2]
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.433 f  FSM_sequential_current_state[0]_i_11/O
                         net (fo=1, routed)           0.860     8.294    FSM_sequential_current_state[0]_i_11_n_0
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.148     8.442 r  FSM_sequential_current_state[0]_i_5/O
                         net (fo=11, routed)          0.930     9.372    FSM_sequential_current_state[0]_i_5_n_0
    SLICE_X55Y58         LUT4 (Prop_lut4_I3_O)        0.328     9.700 r  brick_state[39][1]_i_6/O
                         net (fo=129, routed)         1.364    11.064    brick_state[39][1]_i_6_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.124    11.188 r  brick_state[39][1]_i_8/O
                         net (fo=121, routed)         1.802    12.990    brick_state[39][1]_i_8_n_0
    SLICE_X52Y74         LUT3 (Prop_lut3_I2_O)        0.150    13.140 f  brick_state[59][1]_i_8/O
                         net (fo=1, routed)           0.545    13.685    brick_state[59][1]_i_8_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.348    14.033 r  brick_state[59][1]_i_6/O
                         net (fo=1, routed)           0.151    14.185    brick_state[59][1]_i_6_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I4_O)        0.124    14.309 r  brick_state[59][1]_i_2/O
                         net (fo=2, routed)           1.054    15.363    brick_state[59][1]_i_2_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I2_O)        0.118    15.481 r  brick_state[59][1]_i_1/O
                         net (fo=1, routed)           0.000    15.481    brick_state[59][1]_i_1_n_0
    SLICE_X43Y71         FDRE                                         r  brick_state_reg[59][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.425    14.766    CLK_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  brick_state_reg[59][1]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X43Y71         FDRE (Setup_fdre_C_D)        0.075    15.064    brick_state_reg[59][1]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -15.481    
  -------------------------------------------------------------------
                         slack                                 -0.417    

Slack (VIOLATED) :        -0.406ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[96][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.369ns  (logic 2.932ns (28.276%)  route 7.437ns (71.724%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT2=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  ball_y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  ball_y_pos_reg[1]/Q
                         net (fo=20, routed)          0.595     6.123    ball_y_pos_reg[1]
    SLICE_X37Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.247 r  FSM_sequential_current_state[2]_i_506/O
                         net (fo=1, routed)           0.000     6.247    FSM_sequential_current_state[2]_i_506_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.853 f  FSM_sequential_current_state_reg[2]_i_312/O[3]
                         net (fo=11, routed)          1.161     8.014    FSM_sequential_current_state_reg[2]_i_312_n_4
    SLICE_X36Y68         LUT2 (Prop_lut2_I1_O)        0.334     8.348 f  FSM_sequential_current_state[2]_i_142/O
                         net (fo=1, routed)           0.694     9.042    FSM_sequential_current_state[2]_i_142_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.326     9.368 f  FSM_sequential_current_state[2]_i_41/O
                         net (fo=69, routed)          0.668    10.037    FSM_sequential_current_state[2]_i_41_n_0
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.124    10.161 f  brick_state[6][1]_i_11/O
                         net (fo=36, routed)          1.703    11.863    brick_state[6][1]_i_11_n_0
    SLICE_X52Y60         LUT4 (Prop_lut4_I0_O)        0.150    12.013 r  brick_state[96][1]_i_7/O
                         net (fo=6, routed)           1.311    13.324    brick_state[96][1]_i_7_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.356    13.680 f  brick_state[96][1]_i_3/O
                         net (fo=1, routed)           0.850    14.530    brick_state[96][1]_i_3_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I0_O)        0.332    14.862 r  brick_state[96][1]_i_2/O
                         net (fo=2, routed)           0.455    15.317    brick_state[96][1]_i_2_n_0
    SLICE_X55Y60         LUT4 (Prop_lut4_I2_O)        0.124    15.441 r  brick_state[96][0]_i_1/O
                         net (fo=1, routed)           0.000    15.441    brick_state[96][0]_i_1_n_0
    SLICE_X55Y60         FDRE                                         r  brick_state_reg[96][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.440    14.781    CLK_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  brick_state_reg[96][0]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X55Y60         FDRE (Setup_fdre_C_D)        0.031    15.035    brick_state_reg[96][0]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -15.441    
  -------------------------------------------------------------------
                         slack                                 -0.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bounce_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.367ns (82.324%)  route 0.079ns (17.676%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.567     1.450    CLK_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  bounce_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  bounce_counter_reg[25]/Q
                         net (fo=3, routed)           0.078     1.692    bounce_counter_reg[25]
    SLICE_X50Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.842 r  bounce_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.843    bounce_counter_reg[24]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.896 r  bounce_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    bounce_counter_reg[28]_i_1_n_7
    SLICE_X50Y50         FDRE                                         r  bounce_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.835     1.963    CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  bounce_counter_reg[28]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    bounce_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bounce_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.380ns (82.825%)  route 0.079ns (17.175%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.567     1.450    CLK_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  bounce_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  bounce_counter_reg[25]/Q
                         net (fo=3, routed)           0.078     1.692    bounce_counter_reg[25]
    SLICE_X50Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.842 r  bounce_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.843    bounce_counter_reg[24]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.909 r  bounce_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    bounce_counter_reg[28]_i_1_n_5
    SLICE_X50Y50         FDRE                                         r  bounce_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.835     1.963    CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  bounce_counter_reg[30]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    bounce_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 bounce_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.403ns (83.645%)  route 0.079ns (16.355%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.567     1.450    CLK_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  bounce_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  bounce_counter_reg[25]/Q
                         net (fo=3, routed)           0.078     1.692    bounce_counter_reg[25]
    SLICE_X50Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.842 r  bounce_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.843    bounce_counter_reg[24]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.932 r  bounce_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.932    bounce_counter_reg[28]_i_1_n_6
    SLICE_X50Y50         FDRE                                         r  bounce_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.835     1.963    CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  bounce_counter_reg[29]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    bounce_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 bounce_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.405ns (83.712%)  route 0.079ns (16.288%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.567     1.450    CLK_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  bounce_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  bounce_counter_reg[25]/Q
                         net (fo=3, routed)           0.078     1.692    bounce_counter_reg[25]
    SLICE_X50Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.842 r  bounce_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.843    bounce_counter_reg[24]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.934 r  bounce_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    bounce_counter_reg[28]_i_1_n_4
    SLICE_X50Y50         FDRE                                         r  bounce_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.835     1.963    CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  bounce_counter_reg[31]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    bounce_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 reset_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.567     1.450    CLK_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  reset_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  reset_counter_reg[28]/Q
                         net (fo=2, routed)           0.118     1.709    reset_counter_reg_n_0_[28]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  reset_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    reset_counter_reg[28]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  reset_counter_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     1.924    data0__0[29]
    SLICE_X55Y50         FDRE                                         r  reset_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.835     1.963    CLK_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  reset_counter_reg[29]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    reset_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 reset_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.567     1.450    CLK_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  reset_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  reset_counter_reg[28]/Q
                         net (fo=2, routed)           0.118     1.709    reset_counter_reg_n_0_[28]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  reset_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    reset_counter_reg[28]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  reset_counter_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.935    data0__0[31]
    SLICE_X55Y50         FDRE                                         r  reset_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.835     1.963    CLK_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  reset_counter_reg[31]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    reset_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 reset_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.567     1.450    CLK_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  reset_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  reset_counter_reg[28]/Q
                         net (fo=2, routed)           0.118     1.709    reset_counter_reg_n_0_[28]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  reset_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    reset_counter_reg[28]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.960 r  reset_counter_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     1.960    data0__0[30]
    SLICE_X55Y50         FDRE                                         r  reset_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.835     1.963    CLK_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  reset_counter_reg[30]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    reset_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 brick_state_chosen_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[90][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.189ns (36.215%)  route 0.333ns (63.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.567     1.450    CLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  brick_state_chosen_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  brick_state_chosen_reg[5]/Q
                         net (fo=141, routed)         0.333     1.924    brick_state_chosen[5]
    SLICE_X49Y56         LUT5 (Prop_lut5_I0_O)        0.048     1.972 r  brick_state[90][1]_i_1/O
                         net (fo=1, routed)           0.000     1.972    brick_state[90][1]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  brick_state_reg[90][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.833     1.961    CLK_IBUF_BUFG
    SLICE_X49Y56         FDRE                                         r  brick_state_reg[90][1]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.107     1.824    brick_state_reg[90][1]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 brick_state_chosen_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[102][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.189ns (35.219%)  route 0.348ns (64.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.567     1.450    CLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  brick_state_chosen_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  brick_state_chosen_reg[5]/Q
                         net (fo=141, routed)         0.348     1.939    brick_state_chosen[5]
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.048     1.987 r  brick_state[102][1]_i_1/O
                         net (fo=1, routed)           0.000     1.987    brick_state[102][1]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  brick_state_reg[102][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.833     1.961    CLK_IBUF_BUFG
    SLICE_X48Y56         FDRE                                         r  brick_state_reg[102][1]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.107     1.824    brick_state_reg[102][1]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 brick_state_chosen_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[102][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.854%)  route 0.348ns (65.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.567     1.450    CLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  brick_state_chosen_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  brick_state_chosen_reg[5]/Q
                         net (fo=141, routed)         0.348     1.939    brick_state_chosen[5]
    SLICE_X48Y56         LUT4 (Prop_lut4_I0_O)        0.045     1.984 r  brick_state[102][0]_i_1/O
                         net (fo=1, routed)           0.000     1.984    brick_state[102][0]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  brick_state_reg[102][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.833     1.961    CLK_IBUF_BUFG
    SLICE_X48Y56         FDRE                                         r  brick_state_reg[102][0]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.091     1.808    brick_state_reg[102][0]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y43   ball_move_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y43   ball_move_counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y43   ball_move_counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y43   ball_move_counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y44   ball_move_counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   ball_start_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   ball_start_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   ball_start_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y57   brick_state_reg[89][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   ball_start_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   ball_start_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   ball_start_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   ball_start_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   ball_start_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   ball_start_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   ball_start_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   ball_start_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk625/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk625/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   brick_state_reg[89][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   brick_state_reg[89][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y65   brick_state_reg[8][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y65   brick_state_reg[8][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y54   brick_state_reg[91][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y54   brick_state_reg[91][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y55   brick_state_reg[92][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y55   brick_state_reg[92][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y57   brick_state_reg[93][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y57   brick_state_reg[93][1]/C



