// Seed: 4129871755
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input id_5
);
  assign id_0 = id_2;
endmodule
