module FF(
input CLK,
input RST_B,
input D,
output Q,
output Q_B
);

reg ff1, ff2;

always@(posedge CLK or negedge RST_B)
if(~RST_B)
   ff1 <= 0;
	else
	ff1 <= D;
	
always@(posedge CLK or negedge RST_B)
if(~RST_B)
ff2 <= 0;

else

ff2 <= ff1;

assign Q = ff2;
assign Q_B = ~ff2;

endmodule
