
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003576                       # Number of seconds simulated
sim_ticks                                  3576076074                       # Number of ticks simulated
final_tick                               533140456011                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 341139                       # Simulator instruction rate (inst/s)
host_op_rate                                   441660                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 307920                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918240                       # Number of bytes of host memory used
host_seconds                                 11613.66                       # Real time elapsed on the host
sim_insts                                  3961871705                       # Number of instructions simulated
sim_ops                                    5129285592                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       332032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       265856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       179072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       132096                       # Number of bytes read from this memory
system.physmem.bytes_read::total               916096                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       251392                       # Number of bytes written to this memory
system.physmem.bytes_written::total            251392                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2594                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2077                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1399                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1032                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7157                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1964                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1964                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       357934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     92848137                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       536901                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     74342937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       501108                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     50074997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       572695                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     36938811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               256173521                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       357934                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       536901                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       501108                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       572695                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1968638                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          70298281                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               70298281                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          70298281                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       357934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     92848137                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       536901                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     74342937                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       501108                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     50074997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       572695                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     36938811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              326471802                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8575723                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3110255                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553685                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202537                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1267267                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1205206                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314994                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8852                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200070                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17034233                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3110255                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1520200                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3658731                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083174                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        705486                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565604                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        81160                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8441860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.481142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.333801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4783129     56.66%     56.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365472      4.33%     60.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318124      3.77%     64.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342769      4.06%     68.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          301564      3.57%     72.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155112      1.84%     74.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101074      1.20%     75.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          269758      3.20%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1804858     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8441860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362681                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.986332                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3368867                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       662180                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3477871                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56200                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876733                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507190                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          863                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20210395                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6297                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876733                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3536027                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         307724                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        78846                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3363530                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       278992                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19525946                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          444                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175215                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76484                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27108678                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91023347                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91023347                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10301696                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3339                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1742                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           741012                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1939863                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007049                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26071                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       308660                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18409672                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14768762                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28477                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6134446                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18748250                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          140                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8441860                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.749468                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909595                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3026788     35.85%     35.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1785538     21.15%     57.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1189956     14.10%     71.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       761521      9.02%     80.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       756462      8.96%     89.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       443294      5.25%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       337373      4.00%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75231      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65697      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8441860                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         107977     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21433     13.72%     82.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26819     17.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12137787     82.19%     82.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200296      1.36%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578463     10.69%     94.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850619      5.76%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14768762                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.722159                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156234                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010579                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38164093                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24547582                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14353849                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14924996                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26199                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       710660                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227149                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876733                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         233131                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16688                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18413008                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29863                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1939863                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007049                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1738                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11917                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          869                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121863                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115239                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237102                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14510882                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486120                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       257878                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312421                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057345                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            826301                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.692088                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14368644                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14353849                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9358752                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26120225                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.673777                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358295                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6174021                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204672                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7565127                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.617861                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171667                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3040618     40.19%     40.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041525     26.99%     67.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834983     11.04%     78.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428831      5.67%     83.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       367497      4.86%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       180524      2.39%     91.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       199525      2.64%     93.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101407      1.34%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370217      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7565127                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370217                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25608258                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37704422                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4203                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 133863                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857572                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857572                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.166082                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.166082                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65524779                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19674216                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18960417                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8575723                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3123801                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2726389                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200006                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1556285                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1491689                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          226507                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6395                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3661966                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17357924                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3123801                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1718196                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3580998                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         981757                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        433588                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1805216                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8457191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.368071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.175055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4876193     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179554      2.12%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          329178      3.89%     63.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          307841      3.64%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          493545      5.84%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          510945      6.04%     79.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124219      1.47%     80.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94152      1.11%     81.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1541564     18.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8457191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364261                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.024077                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3781592                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       418828                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3463001                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        13923                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        779846                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345068                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          773                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19449103                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        779846                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3944697                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         147374                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        48005                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3312461                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       224807                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18920733                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         75899                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        92220                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25172331                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86174196                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86174196                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16305945                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8866365                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2253                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1101                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           602692                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2877480                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       638738                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10693                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       219050                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17901049                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15070811                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20560                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5416582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14925169                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8457191                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.782011                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840772                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2939631     34.76%     34.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1580963     18.69%     53.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1372702     16.23%     69.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       840064      9.93%     79.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       875751     10.36%     89.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       513486      6.07%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230774      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61386      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42434      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8457191                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60206     66.56%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19089     21.10%     87.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11163     12.34%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11843780     78.59%     78.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120383      0.80%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1102      0.01%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2563387     17.01%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       542159      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15070811                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.757381                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90458                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006002                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38709831                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23319885                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14582221                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15161269                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37231                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       833496                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       156765                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        779846                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          79791                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6753                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17903254                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        21822                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2877480                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       638738                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1101                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106892                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117639                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224531                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14790172                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2462429                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280639                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2990979                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2232677                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            528550                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.724656                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14598357                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14582221                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8963727                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21988845                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.700407                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407649                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10907812                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12419626                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5483710                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200345                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7677345                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.617698                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.312305                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3529836     45.98%     45.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1636325     21.31%     67.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       905854     11.80%     79.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       310726      4.05%     83.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       299226      3.90%     87.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124840      1.63%     88.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       325321      4.24%     92.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95351      1.24%     94.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       449866      5.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7677345                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10907812                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12419626                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2525953                       # Number of memory references committed
system.switch_cpus1.commit.loads              2043980                       # Number of loads committed
system.switch_cpus1.commit.membars               1100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1940975                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10850516                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170127                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       449866                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25130815                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36587180                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3658                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 118532                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10907812                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12419626                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10907812                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.786200                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.786200                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.271941                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.271941                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68357918                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19149884                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19985617                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8575723                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3143785                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2564135                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       211695                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1328007                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1225321                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          338039                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9499                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3144325                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17271040                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3143785                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1563360                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3834885                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1122815                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        561863                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1552121                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102521                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8449631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.534556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.293562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4614746     54.61%     54.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          253827      3.00%     57.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          472598      5.59%     63.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          470921      5.57%     68.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          292810      3.47%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          231079      2.73%     74.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          146686      1.74%     76.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          138189      1.64%     78.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1828775     21.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8449631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.366591                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.013946                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3281239                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       555642                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3681892                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22534                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        908317                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       530329                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20718527                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        908317                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3520528                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         102362                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       127919                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3460771                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       329728                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19967409                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        136607                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       101689                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28032872                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93146054                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93146054                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17278293                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10754554                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3531                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1702                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           923174                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1854027                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       941558                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11815                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       342997                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18816970                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3404                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14964142                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29691                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6400896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19580964                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8449631                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770982                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.894974                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2924576     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1819684     21.54%     56.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1216722     14.40%     70.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       791646      9.37%     79.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       830286      9.83%     89.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       404204      4.78%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       317109      3.75%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        71974      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73430      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8449631                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          92725     72.14%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18281     14.22%     86.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17530     13.64%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12518637     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       200882      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1702      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1447363      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       795558      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14964142                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.744942                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             128536                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008590                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38536141                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25221309                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14621154                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15092678                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        46900                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       727263                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          171                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       227699                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        908317                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          54715                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9293                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18820377                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        37580                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1854027                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       941558                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1702                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7271                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       130937                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118996                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249933                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14764864                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1381480                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       199277                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2158420                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2092989                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            776940                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.721705                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14625949                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14621154                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9317237                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26732393                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.704947                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348537                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10063711                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12391806                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6428614                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3404                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       214027                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7541314                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.643189                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.145073                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2889121     38.31%     38.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2100468     27.85%     66.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       872944     11.58%     77.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       433737      5.75%     83.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       434812      5.77%     89.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       175145      2.32%     91.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       178306      2.36%     93.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94818      1.26%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       361963      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7541314                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10063711                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12391806                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1840620                       # Number of memory references committed
system.switch_cpus2.commit.loads              1126761                       # Number of loads committed
system.switch_cpus2.commit.membars               1702                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1788657                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11164105                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       255596                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       361963                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25999771                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38549757                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3616                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 126092                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10063711                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12391806                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10063711                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.852143                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.852143                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.173512                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.173512                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66324706                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20309140                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19030587                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3404                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8575723                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3215718                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2624361                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215885                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1364850                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1265238                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          332239                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9569                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3333741                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17472699                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3215718                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1597477                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3788117                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1124273                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        508990                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1623127                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83537                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8537474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.531678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.337204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4749357     55.63%     55.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          311209      3.65%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          463149      5.42%     64.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          322713      3.78%     68.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          226011      2.65%     71.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          220434      2.58%     73.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          134781      1.58%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          284972      3.34%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1824848     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8537474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.374979                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.037461                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3428056                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       533533                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3616459                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        52974                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        906446                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       540676                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20931151                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        906446                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3621093                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          52533                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       205044                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3472501                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       279852                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20302418                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        115717                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        95727                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28475100                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94514445                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94514445                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17493287                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10981752                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3648                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1743                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           836502                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1864736                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       951114                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11323                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       310596                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18914381                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3481                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15097895                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29892                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6327902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19370730                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8537474                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.768426                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.914827                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3069888     35.96%     35.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1691936     19.82%     55.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1245630     14.59%     70.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       819731      9.60%     79.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       818076      9.58%     89.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       396107      4.64%     94.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       350346      4.10%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        65489      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        80271      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8537474                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          82185     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16256     14.09%     85.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16951     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12627748     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       190352      1.26%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1738      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1486531      9.85%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       791526      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15097895                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.760539                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             115392                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007643                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38878545                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25245806                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14677061                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15213287                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47316                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       727881                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          671                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       228169                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        906446                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          28313                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5093                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18917864                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        65733                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1864736                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       951114                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1743                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4215                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       131222                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       117250                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       248472                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14818579                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1387593                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       279313                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2159975                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2104704                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            772382                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.727968                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14683662                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14677061                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9508224                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27022215                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.711466                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351867                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10171164                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12537666                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6380214                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3476                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       217456                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7631028                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.642985                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.172348                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2938299     38.50%     38.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2176032     28.52%     67.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       822509     10.78%     77.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       459495      6.02%     83.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       391184      5.13%     88.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       175192      2.30%     91.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       167356      2.19%     93.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       114389      1.50%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       386572      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7631028                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10171164                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12537666                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1859800                       # Number of memory references committed
system.switch_cpus3.commit.loads              1136855                       # Number of loads committed
system.switch_cpus3.commit.membars               1738                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1819122                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11287128                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       259331                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       386572                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26162336                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38742807                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1924                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  38249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10171164                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12537666                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10171164                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.843141                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.843141                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.186042                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.186042                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66555059                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20417519                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19231438                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3476                       # number of misc regfile writes
system.l2.replacements                           7160                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           402697                       # Total number of references to valid blocks.
system.l2.sampled_refs                          15352                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.230915                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            57.488871                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.154553                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1223.314634                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.627311                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1004.717531                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.456727                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    643.166076                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     10.689175                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    477.175032                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1671.827292                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1273.264893                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            972.879305                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            825.238600                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007018                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000995                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.149330                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001541                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.122646                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001399                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.078511                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001305                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.058249                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.204080                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.155428                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.118760                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.100737                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         7254                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3298                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2609                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2375                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   15536                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3698                       # number of Writeback hits
system.l2.Writeback_hits::total                  3698                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         7254                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3298                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2609                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2375                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15536                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         7254                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3298                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2609                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2375                       # number of overall hits
system.l2.overall_hits::total                   15536                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2594                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2077                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1399                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1032                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7157                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2594                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2077                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1399                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1032                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7157                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2594                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2077                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1399                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1032                       # number of overall misses
system.l2.overall_misses::total                  7157                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       408668                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    124054790                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       768900                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     94299633                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       641990                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     65374414                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       705181                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     47217845                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       333471421                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       408668                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    124054790                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       768900                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     94299633                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       641990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     65374414                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       705181                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     47217845                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        333471421                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       408668                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    124054790                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       768900                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     94299633                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       641990                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     65374414                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       705181                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     47217845                       # number of overall miss cycles
system.l2.overall_miss_latency::total       333471421                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9848                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5375                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4008                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3407                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               22693                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3698                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3698                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9848                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5375                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4008                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3407                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                22693                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9848                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5375                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4008                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3407                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               22693                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.263404                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.386419                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.349052                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.302906                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.315384                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.263404                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.386419                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.349052                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.302906                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.315384                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.263404                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.386419                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.349052                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.302906                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.315384                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40866.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47823.743254                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        51260                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45401.845450                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45856.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46729.388134                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 44073.812500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45753.725775                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46593.743328                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40866.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47823.743254                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        51260                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45401.845450                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45856.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46729.388134                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 44073.812500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45753.725775                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46593.743328                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40866.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47823.743254                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        51260                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45401.845450                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45856.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46729.388134                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 44073.812500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45753.725775                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46593.743328                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1964                       # number of writebacks
system.l2.writebacks::total                      1964                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2594                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2077                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1399                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1032                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7157                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2077                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7157                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2077                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7157                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       351546                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    109236284                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       682046                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     82270112                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       560438                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     57276861                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       612114                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     41240577                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    292229978                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       351546                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    109236284                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       682046                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     82270112                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       560438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     57276861                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       612114                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     41240577                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    292229978                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       351546                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    109236284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       682046                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     82270112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       560438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     57276861                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       612114                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     41240577                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    292229978                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.263404                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.386419                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.349052                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.302906                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.315384                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.263404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.386419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.349052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.302906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.315384                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.263404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.386419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.349052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.302906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.315384                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35154.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42111.134927                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45469.733333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39610.068368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40031.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40941.287348                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 38257.125000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39961.799419                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40831.350845                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35154.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42111.134927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45469.733333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39610.068368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40031.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40941.287348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 38257.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39961.799419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40831.350845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35154.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42111.134927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45469.733333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39610.068368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40031.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40941.287348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 38257.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39961.799419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40831.350845                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975595                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573254                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821042.280000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975595                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015987                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565593                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565593                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565593                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565593                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565593                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565593                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       507107                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       507107                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       507107                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       507107                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       507107                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       507107                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565604                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565604                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565604                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565604                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565604                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565604                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46100.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46100.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46100.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46100.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46100.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46100.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       419338                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       419338                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       419338                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       419338                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       419338                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       419338                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41933.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41933.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41933.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41933.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41933.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41933.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9848                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469734                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10104                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17267.392518                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.805901                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.194099                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897679                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102321                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167960                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167960                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776682                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776682                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1672                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1672                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944642                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944642                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944642                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944642                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38276                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38276                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           10                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38286                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38286                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38286                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38286                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1189020952                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1189020952                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       273127                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       273127                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1189294079                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1189294079                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1189294079                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1189294079                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206236                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206236                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982928                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982928                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982928                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982928                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031732                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031732                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019308                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019308                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019308                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019308                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31064.399415                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31064.399415                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 27312.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27312.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31063.419501                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31063.419501                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31063.419501                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31063.419501                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1248                       # number of writebacks
system.cpu0.dcache.writebacks::total             1248                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28428                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28428                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28438                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28438                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28438                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28438                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9848                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9848                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9848                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9848                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9848                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9848                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    192005578                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    192005578                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    192005578                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    192005578                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    192005578                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    192005578                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008164                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008164                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004966                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004966                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004966                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004966                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19496.910845                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19496.910845                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19496.910845                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19496.910845                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19496.910845                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19496.910845                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.939465                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913271190                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685002.195572                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.939465                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023941                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868493                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1805200                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1805200                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1805200                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1805200                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1805200                       # number of overall hits
system.cpu1.icache.overall_hits::total        1805200                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       885636                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       885636                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       885636                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       885636                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       885636                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       885636                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1805216                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1805216                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1805216                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1805216                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1805216                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1805216                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55352.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55352.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55352.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55352.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55352.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55352.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       802594                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       802594                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       802594                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       802594                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       802594                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       802594                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53506.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53506.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53506.266667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53506.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53506.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53506.266667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5375                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207680043                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5631                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36881.556207                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.279227                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.720773                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.786247                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.213753                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2228867                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2228867                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479771                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479771                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2708638                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2708638                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2708638                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2708638                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18246                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18246                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18246                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18246                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18246                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18246                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    729672623                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    729672623                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    729672623                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    729672623                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    729672623                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    729672623                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2247113                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2247113                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2726884                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2726884                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2726884                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2726884                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008120                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006691                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006691                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006691                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006691                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39990.826647                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39990.826647                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39990.826647                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39990.826647                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39990.826647                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39990.826647                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          818                       # number of writebacks
system.cpu1.dcache.writebacks::total              818                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12871                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12871                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12871                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12871                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12871                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12871                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5375                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5375                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5375                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5375                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5375                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5375                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    125842573                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    125842573                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    125842573                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    125842573                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    125842573                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    125842573                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001971                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001971                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23412.571721                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23412.571721                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23412.571721                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23412.571721                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23412.571721                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23412.571721                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.977303                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004511978                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2169572.306695                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.977303                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022400                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1552104                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1552104                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1552104                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1552104                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1552104                       # number of overall hits
system.cpu2.icache.overall_hits::total        1552104                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       864752                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       864752                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       864752                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       864752                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       864752                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       864752                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1552121                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1552121                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1552121                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1552121                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1552121                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1552121                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 50867.764706                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50867.764706                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 50867.764706                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50867.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 50867.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50867.764706                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       680759                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       680759                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       680759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       680759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       680759                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       680759                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48625.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48625.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48625.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48625.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48625.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48625.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4008                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153867562                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4264                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36085.263133                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.908254                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.091746                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.862923                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.137077                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1053876                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1053876                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       710518                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        710518                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1702                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1702                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1702                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1702                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1764394                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1764394                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1764394                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1764394                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10585                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10585                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10585                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10585                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10585                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10585                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    395394524                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    395394524                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    395394524                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    395394524                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    395394524                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    395394524                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1064461                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1064461                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       710518                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       710518                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1702                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1702                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1702                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1702                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1774979                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1774979                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1774979                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1774979                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009944                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009944                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005963                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005963                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005963                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005963                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 37354.229948                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 37354.229948                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 37354.229948                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 37354.229948                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 37354.229948                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 37354.229948                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          852                       # number of writebacks
system.cpu2.dcache.writebacks::total              852                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6577                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6577                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6577                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6577                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6577                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6577                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4008                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4008                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4008                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4008                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4008                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4008                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     88101799                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     88101799                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     88101799                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     88101799                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     88101799                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     88101799                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003765                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003765                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002258                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002258                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002258                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002258                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21981.486776                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21981.486776                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21981.486776                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21981.486776                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21981.486776                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21981.486776                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.962728                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007973674                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2181761.199134                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.962728                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025581                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740325                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1623109                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1623109                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1623109                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1623109                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1623109                       # number of overall hits
system.cpu3.icache.overall_hits::total        1623109                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       862345                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       862345                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       862345                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       862345                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       862345                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       862345                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1623127                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1623127                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1623127                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1623127                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1623127                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1623127                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 47908.055556                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47908.055556                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 47908.055556                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47908.055556                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 47908.055556                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47908.055556                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       739182                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       739182                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       739182                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       739182                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       739182                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       739182                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 46198.875000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 46198.875000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 46198.875000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 46198.875000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 46198.875000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 46198.875000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3407                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148920067                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3663                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              40655.218946                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   214.491944                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    41.508056                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.837859                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.162141                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1056418                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1056418                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       719469                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        719469                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1740                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1740                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1738                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1738                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1775887                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1775887                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1775887                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1775887                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7098                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7098                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         7098                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7098                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         7098                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7098                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    219436495                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    219436495                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    219436495                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    219436495                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    219436495                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    219436495                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1063516                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1063516                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       719469                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       719469                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1782985                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1782985                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1782985                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1782985                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006674                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006674                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003981                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003981                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003981                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003981                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 30915.257115                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30915.257115                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 30915.257115                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 30915.257115                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 30915.257115                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 30915.257115                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          780                       # number of writebacks
system.cpu3.dcache.writebacks::total              780                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3691                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3691                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3691                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3691                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3691                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3691                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3407                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3407                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3407                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3407                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3407                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3407                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     70110959                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     70110959                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     70110959                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     70110959                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     70110959                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     70110959                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003204                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003204                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001911                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001911                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001911                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001911                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 20578.502788                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20578.502788                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 20578.502788                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 20578.502788                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 20578.502788                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 20578.502788                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
