// Seed: 3964557402
module module_0 (
    output tri0 id_0,
    input  tri  id_1,
    input  wire id_2
);
  reg id_4;
  always @(negedge id_2 or posedge id_2) begin
    id_4 <= 1;
  end
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    output tri1 id_4,
    output tri0 id_5,
    input tri id_6,
    output uwire id_7
);
  wire id_9;
  wire id_10;
  module_0(
      id_5, id_2, id_1
  );
  wire id_11;
  assign id_4 = id_2;
  final $display(id_3 & id_6, (1));
endmodule
