
*** Running vivado
    with args -log kb_main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kb_main.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source kb_main.tcl -notrace
Command: synth_design -top kb_main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14184
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1033.980 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kb_main' [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/kb_main.vhd:15]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/debounce.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/debounce.vhd:10]
INFO: [Synth 8-638] synthesizing module 'filtering' [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/filtering.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'filtering' (2#1) [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/filtering.vhd:10]
INFO: [Synth 8-638] synthesizing module 'flipflop_D' [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/flipflop_D.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'flipflop_D' (3#1) [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/flipflop_D.vhd:10]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/shift_register.vhd:15]
WARNING: [Synth 8-614] signal 'PL' is read in the process but is not in the sensitivity list [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/shift_register.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (4#1) [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/shift_register.vhd:15]
INFO: [Synth 8-638] synthesizing module 'data_register' [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/data_register.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'data_register' (5#1) [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/data_register.vhd:12]
INFO: [Synth 8-638] synthesizing module 'key_to_ascii' [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/key_to_ascii.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'key_to_ascii' (6#1) [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/key_to_ascii.vhd:10]
INFO: [Synth 8-638] synthesizing module 'shift_display' [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/shift_display.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'shift_display' (7#1) [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/shift_display.vhd:11]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/display.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'display' (8#1) [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/display.vhd:13]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/uart_tx.vhd:15]
	Parameter N bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (9#1) [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/uart_tx.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'kb_main' (10#1) [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/sources_1/new/kb_main.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1033.980 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1033.980 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1033.980 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1033.980 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kb_main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kb_main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1034.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1034.535 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1034.535 ; gain = 0.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1034.535 ; gain = 0.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1034.535 ; gain = 0.555
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'St_reg' in module 'uart_tx'
INFO: [Synth 8-6159] Found Keep on FSM register 'St_reg' in module 'uart_tx', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                   ready |                              000 |                              000
                    load |                              001 |                              001
                    send |                              010 |                              010
                 waitbit |                              011 |                              011
                   shift |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1034.535 ; gain = 0.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   6 Input   32 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1034.535 ; gain = 0.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------+-------------------+---------------+----------------+
|Module Name  | RTL Object        | Depth x Width | Implemented As | 
+-------------+-------------------+---------------+----------------+
|key_to_ascii | temp              | 128x7         | LUT            | 
|display      | Catod             | 128x8         | LUT            | 
|kb_main      | key_to_ascii/temp | 128x7         | LUT            | 
|kb_main      | display/Catod     | 128x8         | LUT            | 
+-------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1034.535 ; gain = 0.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1065.578 ; gain = 31.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1067.160 ; gain = 33.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1073.941 ; gain = 39.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1073.941 ; gain = 39.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1073.941 ; gain = 39.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1073.941 ; gain = 39.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1073.941 ; gain = 39.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1073.941 ; gain = 39.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    20|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |LUT3   |    17|
|6     |LUT4   |    60|
|7     |LUT5   |    42|
|8     |LUT6   |    47|
|9     |FDCE   |    26|
|10    |FDPE   |    43|
|11    |FDRE   |   116|
|12    |LDC    |     1|
|13    |IBUF   |     5|
|14    |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1073.941 ; gain = 39.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1073.941 ; gain = 39.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1073.941 ; gain = 39.961
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1073.941 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1073.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1073.941 ; gain = 39.961
INFO: [Common 17-1381] The checkpoint 'C:/Users/dyana/Desktop/KeyboardProject/KeyboardProject.runs/synth_1/kb_main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kb_main_utilization_synth.rpt -pb kb_main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  4 22:20:07 2020...
