Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Sep 21 14:56:18 2018
| Host         : Sniper running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              97 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------+------------------+------------------+----------------+
|     Clock Signal     |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+-------------------------+------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | output_value[0]_i_2_n_0 | output_value     |                5 |             17 |
|  CLK100MHZ_IBUF_BUFG | output_value0           | pressed10_out    |                6 |             20 |
|  CLK100MHZ_IBUF_BUFG | output_value114_out     | pressed6_out     |                6 |             20 |
|  CLK100MHZ_IBUF_BUFG | output_value116_out     | pressed          |                6 |             20 |
|  CLK100MHZ_IBUF_BUFG | reset0                  | pressed13_out    |                6 |             20 |
|  CLK100MHZ_IBUF_BUFG |                         |                  |                9 |             29 |
+----------------------+-------------------------+------------------+------------------+----------------+


