{
  "module_name": "frontend.json",
  "hash_id": "30cf9c8d3d03fca1d00c05b36c9ec02e65d0bf1df2f056eddbe56c607567ac87",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/ivytown/frontend.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Counts the total number when the front end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end.\",\n        \"EventCode\": \"0xE6\",\n        \"EventName\": \"BACLEARS.ANY\",\n        \"PublicDescription\": \"Number of front end re-steers due to BPU misprediction.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1f\"\n    },\n    {\n        \"BriefDescription\": \"Decode Stream Buffer (DSB)-to-MITE switches\",\n        \"EventCode\": \"0xAB\",\n        \"EventName\": \"DSB2MITE_SWITCHES.COUNT\",\n        \"PublicDescription\": \"Number of DSB to MITE switches.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles\",\n        \"EventCode\": \"0xAB\",\n        \"EventName\": \"DSB2MITE_SWITCHES.PENALTY_CYCLES\",\n        \"PublicDescription\": \"Cycles DSB to MITE switches caused delay.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when Decode Stream Buffer (DSB) fill encounter more than 3 Decode Stream Buffer (DSB) lines\",\n        \"EventCode\": \"0xAC\",\n        \"EventName\": \"DSB_FILL.EXCEED_DSB_LINES\",\n        \"PublicDescription\": \"DSB Fill encountered > 3 DSB lines.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Number of Instruction Cache, Streaming Buffer and Victim Cache Reads. both cacheable and noncacheable, including UC fetches\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"ICACHE.HIT\",\n        \"PublicDescription\": \"Number of Instruction Cache, Streaming Buffer and Victim Cache Reads. both cacheable and noncacheable, including UC fetches.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles where a code-fetch stalled due to L1 instruction-cache miss or an iTLB miss\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"ICACHE.IFETCH_STALL\",\n        \"PublicDescription\": \"Cycles where a code-fetch stalled due to L1 instruction-cache miss or an iTLB miss.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Instruction cache, streaming buffer and victim cache misses\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"ICACHE.MISSES\",\n        \"PublicDescription\": \"Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes UC accesses.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Decode Stream Buffer (DSB) is delivering 4 Uops\",\n        \"CounterMask\": \"4\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.ALL_DSB_CYCLES_4_UOPS\",\n        \"PublicDescription\": \"Counts cycles DSB is delivered four uops. Set Cmask = 4.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x18\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Decode Stream Buffer (DSB) is delivering any Uop\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.ALL_DSB_CYCLES_ANY_UOPS\",\n        \"PublicDescription\": \"Counts cycles DSB is delivered at least one uops. Set Cmask = 1.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x18\"\n    },\n    {\n        \"BriefDescription\": \"Cycles MITE is delivering 4 Uops\",\n        \"CounterMask\": \"4\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.ALL_MITE_CYCLES_4_UOPS\",\n        \"PublicDescription\": \"Counts cycles MITE is delivered four uops. Set Cmask = 4.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x24\"\n    },\n    {\n        \"BriefDescription\": \"Cycles MITE is delivering any Uop\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.ALL_MITE_CYCLES_ANY_UOPS\",\n        \"PublicDescription\": \"Counts cycles MITE is delivered at least one uops. Set Cmask = 1.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x24\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.DSB_CYCLES\",\n        \"PublicDescription\": \"Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.DSB_UOPS\",\n        \"PublicDescription\": \"Increment each cycle. # of uops delivered to IDQ from DSB path. Set Cmask = 1 to count cycles.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Instruction Decode Queue (IDQ) empty cycles\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.EMPTY\",\n        \"PublicDescription\": \"Counts cycles the IDQ is empty.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Uops delivered to Instruction Decode Queue (IDQ) from MITE path\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MITE_ALL_UOPS\",\n        \"PublicDescription\": \"Number of uops delivered to IDQ from any path.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x3c\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MITE_CYCLES\",\n        \"PublicDescription\": \"Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Uops delivered to Instruction Decode Queue (IDQ) from MITE path\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MITE_UOPS\",\n        \"PublicDescription\": \"Increment each cycle # of uops delivered to IDQ from MITE path. Set Cmask = 1 to count cycles.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MS_CYCLES\",\n        \"PublicDescription\": \"Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x30\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MS_DSB_CYCLES\",\n        \"PublicDescription\": \"Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequencer (MS) is busy\",\n        \"CounterMask\": \"1\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MS_DSB_OCCUR\",\n        \"PublicDescription\": \"Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequencer (MS) is busy.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MS_DSB_UOPS\",\n        \"PublicDescription\": \"Increment each cycle # of uops delivered to IDQ when MS_busy by DSB. Set Cmask = 1 to count cycles. Add Edge=1 to count # of delivery.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MS_MITE_UOPS\",\n        \"PublicDescription\": \"Increment each cycle # of uops delivered to IDQ when MS_busy by MITE. Set Cmask = 1 to count cycles.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer\",\n        \"CounterMask\": \"1\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MS_SWITCHES\",\n        \"PublicDescription\": \"Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x30\"\n    },\n    {\n        \"BriefDescription\": \"Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MS_UOPS\",\n        \"PublicDescription\": \"Increment each cycle # of uops delivered to IDQ from MS by either DSB or MITE. Set Cmask = 1 to count cycles.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x30\"\n    },\n    {\n        \"BriefDescription\": \"Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"IDQ_UOPS_NOT_DELIVERED.CORE\",\n        \"PublicDescription\": \"Count issue pipeline slots where no uop was delivered from the front end to the back end when there is no back-end stall.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled.\",\n        \"CounterMask\": \"4\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK\",\n        \"Invert\": \"1\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled.\",\n        \"CounterMask\": \"3\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with less than 2 uops delivered by the front end.\",\n        \"CounterMask\": \"2\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with less than 3 uops delivered by the front end.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}