/*
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/*
    0x000b1 - 0000 0000 0000 1011 0001 => PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST
*/
/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

/*
	hannstar_cabc {
		compatible = "hannstar,cabc";

		lvds0 {
			gpios = <&gpio6 15 GPIO_ACTIVE_HIGH>;
		};

		lvds1 {
			gpios = <&gpio6 16 GPIO_ACTIVE_HIGH>;
		};
	};

	leds {
		compatible = "gpio-leds";

		charger-led {
			gpios = <&gpio1 2 0>;
			linux,default-trigger = "max8903-charger-charging";
			retain-state-suspended;
		};
	};
*/
	memory: memory {
		reg = <0x10000000 0x40000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_2p5v: regulator@0 {
		    compatible = "regulator-fixed";
                    reg = <0>;
                    regulator-name = "2P5V";
                    regulator-min-microvolt = <2500000>;
                    regulator-max-microvolt = <2500000>;
                    regulator-always-on;
		};

                reg_3p3v: regulator@1 {
        	compatible = "regulator-fixed";
        	reg = <1>;
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_usb_otg_vbus: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
                        gpio = <&gpio7 1 GPIO_ACTIVE_HIGH>;
                        enable-active-high;
		};

		reg_usb_h1_vbus: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
                        regulator-always-on;
		};
	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_keys>;

		power {
			label = "Power Button";
			gpios = <&gpio6 31 GPIO_ACTIVE_LOW>;
			gpio-key,wakeup;
			linux,code = <KEY_POWER>;
		};

		volume-up {
			label = "Volume Up";
			gpios = <&gpio4 8 GPIO_ACTIVE_LOW>;
			gpio-key,wakeup;
			linux,code = <KEY_VOLUMEUP>;
		};

		volume-down {
			label = "Volume Down";
			gpios = <&gpio4 9 GPIO_ACTIVE_LOW>;
			gpio-key,wakeup;
			linux,code = <KEY_VOLUMEDOWN>;
		};
	};

        sound {
                compatible = "fsl,fsl,imx-audio-wm8960";
                model = "wm8960-audio";
                cpu-dai = <&ssi2>;
                audio-codec = <&codec>;
                asrc-controller = <&asrc>;
                codec-master;
                hp-det = <3 0>;
                audio-routing =
                    "Headset Jack", "HP_L",
                    "Headset Jack", "HP_R",
                    "Ext Spk", "SPK_LP",
                    "Ext Spk", "SPK_LN",
                    "Ext Spk", "SPK_RP",
                    "Ext Spk", "SPK_RN",
                    "LINPUT2", "Hp MIC",
                    "LINPUT3", "Hp MIC",
                    "RINPUT1", "Main MIC",
                    "RINPUT2", "Main MIC",
                    "Hp MIC", "MICB",
                    "Main MIC", "MICB",
                    "CPU-Playback", "ASRC-Playback",
                    "Playback", "CPU-Playback",
                    "ASRC-Capture", "CPU-Capture",
                    "CPU-Capture", "Capture";
   		status = "okay";
        };

/*
	sound {
		compatible = "fsl,imx-audio-wm8960";
		model = "wm8960-audio";
		ssi-controller = <&ssi2>;
		audio-codec = <&codec>;
		asrc-controller = <&asrc>;
		audio-routing =
			"Headphone Jack", "HPOUTL",
			"Headphone Jack", "HPOUTR",
			"Ext Spk", "SPKOUTL",
			"Ext Spk", "SPKOUTR",
			"MICBIAS", "AMIC",
			"IN3R", "MICBIAS",
			"DMIC", "MICBIAS",
			"DMICDAT", "DMIC",
			"CPU-Playback", "ASRC-Playback",
			"Playback", "CPU-Playback",
			"ASRC-Capture", "CPU-Capture",
			"CPU-Capture", "Capture";
		mux-int-port = <2>;
		mux-ext-port = <3>;
		hp-det-gpios = <&gpio3 31 GPIO_ACTIVE_LOW>;
   		status = "okay";
	};
*/
	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	mxcfb1: fb@0 {
                compatible = "fsl,mxc_sdc_fb";
                disp_dev = "lcd";
                interface_pix_fmt = "RGB24";
                mode_str ="CLAA-WVGA";
                default_bpp = <16>;
                int_clk = <0>;
                late_init = <0>;
		status = "okay";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <0>;
		default_ifmt = "RGB565";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1>;
		status = "okay";
	};

	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
		status = "okay";
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

	mipi_dsi_reset: mipi-dsi-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
		reset-delay-us = <50>;
		#reset-cells = <0>;
	};
};

/*
&cpu0 {
	arm-supply = <&sw1a_reg>;
	soc-supply = <&sw1c_reg>;
};
*/

&clks {
	fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
	fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	status = "okay";
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio5 29 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

        ft5x06: ft5x06_ts@38 {
                compatible = "focaltech,ft5x06";
                reg = <0x38>;
                interrupt-parent = <&gpio1>;
                interrupts = <29 2>;

                cfg-regs {
                        id-g-thgroup = <0x46>;
                        id-g-thpeak = <0xff>;
                        id-g-thcal = <0xff>;
                        id-g-thwater = <0x3c>;
                        id-g-thtemp = <0x0a>;
                        id-g-thdiff = <0x14>;
                        id-g-ctrl = <0x0>;
                        id-g-timeentermonitor = <0x2>;
                        id-g-periodactive = <0x0c>;
                        id-g-periodmonitor = <0x28>;
                };
        };
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};

        codec: wm8960@1a {
                compatible = "wlf,wm8960";
                reg = <0x1a>;
                wlf,shared-lrclk;
                wlf,capless;
                clocks = <&clks 201>;
        };
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6q-embedsky-e9 {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_D0__GPIO2_IO00 0x80000000
				MX6QDL_PAD_NANDF_D1__GPIO2_IO01 0x80000000
				MX6QDL_PAD_NANDF_D2__GPIO2_IO02 0x80000000
				MX6QDL_PAD_NANDF_D3__GPIO2_IO03 0x80000000
				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07 0x80000000
				MX6QDL_PAD_NANDF_ALE__GPIO6_IO08 0x80000000
				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11 0x80000000
				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14 0x80000000
				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 0x80000000
				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16 0x80000000

				MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 0x80000000
				MX6QDL_PAD_EIM_D22__GPIO3_IO22  0x80000000
/*
				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25 0x80000000
				MX6QDL_PAD_EIM_D26__GPIO3_IO26 0x80000000
				MX6QDL_PAD_EIM_CS1__GPIO2_IO24 0x80000000
*/
				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27        0x80000000
				MX6QDL_PAD_EIM_A25__GPIO5_IO02          0x80000000
				MX6QDL_PAD_EIM_D23__GPIO3_IO23          0x80000000
				MX6QDL_PAD_EIM_EB3__GPIO2_IO31          0x80000000
/*
				MX6QDL_PAD_SD1_CMD__GPIO1_IO18          0x80000000
*/
				MX6QDL_PAD_EIM_D16__GPIO3_IO16          0x80000000
/*
				MX6QDL_PAD_SD3_RST__GPIO7_IO08	        0x80000000
*/
				MX6QDL_PAD_GPIO_9__GPIO1_IO09 	        0x80000000
				MX6QDL_PAD_EIM_DA9__GPIO3_IO09          0x80000000
				MX6QDL_PAD_GPIO_1__WDOG2_B              0x80000000
			>;
		};

                /*              HYS |   PUS   | PUE |   PKE |   ODE |   SPEED   |   DSE |   SRE */
                /*  0x130b0 =>   1       00      1       1       0      10          110     0  */
                pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x130b0
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x130b0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x110b0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x130b0
          	                MX6QDL_PAD_GPIO_0__CCM_CLKO1     	0x130b0
			>;
		};

                /*              HYS |   PUS   | PUE |   PKE |   ODE |   SPEED   |   DSE |   SRE */
                /*  0x1b0b0 =>  1       10      1       1       0       10          110     0   */
                /*  0x4001b0a8  1       10      1       1       0       10          101     0   */ 
		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL   0x130b0
      		                MX6QDL_PAD_GPIO_16__ENET_REF_CLK        0x4001b0a8  /* RGMII RefClk */
				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25      0x130b0     /* RGMII Reset */
 				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26        0x180b0     /* RGMII Int */
			>;
		};

		pinctrl_enet_irq: enetirqgrp {
			fsl,pins = <
/*
				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26        0x180b0
*/
			>;
		};

		pinctrl_gpio_keys: gpio_keysgrp {
			fsl,pins = <
         		        MX6QDL_PAD_EIM_BCLK__GPIO6_IO31         0x80000000
				MX6QDL_PAD_KEY_COL1__KEY_COL1           0x80000000
				MX6QDL_PAD_KEY_ROW1__KEY_ROW1           0x80000000
			>;
		};

                /*              HYS |   PUS   | PUE |   PKE |   ODE |   SPEED   |   DSE |   SRE */
                /*  0x100b1 =>  1       00      0       0       0       10          110     1   */
                /*  0x000b1 =>  0       00      0       0       0       10          110     1   */ 
                pinctrl_ecspi2: ecspi2grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK         0x100b1
                                MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI         0x100b1
                                MX6QDL_PAD_EIM_OE__ECSPI2_MISO          0x100b1
                                MX6QDL_PAD_CSI0_DAT11__ECSPI2_SS0       0x000b1
                        >;
                };

                /*              HYS |   PUS   | PUE |   PKE |   ODE |   SPEED   |   DSE |   SRE */
                /*  0x4001b8b1  1       10      1       1       1       10          110     1   */
		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA		0x4001b8b1
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL		0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
			 >;
		};

                pinctrl_ipu1: ipu1grp {
                        fsl,pins = <
                                MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
                                MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
                                MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
                                MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
                                MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
                                MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
                                MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
                                MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
                                MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
                                MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
                                MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
                                MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
                                MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
                                MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
                                MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
                                MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
                                MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
                                MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
                                MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
                                MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
                                MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
                                MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
                                MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
                                MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
                                MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
                                MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
                                MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
                                MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
                                MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
                        >;
                };

		pinctrl_ipu1_2: ipu1grp-2 { /* camera interface */
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x80000000
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x80000000
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x80000000
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x80000000
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x80000000
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x80000000
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x80000000
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x80000000
				MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x80000000
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x80000000
				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x80000000
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x80000000
			>;
		};

                pinctrl_cam_ctrl: cam_ctrl { /* camera control */
                        fsl,pins = <
                                MX6QDL_PAD_GPIO_17__GPIO7_IO12          0x80000000 /* camera reset */
                                MX6QDL_PAD_GPIO_18__GPIO7_IO13          0x80000000 /* camera power down */
                        >;
                };

                /*              HYS |   PUS   | PUE |   PKE |   ODE |   SPEED   |   DSE |   SRE */
                /*  0x1b0b1 =>  1       10      1       1       0       10          110     1   */
                pinctrl_uart1: uart1grp {
                        fsl,pins = <
                                MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA      0x1b0b1
                                MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA      0x1b0b1
                        >;
                };

                pinctrl_uart2: uart2grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_D26__UART2_RX_DATA       0x1b0b1
                                MX6QDL_PAD_EIM_D27__UART2_TX_DATA       0x1b0b1
                                MX6QDL_PAD_EIM_D28__UART2_DTE_CTS_B     0x1b0b1
                                MX6QDL_PAD_EIM_D29__UART2_DTE_RTS_B     0x1b0b1
                        >;
                };

                pinctrl_uart3: uart3grp {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_D24__UART3_TX_DATA       0x1b0b1
                                MX6QDL_PAD_EIM_D25__UART3_RX_DATA       0x1b0b1
                        >;
                };

                pinctrl_uart4: uart4grp {
                        fsl,pins = <
                                MX6QDL_PAD_KEY_COL0__UART4_TX_DATA      0x1b0b1
                                MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA      0x1b0b1
                        >;
                };

                /*              HYS |   PUS   | PUE |   PKE |   ODE |   SPEED   |   DSE |   SRE */
                /*  0x17059 =>  1       01      1       1       0       01          011     1   */
                /*  0x10059 =>  1       00      0       0       0       01          011     1   */
                /*  0x1f071 =>  1       11      1       1       0       01          110     1   */
		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD                 0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK	            0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0	            0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1	            0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2	            0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3              0x17059
                                MX6QDL_PAD_GPIO_4__GPIO1_IO04               0x1f071 /* CD */
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		    0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK		    0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		    0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		    0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		    0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		    0x17059
                                MX6QDL_PAD_SD3_RST__SD3_RESET               0x17059
			>;
		};

		pinctrl_usdhc4: usdhc4grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD		    0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK		    0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0		    0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1		    0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2		    0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3		    0x17059
				MX6QDL_PAD_SD4_DAT4__SD4_DATA4		    0x17059
				MX6QDL_PAD_SD4_DAT5__SD4_DATA5		    0x17059
				MX6QDL_PAD_SD4_DAT6__SD4_DATA6		    0x17059
				MX6QDL_PAD_SD4_DAT7__SD4_DATA7		    0x17059
			>;
		};

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID	    0x17059
			>;
		};

		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT3__PWM1_OUT		    0x1b0b1
			>;
		};

                pinctrl_pwm2: pwm2grp {
                        fsl,pins = <
                                MX6QDL_PAD_SD1_DAT2__PWM2_OUT               0x1b0b1
                        >;
                };

                pinctrl_pwm3: pwm3grp {
                        fsl,pins = <
                                MX6QDL_PAD_SD1_DAT1__PWM3_OUT               0x1b0b1
                        >;
                };

                pinctrl_pwm4: pwm4grp {
                        fsl,pins = <
                                MX6QDL_PAD_SD1_CMD__PWM4_OUT                0x1b0b1
                        >;
                };

		pinctrl_hdmi_cec: hdmicecgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE       0x1f8b0
			>;
		};

		pinctrl_hdmi_hdcp: hdmihdcpgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL        0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA        0x4001b8b1
			>;
		};

                pinctrl_can1: can1grp {
                        fsl,pins = <
                                MX6QDL_PAD_GPIO_7__FLEXCAN1_TX              0x1b0b1
                                MX6QDL_PAD_GPIO_8__FLEXCAN1_RX              0x1b0b1
                        >;
                };

                pinctrl_can2: can2grp {
                        fsl,pins = <
                                MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX            0x1b0b1
                                MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX            0x1b0b1
                        >;
                };
	};
};

&uart1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart1>;
        status = "okay";
};

&uart2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart2>;
        status = "okay";
};

&uart3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart3>;
        status = "okay";
};

&uart4 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart4>;
        status = "okay";
};

&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
/*
	srp-disable;
	hnp-disable;
	adp-disable;
*/
	status = "okay";
};

&usdhc2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc2>;
	bus-width = <4>;
        cd-gpios = <&gpio1 4 0>;
        no-1-8-v;
        keep-power-in-suspend;
        enable-sdio-wakeup;
        status = "okay";
};

&usdhc3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc3>;
        vmmc-supply = <&reg_3p3v>;
        status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	status = "okay";
};

&ldb {
        ipu_id = <1>;
        disp_id = <1>;
        ext_ref = <1>;
        mode = "sep1";
        sec_ipu_id = <1>;
        sec_disp_id = <0>;
        status = "okay";
};

&mipi_csi {
        ipu_id = <0>;
        csi_id = <1>;
        v_channel = <0>;
        lanes = <2>;
        status = "disabled";
};

&hdmi {
        ddc-i2c-bus = <&i2c2>;
        status = "disabled";
};

&pcie {
        status = "disabled";
};

/*
&can1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_can1>;
        status = "disabled";
};
*/

&sata {
        status = "disabled";
};

&ssi2 {
        fsl,mode = "i2s-slave";
        status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2>;
	status = "okay";
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3>;
	status = "okay";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	status = "okay";
};

&tempmon {
        status = "okay";
};

&wdog1 {
	status = "disabled";
};

&wdog2 {
	status = "disabled";
};
