# MCP23017 / MCP23S17 - 16-bit I/O expander with serial interface

## Source Reference

- Source PDF: [MCP23017-Datasheet.pdf](MCP23017-Datasheet.pdf)
- Source path: `design\Datasheets\MCP23017-Datasheet.pdf`
- Generated markdown: `MCP23017-Datasheet.md`
- Review note: manually checked against the source PDF; curated summary added and the raw page-by-page extraction is preserved below.

## Part Identity and Ordering

- The source PDF covers both:
  - `MCP23017` - 16-bit I/O expander with I2C interface.
  - `MCP23S17` - 16-bit I/O expander with SPI interface.
- Product identification system uses:
  - package codes `ML` (QFN), `SO` (SOIC), `SP` (SPDIP), `SS` (SSOP).
  - temperature code `E` for -40 deg C to +125 deg C ordering.
  - optional tape-and-reel `T`.
  - optional automotive qualifier `VAO`.
- The PDF provides worked ordering examples such as `MCP23017-E/ML`, `MCP23017T-E/SO`, `MCP23S17-E/SSVAO`, and `MCP23S17T-E/SSVAO`.

## Pin / Pad Designations

- Two 8-bit ports: `GPA0..GPA7` and `GPB0..GPB7`.
- Address and control pins: `A0`, `A1`, `A2`, `RESET`, `INTA`, `INTB`, `VDD`, `VSS`.
- Serial-interface pins differ by variant:
  - `MCP23017`: `SCL`, `SDA`.
  - `MCP23S17`: `SCK`, `SI`, `SO`, `CS`.
- The 28-pin QFN includes an exposed thermal pad; see the package table and raw extraction for the full package-type drawings.

## Ratings and Operating Conditions

- Feature-level operating ranges called out on page 1:
  - 1.8 V to 5.5 V at -40 deg C to +85 deg C.
  - 2.7 V to 5.5 V at -40 deg C to +85 deg C.
  - 4.5 V to 5.5 V at -40 deg C to +125 deg C.
- Interface limits called out in features:
  - `MCP23017` I2C: 100 kHz, 400 kHz, and 1.7 MHz.
  - `MCP23S17` SPI: up to 10 MHz.
- Low-standby current called out in features: 1 uA max.
- Absolute maximum highlights include `VDD` up to +5.5 V, total power dissipation 700 mW, `IIK` / `IOK` up to +/-20 mA, and storage temperature -65 deg C to +150 deg C.

## Package and Mechanical Notes

- Supported packages in the reviewed PDF:
  - 28-pin QFN, 6 x 6 mm body.
  - 28-pin SOIC, wide 7.50 mm body.
  - 28-pin SPDIP, 300 mil body.
  - 28-pin SSOP, 5.30 mm body.

## Registers / Functional Content

- The device overview section explains the 22 addressable registers used for I/O direction, polarity, pull-ups, interrupt control, capture, GPIO data, and output latches.
- `IOCON.BANK` selects 8-bit or 16-bit style register addressing.
- Interrupts can be separated per port or logically OR'ed together on `INTA` / `INTB`.

## Applications and Design Content

- General-purpose 16-bit I/O expansion for controller designs that need either I2C (`MCP23017`) or SPI (`MCP23S17`).
- The PDF covers power-on reset behavior, serial protocol behavior, register programming, and interrupt-on-change usage.

## Searchability Note

- The raw page-by-page extraction below is intentionally preserved for local text search.
- Package drawings and some large tables remain easier to verify in the source PDF than in the extracted text.

## Page-by-Page Extracted Text

### Page 1

```text
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 1
MCP23017/MCP23S17
Features
- AEC-Q100 Qualified
- 16-Bit Remote Bidirectional I/O Port (Pins GPA7,
GPB7 are output only for MCP23017):
- I/O pins default to input
- High-Speed I 2C Interface (MCP23017):
- 100 kHz
- 400 kHz
-1 . 7 M H z
- High-Speed SPI Interface ( MCP23S17):
-1 0 M H z  ( m a x i m u m )
- Three Hardware Address Pins to Allow Up to
Eight Devices On the Bus
- Configurable Interrupt Output Pins:
- Configurable as active-high, active-low or
open-drain
- INTA and INTB Can Be Configured to Operate
Independently or Together
- Configurable Interrupt Source:
- Interrupt-on-change from  configured register
defaults or pin changes
- Polarity Inversion Register to Configure the
Polarity of the Input Port Data
- External Reset Input
- Low Standby Current: 1 uA (max.)
- Operating Voltage:
- 1.8V to 5.5V @ -40 degC to +85 degC
- 2.7V to 5.5V @ -40 degC to +85 degC
- 4.5V to 5.5V @ -40 degC to +125 degC
Packages
- 28-pin QFN, 6 x 6 mm Body
- 28-pin SOIC, Wide, 7.50 mm Body
- 28-pin SPDIP , 300 mil Body
- 28-pin SSOP, 5.30 mm Body
Package Types
2
3
4
5
6
1
7
VSS
NC 15
16
17
18
19
20
21 GPA4
GPA3
GPA2
GPA1
GPA0
VDD
INTB
SCK
SDA
NC
A0
A1
A2
RESET
232425262728 22
GPB3
GPB2
GPB1
GPB0
GPA7
GPA6
GPA5
10118 9 121314
GPB5
GPB6
GPB7
GPB4
INTA
GPB0
GPB1
GPB2
GPB3
INTA
GPB4
NC
NC
GPB5
GPB6
GPB7
SCK
GPA7
GPA6
GPA5
GPA4
GPA3
GPA2
GPA1
GPA0
V
DD
VSS
A2
A1
A0
SDA
- 1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
INTB
RESET
EP
29 *
SPDIP
SSOP
SOIC
QFN
* Includes Exposed Thermal Pad; see Table 2-1.
2
3
4
5
6
1
7
VSS
CS 15
16
17
18
19
20
21 GPA4
GPA3
GPA2
GPA1
GPA0VDD
INTB
SI
SO
A0
A1
A2
RESET
232425262728 22
GPB3
GPB2
GPB1
GPB0
GPA7
GPA6
GPA5
10118 9 121314
GPB5
GPB6
GPB7
GPB4
INTA
SCK
EP
29 *
GPB0
GPB1
GPB2
GPB3
INTA
GPB4
SO
CS
GPB5
GPB6
GPB7
SCK
GPA7
GPA6
GPA5
GPA4
GPA3
GPA2
GPA1
GPA0
VDD
VSS
A2
A1
A0
SI
- 1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
INTB
RESET
MCP23S17MCP23017
16-Bit I/O Expander with Serial Interface
```

### Page 2

```text
MCP23017/MCP23S17
DS20001952D-page 2  2005-2022 Microchip Technology Inc. and its subsidiaries
Functional Block Diagram
GPB7
GPB6
GPB5
GPB4
GPB3
GPB2
GPB1
GPB0
I2C
Control
GPIO
SCL
SDA
RESET
INTA 16
Configuration/
8
A2:A0
3
Control
Registers
SPI
SI
SO
SCK
CS
MCP23S17
MCP23017
GPA7
GPA6
GPA5
GPA4
GPA3
GPA2
GPA1
GPA0
INTB
Interrupt
GPIO
Serializer/
Deserializer
Logic
Decode
```

### Page 3

```text
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 3
MCP23017/MCP23S17
1.0 ELECTRICAL CHARACTERISTICS
Absolute Maximum Ratings
Ambient temperature under
bias............................................................................................................
-40 degC to +125 degC
Storage temperature
..............................................................................................................................
-65 degC to +150 degC
Voltage on VDD with respect to VSS
.........................................................................................................
-0.3V to +5.5V
Voltage on all other pins with respect to VSS (except
VDD)............................................................ -0.6V to (VDD + 0.6V)
Total power
dissipation.........................................................................................................................................700
mW
Maximum current out of VSS pin
...........................................................................................................................150
mA
Maximum current into VDD pin
..............................................................................................................................125
mA
Input clamp current, IIK (VI < 0 or VI >
VDD)..........................................................................................................+/-20
mA
Output clamp current, IOK (VO < 0 or VO >
VDD)...................................................................................................+/-20
mA
Maximum output current sunk by any output pin
....................................................................................................25
mA
Maximum output current sourced by any output pin
...............................................................................................25 mA
ESD protection on all pins (HBM:MM)
..............................................................................................................4
kV:400V
N o t i c e: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at those or any other
conditions
above those indicated in the operational listings of this specification is not implied. Exposure to
maximum
rating conditions for extended periods may affect device reliability.
```

### Page 4

```text
MCP23017/MCP23S17
DS20001952D-page 4  2005-2022 Microchip Technology Inc. and its subsidiaries
1.1 DC Characteristics
TABLE 1-1: DC CHARACTERISTICS
Electrical Specifications: Unless otherwise noted, 1.8V VDD  5.5V at -40C  TA  +125C
Param.
No. Characteristic Sym. Min. Typ. (1) Max. Units Conditions
D001 Supply Voltage V DD 1.8 - 5.5 V
D002 V DD Start Voltage to
ensure Power-on Reset
VPOR -V SS -V
D003 V DD Rise Rate to ensure
Power-on Reset
SVDD 0.05 - - V/ms Design guidance only.
Not tested.
D004 Supply Current I DD - - 1 mA SCL/SCK = 1 MHz
D005 Standby current I DDS8 -- 1 u A - 4 0  deg C   TA  +85 degC
-- 3 u A 4 . 5 V  VDD 5.5V
+85 degC  TA +125C
(Note 1)
Input Low Voltage
D030 A0, A1, A2 (TTL buffer) V IL VSS -0 . 1 5 V DD V
D031 CS , GPIO, SCL/SCK,
SDA, RESET
(Schmitt Trigger)
VIL VSS -0 . 2 V DD V
Input High Voltage
D040 A0, A1, A2 (TTL buffer) V IH 0.25 VDD + 0.8 - V DD V
D041 CS , GPIO, SCL/SCK,
SDA, RESET
(Schmitt Trigger)
VIH 0.8 VDD -V DD V For entire V DD range
Input Leakage Current
D060 I/O port pins I IL -- +/- 1 u A V SS VPIN VDD
Output Leakage Current
D065 I/O port pins I LO -- +/- 1 u A V SS VPIN VDD
D070 GPIO weak pull-up
current
IPU 40 75 115 uA V DD = 5V
GP pins = VSS
Output Low-Voltage
D080 GPIO V OL -- 0 . 6 V I OL = 8.0 mA
VDD = 4.5V
INT V OL -- 0 . 6 V I OL = 1.6 mA
VDD = 4.5V
SO, SDA V OL -- 0 . 6 V I OL = 3.0 mA
VDD = 1.8V
SDA V OL -- 0 . 8 V I OL = 3.0 mA
VDD = 4.5V
Output High-Voltage
D090 GPIO, INT, SO V OH VDD - 0.7 - - V I OH = -3.0 mA
VDD = 4.5V
VDD - 0.7 - - I OH = -400 uA
VDD = 1.8V
Capacitive Loading Specs on Output Pins
D101 GPIO, SO, INT C IO -- 5 0 p F
D102 SDA C B - - 400 pF
Note 1: This parameter is characterized, not 100% tested.
```

### Page 5

```text
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 5
MCP23017/MCP23S17
1.2 AC Characteristics
FIGURE 1-1: Load Conditions for device Timing Specifications.
FIGURE 1-2: RESET and Device Reset Timer Timing.
135 pF
1k
VDD
SCL and
SDA pin
MCP23017
50 pF
Pin
VDD
RESET
Internal
RESET
34
Output pin
3230
TABLE 1-2: DEVICE RESET SPECIFICATIONS
AC Characteristics: Unless otherwise noted, 1.8V VDD  5.5V at -40C  TA  +125C
Param.
No. Characteristic Sym. Min. Typ. (1) Max. Units Conditions
30 RESET  Pulse Width
(Low)
TRSTL 1- - u s
32 Device Active After Reset
high
THLD -0- n s V DD = 5.0V
34 Output High-Impedance
From RESET Low
TIOZ --1u s
Note 1: This parameter is characterized, not 100% tested.
```

### Page 6

```text
MCP23017/MCP23S17
DS20001952D-page 6  2005-2022 Microchip Technology Inc. and its subsidiaries
FIGURE 1-3: I2C Bus Start/Stop Bits Timing.
FIGURE 1-4: I2C Bus Data Timing.
91 93SCL
SDA
Start
Condition
Stop
Condition
90 92
90 91 92
100
101
103
106 107
109 109 110
102
SCL
SDA
In
SDA
Out
TABLE 1-3: I 2C BUS DATA REQUIREMENTS
I2C Interface AC Characteristics: Unless otherwise noted, 1.8V VDD  5.5V at -40C  TA  +125C, RPU
(SCL,
SDA) = 1 k, CL (SCL, SDA) = 135 pF
Param.
No. Characteristic Sym. Min. Typ. Max. Units Conditions
100 Clock High Time: T HIGH
100 kHz mode 4.0 - - us 1.8V - 5.5V
400 kHz mode 0.6 - - us 2.7V - 5.5V
1.7 MHz mode 0.12 - - us 4.5V - 5.5V
101 Clock Low Time: T LOW
100 kHz mode 4.7 - - us 1.8V - 5.5V
400 kHz mode 1.3 - - us 2.7V - 5.5V
1.7 MHz mode 0.32 - - us 4.5V - 5.5V
102 SDA and SCL Rise Time: T
R
(1)
100 kHz mode - - 1000 ns 1.8V - 5.5V
400 kHz mode 20 + 0.1 C B (2) - 300 ns 2.7V - 5.5V
1.7 MHz mode 20 - 160 ns 4.5V - 5.5V
103 SDA and SCL Fall Time: T F
(1)
100 kHz mode - - 300 ns 1.8V - 5.5V
400 kHz mode 20 + 0.1 C B
(2) - 300 ns 2.7V - 5.5V
1.7 MHz mode 20 - 80 ns 4.5V - 5.5V
Note 1: This parameter is characterized, not 100% tested.
2: CB is specified to be from 10 to 400 pF.
```

### Page 7

```text
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 7
MCP23017/MCP23S17
90 START Condition Setup Time: T SU:STA
100 kHz mode 4.7 - - us 1.8V - 5.5V
400 kHz mode 0.6 - - us 2.7V - 5.5V
1.7 MHz mode 0.16 - - us 4.5V - 5.5V
91 START Condition Hold Time: T HD:STA
100 kHz mode 4.0 - - us 1.8V - 5.5V
400 kHz mode 0.6 - - us 2.7V - 5.5V
1.7 MHz mode 0.16 - - us 4.5V - 5.5V
106 Data Input Hold Time: T
HD:DAT
100 kHz mode 0 - 3.45 us 1.8V - 5.5V
400 kHz mode 0 - 0.9 us 2.7V - 5.5V
1.7 MHz mode 0 - 0.15 us 4.5V - 5.5V
107 Data Input Setup Time: T SU:DAT
100 kHz mode 250 - - ns 1.8V - 5.5V
400 kHz mode 100 - - ns 2.7V - 5.5V
1.7 MHz mode 0.01 - - us 4.5V - 5.5V
92 Stop Condition Setup Time: T SU:STO
100 kHz mode 4.0 - - us 1.8V - 5.5V
400 kHz mode 0.6 - - us 2.7V - 5.5V
1.7 MHz mode 0.16 - - us 4.5V-5.5V
109 Output Valid From Clock: T
AA
100 kHz mode - - 3.45 us 1.8V - 5.5V
400 kHz mode - - 0.9 us 2.7V - 5.5V
1.7 MHz mode - - 0.18 us 4.5V - 5.5V
110 Bus Free Time: T BUF
100 kHz mode 4.7 - - us 1.8V - 5.5V
400 kHz mode 1.3 - - us 2.7V - 5.5V
1.7 MHz mode N/A - N/A us 4.5V - 5.5V
111 Bus Capacitive Loading: C B
100 kHz and 400 kHz - -  400 pF Note 1
1.7 MHz - - 100 pF Note 1
112 Input Filter Spike Suppression
(SDA and SCL):
TSP
100 kHz and 400 kHz - - 50 ns
1.7 MHz - - 10 ns Spike suppression off
TABLE 1-3: I 2C BUS DATA REQUIREMENTS (CONTINUED)
I2C Interface AC Characteristics: Unless otherwise noted, 1.8V VDD  5.5V at -40C  TA  +125C, RPU
(SCL,
SDA) = 1 k, CL (SCL, SDA) = 135 pF
Param.
No. Characteristic Sym. Min. Typ. Max. Units Conditions
Note 1: This parameter is characterized, not 100% tested.
2: CB is specified to be from 10 to 400 pF.
```

### Page 8

```text
MCP23017/MCP23S17
DS20001952D-page 8  2005-2022 Microchip Technology Inc. and its subsidiaries
FIGURE 1-5: SPI Input Timing.
FIGURE 1-6: SPI Output Timing.
TABLE 1-4: SPI INTERFACE REQUIREMENTS
SPI Interface AC Characteristics: Unless otherwise noted, 1.8V VDD  5.5V at -40C  TA  +125C
Param.
No. Characteristic Sym. Min. Ty p. Max. Units Conditions
- Clock Frequency F CLK - - 5 MHz 1.8V - 5.5V
- - 10 MHz 2.7V - 5.5V
- - 10 MHz 4.5V - 5.5V
1C S  Setup Time T CSS 50 - - ns
2C S  Hold Time T CSH 100 - - ns 1.8V - 5.5V
50 - - ns 2.7V - 5.5V
3C S  Disable Time T CSD 100 - - ns 1.8V - 5.5V
50 - - ns 2.7V - 5.5V
4 Data Setup Time T SU 20 - - ns 1.8V - 5.5V
10 - - ns 2.7V - 5.5V
Note 1: This parameter is characterized, not 100% tested.
SCK
SI
SO
1
54
7
6
3
10
2
LSB inMSB in
High-Impedance
11
Mode 1,1
Mode 0,0
Note 1:  When using SPI Mode 1,1 the CS  pin needs to be toggled once before the first communication
after
power-up.
CS (1)
CS
SCK
SO
8
13
MSB out LSB out
2
14
Don't CareSI
Mode 1,1
Mode 0,0
9
12
```

### Page 9

```text
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 9
MCP23017/MCP23S17
FIGURE 1-7: GPIO and INT Timing.
5 Data Hold Time T HD 20 - - ns 1.8V - 5.5V
10 - - ns 2.7V - 5.5V
6 CLK Rise Time T R -- 2 u s Note 1
7 CLK Fall Time T F -- 2 u s Note 1
8 Clock High Time T HI 90 - - ns 1.8V - 5.5V
45 - - ns 2.7V - 5.5V
9 Clock Low Time T LO 90 - - ns 1.8V - 5.5V
45 - - ns 2.7V - 5.5V
10 Clock Delay Time T
CLD 50 - - ns
11 Clock Enable Time T CLE 50 - - ns
12 Output Valid from Clock Low T V - - 90 ns 1.8V - 5.5V
- - 45 ns 2.7V - 5.5V
13 Output Hold Time T HO 0- -n s
14 Output Disable Time T DIS -- 1 0 0 n s
TABLE 1-4: SPI INTERFACE RE QUIREMENTS (CONTINUED)
SPI Interface AC Characteristics: Unless otherwise noted, 1.8V VDD  5.5V at -40C  TA  +125C
Param.
No. Characteristic Sym. Min. Typ. Max. Units Conditions
Note 1: This parameter is characterized, not 100% tested.
50
SCL/SCK
SDA/SI
In
GPn
Pin
D0D1
LSb of data byte zero
during a write or read
INT
Pin
INT Pin Active
51
command, depending
on parameter
Output
GPn
Pin
Input
Inactive
53
52
Register
Loaded
```

### Page 10

```text
MCP23017/MCP23S17
DS20001952D-page 10  2005-2022 Microchip Technology Inc. and its subsidiaries
TABLE 1-5: GP AND INT PINS REQUIREMENTS
GP and INT Pins AC Characteristics: Unless otherwise noted, 1.8V VDD  5.5V at -40C  TA  +125C
Param.
No. Characteristic Sym. Min. Typ. Max. Units Conditions
50 Serial Data to Output Valid T GPOV -- 5 0 0 n s
51 Interrupt Pin Disable Time T INTD -- 6 0 0 n s
52 GP Input Change to
Register Valid
TGPIV -- 4 5 0 n s
53 IOC Event to INT Active T GPINT -- 6 0 0 n s
Glitch Filter on GP Pins T GLITCH -- 1 5 0 n s Note 1
Note 1: This parameter is characterized, not 100% tested.
```

### Page 11

```text
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 11
MCP23017/MCP23S17
2.0 PIN DESCRIPTIONS
The descriptions of the pins are listed in Table 2-1.
TABLE 2-1: PINOUT DESCRIPTION
Pin
Name QFN
SOIC
SPDIP
SSOP
Pin
Type Function
GPB0 25 1 I/O Bidirectional I/O pin. Can be enabled for in terrupt-on-change and/or internal weak
pull-up resistor.
GPB1 26 2 I/O Bidirectional I/O pin. Can be enabled for in terrupt-on-change and/or internal weak
pull-up resistor.
GPB2 27 3 I/O Bidirectional I/O pin. Can be enabled for in terrupt-on-change and/or internal weak
pull-up resistor.
GPB3 28 4 I/O Bidirectional I/O pin. Can be enabled for in terrupt-on-change and/or internal weak
pull-up resistor.
GPB4 1 5 I/O Bidirectional I/O pin. Can be enabled for in terrupt-on-change and/or internal weak
pull-up resistor.
GPB5 2 6 I/O Bidirectional I/O pin. Can be enabled for in terrupt-on-change and/or internal weak
pull-up resistor.
GPB6 3 7 I/O Bidirectional I/O pin. Can be enabled for in terrupt-on-change and/or internal weak
pull-up resistor.
GPB7 4 8 I/O Bidirectional I/O pin. Can be enabled for inte rrupt-on-change and/or internal weak
pull-up resistor./
Output only (MCP23017).
VDD 5 9 P Power
VSS 6 10 P Ground
NC/CS 7 11 I NC ( MCP23017)/Chip Select (MCP23S17)
SCK 8 12 I Serial clock input
SDA/SI 9 13 I/O Serial data I/O ( MCP23017)/Serial data input (MCP23S17)
NC/SO 10 14 O NC ( MCP23017)/Serial data out (MCP23S17)
A0 11 15 I Hardware address pin. Must be externally biased.
A1 12 16 I Hardware address pin. Must be externally biased.
A2 13 17 I Hardware address pin. Must be externally biased.
RESET
14 18 I Hardware reset. Must be externally biased.
INTB 15 19 O Interrupt output for PORTB. Can be conf igured as active-high, active-low or
open-drain.
INTA 16 20 O Interrupt output for PORTA. Can be confi gured as active-high, active-low or
open-drain.
GPA0 17 21 I/O Bidirectional I/O pin. Can be enabled for in terrupt-on-change and/or internal weak
pull-up resistor.
GPA1 18 22 I/O Bidirectional I/O pin. Can be enabled for in terrupt-on-change and/or internal weak
pull-up resistor.
GPA2 19 23 I/O Bidirectional I/O pin. Can be enabled for in terrupt-on-change and/or internal weak
pull-up resistor.
GPA3 20 24 I/O Bidirectional I/O pin. Can be enabled for in terrupt-on-change and/or internal weak
pull-up resistor.
GPA4 21 25 I/O Bidirectional I/O pin. Can be enabled for in terrupt-on-change and/or internal weak
pull-up resistor.
GPA5 22 26 I/O Bidirectional I/O pin. Can be enabled for in terrupt-on-change and/or internal weak
pull-up resistor.
GPA6 23 27 I/O Bidirectional I/O pin. Can be enabled for in terrupt-on-change and/or internal weak
pull-up resistor.
GPA7 24 28 I/O Bidirectional I/O pin. Can be enabled for inte rrupt-on-change and/or internal weak
pull-up resistor./
Output only (MCP23017).
EP 29 - - Exposed Thermal Pad. Either connect to V SS, or leave unconnected.
```

### Page 12

```text
MCP23017/MCP23S17
DS20001952D-page 12  2005-2022 Microchip Technology Inc. and its subsidiaries
3.0 DEVICE OVERVIEW
MCP23017/MCP23S17 (MCP23X17) device family
provides 16-bit, general purpose parallel I/O expansion
for I2C bus or SPI applications. The two devices differ
only in the serial interface:
- MCP23017 - I 2C interface
- MCP23S17 - SPI interface
MCP23X17 consists of multiple 8-bit configuration
registers for input, output and polarity selection. The
system host can enable the I/Os as either inputs or out-
puts by writing the I/O configuration bits (IODIRA/B).
The data for each input or  output is kept in the
corresponding input or out put register. The polarity of
the Input Port register can be inverted with the Polarity
Inversion register. All registers can be read by the
system host.
The 16-bit I/O port functionally consists of two 8-bit
ports (PORTA and PORTB). MCP23X17 can be
configured to operate in the 8-bit or 16-bit modes via
IOCON.BANK.
There are two interrupt pins, INTA and INTB, that can
be associated with their respective ports, or can be
logically OR'ed together so that both pins will activate if
either port causes an interrupt.
The interrupt output can be configured to activate
under two conditions (mutually exclusive):
1. When any input state differs from its
corresponding Input Port register state. This is
used to indicate to the system host that an input
state has changed.
2. When an input state differs from a preconfigured
register value (DEFVAL register).
The Interrupt Capture register captures port values at
the time of the interrupt, thereby saving the condition
that caused the interrupt.
The Power-on Reset (POR) sets the registers to their
default values and initializes the device state machine.
The hardware address pins are used to determine the
device address.
3.1 Power-on Reset (POR)
The on-chip POR circuit holds the device in reset until
VDD has reached a high enough voltage to deactivate
the POR circuit (i.e., release the device from reset).
The maximum V
DD rise time is specified in Section 1.0
"Electrical Characteristics".
When the device exits the POR condition (releases
reset), device operating parameters (i.e., voltage,
temperature, serial bus frequency, etc.) must be met to
ensure proper operation.
3.2 Serial Interface
This block handles the functionality of the I 2C
(MCP23017) or SPI ( MCP23S17) interface protocol.
MCP23X17 contains 22 individual registers (11 register
pairs) that can be addressed through the Serial Inter-
face block, as shown in Table 3-1.
TABLE 3-1: REGISTER ADDRESSES
Address
IOCON.BANK = 1
Address
IOCON.BANK = 0 Access to:
00h 00h IODIRA
10h 01h IODIRB
01h 02h IPOLA
11h 03h IPOLB
02h 04h GPINTENA
12h 05h GPINTENB
03h 06h DEFVALA
13h 07h DEFVALB
04h 08h INTCONA
14h 09h INTCONB
05h 0Ah IOCON
15h 0Bh IOCON
06h 0Ch GPPUA
16h 0Dh GPPUB
07h 0Eh INTFA
17h 0Fh INTFB
08h 10h INTCAPA
18h 11h INTCAPB
09h 12h GPIOA
19h 13h GPIOB
0Ah 14h OLATA
1Ah 15h OLATB
```

### Page 13

```text
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 13
MCP23017/MCP23S17
3.2.1 BYTE MODE AND SEQUENTIAL
MODE
MCP23X17 family has the ability to operate in Byte
mode or Sequential mode (IOCON.SEQOP).
Byte mode  disables automatic Address Pointer
incrementing. When operating in Byte mode,
MCP23X17 family does not increment its internal
address counter after each byte during the data
transfer. This gives the ability to continually access the
same address by providing extra clocks (without
additional control bytes). This is useful for polling the
GPIO register for data changes or for continually
writing to the output latches.
A special mode (Byte mode with IOCON.BANK = 0)
causes the address pointer to toggle between
associated A/B register pairs. For example, if the BANK
bit is cleared and the Address Pointer is initially set to
address 12h (GPIOA) or 13h (GPIOB), the pointer will
toggle between GPIOA and GPIOB. Note that the
Address Pointer can initially point to either address in
the register pair.
Sequential mode enables automatic address pointer
incrementing. When oper ating in Sequential  mode,
MCP23X17 family increments its address counter after
each byte during the data transfer. The Address Pointer
automatically rolls over to address 00h after accessing
the last register.
These two modes are not to be confused with single
writes/reads and continuous writes/reads that are
serial protocol sequences. For example, the device
may be configured for Byte mode and the host may
perform a continuous read. In this case, MCP23X17
would not increment the Address Pointer and would
repeatedly drive data from the same location.
3.2.2 I 2C INTERFACE
3.2.2.1 I 2C Write Operation
The I2C write operation includes the control byte and
register address sequence, as shown in Figure 3-1.
This sequence is followed by eight bits of data from the
host and an Acknowledge (ACK) from the MCP23017.
The operation is ended with a Stop (P) or Restart (SR)
condition being generated by the host.
Data is written to MCP23017 after every byte transfer.
If a Stop or Restart condition is generated during a data
transfer, the data will not be written to MCP23017.
Both "byte writes" and "sequential writes" are
supported by MCP23017 . If Sequential mode is
enabled (IOCON, SEQOP = 0) (default), MCP23017
increments its address co unter after each ACK during
the data transfer.
FIGURE 3-1: Byte and Sequential Write.
S PWOP ADDR DIN DIN....
S WOP ADDR DIN PByte
Sequential
S
P
SR
W
R
OP
ADDR
DIN
- Start
- Restart
- Stop
- Write
- Read
- Device opcode
- Device register address
- Data out from MCP23017
- Data in to MCP23017
DOUT
```

### Page 14

```text
MCP23017/MCP23S17
DS20001952D-page 14  2005-2022 Microchip Technology Inc. and its subsidiaries
3.2.2.2 I 2C Read Operation
I2C Read operations include the control byte sequence,
as shown in Figure 3-2. This sequence is followed by
another control byte (including the Start condition and
ACK) with the R/W bit set (R/W = 1). The MCP23017
then transmits the data contained in the addressed
register. The sequence is ended with the host
generating a Stop or Restart condition.FIGURE 3-2: Byte and Sequential Read.
3.2.2.3 I 2C Sequential Write/Read
For sequential operations (Write or Read), instead of
transmitting a Stop or Restart condition after the data
transfer, the host clocks the next byte pointed to by the
address pointer (see Section 3.2.1 "Byte Mode and
Sequential Mode"  for details regarding sequential
operation control).
The sequence ends with the host sending a Stop or
Restart condition.
MCP23017 Address Pointer will roll over to address
zero after reaching the last register address. Refer to
Figure 3-3.
FIGURE 3-3: MCP23017 I2C Device Protocol.
SR ROP DOUT DOUT.... P
S WOP SR ROP DOUT PByte
Sequential S WOP
S P
SR
W
R
OP ADDR DIN DIN....
P
W
OP
ADDR
DOUT D OUT.... P
SR WOP DIN DIN.... P
P
SR R
DOUT DOUT....
P
OP .... P
SR OP DIN.... PDIN
DOUT DOUT
S ROP
```

### Page 15

```text
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 15
MCP23017/MCP23S17
3.2.3 SPI INTERFACE
3.2.3.1 SPI Write Operation
The SPI write operation is started by lowering CS. The
Write command (client address with R/W bit cleared) is
then clocked into the device. The opcode is followed by
an address and at least one data byte.
3.2.3.2 SPI Read Operation
The SPI read operation is started by lowering CS. The
SPI read command (client address with R/W bit set) is
then clocked into the device. The opcode is followed by
an address, with at least one data byte being clocked
out of the device.
3.2.3.3 SPI Sequential Write/Read
For sequential operations, instead of deselecting the
device by raising CS
, the host clocks the next byte
pointed to by the Address Pointer. (see Section 3.2.1
"Byte Mode and Sequential Mode"  for details
regarding sequential operation control).
The sequence ends by the raising of CS.
MCP23S17 Address Pointer will roll over to address
zero after reaching the last register address.
3.3 Hardware Address Decoder
The hardware address pins are used to determine the
device address. To address a device, the
corresponding address bits in the control byte must
match the pin state. The pins must be biased externally.
3.3.1 ADDRESSING I 2C DEVICES
(MCP23017)
MCP23017 is a client I2C interface device that supports
7-bit client addressing, with the read/write bit filling out
the control byte. The client address contains four fixed
bits and three user-defined hardware address bits
(pins A2, A1 and A0). Figure 3-4 shows the control byte
format.
3.3.2 ADDRESSING SPI DEVICES
(MCP23S17)
MCP23S17 is a client SPI device. The client address
contains four fixed bits an d three user-defined hard-
ware address bits (if enabled via IOCON.HAEN) (pins
A2, A1 and A0) with the read/write bit filling out the con-
trol byte. Figure 3-5 shows the control byte format. The
address pins should be externally biased even if
disabled (IOCON.HAEN = 0).
FIGURE 3-4: I2C Control Byte Format.
FIGURE 3-5: SPI Control Byte Format.
FIGURE 3-6: I2C Addressing Registers.
S 0 1 0 0 A 2A 1A 0R / W ACK
Start
bit
Client Address
R/W bit
ACK bit
Control Byte
R/W = 0 = write
R/W = 1 = read
0 1 0 0 A2 A1 A0 R/W
Client Address
R/W bit
Control Byte
R/W = 0 = write
R/W = 1 = read
CS
S0 1 0 0 A 2 A 1 A 0 0 ACK * A7 A6 A5 A4 A3 A2 A1 A0 ACK *
Device Opcode Register Address
R/W = 0
*The ACKs are provided by the MCP23017.
```

### Page 16

```text
MCP23017/MCP23S17
DS20001952D-page 16  2005-2022 Microchip Technology Inc. and its subsidiaries
FIGURE 3-7: SPI Addressing Registers.
3.4 GPIO Port
The GPIO module is a general purpose, 16-bit wide,
bidirectional port that is functionally split into two
8-bit wide ports.
The GPIO module contains the data ports (GPIOn),
internal pull-up resistors and the output latches
(OLATn).
Reading the GPIOn register reads the value on the
port. Reading the OLATn register only reads the
latches, not the actual value on the port.
Writing to the GPIOn register actually causes a write to
the latches (OLATn). Writing to the OLATn register
forces the associated output drivers to drive to the level
in OLATn. Pins configured as inputs turn off the
associated output driver and put it in high-impedance.
0100 A 2  * A1 * A0 * R/W A7 A6 A5 A4 A3 A2 A1 A0
Device Opcode Register Address
CS
* Address pins are enabled/disabled via IOCON.HAEN.
TABLE 3-2: SUMMARY OF REGISTERS ASSOCI ATED WITH THE GPIO PORTS (BANK = 1)
Register
Name
Address
(hex) bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 POR/RST
value
IODIRA 00 IO7 IO6 IO5 IO4 IO3 IO2 IO1 IO0 1111 1111
IPOLA 01 IP7 IP6 IP5 IP4 IP3 IP2 IP1 IP0 0000 0000
GPINTENA 02 GPINT7 GPINT6 GPINT5 GPINT4 GPINT3 GPINT2 GPINT1 GPINT0 0000 0000
GPPUA 06 PU7 PU6 PU5 PU4 PU3 PU2 PU1 PU0 0000 0000
GPIOA 09 GP7 GP6 GP5 GP4 GP3 GP2 GP1 GP0 0000 0000
OLATA 0A OL7 OL6 OL5 OL4 OL3 OL2 OL1 OL0 0000 0000
IODIRB 10 IO7 IO6 IO5 IO4 IO3 IO2 IO1 IO0 1111 1111
IPOLB 11 IP7 IP6 IP5 IP4 IP3 IP2 IP1 IP0 0000 0000
GPINTENB 12 GPINT7 GPINT6 GPINT5 GPINT4 GPINT3 GPINT2 GPINT1 GPINT0 0000 0000
GPPUB 16 PU7 PU6 PU5 PU4 PU3 PU2 PU1 PU0 0000 0000
GPIOB 19 GP7 GP6 GP5 GP4 GP3 GP2 GP1 GP0 0000 0000
OLATB 1A OL7 OL6 OL5 OL4 OL3 OL2 OL1 OL0 0000 0000
TABLE 3-3: SUMMARY OF REGISTERS ASSOCI ATED WITH THE GPIO PORTS (BANK = 0)
Register
Name
Address
(hex) bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 POR/RST
value
IODIRA 00 IO7 IO6 IO5 IO4 IO3 IO2 IO1 IO0 1111 1111
IODIRB 01 IO7 IO6 IO5 IO4 IO3 IO2 IO1 IO0 1111 1111
IPOLA 02 IP7 IP6 IP5 IP4 IP3 IP2 IP1 IP0 0000 0000
IPOLB 03 IP7 IP6 IP5 IP4 IP3 IP2 IP1 IP0 0000 0000
GPINTENA 04 GPINT7 GPINT6 GPINT5 GPINT4 GPINT3 GPINT2 GPINT1 GPINT0 0000 0000
GPINTENB 05 GPINT7 GPINT6 GPINT5 GPINT4 GPINT3 GPINT2 GPINT1 GPINT0 0000 0000
GPPUA 0C PU7 PU6 PU5 PU4 PU3 PU2 PU1 PU0 0000 0000
GPPUB 0D PU7 PU6 PU5 PU4 PU3 PU2 PU1 PU0 0000 0000
GPIOA 12 GP7 GP6 GP5 GP4 GP3 GP2 GP1 GP0 0000 0000
GPIOB 13 GP7 GP6 GP5 GP4 GP3 GP2 GP1 GP0 0000 0000
OLATA 14 OL7 OL6 OL5 OL4 OL3 OL2 OL1 OL0 0000 0000
OLATB 15 OL7 OL6 OL5 OL4 OL3 OL2 OL1 OL0 0000 0000
```

### Page 17

```text
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 17
MCP23017/MCP23S17
3.5 Configuration and Control
Registers
There are 21 registers associated with the MCP23X17,
as shown in Tables 3-4 and 3-5. The two tables show
the register mapping with the two BANK bit values. Ten
registers are associated  with PORTA and ten are
associated with PORTB. One register (IOCON) is
shared between the two por ts. The PORTA registers
are identical to the PORTB registers, therefore, they
will be referred to without differentiating between the
port designation (i.e., they will not have the "A" or "B"
designator assigned) in the register tables.
TABLE 3-4: CONTROL REGISTER SUMMARY (IOCON.BANK = 1)
Register
Name
Address
(hex) bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 POR/RST
value
IODIRA 00 IO7 IO6 IO5 IO4 IO3 IO2 IO1 IO0 1111 1111
IPOLA 01 IP7 IP6 IP5 IP4 IP3 IP2 IP1 IP0 0000 0000
GPINTENA 02 GPINT7 GPINT6 GPINT5 GPINT4 GPINT3 GPINT2 GPINT1 GPINT0 0000 0000
DEFVALA 03 DEF7 DEF6 DEF5 DEF4 DEF3 DEF2 DEF1 DEF0 0000 0000
INTCONA 04 IOC7 IOC6 IOC5 IOC4 IOC3 IOC2 IOC1 IOC0 0000 0000
IOCON 05 BANK MIRROR SEQOP DISSLW HAEN ODR INTPOL - 0000 0000
GPPUA 06 PU7 PU6 PU5 PU4 PU3 PU2 PU1 PU0 0000 0000
INTFA 07 INT7 INT6 INT5 INT4 INT3 INT2 INT1 INTO 0000 0000
INTCAPA 08 ICP7 ICP6 ICP5 ICP4 ICP3 ICP2 ICP1 ICP0 0000 0000
GPIOA 09 GP7 GP6 GP5 GP4 GP3 GP2 GP1 GP0 0000 0000
OLATA 0A OL7 OL6 OL5 OL4 OL3 OL2 OL1 OL0 0000 0000
IODIRB 10 IO7 IO6 IO5 IO4 IO3 IO2 IO1 IO0 1111 1111
IPOLB 11 IP7 IP6 IP5 IP4 IP3 IP2 IP1 IP0 0000 0000
GPINTENB 12 GPINT7 GPINT6 GPINT5 GPINT4 GPINT3 GPINT2 GPINT1 GPINT0 0000 0000
DEFVALB 13 DEF7 DEF6 DEF5 DEF4 DEF3 DEF2 DEF1 DEF0 0000 0000
INTCONB 14 IOC7 IOC6 IOC5 IOC4 IOC3 IOC2 IOC1 IOC0 0000 0000
IOCON 15 BANK MIRROR SEQOP DISSLW HAEN ODR INTPOL - 0000 0000
GPPUB 16 PU7 PU6 PU5 PU4 PU3 PU2 PU1 PU0 0000 0000
INTFB 17 INT7 INT6 INT5 INT4 INT3 INT2 INT1 INTO 0000 0000
INTCAPB 18 ICP7 ICP6 ICP5 ICP4 ICP3 ICP2 ICP1 ICP0 0000 0000
GPIOB 19 GP7 GP6 GP5 GP4 GP3 GP2 GP1 GP0 0000 0000
OLATB 1A OL7 OL6 OL5 OL4 OL3 OL2 OL1 OL0 0000 0000
TABLE 3-5: CONTROL REGISTER SUMMARY (IOCON.BANK = 0)
Register
Name
Address
(hex) bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 POR/RST
value
IODIRA 00 IO7 IO6 IO5 IO4 IO3 IO2 IO1 IO0 1111 1111
IODIRB 01 IO7 IO6 IO5 IO4 IO3 IO2 IO1 IO0 1111 1111
IPOLA 02 IP7 IP6 IP5 IP4 IP3 IP2 IP1 IP0 0000 0000
IPOLB 03 IP7 IP6 IP5 IP4 IP3 IP2 IP1 IP0 0000 0000
GPINTENA 04 GPINT7 GPINT6 GPINT5 GPINT4 GPINT3 GPINT2 GPINT1 GPINT0 0000 0000
GPINTENB 05 GPINT7 GPINT6 GPINT5 GPINT4 GPINT3 GPINT2 GPINT1 GPINT0 0000 0000
DEFVALA 06 DEF7 DEF6 DEF5 DEF4 DEF3 DEF2 DEF1 DEF0 0000 0000
DEFVALB 07 DEF7 DEF6 DEF5 DEF4 DEF3 DEF2 DEF1 DEF0 0000 0000
INTCONA 08 IOC7 IOC6 IOC5 IOC4 IOC3 IOC2 IOC1 IOC0 0000 0000
INTCONB 09 IOC7 IOC6 IOC5 IOC4 IOC3 IOC2 IOC1 IOC0 0000 0000
IOCON 0A BANK MIRROR SEQOP DISSLW HAEN ODR INTPOL - 0000 0000
IOCON 0B BANK MIRROR SEQOP DISSLW HAEN ODR INTPOL - 0000 0000
GPPUA 0C PU7 PU6 PU5 PU4 PU3 PU2 PU1 PU0 0000 0000
GPPUB 0D PU7 PU6 PU5 PU4 PU3 PU2 PU1 PU0 0000 0000
```

### Page 18

```text
MCP23017/MCP23S17
DS20001952D-page 18  2005-2022 Microchip Technology Inc. and its subsidiaries
3.5.1 I/O DIRECTION REGISTER
Controls the direction of the data I/O.
When a bit is set, the corresponding pin becomes an
input. When a bit is clear, the corresponding pin
becomes an output.
Note: For MCP23017, IO7 must be set via I2C interface to "0" (output).
3.5.2 INPUT POLARITY REGISTER
This register allows the user to configure the polarity on
the corresponding GPIO port bits.
If a bit is set, the corresp onding GPIO register bit will
reflect the inverted value on the pin.
INTFA 0E INT7 INT6 INT5 INT4 INT3 INT2 INT1 INTO 0000 0000
INTFB 0F INT7 INT6 INT5 INT4 INT3 INT2 INT1 INTO 0000 0000
INTCAPA 10 ICP7 ICP6 ICP5 ICP4 ICP3 ICP2 ICP1 ICP0 0000 0000
INTCAPB 11 ICP7 ICP6 ICP5 ICP4 ICP3 ICP2 ICP1 ICP0 0000 0000
GPIOA 12 GP7 GP6 GP5 GP4 GP3 GP2 GP1 GP0 0000 0000
GPIOB 13 GP7 GP6 GP5 GP4 GP3 GP2 GP1 GP0 0000 0000
OLATA 14 OL7 OL6 OL5 OL4 OL3 OL2 OL1 OL0 0000 0000
OLATB 15 OL7 OL6 OL5 OL4 OL3 OL2 OL1 OL0 0000 0000
TABLE 3-5: CONTROL REGISTER SUMMARY (IOCON.BANK = 0) (CONTINUED)
Register
Name
Address
(hex) bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 POR/RST
value
IODIR: I/O DIRECTION REGISTER (ADDR 0x00)
R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1
IO7 IO6 IO5 IO4 IO3 IO2 IO1 IO0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0'  = Bit is cleared x = Bit is unknown
bit 7-0 IO<7:0>: Controls the direction of data I/O <7:0>
1 = Pin is configured as an input.
0 = Pin is configured as an output.
REGISTER 3-1: IPOL: INPUT POLARI TY PORT REGISTER (ADDR 0x01)
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
IP7 IP6 IP5 IP4 IP3 IP2 IP1 IP0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0'  = Bit is cleared x = Bit is unknown
bit 7-0 IP<7:0>: Controls the polarity inversion of the input pins <7:0>
1 = GPIO register bit reflects the opp osite logic state of the input pin.
0 = GPIO register bit reflects the same logic state of the input pin.
```

### Page 19

```text
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 19
MCP23017/MCP23S17
3.5.3 INTERRUPT-ON-CHANGE
CONTROL REGISTER
The GPINTEN register controls the
interrupt-on-change feature for each pin.
If a bit is set, the corresponding pin is enabled for
interrupt-on-change. The DEFVAL and INTCON
registers must also be conf igured if any pins are
enabled for interrupt-on-change.
3.5.4 DEFAULT COMPARE REGISTER
FOR INTERRUPT-ON-CHANGE
The default comparison value is configured in the
DEFVAL register. If enabled (via GPINTEN and
INTCON) to compare against the DEFVAL register, an
opposite value on the associated pin will cause an
interrupt to occur.
REGISTER 3-2: GPINTEN: INTERRUP T-ON-CHANGE PINS (ADDR 0x02) (Note 1)
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
GPINT7 GPINT6 GPINT5 GPINT4 GPINT3 GPINT2 GPINT1 GPINT0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0'  = Bit is cleared x = Bit is unknown
bit 7-0 GPINT<7:0>: General purpose I/O interrupt-on-change bits <7:0>
1 = Enables GPIO input pin for interrupt-on-change event.
0 = Disables GPIO input pin for interrupt-on-change event.
Note 1: Refer to INTCON.
REGISTER 3-3: DEFVAL: DEFAULT VALUE REGISTER (ADDR 0x03)
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
DEF7 DEF6 DEF5 DEF4 DEF3 DEF2 DEF1 DEF0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0'  = Bit is cleared x = Bit is unknown
bit 7-0 DEF<7:0>: Sets the compare value for pins configured for interrupt-on-change from defaults
<7:0>
(Note 1)
If the associated pin level is the opposite from the register bit, an interrupt occurs. (Note 2)
Note 1: Refer to INTCON.
2: Refer to INTCON and GPINTEN.
```

### Page 20

```text
MCP23017/MCP23S17
DS20001952D-page 20  2005-2022 Microchip Technology Inc. and its subsidiaries
3.5.5 INTERRUPT CONTROL REGISTER
The INTCON register controls how the associated pin
value is compared for the interrupt-on-change feature.
If a bit is set, the corresponding I/O pin is compared
against the associated bit in the DEFVAL register. If a
bit value is clear, the corresponding I/O pin is compared
against the previous value.
3.5.6 CONFIGURATION REGISTER
The IOCON register contains several bits for
configuring the device:
The BANK bit changes how the registers are mapped
(see Tables 3-4 and 3-5 for more details).
- If BANK = 1, the registers associated with each
port are segregated. Registers associated with
PORTA are mapped from address 00h - 0Ah and
registers associated with PORTB are mapped
from 10h - 1Ah.
- If BANK = 0, the A/B registers are paired. For
example, IODIRA is mapped to address 00h and
IODIRB is mapped to the next address (address
01h). The mapping for all registers is from 00h
-15h.
It is important to take care when changing the BANK bit
as the address mapping changes after the byte is
clocked into the device. The address pointer may point
to an invalid location after the bit is modified.
For example, if the device is configured to
automatically increment its internal Address Pointer,
the following scenario would occur:
- BANK = 0
- Write 80h to address 0Ah (IOCON) to set the
BANK bit
- Once the write completes, the internal address
now points to 0Bh which is an invalid address
when the BANK bit is set.
For this reason, when changing the BANK bit, it is
advised to only perform byte writes to this register.
The MIRROR bit controls how the INTA and INTB pins
function with respect to each other.
- When MIRROR = 1, the INTn pins are functionally
OR'ed so that an interrupt on either port will cause
both pins to activate.
- When MIRROR = 0, the INT pins are separated.
Interrupt conditions on a port will cause its
respective INT pin to activate.
The Sequential Operation ( SEQOP) controls the
incrementing function of the Address Pointer. If the
address pointer is disabled, the Address Pointer does
not automatically increment after each byte is clocked
during a serial transfer. This feature is useful when it is
desired to continuously poll (read) or modify (write) a
register.
The Slew Rate ( DISSLW) bit controls the slew rate
function on the SDA pin. If enabled, the SDA slew rate
will be controlled when driving from a high to low.
The Hardware Address Enable ( HAEN) bit
enables/disables hardware addressing on the
MCP23S17 only. The address pins (A2, A1 and A0)
must be externally biased, regardless of the HAEN bit
value.
If enabled (HAEN = 1), the device's hardware address
matches the address pins.
If disabled (HAEN = 0), the device's hardware address
is A2 = A1 = A0 = 0.
REGISTER 3-4: INTCON: INTERRUPT-ON-C HANGE CONTROL REGISTER (ADDR 0x04) (Note 1)
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
IOC7 IOC6 IOC5 IOC4 IOC3 IOC2 IOC1 IOC0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0'  = Bit is cleared x = Bit is unknown
bit 7-0 IOC<7:0>: Controls how the associated pin value is compared for interrupt-on-change <7:0>
1 = Pin value is compared against the associated bit in the DEFVAL register.
0 = Pin value is compared against the previous pin value.
Note 1: Refer to INTCON and GPINTEN.
```

### Page 21

```text
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 21
MCP23017/MCP23S17
The Open-Drain (ODR) control bit enables/disables the
INT pin for open-drain configuration. Setting this bit
overrides the INTPOL bit.
The Interrupt Polarity (INTPOL) sets the polarity of the
INT pin. This bit is functional only when the ODR bit is
cleared, configuring the INT pin as active push-pull.
REGISTER 3-5: IOCON: I/O EXPANDER CONFIGURATION REGISTER (ADDR 0x05)
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0
BANK MIRROR SEQOP DISSLW HAEN ODR INTPOL -
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0'  = Bit is cleared x = Bit is unknown
bit 7 BANK: Controls how the registers are addressed
1 = The registers associated with each port are separated into different banks.
0 = The registers are in the same bank (addresses are sequential).
bit 6 MIRROR: INT Pins Mirror bit
1 = The INT pins are internally connected
0 = The INT pins are not connected. INTA is associated with PORTA and INTB is associated with
PORTB
bit 5 SEQOP: Sequential Operation mode bit
1 = Sequential operation disabled, address pointer does not increment.
0 = Sequential operation enabled, address pointer increments.
bit 4 DISSLW: Slew Rate control bit for SDA output
1 = Slew rate disabled
0 = Slew rate enabled
bit 3 HAEN: Hardware Address Enable bit (MCP23S17 only) (Note 1)
1 = Enables the MCP23S17 address pins.
0 = Disables the MCP23S17 address pins.
bit 2 ODR: Configures the INT pin as an open-drain output
1 = Open-drain output (overrides the INTPOL bit.)
0 = Active driver output (INTPOL bit sets the polarity.)
bit 1 INTPOL: This bit sets the polarity of the INT output pin
1 = Active-high
0 = Active-low
bit 0 Unimplemented: Read as '0'
Note 1: Address pins are always enabled on the MCP23017.
```

### Page 22

```text
MCP23017/MCP23S17
DS20001952D-page 22  2005-2022 Microchip Technology Inc. and its subsidiaries
3.5.7 PULL-UP RESISTOR
CONFIGURATION REGISTER
The GPPU register controls the pull-up resistors for the
port pins. If a bit is set and the corresponding pin is
configured as an input, the corresponding port pin is
internally pulled up with a 100 k resistor.
3.5.8 INTERRUPT FLAG REGISTER
The INTF register reflects the interrupt condition on the
port pins of any pin that is enabled for interrupts via the
GPINTEN register. A set bit indicates that the
associated pin caused the interrupt.
This register is read-only. Writes to this register will be
ignored.
REGISTER 3-6: GPPU: GPIO PULL-UP  RESISTOR REGISTER (ADDR 0x06)
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
PU7 PU6 PU5 PU4 PU3 PU2 PU1 PU0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0'  = Bit is cleared x = Bit is unknown
bit 7-0 PU<7:0> Controls the weak pull-up resistors on each pin (when configured as an input)
1 = Pull-up enabled
0 = Pull-up disabled
REGISTER 3-7: INTF: INTERRUPT FLAG REGISTER (ADDR 0x07)
R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0
INT7 INT6 INT5 INT4 INT3 INT2 INT1 INT0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0'  = Bit is cleared x = Bit is unknown
bit 7-0 INT<7:0>: Reflects the interrupt condition on the port. It reflects the change only if
interrupts are
enabled per GPINTEN<7:0>.
1 = Pin caused interrupt.
0 = Interrupt not pending
```

### Page 23

```text
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 23
MCP23017/MCP23S17
3.5.9 INTERRUPT CAPTURED REGISTER
The INTCAP register captures the GPIO port value at
the time the interrupt occurred. The register is
read-only and is updated only when an interrupt
occurs. The register remains unchanged until the
interrupt is cleared via a read of INTCAP or GPIO.
3.5.10 PORT REGISTER
The GPIO register reflects the value on the port.
Reading from this register reads the port. Writing to this
register modifies the Output Latch (OLAT) register.
REGISTER 3-8: INTCAP: INTERRUPT CAPTURE D VALUE FOR PORT REGISTER (ADDR 0x08)
R-x R-x R-x R-x R-x R-x R-x R-x
ICP7 ICP6 ICP5 ICP4 ICP3 ICP2 ICP1 ICP0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0'  = Bit is cleared x = Bit is unknown
bit 7-0 ICP<7:0>: Reflects the logic level on the port pins at the time of interrupt due to pin
change <7:0>
1 =L o g i c - h i g h
0 = Logic-low
REGISTER 3-9: GPIO: GENERAL PURP OSE I/O PORT REGISTER (ADDR 0x09)
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
GP7 GP6 GP5 GP4 GP3 GP2 GP1 GP0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0'  = Bit is cleared x = Bit is unknown
bit 7-0 GP<7:0>: Reflects the logic level on the pins <7:0>
1 =L o g i c - h i g h
0 = Logic-low
```

### Page 24

```text
MCP23017/MCP23S17
DS20001952D-page 24  2005-2022 Microchip Technology Inc. and its subsidiaries
3.5.11 OUTPUT LATCH REGISTER (OLAT)
The OLAT register provides access to the output
latches. A read from this register results in a read of the
OLAT and not the port itself . A write to this register
modifies the output latches that modifies the pins
configured as outputs.
3.6 Interrupt Logic
If enabled, MCP23X17 activates the INTn interrupt out-
put when one of the port pins changes state or when a
pin does not match the preconfigured default. Each pin
is individually configurable as follows:
- Enable/disable interrupt via GPINTEN.
- Can interrupt on either pin change or change from
default as configured in DEFVAL.
Both conditions are referred to as Interrupt-on-Change
(IOC).
The interrupt control module uses the following
registers/bits:
- IOCON.MIRROR - controls  if the two interrupt
pins mirror each other.
- GPINTEN - Interrupt enable register.
- INTCON - controls the source for the IOC.
- DEFVAL - contains the r egister default for IOC
operation.
3.6.1 INTA AND INTB
There are two interrupt pins: INTA and INTB. By
default, INTA is associated with GPAn pins (PORTA)
and INTB is associated with GPBn pins (PORTB).
Each port has an independent signal which is cleared if
its associated GPIO or INTCAP register is read.
3.6.1.1 Mirroring the INT pins
Additionally, the INTn pins can be configured to mirror
each other so that any interrupt will cause both pins to
go active. This is controlled via IOCON.MIRROR.
If IOCON.MIRROR = 0, the internal signals are routed
independently to the INTA and INTB pads.
If IOCON.MIRROR = 1, the internal signals are OR'ed
together and routed to the INTn pads. In this case, the
interrupt will only be cleared if the associated GPIO or
INTCAP is read (see Table 3-6).
3.6.2 IOC FROM PIN CHANGE
If enabled, MCP23X17 generates an interrupt if a mis-
match condition exists between the current port value
and the previous port value. Only IOC-enabled pins will
be compared. Refer to Registers 3-2 and 3-4.
3.6.3 IOC FROM REGISTER DEFAULT
If enabled, MCP23X17 generates an interrupt if a mis-
match occurs between the DEFVAL register and the
port. Only IOC enabled pins are compared. Refer to
Registers 3-2, 3-3 and 3-4.
REGISTER 3-10: OLAT: OUTPUT LATCH REGISTER 0 (ADDR 0x0A)
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
OL7 OL6 OL5 OL4 OL3 OL2 OL1 OL0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0'  = Bit is cleared x = Bit is unknown
bit 7-0 OL<7:0>: Reflects the logic level on the output latch <7:0>
1 =L o g i c - h i g h
0 = Logic-low
TABLE 3-6: INTERRUPT OPERATION
(IOCON.MIRROR = 1)
Interrupt
Condition Read PORTn (1) Interrupt
Result
GPIOA PORTA Clear
PORTB Unchanged
GPIOB PORTA Unchanged
PORTB Clear
GPIOA and
GPIOB
PORTA Unchanged
PORTB Unchanged
Both PORTA and
PORTB Clear
Note 1: PORTn = GPIOn or INTCAPn
```

### Page 25

```text
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 25
MCP23017/MCP23S17
3.6.4 INTERRUPT OPERATION
The INTn interrupt output can be configured as
active-low, active-high or open-drain via the IOCON
register.
Only those pins that are configured as an input (IODIR
register) with Interrupt-On-Change (IOC) enabled
(IOINTEN register) can cause an interrupt. Pins
defined as an output have no effect on the interrupt
output pin.
Input change activity on a port input pin that is enabled
for IOC generates an internal device interrupt and the
device captures the value of the port and copies it into
INTCAP. The interrupt remains active until the INTCAP
or GPIO register is read. Writing to these registers does
not affect the interrupt. The interrupt condition is
cleared after the LSb of the data is clocked out during
a read command of GPIO or INTCAP.
The first interrupt event causes the port contents to be
copied into the INTCAP register. Subsequent interrupt
conditions on the port will not cause an interrupt to
occur as long as the interrupt is not cleared by a read
of INTCAP or GPIO.
3.6.5 INTERRUPT CONDITIONS
There are two possible configurations that cause
interrupts (configured via INTCON):
1. Pins configured for interrupt-on-pin change
will cause an interrupt to occur if a pin changes
to the opposite state. T he default state is reset
after an interrupt occurs and after clearing the
interrupt condition (i.e ., after reading GPIO or
INTCAP). For example, an interrupt occurs by
an input changing from '1' to '0'. The new initial
state for the pin is a logic '0' after the interrupt is
cleared.
2. Pins configured for interrupt-on-change from
register value will cause an interrupt to occur if
the corresponding input pin differs from the
register bit. The interrupt condition will remain as
long as the condition exists, regardless if the
INTCAP or GPIO is read.
See Figures 3-8 and 3-9 for more information on
interrupt operations.
FIGURE 3-8: Interrupt-on-Pin Change.
FIGURE 3-9: Interrupt-on-Change from
Register Default.
Note: The value in INTCAP can be lost if GPIO
is read before INTCAP while another IOC
is pending. After reading GPIO, the
interrupt will clear and then set due to the
pending IOC, causing the INTCAP
register to update.
GPx
INT ACTIVE ACTIVE
Port value
is captured
into INTCAP
Read GPIO
or INTCAP
Port value
is captured
into INTCAP
INT
Port value
is captured
into INTCAP
Read GPIO
or INTCAP
DEFVAL REGISTER
X X X X X 0 X X
GP2
76543210GPx<7:0>
ACTIVEACTIVE
(INT clears only if interrupt
condition does not exist.)
Pin
Pin
```

### Page 26

```text
MCP23017/MCP23S17
DS20001952D-page 26  2005-2022 Microchip Technology Inc. and its subsidiaries
4.0 PACKAGING INFORMATION
4.1 Package Marking Information
MCP23017-E/SO 3e
28-Lead SOIC Example:
28-Lead SSOP
YYWWNNN
XXXXXXXXXXXX
XXXXXXXXXXXX
Example:
28-Lead QFN Example:
28-Lead SPDIP Example:
XXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXX
YYWWNN
MCP23017-E/SP
1628256
3e
MCP23017
E/SS 3e
1628256
23017
E/ML
1628256
3e
1628256
Legend: XX...X Product code or cust omer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
  Pb-free JEDEC
(R) designator for Matte Tin (Sn)
* This package is Pb-free. The Pb-free JEDEC designator (     )
can be found on the outer packaging for this package.
, ,  Pin one index is identified by a dot, delta up, or delta down (triangle mark).
Note: In the event the full Microchip part number cannot be marked on one line, it will be carried
over to the next line, thus limiting the number of available characters for customer-specific
information. Package may or may not include the corporate logo.
Underbar (_) and/or Overbar ( ) symbol may not be to scale.
```

### Page 27

```text
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 27
MCP23017/MCP23S17
```

### Page 28

```text
MCP23017/MCP23S17
DS20001952D-page 28  2005-2022 Microchip Technology Inc. and its subsidiaries
```

### Page 29

```text
MCP23017/MCP23S17
(cid:2)(cid:3)(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:9)(cid:10)(cid:11)(cid:7)(cid:12)(cid:13)(cid:14)(cid:15)(cid:9)(cid:16)(cid:17)(cid:7)(cid:8)(cid:9)(cid:18)(cid:11)(cid:7)(cid:13)(cid:19)(cid:9)(cid:20)(cid:21)(cid:9)(cid:5)(cid:6)(cid:7)(cid:8)(cid:9)(cid:10)(cid:7)(cid:15)(cid:22)(cid:7)(cid:23)(cid:6)(cid:9)(cid:24)(cid:25)(cid:5)(cid:26)(cid:9)(cid:27)(cid:9)(cid:28)(cid:29)(cid:28)(cid:9)(cid:30)(cid:30)(cid:9)(cid:31)(cid:21)(cid:8)
(cid:9)!(cid:16)(cid:18)(cid:20)"
#(cid:14)(cid:13)$(cid:9)%&''(cid:9)(cid:30)(cid:30)(cid:9)((cid:21))(cid:13)(cid:7)(cid:15)(cid:13)(cid:9)(cid:5)(cid:6))(cid:23)(cid:13)$
(cid:20)(cid:21)(cid:13)(cid:6)* (cid:30)(cid:10)(cid:9)(cid:2)(cid:31)(cid:11)(cid:14)(cid:2)
(cid:10)!(cid:31)(cid:2)(cid:8)"(cid:9)(cid:9)(cid:14)(cid:15)(cid:31)(cid:2)(cid:12)(cid:28)(cid:8)#(cid:28)(cid:17)(cid:14)(cid:2)$(cid:9)(cid:28)%(cid:7)(cid:15)(cid:17)!&(cid:2)(cid:12)(cid:16)(cid:14)(cid:28)!(cid:14)(cid:2)!(cid:14)(cid:14)(cid:2)(cid:31)(cid:11)(cid:14)(cid:2)(cid:6)(cid:7)(cid:8)(cid:9)(cid:10)(cid:8)(cid:11)(cid:7)(cid:12)(cid:2)'(cid:28)(cid:8)#(cid:28)(cid:17)(cid:7)(cid:15)(cid:17)(cid:2)(cid:22)(cid:12)(cid:14)(cid:8)(cid:7)((cid:7)(cid:8)(cid:28)(cid:31)(cid:7)(cid:10)(cid:15)(cid:2)(cid:16)(cid:10)(cid:8)(cid:28)(cid:31)(cid:14)$(cid:2)(cid:28)(cid:31)(cid:2)
(cid:11)(cid:31)(cid:31)(cid:12))**%%%(cid:20)
(cid:7)(cid:8)(cid:9)(cid:10)(cid:8)(cid:11)(cid:7)(cid:12)(cid:20)(cid:8)(cid:10)
*(cid:12)(cid:28)(cid:8)#(cid:28)(cid:17)(cid:7)(cid:15)(cid:17)
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 29
```

### Page 30

```text
MCP23017/MCP23S17
DS20001952D-page 30  2005-2022 Microchip Technology Inc. and its subsidiaries
Note: For the most current package drawings, please see the Microchip Packaging Specification
located at
http://www.microchip.com/packaging
```

### Page 31

```text
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 31
MCP23017/MCP23S17
Note: For the most current package drawings, please see the Microchip Packaging Specification
located at
http://www.microchip.com/packaging
```

### Page 32

```text
MCP23017/MCP23S17
DS20001952D-page 32  2005-2022 Microchip Technology Inc. and its subsidiaries
Note: For the most current package drawings, please see the Microchip Packaging Specification
located at
http://www.microchip.com/packaging
```

### Page 33

```text
MCP23017/MCP23S17
(cid:2)(cid:3)(cid:4)(cid:5)(cid:6)(cid:7)(cid:8)(cid:9)+(cid:22)(cid:14)))
(cid:9)(cid:10)(cid:11)(cid:7)(cid:12)(cid:13)(cid:14)(cid:15)(cid:9),(cid:17)(cid:7)(cid:11)(cid:9)-)(cid:4)(cid:5)(cid:14))(cid:6)(cid:9)(cid:24)+(cid:10)(cid:26)(cid:9)(cid:27)(cid:9).%%(cid:9)(cid:30)(cid:14)(cid:11)(cid:9)(cid:31)(cid:21)(cid:8)
(cid:9)!+(cid:10),-(cid:10)"
(cid:20)(cid:21)(cid:13)(cid:6)* (cid:30)(cid:10)(cid:9)(cid:2)(cid:31)(cid:11)(cid:14)(cid:2)
(cid:10)!(cid:31)(cid:2)(cid:8)"(cid:9)(cid:9)(cid:14)(cid:15)(cid:31)(cid:2)(cid:12)(cid:28)(cid:8)#(cid:28)(cid:17)(cid:14)(cid:2)$(cid:9)(cid:28)%(cid:7)(cid:15)(cid:17)!&(cid:2)(cid:12)(cid:16)(cid:14)(cid:28)!(cid:14)(cid:2)!(cid:14)(cid:14)(cid:2)(cid:31)(cid:11)(cid:14)(cid:2)(cid:6)(cid:7)(cid:8)(cid:9)(cid:10)(cid:8)(cid:11)(cid:7)(cid:12)(cid:2)'(cid:28)(cid:8)#(cid:28)(cid:17)(cid:7)(cid:15)(cid:17)(cid:2)(cid:22)(cid:12)(cid:14)(cid:8)(cid:7)((cid:7)(cid:8)(cid:28)(cid:31)(cid:7)(cid:10)(cid:15)(cid:2)(cid:16)(cid:10)(cid:8)(cid:28)(cid:31)(cid:14)$(cid:2)(cid:28)(cid:31)(cid:2)
(cid:11)(cid:31)(cid:31)(cid:12))**%%%(cid:20)
(cid:7)(cid:8)(cid:9)(cid:10)(cid:8)(cid:11)(cid:7)(cid:12)(cid:20)(cid:8)(cid:10)
*(cid:12)(cid:28)(cid:8)#(cid:28)(cid:17)(cid:7)(cid:15)(cid:17)
N
NOTE1
E1
1 2 3
D
E
A A2
L
c
A1 b1
b e eB
6(cid:15)(cid:7)(cid:31)! (cid:19)7082(cid:22)
(cid:21)(cid:7) (cid:14)(cid:15)!(cid:7)(cid:10)(cid:15)(cid:2)9(cid:7) (cid:7)(cid:31)!
(cid:6)(cid:19)7 7:(cid:6) (cid:6)(cid:25);
7" .(cid:14)(cid:9)(cid:2)(cid:10)((cid:2)'(cid:7)(cid:15)! 7 (cid:3)<
'(cid:7)(cid:31)(cid:8)(cid:11) (cid:14) (cid:20)(cid:29)(cid:4)(cid:4)(cid:2)5(cid:22)0
(cid:13)(cid:10)(cid:12)(cid:2)(cid:31)(cid:10)(cid:2)(cid:22)(cid:14)(cid:28)(cid:31)(cid:7)(cid:15)(cid:17)(cid:2)'(cid:16)(cid:28)(cid:15)(cid:14)
(cid:25) = = (cid:20)(cid:3)(cid:4)(cid:4)
(cid:6)(cid:10)(cid:16)$(cid:14)$(cid:2)'(cid:28)(cid:8)#(cid:28)(cid:17)(cid:14)(cid:2)(cid:13)(cid:11)(cid:7)(cid:8)#(cid:15)(cid:14)!!
(cid:25)(cid:3) (cid:20)(cid:29)(cid:3)(cid:4) (cid:20)(cid:29)1+ (cid:20)(cid:29)+(cid:4)
5(cid:28)!(cid:14)(cid:2)(cid:31)(cid:10)(cid:2)(cid:22)(cid:14)(cid:28)(cid:31)(cid:7)(cid:15)(cid:17)(cid:2)'(cid:16)(cid:28)(cid:15)(cid:14)
(cid:25)(cid:29) (cid:20)(cid:4)(cid:29)+ = =
(cid:22)(cid:11)(cid:10)"(cid:16)$(cid:14)(cid:9)(cid:2)(cid:31)(cid:10)(cid:2)(cid:22)(cid:11)(cid:10)"(cid:16)$(cid:14)(cid:9)(cid:2)>(cid:7)$(cid:31)(cid:11)
2 (cid:20)(cid:3)(cid:24)(cid:4) (cid:20)1(cid:29)(cid:4) (cid:20)11+
(cid:6)(cid:10)(cid:16)$(cid:14)$(cid:2)'(cid:28)(cid:8)#(cid:28)(cid:17)(cid:14)(cid:2)>(cid:7)$(cid:31)(cid:11)
2(cid:29) (cid:20)(cid:3)(cid:23)(cid:4) (cid:20)(cid:3)<+ (cid:20)(cid:3)(cid:24)+
:,(cid:14)(cid:9)(cid:28)(cid:16)(cid:16)(cid:2)9(cid:14)(cid:15)(cid:17)(cid:31)(cid:11) (cid:21)
(cid:29)(cid:20)1(cid:23)+ (cid:29)(cid:20)1?+ (cid:29)(cid:20)(cid:23)(cid:4)(cid:4)
(cid:13)(cid:7)(cid:12)(cid:2)(cid:31)(cid:10)(cid:2)(cid:22)(cid:14)(cid:28)(cid:31)(cid:7)(cid:15)(cid:17)(cid:2)'(cid:16)(cid:28)(cid:15)(cid:14)
9 (cid:20)(cid:29)(cid:29)(cid:4) (cid:20)(cid:29)1(cid:4) (cid:20)(cid:29)+(cid:4)
9(cid:14)(cid:28)$(cid:2)(cid:13)(cid:11)(cid:7)(cid:8)#(cid:15)(cid:14)!! (cid:8)
(cid:20)(cid:4)(cid:4)< (cid:20)(cid:4)(cid:29)(cid:4) (cid:20)(cid:4)(cid:29)+
6(cid:12)(cid:12)(cid:14)(cid:9)(cid:2)9(cid:14)(cid:28)$(cid:2)>(cid:7)$(cid:31)(cid:11) .(cid:29)
(cid:20)(cid:4)(cid:23)(cid:4) (cid:20)(cid:4)+(cid:4) (cid:20)(cid:4)(cid:5)(cid:4)
9(cid:10)%(cid:14)(cid:9)(cid:2)9(cid:14)(cid:28)$(cid:2)>(cid:7)$(cid:31)(cid:11) .
(cid:20)(cid:4)(cid:29)(cid:23) (cid:20)(cid:4)(cid:29)< (cid:20)(cid:4)(cid:3)(cid:3)
:,(cid:14)(cid:9)(cid:28)(cid:16)(cid:16)(cid:2)(cid:26)(cid:10)%(cid:2)(cid:22)(cid:12)(cid:28)(cid:8)(cid:7)(cid:15)(cid:17)(cid:2)(cid:2)/
(cid:14)5 = = (cid:20)(cid:23)1(cid:4)
(cid:20)(cid:21)(cid:13)(cid:6)(cid:12)*
(cid:29)(cid:20)
'(cid:7)(cid:15)(cid:2)(cid:29)(cid:2),(cid:7)!"(cid:28)(cid:16)(cid:2)(cid:7)(cid:15)$(cid:14)-(cid:2)((cid:14)(cid:28)(cid:31)"(cid:9)(cid:14)(cid:2)
(cid:28)(cid:18)(cid:2),(cid:28)(cid:9)(cid:18)&(cid:2)."(cid:31)(cid:2)
"!(cid:31)(cid:2).(cid:14)(cid:2)(cid:16)(cid:10)(cid:8)(cid:28)(cid:31)(cid:14)$(cid:2)%(cid:7)(cid:31)(cid:11)(cid:7)(cid:15)(cid:2)(cid:31)(cid:11)(cid:14)(cid:2)(cid:11)(cid:28)(cid:31)(cid:8)(cid:11)(cid:14)$(cid:2)(cid:28)(cid:9)(cid:14)(cid:28)(cid:20)
(cid:3)(cid:20)
/(cid:2)(cid:22)(cid:7)(cid:17)(cid:15)(cid:7)((cid:7)(cid:8)(cid:28)(cid:15)(cid:31)(cid:2)0(cid:11)(cid:28)(cid:9)(cid:28)(cid:8)(cid:31)(cid:14)(cid:9)(cid:7)!(cid:31)(cid:7)(cid:8)(cid:20)
1(cid:20) (cid:21)(cid:7)
(cid:14)(cid:15)!(cid:7)(cid:10)(cid:15)!(cid:2)(cid:21)(cid:2)(cid:28)(cid:15)$(cid:2)2(cid:29)(cid:2)$(cid:10)(cid:2)(cid:15)(cid:10)(cid:31)(cid:2)(cid:7)(cid:15)(cid:8)(cid:16)"$(cid:14)(cid:2)
(cid:10)(cid:16)$(cid:2)((cid:16)(cid:28)!(cid:11)(cid:2)(cid:10)(cid:9)(cid:2)(cid:12)(cid:9)(cid:10)(cid:31)(cid:9)"!(cid:7)(cid:10)(cid:15)!(cid:20)(cid:2)(cid:6)(cid:10)(cid:16)$(cid:2)((cid:16)(cid:28)!(cid:11)(cid:2)(cid:10)(cid:9)(cid:2)(cid:12)(cid:9)(cid:10)(cid:31)(cid:9)"!(cid:7)(cid:10)(cid:15)!(cid:2)!(cid:11)(cid:28)(cid:16)(cid:16)(cid:2)(cid:15)(cid:10)(cid:31)(cid:2)(cid:14)-(cid:8)(cid:14)(cid:14)$(cid:2)(cid:20)(cid:4)(cid:29)(cid:4)3(cid:2)(cid:12)(cid:14)(cid:9)(cid:2)!(cid:7)$(cid:14)(cid:20)
(cid:23)(cid:20) (cid:21)(cid:7)
(cid:14)(cid:15)!(cid:7)(cid:10)(cid:15)(cid:7)(cid:15)(cid:17)(cid:2)(cid:28)(cid:15)$(cid:2)(cid:31)(cid:10)(cid:16)(cid:14)(cid:9)(cid:28)(cid:15)(cid:8)(cid:7)(cid:15)(cid:17)(cid:2)(cid:12)(cid:14)(cid:9)(cid:2)(cid:25)(cid:22)(cid:6)2(cid:2)4(cid:29)(cid:23)(cid:20)+(cid:6)(cid:20)
5(cid:22)0) 5(cid:28)!(cid:7)(cid:8)(cid:2)(cid:21)(cid:7)
(cid:14)(cid:15)!(cid:7)(cid:10)(cid:15)(cid:20)(cid:2)(cid:13)(cid:11)(cid:14)(cid:10)(cid:9)(cid:14)(cid:31)(cid:7)(cid:8)(cid:28)(cid:16)(cid:16)(cid:18)(cid:2)(cid:14)-(cid:28)(cid:8)(cid:31)(cid:2),(cid:28)(cid:16)"(cid:14)(cid:2)!(cid:11)(cid:10)%(cid:15)(cid:2)%(cid:7)(cid:31)(cid:11)(cid:10)"(cid:31)(cid:2)(cid:31)(cid:10)(cid:16)(cid:14)(cid:9)(cid:28)(cid:15)(cid:8)(cid:14)!(cid:20)
(cid:6)(cid:7)(cid:8)(cid:9)(cid:10)(cid:8)(cid:11)(cid:7)(cid:12)(cid:13)(cid:14)(cid:8)(cid:11)(cid:15)(cid:10)(cid:16)(cid:10)(cid:17)(cid:18)(cid:21)(cid:9)(cid:28)%(cid:7)(cid:15)(cid:17)0(cid:4)(cid:23)(cid:27)(cid:4)(cid:5)(cid:4)5
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 33
```

### Page 34

```text
MCP23017/MCP23S17
(cid:21)(cid:27)(cid:16)(cid:47)(cid:72)(cid:68)(cid:71)(cid:3)(cid:51)(cid:79)(cid:68)(cid:86)(cid:87)(cid:76)(cid:70)(cid:3)(cid:54)(cid:75)(cid:85)(cid:76)(cid:81)(cid:78)(cid:3)(cid:54)(cid:80)(cid:68)(cid:79)(cid:79)(cid:3)(cid:50)(cid:88)(cid:87)(cid:79)(cid:76)(cid:81)(cid:72)(cid:3)(cid:11)(cid:54)(cid:54)(cid:12)(cid:3)(cid:16)(cid:3)(cid:24)(cid:17)(cid:22)(cid:19)(cid:3)(cid:80)(cid:80)(cid:3)(cid:37)(cid:82)(cid:71)(cid:92)(cid:3)(cid:62)(cid:54)(cid:54)(cid:50)(cid:51)(cid:64)
(cid:49)(cid:82)(cid:87)(cid:72)(cid:29)
(cid:41)(cid:82)(cid:85)(cid:3)(cid:87)(cid:75)(cid:72)(cid:3)(cid:80)(cid:82)(cid:86)(cid:87)(cid:3)(cid:70)(cid:88)(cid:85)(cid:85)(cid:72)(cid:81)(cid:87)(cid:3)(cid:83)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:72)(cid:3)(cid:71)(cid:85)(cid:68)(cid:90)(cid:76)(cid:81)(cid:74)(cid:86)(cid:15)(cid:3)(cid:83)(cid:79)(cid:72)(cid:68)(cid:86)(cid:72)(cid:3)(cid:86)(cid:72)(cid:72)(cid:3)(cid:87)(cid:75)(cid:72)(cid:3)(cid:48)(cid:76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)(cid:3)(cid:51)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:76)(cid:81)(cid:74)(cid:3)(cid:54)(cid:83)(cid:72)(cid:70)(cid:76)(cid:73)(cid:76)(cid:70)(cid:68)(cid:87)(cid:76)(cid:82)(cid:81)(cid:3)(cid:79)(cid:82)(cid:70)(cid:68)(cid:87)(cid:72)(cid:71)(cid:3)(cid:68)(cid:87)
(cid:75)(cid:87)(cid:87)(cid:83)(cid:29)(cid:18)(cid:18)(cid:90)(cid:90)(cid:90)(cid:17)(cid:80)(cid:76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)(cid:17)(cid:70)(cid:82)(cid:80)(cid:18)(cid:83)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:76)(cid:81)(cid:74)
(cid:39) (cid:36)
(cid:37)
(cid:49)
(cid:11)(cid:39)(cid:36)(cid:55)(cid:56)(cid:48)(cid:3)(cid:36)(cid:12)
(cid:11)(cid:39)(cid:36)(cid:55)(cid:56)(cid:48)(cid:3)(cid:37)(cid:12)
(cid:40)(cid:20) (cid:40)
(cid:20) (cid:21)
(cid:21)(cid:27)(cid:59)(cid:3)(cid:69)
(cid:72) (cid:19)(cid:17)(cid:20)(cid:24) (cid:38) (cid:36) (cid:37)
(cid:55)(cid:50)(cid:51)(cid:3)(cid:57)(cid:44)(cid:40)(cid:58)
(cid:36)
(cid:36)(cid:20)
(cid:38) (cid:36) (cid:36)(cid:21)
(cid:54)(cid:40)(cid:36)(cid:55)(cid:44)(cid:49)(cid:42)
(cid:51)(cid:47)(cid:36)(cid:49)(cid:40)
(cid:21)(cid:27)(cid:59)
(cid:19)(cid:17)(cid:20)(cid:19) (cid:38) (cid:36)
(cid:54)(cid:44)(cid:39)(cid:40)(cid:3)(cid:57)(cid:44)(cid:40)(cid:58)
(cid:43)
(cid:70)
(cid:47)
(cid:11)(cid:47)(cid:20)(cid:12)
(cid:57)(cid:44)(cid:40)(cid:58)(cid:3)(cid:36)(cid:16)(cid:36)
(cid:48)(cid:76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)(cid:3)(cid:55)(cid:72)(cid:70)(cid:75)(cid:81)(cid:82)(cid:79)(cid:82)(cid:74)(cid:92)(cid:3)(cid:39)(cid:85)(cid:68)(cid:90)(cid:76)(cid:81)(cid:74)(cid:3)(cid:3)(cid:38)(cid:19)(cid:23)(cid:16)(cid:19)(cid:26)(cid:22)(cid:3)(cid:53)(cid:72)(cid:89)(cid:3)(cid:38)(cid:3)(cid:54)(cid:75)(cid:72)(cid:72)(cid:87)(cid:3)(cid:20)(cid:3)(cid:82)(cid:73)(cid:3)(cid:21)
DS20001952D-page 34  2005-2022 Microchip Technology Inc. and its subsidiaries
```

### Page 35

```text
MCP23017/MCP23S17
(cid:21)(cid:27)(cid:16)(cid:47)(cid:72)(cid:68)(cid:71)(cid:3)(cid:51)(cid:79)(cid:68)(cid:86)(cid:87)(cid:76)(cid:70)(cid:3)(cid:54)(cid:75)(cid:85)(cid:76)(cid:81)(cid:78)(cid:3)(cid:54)(cid:80)(cid:68)(cid:79)(cid:79)(cid:3)(cid:50)(cid:88)(cid:87)(cid:79)(cid:76)(cid:81)(cid:72)(cid:3)(cid:11)(cid:54)(cid:54)(cid:12)(cid:3)(cid:16)(cid:3)(cid:24)(cid:17)(cid:22)(cid:19)(cid:3)(cid:80)(cid:80)(cid:3)(cid:37)(cid:82)(cid:71)(cid:92)(cid:3)(cid:62)(cid:54)(cid:54)(cid:50)(cid:51)(cid:64)
(cid:49)(cid:82)(cid:87)(cid:72)(cid:29)
(cid:41)(cid:82)(cid:85)(cid:3)(cid:87)(cid:75)(cid:72)(cid:3)(cid:80)(cid:82)(cid:86)(cid:87)(cid:3)(cid:70)(cid:88)(cid:85)(cid:85)(cid:72)(cid:81)(cid:87)(cid:3)(cid:83)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:72)(cid:3)(cid:71)(cid:85)(cid:68)(cid:90)(cid:76)(cid:81)(cid:74)(cid:86)(cid:15)(cid:3)(cid:83)(cid:79)(cid:72)(cid:68)(cid:86)(cid:72)(cid:3)(cid:86)(cid:72)(cid:72)(cid:3)(cid:87)(cid:75)(cid:72)(cid:3)(cid:48)(cid:76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)(cid:3)(cid:51)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:76)(cid:81)(cid:74)(cid:3)(cid:54)(cid:83)(cid:72)(cid:70)(cid:76)(cid:73)(cid:76)(cid:70)(cid:68)(cid:87)(cid:76)(cid:82)(cid:81)(cid:3)(cid:79)(cid:82)(cid:70)(cid:68)(cid:87)(cid:72)(cid:71)(cid:3)(cid:68)(cid:87)
(cid:75)(cid:87)(cid:87)(cid:83)(cid:29)(cid:18)(cid:18)(cid:90)(cid:90)(cid:90)(cid:17)(cid:80)(cid:76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)(cid:17)(cid:70)(cid:82)(cid:80)(cid:18)(cid:83)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:76)(cid:81)(cid:74)
(cid:56)(cid:81)(cid:76)(cid:87)(cid:86)
(cid:48)(cid:44)(cid:47)(cid:47)(cid:44)(cid:48)(cid:40)(cid:55)(cid:40)(cid:53)(cid:54)
(cid:39)(cid:76)(cid:80)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:3)(cid:47)(cid:76)(cid:80)(cid:76)(cid:87)(cid:86)
(cid:48)(cid:44)(cid:49) (cid:49)(cid:50)(cid:48) (cid:48)(cid:36)(cid:59)
(cid:49)(cid:88)(cid:80)(cid:69)(cid:72)(cid:85)(cid:3)(cid:82)(cid:73)(cid:3)(cid:51)(cid:76)(cid:81)(cid:86)
(cid:49) (cid:21)(cid:27)
(cid:51)(cid:76)(cid:87)(cid:70)(cid:75) (cid:72)
(cid:19)(cid:17)(cid:25)(cid:24)(cid:3)(cid:37)(cid:54)(cid:38)
(cid:50)(cid:89)(cid:72)(cid:85)(cid:68)(cid:79)(cid:79)(cid:3)(cid:43)(cid:72)(cid:76)(cid:74)(cid:75)(cid:87)
(cid:36) (cid:16) (cid:16) (cid:21)(cid:17)(cid:19)(cid:19)
(cid:48)(cid:82)(cid:79)(cid:71)(cid:72)(cid:71)(cid:3)(cid:51)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:72)(cid:3)(cid:55)(cid:75)(cid:76)(cid:70)(cid:78)(cid:81)(cid:72)(cid:86)(cid:86)
(cid:36)(cid:21) (cid:20)(cid:17)(cid:25)(cid:24) (cid:20)(cid:17)(cid:26)(cid:24)
(cid:20)(cid:17)(cid:27)(cid:24)
(cid:54)(cid:87)(cid:68)(cid:81)(cid:71)(cid:82)(cid:73)(cid:73) (cid:36)(cid:20)
(cid:19)(cid:17)(cid:19)(cid:24) (cid:16) (cid:16)
(cid:50)(cid:89)(cid:72)(cid:85)(cid:68)(cid:79)(cid:79)(cid:3)(cid:58)(cid:76)(cid:71)(cid:87)(cid:75)
(cid:40) (cid:26)(cid:17)(cid:23)(cid:19) (cid:26)(cid:17)(cid:27)(cid:19)
(cid:27)(cid:17)(cid:21)(cid:19)
(cid:48)(cid:82)(cid:79)(cid:71)(cid:72)(cid:71)(cid:3)(cid:51)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:72)(cid:3)(cid:58)(cid:76)(cid:71)(cid:87)(cid:75)
(cid:40)(cid:20) (cid:24)(cid:17)(cid:19)(cid:19) (cid:24)(cid:17)(cid:22)(cid:19)
(cid:24)(cid:17)(cid:25)(cid:19)
(cid:50)(cid:89)(cid:72)(cid:85)(cid:68)(cid:79)(cid:79)(cid:3)(cid:47)(cid:72)(cid:81)(cid:74)(cid:87)(cid:75)
(cid:39) (cid:28)(cid:17)(cid:28)(cid:19) (cid:20)(cid:19)(cid:17)(cid:21)(cid:19)
(cid:20)(cid:19)(cid:17)(cid:24)(cid:19)
(cid:41)(cid:82)(cid:82)(cid:87)(cid:3)(cid:47)(cid:72)(cid:81)(cid:74)(cid:87)(cid:75) (cid:47)
(cid:19)(cid:17)(cid:24)(cid:24) (cid:19)(cid:17)(cid:26)(cid:24) (cid:19)(cid:17)(cid:28)(cid:24)
(cid:41)(cid:82)(cid:82)(cid:87)(cid:83)(cid:85)(cid:76)(cid:81)(cid:87) (cid:47)(cid:20)
(cid:20)(cid:17)(cid:21)(cid:24)(cid:3)(cid:53)(cid:40)(cid:41)
(cid:47)(cid:72)(cid:68)(cid:71)(cid:3)(cid:55)(cid:75)(cid:76)(cid:70)(cid:78)(cid:81)(cid:72)(cid:86)(cid:86)
(cid:70) (cid:19)(cid:17)(cid:19)(cid:28) (cid:16) (cid:19)(cid:17)(cid:21)(cid:24)
(cid:41)(cid:82)(cid:82)(cid:87)(cid:3)(cid:36)(cid:81)(cid:74)(cid:79)(cid:72) (cid:19)(cid:131)
(cid:23)(cid:131) (cid:27)(cid:131)
(cid:47)(cid:72)(cid:68)(cid:71)(cid:3)(cid:58)(cid:76)(cid:71)(cid:87)(cid:75) (cid:69)
(cid:19)(cid:17)(cid:21)(cid:21) (cid:16) (cid:19)(cid:17)(cid:22)(cid:27)
Notes:
(cid:20)(cid:17)(cid:3)(cid:51)(cid:76)(cid:81)(cid:3)(cid:20)(cid:3)(cid:89)(cid:76)(cid:86)(cid:88)(cid:68)(cid:79)(cid:3)(cid:76)(cid:81)(cid:71)(cid:72)(cid:91)(cid:3)(cid:73)(cid:72)(cid:68)(cid:87)(cid:88)(cid:85)(cid:72)(cid:3)(cid:80)(cid:68)(cid:92)(cid:3)(cid:89)(cid:68)(cid:85)(cid:92)(cid:15)(cid:3)(cid:69)(cid:88)(cid:87)(cid:3)(cid:80)(cid:88)(cid:86)(cid:87)(cid:3)(cid:69)(cid:72)(cid:3)(cid:79)(cid:82)(cid:70)(cid:68)(cid:87)(cid:72)(cid:71)(cid:3)(cid:90)(cid:76)(cid:87)(cid:75)(cid:76)(cid:81)(cid:3)(cid:87)(cid:75)(cid:72)(cid:3)(cid:75)(cid:68)(cid:87)(cid:70)(cid:75)(cid:72)(cid:71)(cid:3)(cid:68)(cid:85)(cid:72)(cid:68)(cid:17)
(cid:21)(cid:17)(cid:3)(cid:39)(cid:76)(cid:80)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:86)(cid:3)(cid:39)(cid:3)(cid:68)(cid:81)(cid:71)(cid:3)(cid:40)(cid:20)(cid:3)(cid:71)(cid:82)(cid:3)(cid:81)(cid:82)(cid:87)(cid:3)(cid:76)(cid:81)(cid:70)(cid:79)(cid:88)(cid:71)(cid:72)(cid:3)(cid:80)(cid:82)(cid:79)(cid:71)(cid:3)(cid:73)(cid:79)(cid:68)(cid:86)(cid:75)(cid:3)(cid:82)(cid:85)(cid:3)(cid:83)(cid:85)(cid:82)(cid:87)(cid:85)(cid:88)(cid:86)(cid:76)(cid:82)(cid:81)(cid:86)(cid:17)(cid:3)(cid:48)(cid:82)(cid:79)(cid:71)(cid:3)(cid:73)(cid:79)(cid:68)(cid:86)(cid:75)(cid:3)(cid:82)(cid:85)
(cid:83)(cid:85)(cid:82)(cid:87)(cid:85)(cid:88)(cid:86)(cid:76)(cid:82)(cid:81)(cid:86)(cid:3)(cid:86)(cid:75)(cid:68)(cid:79)(cid:79)(cid:3)(cid:81)(cid:82)(cid:87)(cid:3)(cid:72)(cid:91)(cid:70)(cid:72)(cid:72)(cid:71)(cid:3)(cid:19)(cid:17)(cid:21)(cid:19)(cid:80)(cid:80)(cid:3)(cid:83)(cid:72)(cid:85)(cid:3)(cid:86)(cid:76)(cid:71)(cid:72)(cid:17)
(cid:22)(cid:17)(cid:3)(cid:39)(cid:76)(cid:80)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:76)(cid:81)(cid:74)(cid:3)(cid:68)(cid:81)(cid:71)(cid:3)(cid:87)(cid:82)(cid:79)(cid:72)(cid:85)(cid:68)(cid:81)(cid:70)(cid:76)(cid:81)(cid:74)(cid:3)(cid:83)(cid:72)(cid:85)(cid:3)(cid:36)(cid:54)(cid:48)(cid:40)(cid:3)(cid:60)(cid:20)(cid:23)(cid:17)(cid:24)(cid:48)
(cid:37)(cid:54)(cid:38)(cid:29)(cid:3)(cid:37)(cid:68)(cid:86)(cid:76)(cid:70)(cid:3)(cid:39)(cid:76)(cid:80)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:17)(cid:3)(cid:55)(cid:75)(cid:72)(cid:82)(cid:85)(cid:72)(cid:87)(cid:76)(cid:70)(cid:68)(cid:79)(cid:79)(cid:92)(cid:3)(cid:72)(cid:91)(cid:68)(cid:70)(cid:87)(cid:3)(cid:89)(cid:68)(cid:79)(cid:88)(cid:72)(cid:3)(cid:86)(cid:75)(cid:82)(cid:90)(cid:81)(cid:3)(cid:90)(cid:76)(cid:87)(cid:75)(cid:82)(cid:88)(cid:87)(cid:3)(cid:87)(cid:82)(cid:79)(cid:72)(cid:85)(cid:68)(cid:81)(cid:70)(cid:72)(cid:86)(cid:17)
(cid:53)(cid:40)(cid:41)(cid:29)(cid:3)(cid:53)(cid:72)(cid:73)(cid:72)(cid:85)(cid:72)(cid:81)(cid:70)(cid:72)(cid:3)(cid:39)(cid:76)(cid:80)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:15)(cid:3)(cid:88)(cid:86)(cid:88)(cid:68)(cid:79)(cid:79)(cid:92)(cid:3)(cid:90)(cid:76)(cid:87)(cid:75)(cid:82)(cid:88)(cid:87)(cid:3)(cid:87)(cid:82)(cid:79)(cid:72)(cid:85)(cid:68)(cid:81)(cid:70)(cid:72)(cid:15)(cid:3)(cid:73)(cid:82)(cid:85)(cid:3)(cid:76)(cid:81)(cid:73)(cid:82)(cid:85)(cid:80)(cid:68)(cid:87)(cid:76)(cid:82)(cid:81)(cid:3)(cid:83)(cid:88)(cid:85)(cid:83)(cid:82)(cid:86)(cid:72)(cid:86)(cid:3)(cid:82)(cid:81)(cid:79)(cid:92)(cid:17)
(cid:48)(cid:76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)(cid:3)(cid:55)(cid:72)(cid:70)(cid:75)(cid:81)(cid:82)(cid:79)(cid:82)(cid:74)(cid:92)(cid:3)(cid:39)(cid:85)(cid:68)(cid:90)(cid:76)(cid:81)(cid:74)(cid:3)(cid:3)(cid:38)(cid:19)(cid:23)(cid:16)(cid:19)(cid:26)(cid:22)(cid:3)(cid:53)(cid:72)(cid:89)(cid:3)(cid:38)(cid:3)(cid:54)(cid:75)(cid:72)(cid:72)(cid:87)(cid:3)(cid:21)(cid:3)(cid:82)(cid:73)(cid:3)(cid:21)
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 35
```

### Page 36

```text
MCP23017/MCP23S17
(cid:21)(cid:27)(cid:16)(cid:47)(cid:72)(cid:68)(cid:71)(cid:3)(cid:51)(cid:79)(cid:68)(cid:86)(cid:87)(cid:76)(cid:70)(cid:3)(cid:54)(cid:75)(cid:85)(cid:76)(cid:81)(cid:78)(cid:3)(cid:54)(cid:80)(cid:68)(cid:79)(cid:79)(cid:3)(cid:50)(cid:88)(cid:87)(cid:79)(cid:76)(cid:81)(cid:72)(cid:3)(cid:11)(cid:54)(cid:54)(cid:12)(cid:3)(cid:16)(cid:3)(cid:24)(cid:17)(cid:22)(cid:19)(cid:3)(cid:80)(cid:80)(cid:3)(cid:37)(cid:82)(cid:71)(cid:92)(cid:3)(cid:62)(cid:54)(cid:54)(cid:50)(cid:51)(cid:64)
(cid:49)(cid:82)(cid:87)(cid:72)(cid:29)
(cid:41)(cid:82)(cid:85)(cid:3)(cid:87)(cid:75)(cid:72)(cid:3)(cid:80)(cid:82)(cid:86)(cid:87)(cid:3)(cid:70)(cid:88)(cid:85)(cid:85)(cid:72)(cid:81)(cid:87)(cid:3)(cid:83)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:72)(cid:3)(cid:71)(cid:85)(cid:68)(cid:90)(cid:76)(cid:81)(cid:74)(cid:86)(cid:15)(cid:3)(cid:83)(cid:79)(cid:72)(cid:68)(cid:86)(cid:72)(cid:3)(cid:86)(cid:72)(cid:72)(cid:3)(cid:87)(cid:75)(cid:72)(cid:3)(cid:48)(cid:76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)(cid:3)(cid:51)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:76)(cid:81)(cid:74)(cid:3)(cid:54)(cid:83)(cid:72)(cid:70)(cid:76)(cid:73)(cid:76)(cid:70)(cid:68)(cid:87)(cid:76)(cid:82)(cid:81)(cid:3)(cid:79)(cid:82)(cid:70)(cid:68)(cid:87)(cid:72)(cid:71)(cid:3)(cid:68)(cid:87)
(cid:75)(cid:87)(cid:87)(cid:83)(cid:29)(cid:18)(cid:18)(cid:90)(cid:90)(cid:90)(cid:17)(cid:80)(cid:76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)(cid:17)(cid:70)(cid:82)(cid:80)(cid:18)(cid:83)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:76)(cid:81)(cid:74)
(cid:42)(cid:20)
(cid:21)(cid:27)
(cid:54)(cid:44)(cid:47)(cid:46)(cid:3)(cid:54)(cid:38)(cid:53)(cid:40)(cid:40)(cid:49)
(cid:38)
(cid:60)(cid:20)
(cid:20) (cid:21)
(cid:59)(cid:20)
(cid:40)
(cid:53)(cid:40)(cid:38)(cid:50)(cid:48)(cid:48)(cid:40)(cid:49)(cid:39)(cid:40)(cid:39)(cid:3)(cid:47)(cid:36)(cid:49)(cid:39)(cid:3)(cid:51)(cid:36)(cid:55)(cid:55)(cid:40)(cid:53)(cid:49)
(cid:56)(cid:81)(cid:76)(cid:87)(cid:86)
(cid:48)(cid:44)(cid:47)(cid:47)(cid:44)(cid:48)(cid:40)(cid:55)(cid:40)(cid:53)(cid:54)
(cid:39)(cid:76)(cid:80)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:3)(cid:47)(cid:76)(cid:80)(cid:76)(cid:87)(cid:86)
(cid:48)(cid:44)(cid:49) (cid:49)(cid:50)(cid:48) (cid:48)(cid:36)(cid:59)
(cid:38)(cid:82)(cid:81)(cid:87)(cid:68)(cid:70)(cid:87)(cid:3)(cid:51)(cid:76)(cid:87)(cid:70)(cid:75)
(cid:40) (cid:19)(cid:17)(cid:25)(cid:24)(cid:3)(cid:37)(cid:54)(cid:38)
(cid:38)(cid:82)(cid:81)(cid:87)(cid:68)(cid:70)(cid:87)(cid:3)(cid:51)(cid:68)(cid:71)(cid:3)(cid:54)(cid:83)(cid:68)(cid:70)(cid:76)(cid:81)(cid:74)
(cid:38) (cid:26)(cid:17)(cid:19)(cid:19)
(cid:38)(cid:82)(cid:81)(cid:87)(cid:68)(cid:70)(cid:87)(cid:3)(cid:51)(cid:68)(cid:71)(cid:3)(cid:58)(cid:76)(cid:71)(cid:87)(cid:75)(cid:3)(cid:11)(cid:59)(cid:21)(cid:27)(cid:12)
(cid:59)(cid:20) (cid:19)(cid:17)(cid:23)(cid:24)
(cid:38)(cid:82)(cid:81)(cid:87)(cid:68)(cid:70)(cid:87)(cid:3)(cid:51)(cid:68)(cid:71)(cid:3)(cid:47)(cid:72)(cid:81)(cid:74)(cid:87)(cid:75)(cid:3)(cid:11)(cid:59)(cid:21)(cid:27)(cid:12)
(cid:60)(cid:20) (cid:20)(cid:17)(cid:27)(cid:24)
(cid:38)(cid:82)(cid:81)(cid:87)(cid:68)(cid:70)(cid:87)(cid:3)(cid:51)(cid:68)(cid:71)(cid:3)(cid:87)(cid:82)(cid:3)(cid:38)(cid:72)(cid:81)(cid:87)(cid:72)(cid:85)(cid:3)(cid:51)(cid:68)(cid:71)(cid:3)(cid:11)(cid:59)(cid:21)(cid:25)(cid:12)
(cid:42)(cid:20) (cid:19)(cid:17)(cid:21)(cid:19)
(cid:49)(cid:82)(cid:87)(cid:72)(cid:86)(cid:29)
(cid:20)(cid:17)
(cid:39)(cid:76)(cid:80)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:76)(cid:81)(cid:74)(cid:3)(cid:68)(cid:81)(cid:71)(cid:3)(cid:87)(cid:82)(cid:79)(cid:72)(cid:85)(cid:68)(cid:81)(cid:70)(cid:76)(cid:81)(cid:74)(cid:3)(cid:83)(cid:72)(cid:85)(cid:3)(cid:36)(cid:54)(cid:48)(cid:40)(cid:3)(cid:60)(cid:20)(cid:23)(cid:17)(cid:24)(cid:48)
(cid:37)(cid:54)(cid:38)(cid:29)(cid:3)(cid:37)(cid:68)(cid:86)(cid:76)(cid:70)(cid:3)(cid:39)(cid:76)(cid:80)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:17)(cid:3)(cid:55)(cid:75)(cid:72)(cid:82)(cid:85)(cid:72)(cid:87)(cid:76)(cid:70)(cid:68)(cid:79)(cid:79)(cid:92)(cid:3)(cid:72)(cid:91)(cid:68)(cid:70)(cid:87)(cid:3)(cid:89)(cid:68)(cid:79)(cid:88)(cid:72)(cid:3)(cid:86)(cid:75)(cid:82)(cid:90)(cid:81)(cid:3)(cid:90)(cid:76)(cid:87)(cid:75)(cid:82)(cid:88)(cid:87)(cid:3)(cid:87)(cid:82)(cid:79)(cid:72)(cid:85)(cid:68)(cid:81)(cid:70)(cid:72)(cid:86)(cid:17)
(cid:21)(cid:17)
(cid:41)(cid:82)(cid:85)(cid:3)(cid:69)(cid:72)(cid:86)(cid:87)(cid:3)(cid:86)(cid:82)(cid:79)(cid:71)(cid:72)(cid:85)(cid:76)(cid:81)(cid:74)(cid:3)(cid:85)(cid:72)(cid:86)(cid:88)(cid:79)(cid:87)(cid:86)(cid:15)(cid:3)(cid:87)(cid:75)(cid:72)(cid:85)(cid:80)(cid:68)(cid:79)(cid:3)(cid:89)(cid:76)(cid:68)(cid:86)(cid:15)(cid:3)(cid:76)(cid:73)(cid:3)(cid:88)(cid:86)(cid:72)(cid:71)(cid:15)(cid:3)(cid:86)(cid:75)(cid:82)(cid:88)(cid:79)(cid:71)(cid:3)(cid:69)(cid:72)(cid:3)(cid:73)(cid:76)(cid:79)(cid:79)(cid:72)(cid:71)(cid:3)(cid:82)(cid:85)(cid:3)(cid:87)(cid:72)(cid:81)(cid:87)(cid:72)(cid:71)(cid:3)(cid:87)(cid:82)(cid:3)(cid:68)(cid:89)(cid:82)(cid:76)(cid:71)(cid:3)(cid:86)(cid:82)(cid:79)(cid:71)(cid:72)(cid:85)(cid:3)(cid:79)(cid:82)(cid:86)(cid:86)(cid:3)(cid:71)(cid:88)(cid:85)(cid:76)(cid:81)(cid:74)
(cid:85)(cid:72)(cid:73)(cid:79)(cid:82)(cid:90)(cid:3)(cid:83)(cid:85)(cid:82)(cid:70)(cid:72)(cid:86)(cid:86)
(cid:48)(cid:76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)(cid:3)(cid:55)(cid:72)(cid:70)(cid:75)(cid:81)(cid:82)(cid:79)(cid:82)(cid:74)(cid:92)(cid:3)(cid:39)(cid:85)(cid:68)(cid:90)(cid:76)(cid:81)(cid:74)(cid:3)(cid:38)(cid:19)(cid:23)(cid:16)(cid:21)(cid:19)(cid:26)(cid:22)(cid:3)(cid:53)(cid:72)(cid:89)(cid:3)(cid:37)
DS20001952D-page 36  2005-2022 Microchip Technology Inc. and its subsidiaries
```

### Page 37

```text
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 37
MCP23017/MCP23S17
APPENDIX A: REVISION HISTORY
Revision D (June 2022)
- Updated description in Section  "Features".
- Updated Table 2-1.
- Updated drawings for MCP23017 in Section
"Package Types".
- Updated Section 3.5.1 "I/O Direction Register".
- Updated Section 4.1 "Package Marking
Information".
- Updated Section  "Product Identification
System", with Automotive Qualified devices.
- Minor text and format changes throughout.
Revision C (July 2016)
- Added ESD data to Section 1.0 "Electrical
Characteristics".
- Updated Table 2-1.
- Updated package outline drawings.
- Minor typographical errors
Revision B (February 2007)
- Changed Byte and Sequential Read in Figure 1-1
from "R" to "W".
- Table 2-4, Param No. 51 and 53: Changed from
450 to 600 and 500 to 600, respectively.
- Added disclaimers to package outline drawings.
- Updated package outline drawings.
Revision A (June 2005)
- Original release of this document.
```

### Page 38

```text
MCP23017/MCP23S17
DS20001952D-page 38  2005-2022 Microchip Technology Inc. and its subsidiaries
PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed
sales office.

Device: MCP23017: 16-Bit I/O Expander with I 2C Interface
MCP23S17: 16-Bit I/O Expander with SPI Interface
Tape and Reel
Option:
T = Tape and Reel (1)
Blank = Tube
Temperature
Range:
E= - 4 0 C to +125C (Extended) *
* While these devices are only offered in the "E" temperature
range, the device will operate at different voltages and
temperatures as identified in Section 1.0 "Electrical
Characteristics"
Package: ML = Plastic Quad Flat, No Lead Package, 6x6 mm
Body, QFN, 28-Lead
SO = Plastic Small Outline, Wide, 7.50 mm Body,
SOIC, 28-Lead
SP = Skinny Plastic Dual In-Line, 300 mil Body, SPDIP,
28-Lead
SS = Plastic Shrink Small Outline, 5.30 mm Body,
SSOP, 28-Lead
Qualification: <Blank> = Standard Part
VAO = Automotive AEC-Q100 Qualified
PART NO. -X /XX
PackageTemperature
Range
Device
Examples:
a) MCP23017-E/ML: Extended Temperature,
28-Lead QFN package
b) MCP23017T-E/ML: Tape and Reel,
Extended temperature,
28-Lead QFN package
c) MCP23017-E/SP: Extended Temperature ,
28-Lead SPDIP package
d) MCP23017-E/SO: Extended Temperature,
28-Lead SOIC package
e) MCP23017T-E/SO: Tape and Reel,
Extended Temperature,
28-Lead SOIC package
f) MCP23017-E/SS: Extended Temperature,
28-Lead SSOP package
g) MCP23017T-E/SS: Tape and Reel,
Extended Temperature,
28-Lead SSOP package
h) MCP23017-E/SSVAO: Extended Temperature,
28-Lead SSOP package,
Automotive Qualified
i) MCP23017T-E/SSVAO: Tape and Reel,
Extended Temperature,
28-Lead SSOP  package,
Automotive Qualified
j) MCP23S17-E/ML: Extended Temperature,
28-Lead QFN package
k) MCP23S17T-E/ML: Tape and Reel
Extended Temperature,
28-Lead QFN package
l) MCP23S17-E/SP: Extended Temperature,
28-Lead SPDIP package
m) MCP23S17-E/SO: Extended Temperature,
28-Lead SOIC package
n) MCP23S17T-E/SO: Tape and Reel,
Extended Temperature,
28-Lead SOIC package
o) MCP23S17-E/SS: Extended Temperature,
28-Lead SSOP package
p) MCP23S17T-E/SS: Tape and Reel,
Extended Temperature,
28-Lead SSOP package
q) MCP23S17-E/SSVAO: Extended Temperature,
28-Lead SSOP package,
Automotive Qualified
r) MCP23S17T-E/SSVAO: Tape and Reel,
Extended Temperature,
28-Lead SSOP package,
Automotive Qualified
[ X ](1)
Tape and Reel
Option
Note 1: Tape and Reel identifier only appears in the
catalog part number description. This identifier
is used for ordering purposes and is not
printed on the device package. Check with
your Microchip Sales Office for package
availability with the Tape and Reel option.
XXX
Qualification
```

### Page 39

```text
2005-2022 Microchip Technology Inc. and its subsidiaries DS20001952D-page 39
This publication and the information herein may be used only
with Microchip products, including to design, test, and integrate
Microchip products with your application. Use of this informa-
tion in any other manner violates these terms. Information
regarding device applications is provided only for your conve-
nience and may be superseded by updates. It is your responsi-
bility to ensure t hat your applicatio n meets with your
specifications. Contact your lo cal Microchip sales office for
additional support or, obtai n additional support at https://
www.microchip.com/en-us/support/design-help/client-support-
services.
THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS".
MICROCHIP MAKES NO REPRESENTATIONS OR WAR-
RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED,
WRITTEN OR ORAL, STATUTORY OR OTHERWISE,
RELATED TO THE INFORMATION INCLUDING BUT NOT
LIMITED TO ANY IMPLIED WARRANTIES OF NON-
INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A
PARTICULAR PURPOSE, OR WARRANTIES RELATED TO
ITS CONDITION, QUALITY, OR PERFORMANCE.
IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-
RECT, SPECIAL, PUNITIVE , INCIDENTAL, OR CONSE-
QUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY
KIND WHATSOEVER RELATED TO THE INFORMATION OR
ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS
BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES
ARE FORESEEABLE. TO THE FULLEST EXTENT
ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON
ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION
OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF
ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP
FOR THE INFORMATION.
Use of Microchip devices in life support and/or safety applica-
tions is entirely at the buyer's risk, and the buyer agrees to
defend, indemnify and hold harmless Microchip from any and
all damages, claims, suits, or  expenses resulting from such
use. No licenses ar e conveyed, implicitly or otherwise, under
any Microchip intellectual pr operty rights unless otherwise
stated.
Trademarks
The Microchip name and logo, the Microchip logo, Adaptec, AVR,
AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory,
CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq,
Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB,
megaAVR, Microsemi, Microsemi logo, MOST, MOST logo,
MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo,
PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity,
SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer,
Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are
registered trademarks of Microchip Technology Incorporated in the
U.S.A. and other countries.
AgileSwitch, APT, ClockWorks, The Embedded Control Solutions
Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight
Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge,
ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire,
SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub,
TimePictra, TimeProvider, TrueTime, and ZL are registered
trademarks of Microchip Technology Incorporated in the U.S.A.
Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any
Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky,
BodyCom, Clockstudio, CodeGuard, CryptoAuthentication,
CryptoAutomotive, CryptoCompanion, CryptoController,
dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM,
ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-
Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling,
IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display,
KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF,
MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach,
Omniscient Code Generation, PICDEM, PICDEM.net, PICkit,
PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple
Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP,
SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI,
SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total
Endurance, Trusted Time, TSHARC, USBCheck, VariSense,
VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and
ZENA are trademarks of Microchip Technology Incorporated in the
U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in
the U.S.A.
The Adaptec logo, Frequency on Demand, Silicon Storage
Technology, and Symmcom are registered trademarks of Microchip
Technology Inc. in other countries.
GestIC is a registered trademark of Microchip Technology Germany
II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in
other countries.
All other trademarks mentioned herein are property of their
respective companies.
(c) 2005-2022, Microchip Technology Incorporated and its
subsidiaries.
All Rights Reserved.
ISBN: 978-1-6683-0778-6
Note the following details of the code protection feature on Microchip products:
- Microchip products meet the specifications c ontained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure w hen used in the intended manner, within
operating specifications, and
under normal conditions.
- Microchip values and aggressively protects  its intellectual property rights. Attempts to breach
the code protection features of
Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semic onductor manufacturer can guarantee the security of its
code. Code protection does not
mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving.
Microchip is committed to
continuously improving the code protection features of our products.
For information regarding Microchip's Quality Management Systems,
please visit www.microchip.com/quality.
```

### Page 40

```text
DS20001952D-page 40  2005-2022 Microchip Technology Inc. and its subsidiaries
AMERICAS
Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/
support
Web Address:
www.microchip.com
Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455
Austin, TX
Tel: 512-257-3370
Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088
Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075
Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924
Detroit
Novi, MI
Tel: 248-848-4000
Houston, TX
Tel: 281-894-5983
Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380
Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800
Raleigh, NC
Tel: 919-844-7510
New York, NY
Tel: 631-435-6000
San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270
Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078
ASIA/PACIFIC
Australia - Sydney
Tel: 61-2-9868-6733
China - Beijing
Tel: 86-10-8569-7000
China - Chengdu
Tel: 86-28-8665-5511
China - Chongqing
Tel: 86-23-8980-9588
China - Dongguan
Tel: 86-769-8702-9880
China - Guangzhou
Tel: 86-20-8755-8029
China - Hangzhou
Tel: 86-571-8792-8115
China - Hong Kong SAR
Tel: 852-2943-5100
China - Nanjing
Tel: 86-25-8473-2460
China - Qingdao
Tel: 86-532-8502-7355
China - Shanghai
Tel: 86-21-3326-8000
China - Shenyang
Tel: 86-24-2334-2829
China - Shenzhen
Tel: 86-755-8864-2200
China - Suzhou
Tel: 86-186-6233-1526
China - Wuhan
Tel: 86-27-5980-5300
China - Xian
Tel: 86-29-8833-7252
China - Xiamen
Tel: 86-592-2388138
China - Zhuhai
Tel: 86-756-3210040
ASIA/PACIFIC
India - Bangalore
Tel: 91-80-3090-4444
India - New Delhi
Tel: 91-11-4160-8631
India - Pune
Tel: 91-20-4121-0141
Japan - Osaka
Tel: 81-6-6152-7160
Japan - Tokyo
Tel: 81-3-6880- 3770
Korea - Daegu
Tel: 82-53-744-4301
Korea - Seoul
Tel: 82-2-554-7200
Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906
Malaysia - Penang
Tel: 60-4-227-8870
Philippines - Manila
Tel: 63-2-634-9065
Singapore
Tel: 65-6334-8870
Taiwan - Hsin Chu
Tel: 886-3-577-8366
Taiwan - Kaohsiung
Tel: 886-7-213-7830
Taiwan - Taipei
Tel: 886-2-2508-8600
Thailand - Bangkok
Tel: 66-2-694-1351
Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100
EUROPE
Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393
Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829
Finland - Espoo
Tel: 358-9-4520-820
France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79
Germany - Garching
Tel: 49-8931-9700
Germany - Haan
Tel: 49-2129-3766400
Germany - Heilbronn
Tel: 49-7131-72400
Germany - Karlsruhe
Tel: 49-721-625370
Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44
Germany - Rosenheim
Tel: 49-8031-354-560
Israel - Ra'anana
Tel: 972-9-744-7705
Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781
Italy - Padova
Tel: 39-049-7625286
Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340
Norway - Trondheim
Tel: 47-7288-4388
Poland - Warsaw
Tel: 48-22-3325737
Romania - Bucharest
Tel: 40-21-407-87-50
Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91
Sweden - Gothenberg
Tel: 46-31-704-60-40
Sweden - Stockholm
Tel: 46-8-5090-4654
UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820
Worldwide Sales and Service
09/14/21
```
