============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD_anlu/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     HW
   Run Date =   Thu Sep 22 16:40:39 2022

   Run on =     LAPTOP-UGI9IIEM
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/a_FPGA_Project/PWM/td_project/pwm_demo_Runs/phy_1/pwm_demo_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/pwm7/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm7/clk_div
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_pwm/pwm0/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm0/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm1/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm1/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm2/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm2/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm3/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm3/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm6/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm6/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm4/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm4/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm5/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm5/clk_div
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-1001 : 53 feed throughs used by 27 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db D:/a_FPGA_Project/PWM/td_project/pwm_demo_Runs/phy_1/pwm_demo_pr.db" in  3.286002s wall, 3.171875s user + 0.093750s system = 3.265625s CPU (99.4%)

RUN-1004 : used memory is 309 MB, reserved memory is 276 MB, peak memory is 327 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit pwm_demo_Runs\phy_1\pwm_demo.bit -mode program_riscv -hex2 D:\a_FPGA_Project\PWM\riscv_project\pwm_demo\Debug\pwm_demo.hex -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: SF1S60
PRG-2505 : ProgramSvf:  program pwm_demo_Runs/phy_1/pwm_demo.svf successfully
RUN-1003 : finish command "program_svf -svf pwm_demo_Runs/phy_1/pwm_demo.svf -spd 6" in  13.386399s wall, 0.703125s user + 0.359375s system = 1.062500s CPU (7.9%)

RUN-1004 : used memory is 407 MB, reserved memory is 413 MB, peak memory is 436 MB
RUN-1003 : finish command "download -bit pwm_demo_Runs\phy_1\pwm_demo.bit -mode program_riscv -hex2 D:\a_FPGA_Project\PWM\riscv_project\pwm_demo\Debug\pwm_demo.hex -spd 6 -sec 64 -cable 0" in  13.700253s wall, 0.906250s user + 0.390625s system = 1.296875s CPU (9.5%)

RUN-1004 : used memory is 407 MB, reserved memory is 413 MB, peak memory is 436 MB
GUI-1001 : Download success!
