<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>midi_decoder_fifo</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk_in</spirit:name>
      <spirit:displayName>clk</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_IN.FREQ_HZ"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>design_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b49cc2d7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>design_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d08a5900</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e1807449</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:presence>required</xilinx:presence>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dbg_queue_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mod_adsr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>note_index</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pop_ctrl</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pop_ctrl_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>push</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>queue_cap</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger_states</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vca_adsr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vcf_adsr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>velocity</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wait_push</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wave_sel_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/design_1_midi_decode_tld_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/work/cc_lut_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dflipflop.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_adapter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_reader.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/n_parallel_register.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/param_file.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ranger_mapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/midi_decode_tld.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/design_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ffeddaf1</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_midi_decode_tld_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/work/cc_lut_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dflipflop.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_adapter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_reader.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/n_parallel_register.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/param_file.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ranger_mapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/midi_decode_tld.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/design_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/midi_decoder_fifo_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e1807449</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>design_1_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FIFO_DEPTH</spirit:name>
      <spirit:displayName>Fifo Depth</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.FIFO_DEPTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FIFO_WIDTH</spirit:name>
      <spirit:displayName>Fifo Width</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.FIFO_WIDTH">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>NUM_VOICES</spirit:name>
      <spirit:displayName>Num Voices</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.NUM_VOICES">1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>design_1_v1_0</xilinx:displayName>
      <xilinx:definitionSource>IPI</xilinx:definitionSource>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-10-13T00:45:13Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b8fadf7_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b0adad8_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7eebd8ba_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c1394bb_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5074067d_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e430acb_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@127e46a2_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@284927e1_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e9599_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@186ea49b_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d219df2_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c20fadf_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60c3aab2_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69100efb_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17a47897_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d15e9c3_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14ceb58e_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68530334_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e1502fb_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61eb7243_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7640b2eb_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23715ed7_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1daa5bb_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56df1d93_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a381b63_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@592847da_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75f150b0_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72ca93bf_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1da46be_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@663ab4bd_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37e146e7_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16ff3324_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fb8ec29_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c17a77e_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7df9eaee_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3404a327_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f3dd204_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c2c7a39_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@359d0d0e_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c04a405_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2863af74_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ba557a8_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c0e0238_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b67c007_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5269473d_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f495d10_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b3263c8_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24a0295b_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a620350_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6abd0e2f_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38fcca9f_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45be1cd9_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c58ded9_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e8162b3_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ea2ae10_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44706fd7_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bd0bb8f_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dd75786_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41766e17_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ff7fe04_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@613c84b1_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e6f6752_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@172a61df_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2879c0d5_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a357f95_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79d8df39_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a525490_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@594866b6_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@377430e8_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cd2ae12_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@738e197_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ad87fce_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6386b017_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@522d7b9b_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14f3cf2_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39611acb_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@686d0bb5_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c272eca_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4769482c_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70b30ca0_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2deefbe2_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35e83560_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d0f0993_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6dd274b0_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5231eb0c_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1da304d8_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6918c603_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f9da838_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12daef94_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@542ffed3_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60a9d3fe_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d5ba154_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5abca3b_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10d960da_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b01fd18_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f56b6ef_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25e79dde_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b67cb7b_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@474b7757_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c8384a8_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6afe3932_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f736744_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7479fa70_ARCHIVE_LOCATION">c:/Users/Matt/Documents/Vivado_Projects/ip_repo/midi_fifo_decoder</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="f208589a"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="cf84361f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="92475fe8"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b79c6b08"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
