# Computer_Archicture_Labs
Implementation for labs in VHDL using ModelSim
## Labs implemented:
1. Full ALU
2. Read write registers with datapath
3. Memory RAM
