<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Git\TangPrimer25K_brushless\sample\cart\impl\gwsynthesis\tangnano9k_brushless.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Git\TangPrimer25K_brushless\sample\cart\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Git\TangPrimer25K_brushless\sample\cart\src\timing.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jun  6 22:06:46 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>686</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>771</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controlCLK_s0/Q </td>
</tr>
<tr>
<td>n1815_15</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n1815_s8/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>171.361(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>AD_CLK_d</td>
<td>100.000(MHz)</td>
<td>133.433(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n1815_15!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n1815_15</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n1815_15</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.729</td>
<td>rotateState_1_s1/Q</td>
<td>HIN_S_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n1815_15:[F]</td>
<td>5.000</td>
<td>-0.086</td>
<td>3.259</td>
</tr>
<tr>
<td>2</td>
<td>1.821</td>
<td>rotateState_1_s1/Q</td>
<td>HIN_T_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n1815_15:[F]</td>
<td>5.000</td>
<td>-0.067</td>
<td>3.147</td>
</tr>
<tr>
<td>3</td>
<td>2.001</td>
<td>rotateState_1_s1/Q</td>
<td>HIN_R_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n1815_15:[F]</td>
<td>5.000</td>
<td>-0.086</td>
<td>2.986</td>
</tr>
<tr>
<td>4</td>
<td>2.506</td>
<td>processCounter_2_s0/Q</td>
<td>oldHS_2_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.054</td>
<td>7.237</td>
</tr>
<tr>
<td>5</td>
<td>2.802</td>
<td>processCounter_2_s0/Q</td>
<td>oldHS_1_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.041</td>
<td>6.927</td>
</tr>
<tr>
<td>6</td>
<td>3.084</td>
<td>rotateState_1_s1/Q</td>
<td>_LR_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n1815_15:[F]</td>
<td>5.000</td>
<td>-0.025</td>
<td>1.842</td>
</tr>
<tr>
<td>7</td>
<td>3.084</td>
<td>rotateState_1_s1/Q</td>
<td>_LT_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n1815_15:[F]</td>
<td>5.000</td>
<td>-0.025</td>
<td>1.842</td>
</tr>
<tr>
<td>8</td>
<td>3.084</td>
<td>rotateState_1_s1/Q</td>
<td>_LS_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n1815_15:[F]</td>
<td>5.000</td>
<td>-0.025</td>
<td>1.842</td>
</tr>
<tr>
<td>9</td>
<td>3.311</td>
<td>processCounter_2_s0/Q</td>
<td>oldHS_0_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.011</td>
<td>6.389</td>
</tr>
<tr>
<td>10</td>
<td>3.598</td>
<td>processCounter_2_s0/Q</td>
<td>DIN_s2/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.006</td>
<td>6.035</td>
</tr>
<tr>
<td>11</td>
<td>3.700</td>
<td>processCounter_2_s0/Q</td>
<td>CS_s2/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>5.985</td>
</tr>
<tr>
<td>12</td>
<td>3.726</td>
<td>processCounter_2_s0/Q</td>
<td>CS_s2/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>5.898</td>
</tr>
<tr>
<td>13</td>
<td>3.783</td>
<td>processCounter_2_s0/Q</td>
<td>mult_66_s1/CE[0]</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.006</td>
<td>5.807</td>
</tr>
<tr>
<td>14</td>
<td>3.971</td>
<td>vehicle_data_generator_i/state_2_s0/Q</td>
<td>mult_66_s1/RESET[0]</td>
<td>clk:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>5.573</td>
</tr>
<tr>
<td>15</td>
<td>4.005</td>
<td>processCounter_0_s0/Q</td>
<td>DIN_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.011</td>
<td>5.943</td>
</tr>
<tr>
<td>16</td>
<td>4.163</td>
<td>processCounter_2_s0/Q</td>
<td>DIN_s2/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.006</td>
<td>5.531</td>
</tr>
<tr>
<td>17</td>
<td>4.349</td>
<td>dutyPara_0_s0/Q</td>
<td>counterB_7_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.162</td>
<td>5.405</td>
</tr>
<tr>
<td>18</td>
<td>4.349</td>
<td>dutyPara_0_s0/Q</td>
<td>counterB_8_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.162</td>
<td>5.405</td>
</tr>
<tr>
<td>19</td>
<td>4.349</td>
<td>dutyPara_0_s0/Q</td>
<td>counterB_9_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.162</td>
<td>5.405</td>
</tr>
<tr>
<td>20</td>
<td>4.349</td>
<td>dutyPara_0_s0/Q</td>
<td>counterB_10_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.162</td>
<td>5.405</td>
</tr>
<tr>
<td>21</td>
<td>4.349</td>
<td>dutyPara_0_s0/Q</td>
<td>counterB_11_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.162</td>
<td>5.405</td>
</tr>
<tr>
<td>22</td>
<td>4.406</td>
<td>dutyPara_0_s0/Q</td>
<td>duty_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.156</td>
<td>5.404</td>
</tr>
<tr>
<td>23</td>
<td>4.598</td>
<td>dutyPara_0_s0/Q</td>
<td>dutyCounter_1_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.158</td>
<td>5.214</td>
</tr>
<tr>
<td>24</td>
<td>4.598</td>
<td>dutyPara_0_s0/Q</td>
<td>dutyCounter_2_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.158</td>
<td>5.214</td>
</tr>
<tr>
<td>25</td>
<td>14.164</td>
<td>vehicle_data_generator_i/state_2_s0/Q</td>
<td>mult_66_s1/RESET[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.013</td>
<td>5.573</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.245</td>
<td>dutyPara_2_s0/Q</td>
<td>dutyCounter_0_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.411</td>
<td>0.622</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>can_controller_i/can_synchronizer_i/state_0_s1/Q</td>
<td>can_controller_i/can_synchronizer_i/state_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>can_controller_i/can_sender_i/send_frame_counter_6_s6/Q</td>
<td>can_controller_i/can_sender_i/send_frame_counter_6_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6/Q</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>can_controller_i/can_sender_i/continuous_of_same_level_bit_0_s0/Q</td>
<td>can_controller_i/can_sender_i/continuous_of_same_level_bit_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>vehicle_data_generator_i/sleep_counter_0_s1/Q</td>
<td>vehicle_data_generator_i/sleep_counter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.278</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_3_s0/Q</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>8</td>
<td>0.278</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_4_s0/Q</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>9</td>
<td>0.278</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_6_s0/Q</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>10</td>
<td>0.278</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_1_s0/Q</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>11</td>
<td>0.278</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_0_s1/Q</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>12</td>
<td>0.278</td>
<td>can_controller_i/can_sender_i/send_frame_counter_3_s6/Q</td>
<td>can_controller_i/can_sender_i/send_frame_counter_3_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>13</td>
<td>0.278</td>
<td>can_controller_i/can_sender_i/send_frame_counter_0_s0/Q</td>
<td>can_controller_i/can_sender_i/send_frame_counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>14</td>
<td>0.278</td>
<td>can_controller_i/can_sender_i/send_frame_counter_4_s0/Q</td>
<td>can_controller_i/can_sender_i/send_frame_counter_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>15</td>
<td>0.278</td>
<td>dutyPara_1_s0/Q</td>
<td>dutyPara_1_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>16</td>
<td>0.278</td>
<td>processCounter_0_s0/Q</td>
<td>processCounter_0_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>17</td>
<td>0.280</td>
<td>vehicle_speed_1_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>0.766</td>
</tr>
<tr>
<td>18</td>
<td>0.280</td>
<td>vehicle_speed_4_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>0.766</td>
</tr>
<tr>
<td>19</td>
<td>0.281</td>
<td>can_controller_i/can_sender_i/send_frame_counter_1_s6/Q</td>
<td>can_controller_i/can_sender_i/send_frame_counter_1_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>20</td>
<td>0.281</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_1_s6/Q</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_1_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>21</td>
<td>0.287</td>
<td>can_controller_i/can_sender_i/send_error_counter_7_s0/Q</td>
<td>can_controller_i/can_sender_i/send_error_counter_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>22</td>
<td>0.316</td>
<td>isRotate_s0/Q</td>
<td>forcedRotationCounter_7_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.248</td>
</tr>
<tr>
<td>23</td>
<td>0.316</td>
<td>isRotate_s0/Q</td>
<td>forcedRotationCounter_8_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.248</td>
</tr>
<tr>
<td>24</td>
<td>0.316</td>
<td>isRotate_s0/Q</td>
<td>forcedRotationCounter_9_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.248</td>
</tr>
<tr>
<td>25</td>
<td>0.316</td>
<td>isRotate_s0/Q</td>
<td>forcedRotationCounter_10_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.248</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.968</td>
<td>3.968</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>mult_66_s1</td>
</tr>
<tr>
<td>2</td>
<td>2.988</td>
<td>3.988</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>mult_66_s1</td>
</tr>
<tr>
<td>3</td>
<td>3.693</td>
<td>3.943</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>oldHS_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.703</td>
<td>3.953</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>tacSWpushed_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.703</td>
<td>3.953</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>oldHS_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.711</td>
<td>3.961</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>oldHS_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.713</td>
<td>3.963</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>recieveADC_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.714</td>
<td>3.964</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>analog_scan[5]_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.714</td>
<td>3.964</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>analog_scan[5]_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.714</td>
<td>3.964</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>recieveADC_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_S_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n1815_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.822</td>
<td>1.822</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>2.204</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C43[0][B]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>2.374</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>n1804_s7/I1</td>
</tr>
<tr>
<td>2.901</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">n1804_s7/F</td>
</tr>
<tr>
<td>5.081</td>
<td>2.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">HIN_S_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n1815_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C44[1][A]</td>
<td>n1815_s8/F</td>
</tr>
<tr>
<td>6.908</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT15[A]</td>
<td>HIN_S_s2/G</td>
</tr>
<tr>
<td>6.873</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_S_s2</td>
</tr>
<tr>
<td>6.809</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT15[A]</td>
<td>HIN_S_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.086</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.822, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 16.149%; route: 2.350, 72.114%; tC2Q: 0.382, 11.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_T_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n1815_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.822</td>
<td>1.822</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>2.204</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C43[0][B]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>2.374</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td>n1806_s7/I0</td>
</tr>
<tr>
<td>2.872</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td style=" background: #97FFFF;">n1806_s7/F</td>
</tr>
<tr>
<td>4.969</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">HIN_T_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n1815_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C44[1][A]</td>
<td>n1815_s8/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT21[A]</td>
<td>HIN_T_s2/G</td>
</tr>
<tr>
<td>6.854</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_T_s2</td>
</tr>
<tr>
<td>6.791</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT21[A]</td>
<td>HIN_T_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.822, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.498, 15.806%; route: 2.267, 72.041%; tC2Q: 0.382, 12.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.889, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_R_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n1815_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.822</td>
<td>1.822</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>2.204</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C43[0][B]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>2.374</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][A]</td>
<td>n1802_s8/I0</td>
</tr>
<tr>
<td>2.901</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][A]</td>
<td style=" background: #97FFFF;">n1802_s8/F</td>
</tr>
<tr>
<td>4.808</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">HIN_R_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n1815_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C44[1][A]</td>
<td>n1815_s8/F</td>
</tr>
<tr>
<td>6.908</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT19[A]</td>
<td>HIN_R_s2/G</td>
</tr>
<tr>
<td>6.873</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_R_s2</td>
</tr>
<tr>
<td>6.809</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT19[A]</td>
<td>HIN_R_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.086</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.822, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 17.622%; route: 2.078, 69.569%; tC2Q: 0.382, 12.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.824</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][B]</td>
<td>processCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R16C51[0][B]</td>
<td style=" font-weight:bold;">processCounter_2_s0/Q</td>
</tr>
<tr>
<td>2.763</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[3][B]</td>
<td>n291_s1/I1</td>
</tr>
<tr>
<td>3.284</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C49[3][B]</td>
<td style=" background: #97FFFF;">n291_s1/F</td>
</tr>
<tr>
<td>3.449</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[3][B]</td>
<td>n291_s0/I3</td>
</tr>
<tr>
<td>3.946</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C50[3][B]</td>
<td style=" background: #97FFFF;">n291_s0/F</td>
</tr>
<tr>
<td>4.296</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[3][A]</td>
<td>n164_s0/I3</td>
</tr>
<tr>
<td>4.711</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R16C51[3][A]</td>
<td style=" background: #97FFFF;">n164_s0/F</td>
</tr>
<tr>
<td>6.031</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][B]</td>
<td>n2252_s1/I0</td>
</tr>
<tr>
<td>6.529</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C43[3][B]</td>
<td style=" background: #97FFFF;">n2252_s1/F</td>
</tr>
<tr>
<td>9.061</td>
<td>2.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">oldHS_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.878</td>
<td>1.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>oldHS_2_s0/CLK</td>
</tr>
<tr>
<td>11.567</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>oldHS_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.054</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.931, 26.684%; route: 4.939, 68.238%; tC2Q: 0.368, 5.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.878, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.824</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][B]</td>
<td>processCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R16C51[0][B]</td>
<td style=" font-weight:bold;">processCounter_2_s0/Q</td>
</tr>
<tr>
<td>2.763</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[3][B]</td>
<td>n291_s1/I1</td>
</tr>
<tr>
<td>3.284</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C49[3][B]</td>
<td style=" background: #97FFFF;">n291_s1/F</td>
</tr>
<tr>
<td>3.449</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[3][B]</td>
<td>n291_s0/I3</td>
</tr>
<tr>
<td>3.946</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C50[3][B]</td>
<td style=" background: #97FFFF;">n291_s0/F</td>
</tr>
<tr>
<td>4.296</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[3][A]</td>
<td>n164_s0/I3</td>
</tr>
<tr>
<td>4.711</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R16C51[3][A]</td>
<td style=" background: #97FFFF;">n164_s0/F</td>
</tr>
<tr>
<td>6.031</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][B]</td>
<td>n2252_s1/I0</td>
</tr>
<tr>
<td>6.529</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C43[3][B]</td>
<td style=" background: #97FFFF;">n2252_s1/F</td>
</tr>
<tr>
<td>8.751</td>
<td>2.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">oldHS_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.864</td>
<td>1.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>oldHS_1_s0/CLK</td>
</tr>
<tr>
<td>11.553</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>oldHS_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.931, 27.878%; route: 4.629, 66.817%; tC2Q: 0.368, 5.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.864, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LR_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n1815_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.822</td>
<td>1.822</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>2.204</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C43[0][B]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>3.148</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[1][A]</td>
<td>n1803_s24/I1</td>
</tr>
<tr>
<td>3.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C52[1][A]</td>
<td style=" background: #97FFFF;">n1803_s24/F</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[1][A]</td>
<td style=" font-weight:bold;">_LR_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n1815_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C44[1][A]</td>
<td>n1815_s8/F</td>
</tr>
<tr>
<td>6.847</td>
<td>1.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C52[1][A]</td>
<td>_LR_s0/G</td>
</tr>
<tr>
<td>6.812</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_LR_s0</td>
</tr>
<tr>
<td>6.748</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C52[1][A]</td>
<td>_LR_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.822, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 28.019%; route: 0.944, 51.221%; tC2Q: 0.382, 20.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.847, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LT_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n1815_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.822</td>
<td>1.822</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>2.204</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C43[0][B]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>3.148</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>n1807_s23/I2</td>
</tr>
<tr>
<td>3.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td style=" background: #97FFFF;">n1807_s23/F</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td style=" font-weight:bold;">_LT_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n1815_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C44[1][A]</td>
<td>n1815_s8/F</td>
</tr>
<tr>
<td>6.847</td>
<td>1.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>_LT_s0/G</td>
</tr>
<tr>
<td>6.812</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_LT_s0</td>
</tr>
<tr>
<td>6.748</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>_LT_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.822, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 28.019%; route: 0.944, 51.221%; tC2Q: 0.382, 20.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.847, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LS_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n1815_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.822</td>
<td>1.822</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>2.204</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C43[0][B]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>3.148</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][B]</td>
<td>n1805_s23/I1</td>
</tr>
<tr>
<td>3.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][B]</td>
<td style=" background: #97FFFF;">n1805_s23/F</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][B]</td>
<td style=" font-weight:bold;">_LS_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n1815_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R15C44[1][A]</td>
<td>n1815_s8/F</td>
</tr>
<tr>
<td>6.847</td>
<td>1.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C52[0][B]</td>
<td>_LS_s0/G</td>
</tr>
<tr>
<td>6.812</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_LS_s0</td>
</tr>
<tr>
<td>6.748</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C52[0][B]</td>
<td>_LS_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.822, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 28.019%; route: 0.944, 51.221%; tC2Q: 0.382, 20.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.847, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.824</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][B]</td>
<td>processCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R16C51[0][B]</td>
<td style=" font-weight:bold;">processCounter_2_s0/Q</td>
</tr>
<tr>
<td>2.763</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[3][B]</td>
<td>n291_s1/I1</td>
</tr>
<tr>
<td>3.284</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C49[3][B]</td>
<td style=" background: #97FFFF;">n291_s1/F</td>
</tr>
<tr>
<td>3.449</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[3][B]</td>
<td>n291_s0/I3</td>
</tr>
<tr>
<td>3.946</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C50[3][B]</td>
<td style=" background: #97FFFF;">n291_s0/F</td>
</tr>
<tr>
<td>4.296</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[3][A]</td>
<td>n164_s0/I3</td>
</tr>
<tr>
<td>4.711</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R16C51[3][A]</td>
<td style=" background: #97FFFF;">n164_s0/F</td>
</tr>
<tr>
<td>6.031</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][B]</td>
<td>n2252_s1/I0</td>
</tr>
<tr>
<td>6.529</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C43[3][B]</td>
<td style=" background: #97FFFF;">n2252_s1/F</td>
</tr>
<tr>
<td>8.212</td>
<td>1.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">oldHS_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.835</td>
<td>1.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>oldHS_0_s0/CLK</td>
</tr>
<tr>
<td>11.523</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>oldHS_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.931, 30.229%; route: 4.090, 64.019%; tC2Q: 0.368, 5.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.835, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.457</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DIN_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.824</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][B]</td>
<td>processCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R16C51[0][B]</td>
<td style=" font-weight:bold;">processCounter_2_s0/Q</td>
</tr>
<tr>
<td>2.763</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[3][B]</td>
<td>n291_s1/I1</td>
</tr>
<tr>
<td>3.284</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C49[3][B]</td>
<td style=" background: #97FFFF;">n291_s1/F</td>
</tr>
<tr>
<td>3.449</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[3][B]</td>
<td>n291_s0/I3</td>
</tr>
<tr>
<td>3.946</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C50[3][B]</td>
<td style=" background: #97FFFF;">n291_s0/F</td>
</tr>
<tr>
<td>7.859</td>
<td>3.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">DIN_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.829</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>DIN_s2/CLK</td>
</tr>
<tr>
<td>11.457</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[B]</td>
<td>DIN_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.019, 16.881%; route: 4.649, 77.030%; tC2Q: 0.368, 6.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.829, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CS_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.824</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][B]</td>
<td>processCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R16C51[0][B]</td>
<td style=" font-weight:bold;">processCounter_2_s0/Q</td>
</tr>
<tr>
<td>2.763</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[3][B]</td>
<td>n291_s1/I1</td>
</tr>
<tr>
<td>3.284</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C49[3][B]</td>
<td style=" background: #97FFFF;">n291_s1/F</td>
</tr>
<tr>
<td>3.449</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[2][B]</td>
<td>CS_s4/I3</td>
</tr>
<tr>
<td>3.975</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C50[2][B]</td>
<td style=" background: #97FFFF;">CS_s4/F</td>
</tr>
<tr>
<td>7.809</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td style=" font-weight:bold;">CS_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.820</td>
<td>1.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td>CS_s2/CLK</td>
</tr>
<tr>
<td>11.509</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[A]</td>
<td>CS_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.048, 17.502%; route: 4.570, 76.358%; tC2Q: 0.368, 6.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.820, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CS_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.824</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][B]</td>
<td>processCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R16C51[0][B]</td>
<td style=" font-weight:bold;">processCounter_2_s0/Q</td>
</tr>
<tr>
<td>2.763</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[3][B]</td>
<td>n291_s1/I1</td>
</tr>
<tr>
<td>3.284</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C49[3][B]</td>
<td style=" background: #97FFFF;">n291_s1/F</td>
</tr>
<tr>
<td>3.449</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[3][A]</td>
<td>n3929_s0/I0</td>
</tr>
<tr>
<td>3.946</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C50[3][A]</td>
<td style=" background: #97FFFF;">n3929_s0/F</td>
</tr>
<tr>
<td>7.721</td>
<td>3.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td style=" font-weight:bold;">CS_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.820</td>
<td>1.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td>CS_s2/CLK</td>
</tr>
<tr>
<td>11.447</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[A]</td>
<td>CS_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.019, 17.274%; route: 4.511, 76.494%; tC2Q: 0.368, 6.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.820, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_66_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.824</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][B]</td>
<td>processCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R16C51[0][B]</td>
<td style=" font-weight:bold;">processCounter_2_s0/Q</td>
</tr>
<tr>
<td>2.763</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[3][B]</td>
<td>n291_s1/I1</td>
</tr>
<tr>
<td>3.284</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C49[3][B]</td>
<td style=" background: #97FFFF;">n291_s1/F</td>
</tr>
<tr>
<td>3.449</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[3][B]</td>
<td>n291_s0/I3</td>
</tr>
<tr>
<td>3.946</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C50[3][B]</td>
<td style=" background: #97FFFF;">n291_s0/F</td>
</tr>
<tr>
<td>4.296</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[3][A]</td>
<td>n164_s0/I3</td>
</tr>
<tr>
<td>4.711</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R16C51[3][A]</td>
<td style=" background: #97FFFF;">n164_s0/F</td>
</tr>
<tr>
<td>6.260</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td>engine_rev_13_s3/I2</td>
</tr>
<tr>
<td>6.786</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">engine_rev_13_s3/F</td>
</tr>
<tr>
<td>7.631</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13][B]</td>
<td style=" font-weight:bold;">mult_66_s1/CE[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.829</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13][B]</td>
<td>mult_66_s1/CLK[0]</td>
</tr>
<tr>
<td>11.414</td>
<td>-0.415</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[13][B]</td>
<td>mult_66_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.960, 33.749%; route: 3.480, 59.923%; tC2Q: 0.368, 6.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.829, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_data_generator_i/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_66_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.001</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][A]</td>
<td>vehicle_data_generator_i/state_2_s0/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R16C41[1][A]</td>
<td style=" font-weight:bold;">vehicle_data_generator_i/state_2_s0/Q</td>
</tr>
<tr>
<td>3.899</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>vehicle_data_generator_i/n192_s16/I1</td>
</tr>
<tr>
<td>4.162</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">vehicle_data_generator_i/n192_s16/F</td>
</tr>
<tr>
<td>4.704</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[1][B]</td>
<td>can_controller_i/can_sender_i/n229_s6/I1</td>
</tr>
<tr>
<td>5.221</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C44[1][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n229_s6/F</td>
</tr>
<tr>
<td>6.638</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td>vehicle_data_generator_i/stm_send_data_out_tdata_47_s3/I3</td>
</tr>
<tr>
<td>7.164</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td style=" background: #97FFFF;">vehicle_data_generator_i/stm_send_data_out_tdata_47_s3/F</td>
</tr>
<tr>
<td>7.573</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13][B]</td>
<td style=" font-weight:bold;">mult_66_s1/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.829</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13][B]</td>
<td>mult_66_s1/CLK[0]</td>
</tr>
<tr>
<td>11.794</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mult_66_s1</td>
</tr>
<tr>
<td>11.544</td>
<td>-0.250</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[13][B]</td>
<td>mult_66_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.114%; route: 1.318, 65.886%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.305, 23.419%; route: 3.885, 69.717%; tC2Q: 0.382, 6.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.829, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DIN_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>1.818</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C52[0][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.186</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R18C52[0][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>2.773</td>
<td>0.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>n1074_s5/I3</td>
</tr>
<tr>
<td>3.234</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">n1074_s5/F</td>
</tr>
<tr>
<td>3.237</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>n1074_s4/I3</td>
</tr>
<tr>
<td>3.499</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">n1074_s4/F</td>
</tr>
<tr>
<td>3.502</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[2][A]</td>
<td>n1074_s3/I2</td>
</tr>
<tr>
<td>4.018</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C50[2][A]</td>
<td style=" background: #97FFFF;">n1074_s3/F</td>
</tr>
<tr>
<td>7.761</td>
<td>3.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">DIN_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.829</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>DIN_s2/CLK</td>
</tr>
<tr>
<td>11.766</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[B]</td>
<td>DIN_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.818, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.240, 20.867%; route: 4.335, 72.949%; tC2Q: 0.368, 6.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.829, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.518</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DIN_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.824</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][B]</td>
<td>processCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R16C51[0][B]</td>
<td style=" font-weight:bold;">processCounter_2_s0/Q</td>
</tr>
<tr>
<td>2.780</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[0][A]</td>
<td>DIN_s7/I1</td>
</tr>
<tr>
<td>3.296</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C51[0][A]</td>
<td style=" background: #97FFFF;">DIN_s7/F</td>
</tr>
<tr>
<td>3.299</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C51[2][B]</td>
<td>DIN_s6/I0</td>
</tr>
<tr>
<td>3.561</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C51[2][B]</td>
<td style=" background: #97FFFF;">DIN_s6/F</td>
</tr>
<tr>
<td>7.355</td>
<td>3.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">DIN_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.829</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>DIN_s2/CLK</td>
</tr>
<tr>
<td>11.518</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[B]</td>
<td>DIN_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.779, 14.079%; route: 4.385, 79.277%; tC2Q: 0.368, 6.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.829, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.824</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>12.206</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>13.121</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td>n1929_s14/I1</td>
</tr>
<tr>
<td>13.642</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td style=" background: #97FFFF;">n1929_s14/F</td>
</tr>
<tr>
<td>13.645</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td>n1929_s11/I3</td>
</tr>
<tr>
<td>14.106</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td style=" background: #97FFFF;">n1929_s11/F</td>
</tr>
<tr>
<td>14.264</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[3][B]</td>
<td>n1929_s7/I1</td>
</tr>
<tr>
<td>14.761</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[3][B]</td>
<td style=" background: #97FFFF;">n1929_s7/F</td>
</tr>
<tr>
<td>15.265</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>n1929_s4/I3</td>
</tr>
<tr>
<td>15.791</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" background: #97FFFF;">n1929_s4/F</td>
</tr>
<tr>
<td>15.949</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>n1929_s0/I3</td>
</tr>
<tr>
<td>16.475</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">n1929_s0/F</td>
</tr>
<tr>
<td>17.229</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" font-weight:bold;">counterB_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>counterB_7_s0/CLK</td>
</tr>
<tr>
<td>21.951</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counterB_7_s0</td>
</tr>
<tr>
<td>21.578</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>counterB_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.162</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.532, 46.855%; route: 2.490, 46.068%; tC2Q: 0.382, 7.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.372%; route: 1.303, 65.628%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.824</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>12.206</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>13.121</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td>n1929_s14/I1</td>
</tr>
<tr>
<td>13.642</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td style=" background: #97FFFF;">n1929_s14/F</td>
</tr>
<tr>
<td>13.645</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td>n1929_s11/I3</td>
</tr>
<tr>
<td>14.106</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td style=" background: #97FFFF;">n1929_s11/F</td>
</tr>
<tr>
<td>14.264</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[3][B]</td>
<td>n1929_s7/I1</td>
</tr>
<tr>
<td>14.761</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[3][B]</td>
<td style=" background: #97FFFF;">n1929_s7/F</td>
</tr>
<tr>
<td>15.265</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>n1929_s4/I3</td>
</tr>
<tr>
<td>15.791</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" background: #97FFFF;">n1929_s4/F</td>
</tr>
<tr>
<td>15.949</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>n1929_s0/I3</td>
</tr>
<tr>
<td>16.475</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">n1929_s0/F</td>
</tr>
<tr>
<td>17.229</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td style=" font-weight:bold;">counterB_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td>counterB_8_s0/CLK</td>
</tr>
<tr>
<td>21.951</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counterB_8_s0</td>
</tr>
<tr>
<td>21.578</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C47[0][B]</td>
<td>counterB_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.162</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.532, 46.855%; route: 2.490, 46.068%; tC2Q: 0.382, 7.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.372%; route: 1.303, 65.628%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.824</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>12.206</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>13.121</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td>n1929_s14/I1</td>
</tr>
<tr>
<td>13.642</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td style=" background: #97FFFF;">n1929_s14/F</td>
</tr>
<tr>
<td>13.645</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td>n1929_s11/I3</td>
</tr>
<tr>
<td>14.106</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td style=" background: #97FFFF;">n1929_s11/F</td>
</tr>
<tr>
<td>14.264</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[3][B]</td>
<td>n1929_s7/I1</td>
</tr>
<tr>
<td>14.761</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[3][B]</td>
<td style=" background: #97FFFF;">n1929_s7/F</td>
</tr>
<tr>
<td>15.265</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>n1929_s4/I3</td>
</tr>
<tr>
<td>15.791</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" background: #97FFFF;">n1929_s4/F</td>
</tr>
<tr>
<td>15.949</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>n1929_s0/I3</td>
</tr>
<tr>
<td>16.475</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">n1929_s0/F</td>
</tr>
<tr>
<td>17.229</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">counterB_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>counterB_9_s0/CLK</td>
</tr>
<tr>
<td>21.951</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counterB_9_s0</td>
</tr>
<tr>
<td>21.578</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>counterB_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.162</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.532, 46.855%; route: 2.490, 46.068%; tC2Q: 0.382, 7.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.372%; route: 1.303, 65.628%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.824</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>12.206</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>13.121</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td>n1929_s14/I1</td>
</tr>
<tr>
<td>13.642</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td style=" background: #97FFFF;">n1929_s14/F</td>
</tr>
<tr>
<td>13.645</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td>n1929_s11/I3</td>
</tr>
<tr>
<td>14.106</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td style=" background: #97FFFF;">n1929_s11/F</td>
</tr>
<tr>
<td>14.264</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[3][B]</td>
<td>n1929_s7/I1</td>
</tr>
<tr>
<td>14.761</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[3][B]</td>
<td style=" background: #97FFFF;">n1929_s7/F</td>
</tr>
<tr>
<td>15.265</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>n1929_s4/I3</td>
</tr>
<tr>
<td>15.791</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" background: #97FFFF;">n1929_s4/F</td>
</tr>
<tr>
<td>15.949</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>n1929_s0/I3</td>
</tr>
<tr>
<td>16.475</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">n1929_s0/F</td>
</tr>
<tr>
<td>17.229</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td style=" font-weight:bold;">counterB_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>counterB_10_s0/CLK</td>
</tr>
<tr>
<td>21.951</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counterB_10_s0</td>
</tr>
<tr>
<td>21.578</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>counterB_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.162</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.532, 46.855%; route: 2.490, 46.068%; tC2Q: 0.382, 7.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.372%; route: 1.303, 65.628%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.824</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>12.206</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>13.121</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td>n1929_s14/I1</td>
</tr>
<tr>
<td>13.642</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td style=" background: #97FFFF;">n1929_s14/F</td>
</tr>
<tr>
<td>13.645</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td>n1929_s11/I3</td>
</tr>
<tr>
<td>14.106</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td style=" background: #97FFFF;">n1929_s11/F</td>
</tr>
<tr>
<td>14.264</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[3][B]</td>
<td>n1929_s7/I1</td>
</tr>
<tr>
<td>14.761</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[3][B]</td>
<td style=" background: #97FFFF;">n1929_s7/F</td>
</tr>
<tr>
<td>15.265</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>n1929_s4/I3</td>
</tr>
<tr>
<td>15.791</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" background: #97FFFF;">n1929_s4/F</td>
</tr>
<tr>
<td>15.949</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>n1929_s0/I3</td>
</tr>
<tr>
<td>16.475</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">n1929_s0/F</td>
</tr>
<tr>
<td>17.229</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td style=" font-weight:bold;">counterB_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td>counterB_11_s0/CLK</td>
</tr>
<tr>
<td>21.951</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counterB_11_s0</td>
</tr>
<tr>
<td>21.578</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C47[2][A]</td>
<td>counterB_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.162</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.532, 46.855%; route: 2.490, 46.068%; tC2Q: 0.382, 7.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.372%; route: 1.303, 65.628%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.634</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>duty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.824</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>12.206</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>13.121</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td>n1929_s14/I1</td>
</tr>
<tr>
<td>13.642</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td style=" background: #97FFFF;">n1929_s14/F</td>
</tr>
<tr>
<td>13.645</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td>n1929_s11/I3</td>
</tr>
<tr>
<td>14.106</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td style=" background: #97FFFF;">n1929_s11/F</td>
</tr>
<tr>
<td>14.264</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[3][B]</td>
<td>n1929_s7/I1</td>
</tr>
<tr>
<td>14.761</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[3][B]</td>
<td style=" background: #97FFFF;">n1929_s7/F</td>
</tr>
<tr>
<td>15.265</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>n1929_s4/I3</td>
</tr>
<tr>
<td>15.791</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" background: #97FFFF;">n1929_s4/F</td>
</tr>
<tr>
<td>15.949</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>n1929_s0/I3</td>
</tr>
<tr>
<td>16.475</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">n1929_s0/F</td>
</tr>
<tr>
<td>17.227</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td style=" font-weight:bold;">duty_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td>duty_s0/CLK</td>
</tr>
<tr>
<td>21.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>duty_s0</td>
</tr>
<tr>
<td>21.634</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C47[0][A]</td>
<td>duty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.156</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.532, 46.866%; route: 2.489, 46.056%; tC2Q: 0.382, 7.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dutyCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.824</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>12.206</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>13.121</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td>n1929_s14/I1</td>
</tr>
<tr>
<td>13.642</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td style=" background: #97FFFF;">n1929_s14/F</td>
</tr>
<tr>
<td>13.645</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td>n1929_s11/I3</td>
</tr>
<tr>
<td>14.106</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td style=" background: #97FFFF;">n1929_s11/F</td>
</tr>
<tr>
<td>14.264</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[3][B]</td>
<td>n1929_s7/I1</td>
</tr>
<tr>
<td>14.761</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[3][B]</td>
<td style=" background: #97FFFF;">n1929_s7/F</td>
</tr>
<tr>
<td>15.265</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>n1929_s4/I3</td>
</tr>
<tr>
<td>15.791</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" background: #97FFFF;">n1929_s4/F</td>
</tr>
<tr>
<td>15.949</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>n1929_s0/I3</td>
</tr>
<tr>
<td>16.475</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">n1929_s0/F</td>
</tr>
<tr>
<td>17.037</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td style=" font-weight:bold;">dutyCounter_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.982</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td>dutyCounter_1_s0/CLK</td>
</tr>
<tr>
<td>21.947</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dutyCounter_1_s0</td>
</tr>
<tr>
<td>21.636</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C47[0][A]</td>
<td>dutyCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.158</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.532, 48.573%; route: 2.299, 44.090%; tC2Q: 0.382, 7.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.437%; route: 1.299, 65.563%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dutyCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.824</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>12.206</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>13.121</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td>n1929_s14/I1</td>
</tr>
<tr>
<td>13.642</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td style=" background: #97FFFF;">n1929_s14/F</td>
</tr>
<tr>
<td>13.645</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td>n1929_s11/I3</td>
</tr>
<tr>
<td>14.106</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td style=" background: #97FFFF;">n1929_s11/F</td>
</tr>
<tr>
<td>14.264</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[3][B]</td>
<td>n1929_s7/I1</td>
</tr>
<tr>
<td>14.761</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[3][B]</td>
<td style=" background: #97FFFF;">n1929_s7/F</td>
</tr>
<tr>
<td>15.265</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>n1929_s4/I3</td>
</tr>
<tr>
<td>15.791</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" background: #97FFFF;">n1929_s4/F</td>
</tr>
<tr>
<td>15.949</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>n1929_s0/I3</td>
</tr>
<tr>
<td>16.475</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">n1929_s0/F</td>
</tr>
<tr>
<td>17.037</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" font-weight:bold;">dutyCounter_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.982</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>dutyCounter_2_s0/CLK</td>
</tr>
<tr>
<td>21.947</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dutyCounter_2_s0</td>
</tr>
<tr>
<td>21.636</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>dutyCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.158</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.532, 48.573%; route: 2.299, 44.090%; tC2Q: 0.382, 7.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.437%; route: 1.299, 65.563%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_data_generator_i/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_66_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.001</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][A]</td>
<td>vehicle_data_generator_i/state_2_s0/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R16C41[1][A]</td>
<td style=" font-weight:bold;">vehicle_data_generator_i/state_2_s0/Q</td>
</tr>
<tr>
<td>3.899</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>vehicle_data_generator_i/n192_s16/I1</td>
</tr>
<tr>
<td>4.162</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">vehicle_data_generator_i/n192_s16/F</td>
</tr>
<tr>
<td>4.704</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[1][B]</td>
<td>can_controller_i/can_sender_i/n229_s6/I1</td>
</tr>
<tr>
<td>5.221</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C44[1][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n229_s6/F</td>
</tr>
<tr>
<td>6.638</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td>vehicle_data_generator_i/stm_send_data_out_tdata_47_s3/I3</td>
</tr>
<tr>
<td>7.164</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td style=" background: #97FFFF;">vehicle_data_generator_i/stm_send_data_out_tdata_47_s3/F</td>
</tr>
<tr>
<td>7.573</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13][B]</td>
<td style=" font-weight:bold;">mult_66_s1/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.987</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13][B]</td>
<td>mult_66_s1/CLK[1]</td>
</tr>
<tr>
<td>21.737</td>
<td>-0.250</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[13][B]</td>
<td>mult_66_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.114%; route: 1.318, 65.886%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.305, 23.419%; route: 3.885, 69.717%; tC2Q: 0.382, 6.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.340%; route: 1.305, 65.660%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dutyCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][B]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>20.896</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C46[2][B]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>20.977</td>
<td>0.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>n1929_s1/I0</td>
</tr>
<tr>
<td>21.123</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td style=" background: #97FFFF;">n1929_s1/F</td>
</tr>
<tr>
<td>21.126</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>n1929_s0/I0</td>
</tr>
<tr>
<td>21.272</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">n1929_s0/F</td>
</tr>
<tr>
<td>21.377</td>
<td>0.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" font-weight:bold;">dutyCounter_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td>dutyCounter_0_s0/CLK</td>
</tr>
<tr>
<td>21.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dutyCounter_0_s0</td>
</tr>
<tr>
<td>21.132</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46[0][B]</td>
<td>dutyCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 46.945%; route: 0.189, 30.386%; tC2Q: 0.141, 22.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.933%; route: 0.491, 42.067%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_synchronizer_i/state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_synchronizer_i/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[0][A]</td>
<td>can_controller_i/can_synchronizer_i/state_0_s1/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R25C47[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/state_0_s1/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[0][A]</td>
<td>can_controller_i/can_synchronizer_i/n80_s9/I1</td>
</tr>
<tr>
<td>1.472</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C47[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n80_s9/F</td>
</tr>
<tr>
<td>1.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[0][A]</td>
<td>can_controller_i/can_synchronizer_i/state_0_s1/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C47[0][A]</td>
<td>can_controller_i/can_synchronizer_i/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_frame_counter_6_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_frame_counter_6_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_6_s6/CLK</td>
</tr>
<tr>
<td>1.333</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R20C46[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_frame_counter_6_s6/Q</td>
</tr>
<tr>
<td>1.339</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_6_s10/I3</td>
</tr>
<tr>
<td>1.492</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/send_frame_counter_6_s10/F</td>
</tr>
<tr>
<td>1.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_frame_counter_6_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_6_s6/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_6_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C41[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_frame_counter_4_s6/Q</td>
</tr>
<tr>
<td>1.328</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s10/I1</td>
</tr>
<tr>
<td>1.481</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/send_error_frame_counter_4_s10/F</td>
</tr>
<tr>
<td>1.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_frame_counter_4_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/continuous_of_same_level_bit_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/continuous_of_same_level_bit_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>can_controller_i/can_sender_i/continuous_of_same_level_bit_0_s0/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/continuous_of_same_level_bit_0_s0/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>can_controller_i/can_sender_i/n853_s2/I2</td>
</tr>
<tr>
<td>1.477</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n853_s2/F</td>
</tr>
<tr>
<td>1.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/continuous_of_same_level_bit_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>can_controller_i/can_sender_i/continuous_of_same_level_bit_0_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>can_controller_i/can_sender_i/continuous_of_same_level_bit_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_data_generator_i/sleep_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vehicle_data_generator_i/sleep_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>vehicle_data_generator_i/sleep_counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">vehicle_data_generator_i/sleep_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>vehicle_data_generator_i/n167_s3/I0</td>
</tr>
<tr>
<td>1.460</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td style=" background: #97FFFF;">vehicle_data_generator_i/n167_s3/F</td>
</tr>
<tr>
<td>1.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">vehicle_data_generator_i/sleep_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>vehicle_data_generator_i/sleep_counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>vehicle_data_generator_i/sleep_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.245%; route: 0.484, 41.755%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.245%; route: 0.484, 41.755%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[1][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R24C50[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/segment_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.327</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C50[1][A]</td>
<td>can_controller_i/can_synchronizer_i/n532_s3/I3</td>
</tr>
<tr>
<td>1.480</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C50[1][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n532_s3/F</td>
</tr>
<tr>
<td>1.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C50[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/segment_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[1][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C50[1][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R23C51[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/segment_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>can_controller_i/can_synchronizer_i/n531_s3/I0</td>
</tr>
<tr>
<td>1.478</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n531_s3/F</td>
</tr>
<tr>
<td>1.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/segment_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R23C50[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/segment_counter_6_s0/Q</td>
</tr>
<tr>
<td>1.329</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td>can_controller_i/can_synchronizer_i/n529_s2/I3</td>
</tr>
<tr>
<td>1.482</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n529_s2/F</td>
</tr>
<tr>
<td>1.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/segment_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C50[0][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_1_s0/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/continuous_of_recessive_level_1_s0/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>can_controller_i/can_synchronizer_i/n100_s1/I1</td>
</tr>
<tr>
<td>1.478</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n100_s1/F</td>
</tr>
<tr>
<td>1.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/continuous_of_recessive_level_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_1_s0/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C42[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_frame_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.329</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>can_controller_i/can_sender_i/n597_s6/I0</td>
</tr>
<tr>
<td>1.482</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n597_s6/F</td>
</tr>
<tr>
<td>1.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_frame_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_frame_counter_3_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_frame_counter_3_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_3_s6/CLK</td>
</tr>
<tr>
<td>1.333</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C46[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_frame_counter_3_s6/Q</td>
</tr>
<tr>
<td>1.342</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_3_s10/I3</td>
</tr>
<tr>
<td>1.495</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/send_frame_counter_3_s10/F</td>
</tr>
<tr>
<td>1.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_frame_counter_3_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_3_s6/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_3_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_frame_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_frame_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C47[0][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.314</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R24C47[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_frame_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.323</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C47[0][A]</td>
<td>can_controller_i/can_sender_i/n566_s2/I0</td>
</tr>
<tr>
<td>1.476</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C47[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n566_s2/F</td>
</tr>
<tr>
<td>1.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C47[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_frame_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C47[0][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.198</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C47[0][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_frame_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_frame_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R23C47[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_frame_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td>can_controller_i/can_sender_i/n506_s4/I0</td>
</tr>
<tr>
<td>1.478</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n506_s4/F</td>
</tr>
<tr>
<td>1.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_frame_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C47[0][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.776</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dutyPara_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.751</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td>dutyPara_1_s0/CLK</td>
</tr>
<tr>
<td>0.892</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C45[1][A]</td>
<td style=" font-weight:bold;">dutyPara_1_s0/Q</td>
</tr>
<tr>
<td>0.901</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td>n213_s0/I2</td>
</tr>
<tr>
<td>1.054</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td style=" background: #97FFFF;">n213_s0/F</td>
</tr>
<tr>
<td>1.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td style=" font-weight:bold;">dutyPara_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.751</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td>dutyPara_1_s0/CLK</td>
</tr>
<tr>
<td>0.776</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C45[1][A]</td>
<td>dutyPara_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.751, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.751, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.750</td>
<td>0.750</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C52[0][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R18C52[0][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>0.900</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][A]</td>
<td>n163_s2/I0</td>
</tr>
<tr>
<td>1.053</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][A]</td>
<td style=" background: #97FFFF;">n163_s2/F</td>
</tr>
<tr>
<td>1.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.750</td>
<td>0.750</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C52[0][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>0.775</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C52[0][A]</td>
<td>processCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.750, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.750, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.746</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[1][B]</td>
<td>vehicle_speed_1_s0/CLK</td>
</tr>
<tr>
<td>20.890</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C48[1][B]</td>
<td style=" font-weight:bold;">vehicle_speed_1_s0/Q</td>
</tr>
<tr>
<td>21.512</td>
<td>0.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_56_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0/CLK</td>
</tr>
<tr>
<td>21.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_56_s0</td>
</tr>
<tr>
<td>21.232</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.622, 81.201%; tC2Q: 0.144, 18.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.746</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[1][A]</td>
<td>vehicle_speed_4_s0/CLK</td>
</tr>
<tr>
<td>20.890</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C48[1][A]</td>
<td style=" font-weight:bold;">vehicle_speed_4_s0/Q</td>
</tr>
<tr>
<td>21.512</td>
<td>0.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_59_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0/CLK</td>
</tr>
<tr>
<td>21.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_59_s0</td>
</tr>
<tr>
<td>21.232</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.622, 81.201%; tC2Q: 0.144, 18.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_frame_counter_1_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_frame_counter_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_1_s6/CLK</td>
</tr>
<tr>
<td>1.329</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R20C41[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_frame_counter_1_s6/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_1_s11/I2</td>
</tr>
<tr>
<td>1.494</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/send_frame_counter_1_s11/F</td>
</tr>
<tr>
<td>1.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_frame_counter_1_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_1_s6/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_1_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_1_s6/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R24C42[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_frame_counter_1_s6/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_1_s12/I2</td>
</tr>
<tr>
<td>1.483</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/send_error_frame_counter_1_s12/F</td>
</tr>
<tr>
<td>1.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_frame_counter_1_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_1_s6/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_error_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_error_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R25C46[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_counter_7_s0/Q</td>
</tr>
<tr>
<td>1.342</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[0][A]</td>
<td>can_controller_i/can_sender_i/n1282_s0/I2</td>
</tr>
<tr>
<td>1.495</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C46[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n1282_s0/F</td>
</tr>
<tr>
<td>1.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>162</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C46[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>isRotate_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.751</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][B]</td>
<td>isRotate_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R16C45[0][B]</td>
<td style=" font-weight:bold;">isRotate_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>forcedRotationCounter_7_s0/CLK</td>
</tr>
<tr>
<td>0.684</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>forcedRotationCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.751, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.104, 41.935%; tC2Q: 0.144, 58.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>isRotate_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.751</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][B]</td>
<td>isRotate_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R16C45[0][B]</td>
<td style=" font-weight:bold;">isRotate_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td style=" font-weight:bold;">forcedRotationCounter_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td>forcedRotationCounter_8_s0/CLK</td>
</tr>
<tr>
<td>0.684</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[0][B]</td>
<td>forcedRotationCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.751, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.104, 41.935%; tC2Q: 0.144, 58.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>isRotate_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.751</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][B]</td>
<td>isRotate_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R16C45[0][B]</td>
<td style=" font-weight:bold;">isRotate_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>forcedRotationCounter_9_s0/CLK</td>
</tr>
<tr>
<td>0.684</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>forcedRotationCounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.751, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.104, 41.935%; tC2Q: 0.144, 58.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>isRotate_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.751</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][B]</td>
<td>isRotate_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R16C45[0][B]</td>
<td style=" font-weight:bold;">isRotate_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" font-weight:bold;">forcedRotationCounter_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R17C49[0][B]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.753</td>
<td>0.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>forcedRotationCounter_10_s0/CLK</td>
</tr>
<tr>
<td>0.684</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>forcedRotationCounter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.751, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.104, 41.935%; tC2Q: 0.144, 58.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.753, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mult_66_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.787</td>
<td>1.787</td>
<td>tNET</td>
<td>FF</td>
<td>mult_66_s1/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>mult_66_s1/CLK[0]</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mult_66_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>mult_66_s1/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.817</td>
<td>0.817</td>
<td>tNET</td>
<td>FF</td>
<td>mult_66_s1/CLK[0]</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.693</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.943</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>oldHS_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.838</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>oldHS_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.781</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>oldHS_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.703</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tacSWpushed_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.825</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>tacSWpushed_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.778</td>
<td>0.778</td>
<td>tNET</td>
<td>RR</td>
<td>tacSWpushed_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.703</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>oldHS_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.825</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>oldHS_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.778</td>
<td>0.778</td>
<td>tNET</td>
<td>RR</td>
<td>oldHS_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.961</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>oldHS_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.792</td>
<td>1.792</td>
<td>tNET</td>
<td>FF</td>
<td>oldHS_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.753</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>oldHS_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.713</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.963</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>recieveADC_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.794</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>recieveADC_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.758</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>recieveADC_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>analog_scan[5]_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.793</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>analog_scan[5]_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.757</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>analog_scan[5]_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>analog_scan[5]_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.793</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>analog_scan[5]_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.757</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>analog_scan[5]_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>recieveADC_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.793</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>recieveADC_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.757</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>recieveADC_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>162</td>
<td>clk_d</td>
<td>3.971</td>
<td>1.366</td>
</tr>
<tr>
<td>83</td>
<td>AD_CLK_d</td>
<td>1.729</td>
<td>1.994</td>
</tr>
<tr>
<td>39</td>
<td>n576_4</td>
<td>12.047</td>
<td>1.298</td>
</tr>
<tr>
<td>26</td>
<td>send_frame_counter[0]</td>
<td>13.364</td>
<td>1.639</td>
</tr>
<tr>
<td>24</td>
<td>send_frame_counter[1]</td>
<td>14.214</td>
<td>1.855</td>
</tr>
<tr>
<td>23</td>
<td>tseg2_cycle_decrement_4_9</td>
<td>14.159</td>
<td>0.502</td>
</tr>
<tr>
<td>19</td>
<td>n168_6</td>
<td>16.044</td>
<td>0.564</td>
</tr>
<tr>
<td>19</td>
<td>state[2]</td>
<td>3.971</td>
<td>1.846</td>
</tr>
<tr>
<td>19</td>
<td>n1929_3</td>
<td>4.349</td>
<td>0.754</td>
</tr>
<tr>
<td>18</td>
<td>n193_10</td>
<td>17.587</td>
<td>0.735</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R21C43</td>
<td>41.67%</td>
</tr>
<tr>
<td>R21C44</td>
<td>40.28%</td>
</tr>
<tr>
<td>R23C49</td>
<td>40.28%</td>
</tr>
<tr>
<td>R17C50</td>
<td>37.50%</td>
</tr>
<tr>
<td>R23C48</td>
<td>36.11%</td>
</tr>
<tr>
<td>R21C49</td>
<td>36.11%</td>
</tr>
<tr>
<td>R24C49</td>
<td>34.72%</td>
</tr>
<tr>
<td>R21C46</td>
<td>34.72%</td>
</tr>
<tr>
<td>R18C43</td>
<td>34.72%</td>
</tr>
<tr>
<td>R20C42</td>
<td>34.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
