`timescale 1 ps / 1 ps
module module_0 (
    output logic id_1,
    output [id_1 : id_1[1]] id_2,
    id_3
);
  always @(posedge id_3)
    if (id_2) begin
      id_1 = id_2;
    end else if (1'b0) begin
      if (1) begin
        id_4 <= id_4;
        id_4 <= 1'h0;
        if (id_4) begin
          id_4[id_4] <= id_4;
          if (1)
            if (1) begin
              if ('b0)
                if (1'b0) begin
                  id_4 <= id_4;
                end
            end
        end else begin
          if (id_5[id_5]) begin
            id_5 = id_5;
            id_6(id_6, ~id_6[id_6], 1'b0);
            id_5 <= #1 id_6;
            id_5[id_5] <= id_6[1];
          end else begin
            id_5 <= (1);
          end
        end
      end
    end
endmodule
