
main.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <main>:
   0:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
   4:	e28db000 	add	fp, sp, #0
   8:	e24dd00c 	sub	sp, sp, #12
   c:	e59f30b0 	ldr	r3, [pc, #176]	; c4 <main+0xc4>
  10:	e5933000 	ldr	r3, [r3]
  14:	e59f20a8 	ldr	r2, [pc, #168]	; c4 <main+0xc4>
  18:	e3833004 	orr	r3, r3, #4
  1c:	e5823000 	str	r3, [r2]
  20:	e59f30a0 	ldr	r3, [pc, #160]	; c8 <main+0xc8>
  24:	e5933000 	ldr	r3, [r3]
  28:	e59f2098 	ldr	r2, [pc, #152]	; c8 <main+0xc8>
  2c:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
  30:	e5823000 	str	r3, [r2]
  34:	e59f308c 	ldr	r3, [pc, #140]	; c8 <main+0xc8>
  38:	e5933000 	ldr	r3, [r3]
  3c:	e59f2084 	ldr	r2, [pc, #132]	; c8 <main+0xc8>
  40:	e3833602 	orr	r3, r3, #2097152	; 0x200000
  44:	e5823000 	str	r3, [r2]
  48:	e59f307c 	ldr	r3, [pc, #124]	; cc <main+0xcc>
  4c:	e5932000 	ldr	r2, [r3]
  50:	e1d230b0 	ldrh	r3, [r2]
  54:	e3833a02 	orr	r3, r3, #8192	; 0x2000
  58:	e1c230b0 	strh	r3, [r2]
  5c:	e3a03000 	mov	r3, #0
  60:	e50b3008 	str	r3, [fp, #-8]
  64:	ea000002 	b	74 <main+0x74>
  68:	e51b3008 	ldr	r3, [fp, #-8]
  6c:	e2833001 	add	r3, r3, #1
  70:	e50b3008 	str	r3, [fp, #-8]
  74:	e51b3008 	ldr	r3, [fp, #-8]
  78:	e59f2050 	ldr	r2, [pc, #80]	; d0 <main+0xd0>
  7c:	e1530002 	cmp	r3, r2
  80:	dafffff8 	ble	68 <main+0x68>
  84:	e59f3040 	ldr	r3, [pc, #64]	; cc <main+0xcc>
  88:	e5932000 	ldr	r2, [r3]
  8c:	e1d230b0 	ldrh	r3, [r2]
  90:	e3c33a02 	bic	r3, r3, #8192	; 0x2000
  94:	e1c230b0 	strh	r3, [r2]
  98:	e3a03000 	mov	r3, #0
  9c:	e50b300c 	str	r3, [fp, #-12]
  a0:	ea000002 	b	b0 <main+0xb0>
  a4:	e51b300c 	ldr	r3, [fp, #-12]
  a8:	e2833001 	add	r3, r3, #1
  ac:	e50b300c 	str	r3, [fp, #-12]
  b0:	e51b300c 	ldr	r3, [fp, #-12]
  b4:	e59f2014 	ldr	r2, [pc, #20]	; d0 <main+0xd0>
  b8:	e1530002 	cmp	r3, r2
  bc:	dafffff8 	ble	a4 <main+0xa4>
  c0:	eaffffe0 	b	48 <main+0x48>
  c4:	40021018 	andmi	r1, r2, r8, lsl r0
  c8:	40010804 	andmi	r0, r1, r4, lsl #16
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00001387 	andeq	r1, r0, r7, lsl #7

Disassembly of section .data:

00000000 <R_ODR>:
   0:	4001080c 	andmi	r0, r1, ip, lsl #16

00000004 <g_variables>:
   4:	Address 0x00000004 is out of bounds.


Disassembly of section .rodata:

00000000 <const_variables>:
   0:	Address 0x00000000 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3720 	eorcc	r3, sp, #32, 14	; 0x800000
  30:	2d373130 	ldfcss	f3, [r7, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e372029 	cdpcs	0, 3, cr2, cr7, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	37313032 			; <UNDEFINED> instruction: 0x37313032
  48:	34303930 	ldrtcc	r3, [r0], #-2352	; 0xfffff6d0
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <g_variables+0x80a5ec>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	65626d65 	strbvs	r6, [r2, #-3429]!	; 0xfffff29b
  60:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  64:	622d372d 	eorvs	r3, sp, #11796480	; 0xb40000
  68:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  6c:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  70:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  74:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  78:	30323535 	eorscc	r3, r2, r5, lsr r5
  7c:	Address 0x0000007c is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002f41 	andeq	r2, r0, r1, asr #30
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000025 	andeq	r0, r0, r5, lsr #32
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	4d445437 	cfstrdmi	mvd5, [r4, #-220]	; 0xffffff24
  18:	02060049 	andeq	r0, r6, #73	; 0x49
  1c:	01090108 	tsteq	r9, r8, lsl #2
  20:	01140412 	tsteq	r4, r2, lsl r4
  24:	03170115 	tsteq	r7, #1073741829	; 0x40000005
  28:	01190118 	tsteq	r9, r8, lsl r1
  2c:	061e011a 			; <UNDEFINED> instruction: 0x061e011a
