{"vcs1":{"timestamp_begin":1684310295.537833159, "rt":2.72, "ut":0.38, "st":0.21}}
{"vcselab":{"timestamp_begin":1684310298.349845647, "rt":1.29, "ut":0.42, "st":0.17}}
{"link":{"timestamp_begin":1684310299.716208971, "rt":0.50, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684310294.898999765}
{"VCS_COMP_START_TIME": 1684310294.898999765}
{"VCS_COMP_END_TIME": 1684310301.708397096}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330604}}
{"stitch_vcselab": {"peak_mem": 211964}}
