FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$CLOCKS$I2$DATARDY";
2"UN$1$MICROZEDMODULE$I1$MTCAMIMICDATARDY";
3"UN$1$CAENCOMS$I8$DATARDY";
4"SR_CLK";
5"SR_DATA";
6"UN$1$GENERALUTILITIES$I4$GENERICPULSEIN";
7"UN$1$GENERALUTILITIES$I4$GENERICDELAYIN";
8"GENERIC_DELAY_IN";
9"UN$1$HCT238$I53$A0";
10"UN$1$HCT238$I53$A1";
11"UN$1$HCT238$I53$A2";
12"SPKR";
13"UN$1$CNTRLREGISTER$I10$DATARDY";
14"UN$1$CNTRLREGISTER$I10$REGVAL";
15"UN$1$CNTRLREGISTER$I10$READBIT";
16"UN$1$CLOCKS$I2$CLK100TTL";
17"UN$1$EXTTRIGS$I70$EXTTRIGOUT";
18"UN$1$CAENCOMS$I8$GTTTL";
19"UN$1$CNTRLREGISTER$I10$ECALENABLE";
20"UN$1$EXTTRIGS$I70$EXTTRIGIN";
21"RIBBON_PULSE_IN_P";
22"GND\G";
23"LE_GEN_UTILS";
24"LE_MTCA_MIMIC";
25"LE_GT_DELAYS";
26"UN$1$CAENCOMS$I8$SYNC24LVDSP";
27"GENERIC_DELAY_OUT";
28"UN$1$CAENCOMS$I8$GT2P";
29"ECL_TO_NIM_IN";
30"UN$1$CLOCKS$I2$CLKSEL";
31"CLK100_N";
32"GENERIC_PULSE_OUT";
33"ECL_TO_NIM_OUT";
34"ECL_TO_LVDS_OUT_P";
35"UN$1$CLOCKS$I2$TUBCLKIN";
36"CLK100_P";
37"NIM_TO_ECL_IN";
38"PULSE_INV_N";
39"UN$1$INPORT$I66$A";
40"UN$1$CNTRLREGISTER$I10$LOSEL";
41"LE_CAEN";
42"PULSE_INV_OUT";
43"RIBBON_PULSE_OUT_N";
44"RIBBON_PULSE_OUT_P";
45"MTCD_LO*";
46"UN$1$CAENCOMS$I8$SYNCLVDSP";
47"UN$1$CAENCOMS$I8$SYNCLVDSN";
48"UN$1$CAENCOMS$I8$GTNIM";
49"LE_CNTRL_REG";
50"UN$1$CAENCOMS$I8$GTN";
51"UN$1$CAENCOMS$I8$PULSEINANAL";
52"UN$1$LOGEN$I13$DGT2";
53"UN$1$LOGEN$I13$LOSTAR2";
54"UN$1$CAENCOMS$I8$CAENOUTANAL";
55"UN$1$CAENCOMS$I8$SYNCP";
56"UN$1$CAENCOMS$I8$SYNCN";
57"UN$1$CAENCOMS$I8$SYNC24P";
58"UN$1$CAENCOMS$I8$GTP";
59"UN$1$CAENCOMS$I8$SYNC24N";
60"UN$1$CAENCOMS$I8$SYNC24LVDSN";
61"UN$1$CAENCOMS$I8$SCOPEOUTANAL";
62"UN$1$LOGEN$I13$LOSTAROUTN";
63"UN$1$LOGEN$I13$DGTN";
64"UN$1$LOGEN$I13$DGTP";
65"UN$1$INPORT$I65$A";
66"UN$1$MTCAMIMIC$I3$TRIG1OUTP";
67"UN$1$MTCAMIMIC$I3$TRIG1OUTN";
68"UN$1$MTCAMIMIC$I3$TRIG2OUTN";
69"UN$1$MTCAMIMIC$I3$TRIG2OUTP";
70"UN$1$ECALCONTROL$I6$EXTPEDIN";
71"UN$1$ECALCONTROL$I6$EXTPEDOUT";
72"UN$1$LOGEN$I13$LOSTAROUTP";
73"VCC\G";
74"VCC\G";
75"ECL_TO_LVDS_OUT_N";
76"ECL_TO_TTL_OUT";
77"NIM_TO_ECL_OUT";
78"TTL_TO_ECL_OUT";
79"LVDS_TO_ECL_OUT";
80"TTL_TO_ECL_IN";
81"LVDS_TO_ECL_IN_P";
82"LVDS_TO_ECL_IN_N";
83"ECL_TO_TTL_IN";
84"ECL_TO_LVDS_IN";
85"RIBBON_PULSE_IN_N";
%"MICROZED_MODULE"
"1","(-500,2775)","0","tubii_tk2_lib","I1";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"EXT_TRIG<0..15>"
VHDL_MODE"IN"17;
"CLK100_IN"
VHDL_MODE"IN"16;
"READ_CNTRL_REG_BIT"
VHDL_MODE"OUT"15;
"CNTRL_REG_CHK"
VHDL_MODE"IN"14;
"CNTRL_RDY"
VHDL_MODE"OUT"13;
"SPKR"
VHDL_MODE"OUT"12;
"LE<2>"
VHDL_MODE"OUT"11;
"LE<1>"
VHDL_MODE"OUT"10;
"LE<0>"
VHDL_MODE"OUT"9;
"GENERIC_DELAY_IN"
VHDL_MODE"IN"8;
"GENERIC_DELAY_OUT"
VHDL_MODE"OUT"7;
"GENERIC_PULSE"
VHDL_MODE"OUT"6;
"DATA"
VHDL_MODE"OUT"5;
"CLK"
VHDL_MODE"OUT"4;
"CAEN_DATA_RDY"
VHDL_MODE"OUT"3;
"MTCA_MIMIC_DATA_RDY"
VHDL_MODE"OUT"2;
"CLOCKS_DATA_RDY"
VHDL_MODE"OUT"1;
%"CNTRL_REGISTER"
"1","(1950,4325)","0","tubii_tk2_lib","I10";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"DATA_RDY"
VHDL_MODE"IN"13;
"REG_VAL"
VHDL_MODE"OUT"14;
"DISPLAY<1..3>"
VHDL_MODE"OUT"0;
"ECAL_ENABLE"
VHDL_MODE"OUT"19;
"LO_SEL"
VHDL_MODE"OUT"40;
"DEFAULT_CLK_SEL"
VHDL_MODE"OUT"30;
"READ_BIT"
VHDL_MODE"IN"15;
"LE"
VHDL_MODE"IN"49;
"CLK"
VHDL_MODE"IN"4;
"DATA"
VHDL_MODE"IN"5;
%"TUBII_SPKR"
"1","(-3100,300)","2","tubii_tk2_lib","I11";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"SPKR_SIG"
VHDL_MODE"IN"12;
%"BASELINE_BUFFER"
"1","(-3850,375)","0","tubii_tk2_lib","I12";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
%"LO_GEN"
"1","(1875,2075)","0","tubii_tk2_lib","I13";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"DGT2"
VHDL_MODE"OUT"52;
"LO_STAR2"
VHDL_MODE"OUT"53;
"LO_STAR_OUT_N \B"
VHDL_MODE"OUT"62;
"LO_STAR_OUT_P"
VHDL_MODE"OUT"72;
"GT_TTL"
VHDL_MODE"IN"18;
"CLK"
VHDL_MODE"IN"4;
"DATA"
VHDL_MODE"IN"5;
"LE"
VHDL_MODE"IN"25;
"LO_SEL"
VHDL_MODE"IN"40;
"MTCD_LO* \B"
VHDL_MODE"IN"45;
"DGT_P"
VHDL_MODE"OUT"64;
"DGT_N \B"
VHDL_MODE"OUT"63;
%"INPORT"
"1","(-4250,2750)","0","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"80;
%"INPORT"
"1","(-4250,2675)","0","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"81;
%"INPORT"
"1","(-4250,2625)","0","standard","I16";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"82;
%"INPORT"
"1","(-4250,2525)","0","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"37;
%"INPORT"
"1","(-4250,2450)","0","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"83;
%"INPORT"
"1","(-4250,2375)","0","standard","I19";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"84;
%"CLOCKS"
"1","(-3050,4450)","0","tubii_tk2_lib","I2";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"DATA_RDY"
VHDL_MODE"IN"1;
"CLK100_TTL"
VHDL_MODE"OUT"16;
"CLK_100_N \B"
VHDL_MODE"OUT"31;
"CLK100_P"
VHDL_MODE"OUT"36;
"CLK_SEL"
VHDL_MODE"IN"30;
"TUB_CLK_IN"
VHDL_MODE"OUT"35;
%"INPORT"
"1","(-4250,2300)","0","standard","I20";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"29;
%"OUTPORT"
"1","(-1675,2950)","0","standard","I21";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"78;
%"OUTPORT"
"1","(-1675,2775)","0","standard","I23";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"79;
%"OUTPORT"
"1","(-1675,2600)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"77;
%"OUTPORT"
"1","(-1675,2500)","0","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"76;
%"OUTPORT"
"1","(-1675,2425)","0","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"34;
%"OUTPORT"
"1","(-1675,2350)","0","standard","I28";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"75;
%"OUTPORT"
"1","(-1675,2275)","0","standard","I29";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"33;
%"MTCA_MIMIC"
"1","(-650,475)","0","tubii_tk2_lib","I3";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"DATA_RDY"
VHDL_MODE"IN"2;
"DATA"
VHDL_MODE"IN"5;
"CLK"
VHDL_MODE"IN"4;
"LE"
VHDL_MODE"IN"24;
"PULSE2_ANAL"
VHDL_MODE"IN"39;
"PULSE1_ANAL"
VHDL_MODE"IN"65;
"LO* \B"
VHDL_MODE"IN"53;
"GT"
VHDL_MODE"IN"28;
"DGT"
VHDL_MODE"IN"52;
"TRIG2_OUT_N \B"
VHDL_MODE"OUT"68;
"TRIG2_OUT_P"
VHDL_MODE"OUT"69;
"TRIG1_OUT_N \B"
VHDL_MODE"OUT"67;
"TRIG1_OUT_P"
VHDL_MODE"OUT"66;
%"INPORT"
"1","(-4225,2850)","0","standard","I30";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"38;
%"INPORT"
"1","(-4225,2900)","0","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"85;
%"INPORT"
"1","(-4225,2975)","0","standard","I32";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"21;
%"INPORT"
"1","(-1800,3850)","0","standard","I33";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"OUTPORT"
"1","(-1650,3125)","0","standard","I34";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"42;
%"OUTPORT"
"1","(-1650,3225)","0","standard","I35";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"43;
%"OUTPORT"
"1","(-1650,3325)","0","standard","I36";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"44;
%"OUTPORT"
"1","(-1650,3400)","0","standard","I37";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"27;
%"OUTPORT"
"1","(-1650,3475)","0","standard","I38";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"32;
%"INPORT"
"1","(925,3650)","0","standard","I39";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"55;
%"GENERAL_UTILITIES"
"1","(-2700,2675)","0","tubii_tk2_lib","I4";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"ECL_TO_NIM_OUT"
VHDL_MODE"OUT"33;
"ECL_TO_LVDS_OUT_N \B"
VHDL_MODE"OUT"75;
"ECL_TO_LVDS_OUT_P"
VHDL_MODE"OUT"34;
"ECL_TO_TTL_OUT"
VHDL_MODE"OUT"76;
"NIM_TO_ECL_OUT"
VHDL_MODE"OUT"77;
"PULSE_INV_OUT"
VHDL_MODE"OUT"42;
"RIBBON_PULSE_OUT_N \B"
VHDL_MODE"OUT"43;
"RIBBON_PULSE_OUT_P"
VHDL_MODE"OUT"44;
"GENERIC_DELAY_OUT"
VHDL_MODE"OUT"27;
"GENERIC_PULSE_OUT"
VHDL_MODE"OUT"32;
"TTL_TO_ECL_OUT"
VHDL_MODE"OUT"78;
"LVDS_TO_ECL_OUT"
VHDL_MODE"OUT"79;
"GENERIC_PULSE_IN"
VHDL_MODE"IN"6;
"GENERIC_DELAY_IN"
VHDL_MODE"IN"7;
"TTL_TO_ECL_IN"
VHDL_MODE"IN"80;
"LVDS_TO_ECL_IN_P"
VHDL_MODE"IN"81;
"LVDS_TO_ECL_IN_N \B"
VHDL_MODE"IN"82;
"NIM_TO_ECL_IN"
VHDL_MODE"IN"37;
"ECL_TO_TTL_IN"
VHDL_MODE"IN"83;
"ECL_TO_LVDS_IN"
VHDL_MODE"IN"84;
"ECL_TO_NIM_IN"
VHDL_MODE"IN"29;
"PULSE_INV_IN"
VHDL_MODE"IN"38;
"RIBBON_PULSE_IN_N \B"
VHDL_MODE"IN"85;
"CLK"
VHDL_MODE"IN"4;
"LE"
VHDL_MODE"IN"23;
"RIBBON_PULSE_IN_P"
VHDL_MODE"IN"21;
"DATA"
VHDL_MODE"IN"5;
%"INPORT"
"1","(925,3600)","0","standard","I40";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"56;
%"INPORT"
"1","(925,3475)","0","standard","I41";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"57;
%"INPORT"
"1","(925,3425)","0","standard","I42";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"59;
%"INPORT"
"1","(950,3275)","0","standard","I43";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"58;
%"INPORT"
"1","(950,3200)","0","standard","I44";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"50;
%"INPORT"
"1","(925,3075)","0","standard","I45";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"51;
%"OUTPORT"
"1","(3200,2925)","0","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"54;
%"OUTPORT"
"1","(3200,2975)","0","standard","I47";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"61;
%"OUTPORT"
"1","(3150,3275)","0","standard","I48";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"48;
%"OUTPORT"
"1","(3150,3375)","0","standard","I49";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"60;
%"POWER"
"1","(3225,925)","0","tubii_tk2_lib","I5";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
%"OUTPORT"
"1","(3150,3425)","0","standard","I50";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"26;
%"OUTPORT"
"1","(3125,3525)","0","standard","I51";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"47;
%"OUTPORT"
"1","(3125,3600)","0","standard","I52";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"46;
%"HCT238"
"1","(450,2625)","0","ttl","I53";
;
PACK_TYPE"TSSOP"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200";
"A2"11;
"A1"10;
"A0"9;
"E3"22;
"E2 \B"74;
"E1 \B"73;
"Y7"0;
"Y6"0;
"Y5"0;
"Y4"23;
"Y3"24;
"Y2"25;
"Y1"41;
"Y0"49;
%"INPORT"
"1","(950,1875)","0","standard","I54";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"45;
%"OUTPORT"
"1","(2875,2375)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"64;
%"OUTPORT"
"1","(2875,2300)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"63;
%"OUTPORT"
"1","(2875,2200)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"72;
%"OUTPORT"
"1","(2875,2075)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"62;
%"OUTPORT"
"1","(2425,1200)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"71;
%"ECAL_CONTROL"
"1","(1400,1150)","0","tubii_tk2_lib","I6";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"EXT_PED_OUT"
VHDL_MODE"OUT"71;
"EXT_PED_IN"
VHDL_MODE"IN"70;
"GT"
VHDL_MODE"IN"28;
"ECAL_ACTIVE"
VHDL_MODE"IN"19;
%"INPORT"
"1","(350,1050)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"70;
%"OUTPORT"
"1","(375,450)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"69;
%"OUTPORT"
"1","(375,350)","0","standard","I62";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"68;
%"OUTPORT"
"1","(375,700)","0","standard","I63";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"66;
%"OUTPORT"
"1","(375,625)","0","standard","I64";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"67;
%"INPORT"
"1","(-1725,1000)","0","standard","I65";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"65;
%"INPORT"
"1","(-1725,875)","0","standard","I66";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"39;
%"INPORT"
"1","(-4175,4300)","0","standard","I67";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"35;
%"OUTPORT"
"1","(-2100,4525)","0","standard","I68";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"31;
%"OUTPORT"
"1","(-2100,4600)","0","standard","I69";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"36;
%"EXT_TRIGS"
"1","(-3300,1225)","0","tubii_tk2_lib","I70";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"EXT_TRIG_OUT<0..15>"
VHDL_MODE"IN"17;
"EXT_TRIG_IN<0..15>"
VHDL_MODE"IN"20;
%"INPORT"
"1","(-4200,1325)","0","standard","I71";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"20;
%"CAEN_COMS"
"1","(2050,3100)","0","tubii_tk2_lib","I8";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"GT2_N \B"
VHDL_MODE"OUT"0;
"GT2_P"
VHDL_MODE"OUT"28;
"GT_TTL"
VHDL_MODE"OUT"18;
"GT_NIM"
VHDL_MODE"OUT"48;
"SCOPE_OUT_ANAL<0..7>"
VHDL_MODE"OUT"61;
"SYNC24_LVDS_N \B"
VHDL_MODE"OUT"60;
"SYNC24_LVDS_P"
VHDL_MODE"OUT"26;
"SYNC_LVDS_N \B"
VHDL_MODE"OUT"47;
"SYNC_LVDS_P"
VHDL_MODE"OUT"46;
"DATA_RDY"
VHDL_MODE"IN"3;
"LE"
VHDL_MODE"IN"41;
"CLK"
VHDL_MODE"IN"4;
"DATA"
VHDL_MODE"IN"5;
"PULSE_IN_ANAL<0..11>"
VHDL_MODE"IN"51;
"SYNC24_N \B"
VHDL_MODE"IN"59;
"GT_N \B"
VHDL_MODE"IN"50;
"GT_P"
VHDL_MODE"IN"58;
"SYNC24_P"
VHDL_MODE"IN"57;
"SYNC_N \B"
VHDL_MODE"IN"56;
"SYNC_P"
VHDL_MODE"IN"55;
"CAEN_OUT_ANAL<0..7>"
VHDL_MODE"OUT"54;
%"ELLIE_COMS"
"1","(-550,4375)","0","tubii_tk2_lib","I9";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
END.
