{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620848879094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620848879094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 12 21:47:58 2021 " "Processing started: Wed May 12 21:47:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620848879094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848879094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED_ON -c LED_ON " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED_ON -c LED_ON" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848879094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620848880359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_on.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_on.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_ON-structural " "Found design unit 1: LED_ON-structural" {  } { { "LED_ON.vhd" "" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848893235 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_ON " "Found entity 1: LED_ON" {  } { { "LED_ON.vhd" "" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848893235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848893235 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/7_SEG.vhd " "Can't analyze file -- file output_files/7_SEG.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1620848893266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/seg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file output_files/seg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848893360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 afficheur-structural " "Found design unit 1: afficheur-structural" {  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848893469 ""} { "Info" "ISGN_ENTITY_NAME" "1 afficheur " "Found entity 1: afficheur" {  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848893469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848893469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockM-structural " "Found design unit 1: clockM-structural" {  } { { "clock.vhd" "" { Text "Z:/VHDL/projet/LED ON/clock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848893610 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockM " "Found entity 1: clockM" {  } { { "clock.vhd" "" { Text "Z:/VHDL/projet/LED ON/clock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848893610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848893610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_afficheur-structural " "Found design unit 1: clock_afficheur-structural" {  } { { "clock_afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/clock_afficheur.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848893751 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_afficheur " "Found entity 1: clock_afficheur" {  } { { "clock_afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/clock_afficheur.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848893751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848893751 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "EtatFey.vhd " "Can't analyze file -- file EtatFey.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1620848893782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etatfeu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file etatfeu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EtatFeu-structural " "Found design unit 1: EtatFeu-structural" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848893891 ""} { "Info" "ISGN_ENTITY_NAME" "1 EtatFeu " "Found entity 1: EtatFeu" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848893891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848893891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_value-structural " "Found design unit 1: max_value-structural" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848894001 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_value " "Found entity 1: max_value" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848894001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848894001 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clockDecompte.vhd " "Can't analyze file -- file clockDecompte.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1620848894047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "affichagetemps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file affichagetemps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AffichageTemps-structural " "Found design unit 1: AffichageTemps-structural" {  } { { "AffichageTemps.vhd" "" { Text "Z:/VHDL/projet/LED ON/AffichageTemps.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848894141 ""} { "Info" "ISGN_ENTITY_NAME" "1 AffichageTemps " "Found entity 1: AffichageTemps" {  } { { "AffichageTemps.vhd" "" { Text "Z:/VHDL/projet/LED ON/AffichageTemps.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848894141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848894141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED_ON " "Elaborating entity \"LED_ON\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620848896079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clockM clockM:fS1 A:structural " "Elaborating entity \"clockM\" using architecture \"A:structural\" for hierarchy \"clockM:fS1\"" {  } { { "LED_ON.vhd" "fS1" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620848896204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "EtatFeu EtatFeu:fs2 A:structural " "Elaborating entity \"EtatFeu\" using architecture \"A:structural\" for hierarchy \"EtatFeu:fs2\"" {  } { { "LED_ON.vhd" "fs2" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620848896391 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count2 EtatFeu.vhd(37) " "VHDL Process Statement warning at EtatFeu.vhd(37): signal \"count2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620848896391 "|LED_ON|EtatFeu:fs2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count2 EtatFeu.vhd(38) " "VHDL Process Statement warning at EtatFeu.vhd(38): signal \"count2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620848896391 "|LED_ON|EtatFeu:fs2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "max_value max_value:fs2_value A:structural " "Elaborating entity \"max_value\" using architecture \"A:structural\" for hierarchy \"max_value:fs2_value\"" {  } { { "LED_ON.vhd" "fs2_value" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620848896548 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "maxV max_value.vhd(30) " "VHDL Process Statement warning at max_value.vhd(30): inferring latch(es) for signal or variable \"maxV\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620848896548 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp max_value.vhd(30) " "VHDL Process Statement warning at max_value.vhd(30): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620848896548 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR1 max_value.vhd(30) " "VHDL Process Statement warning at max_value.vhd(30): inferring latch(es) for signal or variable \"LEDR1\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620848896548 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDO1 max_value.vhd(30) " "VHDL Process Statement warning at max_value.vhd(30): inferring latch(es) for signal or variable \"LEDO1\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620848896548 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDV1 max_value.vhd(30) " "VHDL Process Statement warning at max_value.vhd(30): inferring latch(es) for signal or variable \"LEDV1\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620848896548 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR2 max_value.vhd(30) " "VHDL Process Statement warning at max_value.vhd(30): inferring latch(es) for signal or variable \"LEDR2\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620848896548 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDO2 max_value.vhd(30) " "VHDL Process Statement warning at max_value.vhd(30): inferring latch(es) for signal or variable \"LEDO2\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620848896548 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDV2 max_value.vhd(30) " "VHDL Process Statement warning at max_value.vhd(30): inferring latch(es) for signal or variable \"LEDV2\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620848896548 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDV2 max_value.vhd(30) " "Inferred latch for \"LEDV2\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896548 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDO2 max_value.vhd(30) " "Inferred latch for \"LEDO2\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896548 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR2 max_value.vhd(30) " "Inferred latch for \"LEDR2\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896548 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDV1 max_value.vhd(30) " "Inferred latch for \"LEDV1\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896548 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDO1 max_value.vhd(30) " "Inferred latch for \"LEDO1\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896548 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR1 max_value.vhd(30) " "Inferred latch for \"LEDR1\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] max_value.vhd(30) " "Inferred latch for \"temp\[3\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] max_value.vhd(30) " "Inferred latch for \"temp\[2\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] max_value.vhd(30) " "Inferred latch for \"temp\[1\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] max_value.vhd(30) " "Inferred latch for \"temp\[0\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[0\] max_value.vhd(30) " "Inferred latch for \"maxV\[0\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[1\] max_value.vhd(30) " "Inferred latch for \"maxV\[1\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[2\] max_value.vhd(30) " "Inferred latch for \"maxV\[2\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[3\] max_value.vhd(30) " "Inferred latch for \"maxV\[3\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[4\] max_value.vhd(30) " "Inferred latch for \"maxV\[4\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[5\] max_value.vhd(30) " "Inferred latch for \"maxV\[5\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[6\] max_value.vhd(30) " "Inferred latch for \"maxV\[6\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[7\] max_value.vhd(30) " "Inferred latch for \"maxV\[7\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[8\] max_value.vhd(30) " "Inferred latch for \"maxV\[8\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[9\] max_value.vhd(30) " "Inferred latch for \"maxV\[9\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[10\] max_value.vhd(30) " "Inferred latch for \"maxV\[10\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[11\] max_value.vhd(30) " "Inferred latch for \"maxV\[11\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[12\] max_value.vhd(30) " "Inferred latch for \"maxV\[12\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[13\] max_value.vhd(30) " "Inferred latch for \"maxV\[13\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[14\] max_value.vhd(30) " "Inferred latch for \"maxV\[14\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[15\] max_value.vhd(30) " "Inferred latch for \"maxV\[15\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[16\] max_value.vhd(30) " "Inferred latch for \"maxV\[16\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[17\] max_value.vhd(30) " "Inferred latch for \"maxV\[17\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[18\] max_value.vhd(30) " "Inferred latch for \"maxV\[18\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[19\] max_value.vhd(30) " "Inferred latch for \"maxV\[19\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[20\] max_value.vhd(30) " "Inferred latch for \"maxV\[20\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[21\] max_value.vhd(30) " "Inferred latch for \"maxV\[21\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[22\] max_value.vhd(30) " "Inferred latch for \"maxV\[22\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[23\] max_value.vhd(30) " "Inferred latch for \"maxV\[23\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[24\] max_value.vhd(30) " "Inferred latch for \"maxV\[24\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[25\] max_value.vhd(30) " "Inferred latch for \"maxV\[25\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[26\] max_value.vhd(30) " "Inferred latch for \"maxV\[26\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[27\] max_value.vhd(30) " "Inferred latch for \"maxV\[27\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[28\] max_value.vhd(30) " "Inferred latch for \"maxV\[28\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[29\] max_value.vhd(30) " "Inferred latch for \"maxV\[29\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[30\] max_value.vhd(30) " "Inferred latch for \"maxV\[30\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[31\] max_value.vhd(30) " "Inferred latch for \"maxV\[31\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896563 "|LED_ON|max_value:fs2_value"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "afficheur max_value:fs2_value\|afficheur:fState A:structural " "Elaborating entity \"afficheur\" using architecture \"A:structural\" for hierarchy \"max_value:fs2_value\|afficheur:fState\"" {  } { { "max_value.vhd" "fState" { Text "Z:/VHDL/projet/LED ON/max_value.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620848896657 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable afficheur.vhd(16) " "VHDL Process Statement warning at afficheur.vhd(16): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620848896657 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resultS afficheur.vhd(14) " "VHDL Process Statement warning at afficheur.vhd(14): inferring latch(es) for signal or variable \"resultS\", which holds its previous value in one or more paths through the process" {  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620848896657 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[0\] afficheur.vhd(14) " "Inferred latch for \"resultS\[0\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896673 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[1\] afficheur.vhd(14) " "Inferred latch for \"resultS\[1\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896673 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[2\] afficheur.vhd(14) " "Inferred latch for \"resultS\[2\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896673 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[3\] afficheur.vhd(14) " "Inferred latch for \"resultS\[3\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896673 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[4\] afficheur.vhd(14) " "Inferred latch for \"resultS\[4\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896673 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[5\] afficheur.vhd(14) " "Inferred latch for \"resultS\[5\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896673 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[6\] afficheur.vhd(14) " "Inferred latch for \"resultS\[6\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896673 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[7\] afficheur.vhd(14) " "Inferred latch for \"resultS\[7\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896673 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AffichageTemps AffichageTemps:fs3_Temps A:structural " "Elaborating entity \"AffichageTemps\" using architecture \"A:structural\" for hierarchy \"AffichageTemps:fs3_Temps\"" {  } { { "LED_ON.vhd" "fs3_Temps" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620848896923 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable1 AffichageTemps.vhd(15) " "VHDL Process Statement warning at AffichageTemps.vhd(15): inferring latch(es) for signal or variable \"enable1\", which holds its previous value in one or more paths through the process" {  } { { "AffichageTemps.vhd" "" { Text "Z:/VHDL/projet/LED ON/AffichageTemps.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620848896923 "|LED_ON|AffichageTemps:fs3_Temps"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable2 AffichageTemps.vhd(15) " "VHDL Process Statement warning at AffichageTemps.vhd(15): inferring latch(es) for signal or variable \"enable2\", which holds its previous value in one or more paths through the process" {  } { { "AffichageTemps.vhd" "" { Text "Z:/VHDL/projet/LED ON/AffichageTemps.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620848896923 "|LED_ON|AffichageTemps:fs3_Temps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable2 AffichageTemps.vhd(15) " "Inferred latch for \"enable2\" at AffichageTemps.vhd(15)" {  } { { "AffichageTemps.vhd" "" { Text "Z:/VHDL/projet/LED ON/AffichageTemps.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896923 "|LED_ON|AffichageTemps:fs3_Temps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable1 AffichageTemps.vhd(15) " "Inferred latch for \"enable1\" at AffichageTemps.vhd(15)" {  } { { "AffichageTemps.vhd" "" { Text "Z:/VHDL/projet/LED ON/AffichageTemps.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848896923 "|LED_ON|AffichageTemps:fs3_Temps"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "max_value:fs2_value\|afficheur:fState\|resultS\[0\] " "LATCH primitive \"max_value:fs2_value\|afficheur:fState\|resultS\[0\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620848897782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "max_value:fs2_value\|afficheur:fState\|resultS\[1\] " "LATCH primitive \"max_value:fs2_value\|afficheur:fState\|resultS\[1\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620848897782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "max_value:fs2_value\|afficheur:fState\|resultS\[2\] " "LATCH primitive \"max_value:fs2_value\|afficheur:fState\|resultS\[2\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620848897782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "max_value:fs2_value\|afficheur:fState\|resultS\[3\] " "LATCH primitive \"max_value:fs2_value\|afficheur:fState\|resultS\[3\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620848897782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "max_value:fs2_value\|afficheur:fState\|resultS\[4\] " "LATCH primitive \"max_value:fs2_value\|afficheur:fState\|resultS\[4\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620848897782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "max_value:fs2_value\|afficheur:fState\|resultS\[5\] " "LATCH primitive \"max_value:fs2_value\|afficheur:fState\|resultS\[5\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620848897782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "max_value:fs2_value\|afficheur:fState\|resultS\[6\] " "LATCH primitive \"max_value:fs2_value\|afficheur:fState\|resultS\[6\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620848897782 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "EtatFeu:fs2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"EtatFeu:fs2\|Mod0\"" {  } { { "EtatFeu.vhd" "Mod0" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620848897985 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "EtatFeu:fs2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"EtatFeu:fs2\|Div0\"" {  } { { "EtatFeu.vhd" "Div0" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620848897985 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620848897985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EtatFeu:fs2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"EtatFeu:fs2\|lpm_divide:Mod0\"" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620848898220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EtatFeu:fs2\|lpm_divide:Mod0 " "Instantiated megafunction \"EtatFeu:fs2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620848898220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620848898220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620848898220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620848898220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620848898220 ""}  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620848898220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "Z:/VHDL/projet/LED ON/db/lpm_divide_25o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848898438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848898438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "Z:/VHDL/projet/LED ON/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848898688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848898688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "Z:/VHDL/projet/LED ON/db/alt_u_div_ske.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848899032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848899032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "Z:/VHDL/projet/LED ON/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848899376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848899376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "Z:/VHDL/projet/LED ON/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848899720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848899720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "Z:/VHDL/projet/LED ON/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848900032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848900032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EtatFeu:fs2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"EtatFeu:fs2\|lpm_divide:Div0\"" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620848900267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EtatFeu:fs2\|lpm_divide:Div0 " "Instantiated megafunction \"EtatFeu:fs2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620848900267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620848900267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620848900267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620848900267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620848900267 ""}  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620848900267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "Z:/VHDL/projet/LED ON/db/lpm_divide_fbo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848900501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848900501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "Z:/VHDL/projet/LED ON/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848900782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848900782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "Z:/VHDL/projet/LED ON/db/alt_u_div_she.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848901095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848901095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "Z:/VHDL/projet/LED ON/db/lpm_abs_o99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620848901657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848901657 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "62 " "Ignored 62 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1620848902767 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1620848902767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu1\|resultS\[0\] " "Latch afficheur:fs3_affichage_unite_feu1\|resultS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[0\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[0\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu1\|resultS\[1\] " "Latch afficheur:fs3_affichage_unite_feu1\|resultS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[31\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[31\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu1\|resultS\[2\] " "Latch afficheur:fs3_affichage_unite_feu1\|resultS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[0\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[0\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu1\|resultS\[3\] " "Latch afficheur:fs3_affichage_unite_feu1\|resultS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[0\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[0\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu1\|resultS\[4\] " "Latch afficheur:fs3_affichage_unite_feu1\|resultS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[0\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[0\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu1\|resultS\[5\] " "Latch afficheur:fs3_affichage_unite_feu1\|resultS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[0\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[0\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu1\|resultS\[6\] " "Latch afficheur:fs3_affichage_unite_feu1\|resultS\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[0\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[0\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu1\|resultS\[0\] " "Latch afficheur:fs3_affichage_dizaine_feu1\|resultS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[31\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[31\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu1\|resultS\[1\] " "Latch afficheur:fs3_affichage_dizaine_feu1\|resultS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[31\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[31\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu1\|resultS\[2\] " "Latch afficheur:fs3_affichage_dizaine_feu1\|resultS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[31\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[31\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu1\|resultS\[3\] " "Latch afficheur:fs3_affichage_dizaine_feu1\|resultS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[31\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[31\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu1\|resultS\[4\] " "Latch afficheur:fs3_affichage_dizaine_feu1\|resultS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[31\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[31\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu1\|resultS\[5\] " "Latch afficheur:fs3_affichage_dizaine_feu1\|resultS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[31\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[31\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu1\|resultS\[6\] " "Latch afficheur:fs3_affichage_dizaine_feu1\|resultS\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[31\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[31\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu2\|resultS\[0\] " "Latch afficheur:fs3_affichage_unite_feu2\|resultS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[0\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[0\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu2\|resultS\[1\] " "Latch afficheur:fs3_affichage_unite_feu2\|resultS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[31\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[31\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu2\|resultS\[2\] " "Latch afficheur:fs3_affichage_unite_feu2\|resultS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[0\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[0\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu2\|resultS\[3\] " "Latch afficheur:fs3_affichage_unite_feu2\|resultS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[0\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[0\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu2\|resultS\[4\] " "Latch afficheur:fs3_affichage_unite_feu2\|resultS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[0\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[0\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu2\|resultS\[5\] " "Latch afficheur:fs3_affichage_unite_feu2\|resultS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[0\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[0\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu2\|resultS\[6\] " "Latch afficheur:fs3_affichage_unite_feu2\|resultS\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[0\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[0\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu2\|resultS\[0\] " "Latch afficheur:fs3_affichage_dizaine_feu2\|resultS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[31\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[31\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu2\|resultS\[1\] " "Latch afficheur:fs3_affichage_dizaine_feu2\|resultS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[31\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[31\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu2\|resultS\[2\] " "Latch afficheur:fs3_affichage_dizaine_feu2\|resultS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[31\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[31\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu2\|resultS\[3\] " "Latch afficheur:fs3_affichage_dizaine_feu2\|resultS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[31\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[31\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu2\|resultS\[4\] " "Latch afficheur:fs3_affichage_dizaine_feu2\|resultS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[31\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[31\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu2\|resultS\[5\] " "Latch afficheur:fs3_affichage_dizaine_feu2\|resultS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[31\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[31\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu2\|resultS\[6\] " "Latch afficheur:fs3_affichage_dizaine_feu2\|resultS\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EtatFeu:fs2\|count2\[31\] " "Ports D and ENA on the latch are fed by the same signal EtatFeu:fs2\|count2\[31\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620848902782 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620848902782 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[7\] VCC " "Pin \"segment\[7\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620848904048 "|LED_ON|segment[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment2\[7\] VCC " "Pin \"segment2\[7\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620848904048 "|LED_ON|segment2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment3\[7\] VCC " "Pin \"segment3\[7\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620848904048 "|LED_ON|segment3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment4\[7\] VCC " "Pin \"segment4\[7\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620848904048 "|LED_ON|segment4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment5\[7\] VCC " "Pin \"segment5\[7\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620848904048 "|LED_ON|segment5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[0\] GND " "Pin \"segment6\[0\]\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620848904048 "|LED_ON|segment6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[1\] GND " "Pin \"segment6\[1\]\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620848904048 "|LED_ON|segment6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[2\] GND " "Pin \"segment6\[2\]\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620848904048 "|LED_ON|segment6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[3\] GND " "Pin \"segment6\[3\]\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620848904048 "|LED_ON|segment6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[4\] GND " "Pin \"segment6\[4\]\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620848904048 "|LED_ON|segment6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[5\] GND " "Pin \"segment6\[5\]\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620848904048 "|LED_ON|segment6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[6\] VCC " "Pin \"segment6\[6\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620848904048 "|LED_ON|segment6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[7\] VCC " "Pin \"segment6\[7\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620848904048 "|LED_ON|segment6[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620848904048 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620848904220 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620848906720 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620848906720 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2435 " "Implemented 2435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620848907251 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620848907251 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2380 " "Implemented 2380 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620848907251 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620848907251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620848907314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 12 21:48:27 2021 " "Processing ended: Wed May 12 21:48:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620848907314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620848907314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620848907314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620848907314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1620848909048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620848909048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 12 21:48:28 2021 " "Processing started: Wed May 12 21:48:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620848909048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1620848909048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LED_ON -c LED_ON " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LED_ON -c LED_ON" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1620848909048 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1620848909142 ""}
{ "Info" "0" "" "Project  = LED_ON" {  } {  } 0 0 "Project  = LED_ON" 0 0 "Fitter" 0 0 1620848909142 ""}
{ "Info" "0" "" "Revision = LED_ON" {  } {  } 0 0 "Revision = LED_ON" 0 0 "Fitter" 0 0 1620848909142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1620848909564 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LED_ON 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"LED_ON\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620848909611 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620848909673 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620848909673 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620848909939 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1620848909939 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620848910142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620848910142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620848910142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620848910142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620848910142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620848910142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620848910142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620848910142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620848910142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620848910142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620848910142 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1620848910142 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 5008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620848910158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 5010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620848910158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 5012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620848910158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 5014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620848910158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 5016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620848910158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620848910158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 5020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620848910158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 5022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620848910158 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1620848910158 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620848910158 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620848910158 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620848910158 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620848910158 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1620848910173 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1620848911517 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LED_ON.sdc " "Synopsys Design Constraints File file not found: 'LED_ON.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1620848911533 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1620848911533 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1620848911549 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1620848911549 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1620848911549 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620848911752 ""}  } { { "LED_ON.vhd" "" { Text "Z:/VHDL/projet/LED ON/LED_ON.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 5002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620848911752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockM:fS1\|clockout  " "Automatically promoted node clockM:fS1\|clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620848911752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EtatFeu:fs2\|count2\[0\] " "Destination node EtatFeu:fs2\|count2\[0\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620848911752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EtatFeu:fs2\|count2\[1\] " "Destination node EtatFeu:fs2\|count2\[1\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620848911752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EtatFeu:fs2\|count2\[2\] " "Destination node EtatFeu:fs2\|count2\[2\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620848911752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EtatFeu:fs2\|count2\[3\] " "Destination node EtatFeu:fs2\|count2\[3\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620848911752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EtatFeu:fs2\|count2\[4\] " "Destination node EtatFeu:fs2\|count2\[4\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620848911752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EtatFeu:fs2\|count2\[5\] " "Destination node EtatFeu:fs2\|count2\[5\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620848911752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EtatFeu:fs2\|count2\[6\] " "Destination node EtatFeu:fs2\|count2\[6\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620848911752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EtatFeu:fs2\|count2\[7\] " "Destination node EtatFeu:fs2\|count2\[7\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620848911752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EtatFeu:fs2\|count2\[8\] " "Destination node EtatFeu:fs2\|count2\[8\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620848911752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EtatFeu:fs2\|count2\[9\] " "Destination node EtatFeu:fs2\|count2\[9\]" {  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620848911752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1620848911752 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1620848911752 ""}  } { { "clock.vhd" "" { Text "Z:/VHDL/projet/LED ON/clock.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620848911752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EtatFeu:fs2\|clkOut  " "Automatically promoted node EtatFeu:fs2\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620848911752 ""}  } { { "EtatFeu.vhd" "" { Text "Z:/VHDL/projet/LED ON/EtatFeu.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620848911752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "afficheur:fs3_affichage_dizaine_feu1\|resultS\[7\]~1  " "Automatically promoted node afficheur:fs3_affichage_dizaine_feu1\|resultS\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620848911752 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 4039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620848911752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "afficheur:fs3_affichage_dizaine_feu2\|resultS\[7\]~0  " "Automatically promoted node afficheur:fs3_affichage_dizaine_feu2\|resultS\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620848911752 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 4047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620848911752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "afficheur:fs3_affichage_unite_feu1\|resultS\[7\]~3  " "Automatically promoted node afficheur:fs3_affichage_unite_feu1\|resultS\[7\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620848911752 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 3501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620848911752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "afficheur:fs3_affichage_unite_feu2\|resultS\[7\]~0  " "Automatically promoted node afficheur:fs3_affichage_unite_feu2\|resultS\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620848911752 ""}  } { { "afficheur.vhd" "" { Text "Z:/VHDL/projet/LED ON/afficheur.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 0 { 0 ""} 0 4046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620848911752 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620848912455 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620848912455 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620848912455 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620848912455 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620848912455 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620848912455 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620848912455 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620848912455 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620848912455 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1620848912455 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620848912455 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620848912736 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1620848912752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620848914502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620848915205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620848915252 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620848931097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620848931097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620848932159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X22_Y22 X32_Y32 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32" {  } { { "loc" "" { Generic "Z:/VHDL/projet/LED ON/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32"} { { 12 { 0 ""} 22 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1620848936863 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620848936863 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1620848948567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1620848953098 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1620848953098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620848953114 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.43 " "Total time spent on timing analysis during the Fitter is 4.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1620848953379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620848953410 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620848954551 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620848954551 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620848955957 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620848956941 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/VHDL/projet/LED ON/output_files/LED_ON.fit.smsg " "Generated suppressed messages file Z:/VHDL/projet/LED ON/output_files/LED_ON.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620848957645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1821 " "Peak virtual memory: 1821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620848959098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 12 21:49:19 2021 " "Processing ended: Wed May 12 21:49:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620848959098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620848959098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620848959098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620848959098 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1620848960457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620848960457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 12 21:49:20 2021 " "Processing started: Wed May 12 21:49:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620848960457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1620848960457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LED_ON -c LED_ON " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LED_ON -c LED_ON" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1620848960457 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1620848963253 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1620848963472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620848965019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 12 21:49:25 2021 " "Processing ended: Wed May 12 21:49:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620848965019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620848965019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620848965019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1620848965019 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1620848965769 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1620848966644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620848966659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 12 21:49:26 2021 " "Processing started: Wed May 12 21:49:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620848966659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1620848966659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LED_ON -c LED_ON " "Command: quartus_sta LED_ON -c LED_ON" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1620848966659 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1620848966753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1620848967769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620848967816 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620848967816 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1620848968159 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LED_ON.sdc " "Synopsys Design Constraints File file not found: 'LED_ON.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1620848968253 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1620848968253 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockM:fS1\|clockout clockM:fS1\|clockout " "create_clock -period 1.000 -name clockM:fS1\|clockout clockM:fS1\|clockout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620848968269 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name EtatFeu:fs2\|clkOut EtatFeu:fs2\|clkOut " "create_clock -period 1.000 -name EtatFeu:fs2\|clkOut EtatFeu:fs2\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620848968269 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620848968269 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AffichageTemps:fs3_Temps\|enable1 AffichageTemps:fs3_Temps\|enable1 " "create_clock -period 1.000 -name AffichageTemps:fs3_Temps\|enable1 AffichageTemps:fs3_Temps\|enable1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620848968269 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AffichageTemps:fs3_Temps\|enable2 AffichageTemps:fs3_Temps\|enable2 " "create_clock -period 1.000 -name AffichageTemps:fs3_Temps\|enable2 AffichageTemps:fs3_Temps\|enable2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620848968269 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620848968269 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1620848968269 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620848968269 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1620848968269 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1620848968331 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1620848968347 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620848968378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -133.040 " "Worst-case setup slack is -133.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -133.040           -1639.372 AffichageTemps:fs3_Temps\|enable2  " " -133.040           -1639.372 AffichageTemps:fs3_Temps\|enable2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -132.950           -1638.799 AffichageTemps:fs3_Temps\|enable1  " " -132.950           -1638.799 AffichageTemps:fs3_Temps\|enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.560            -241.759 clockM:fS1\|clockout  " "   -5.560            -241.759 clockM:fS1\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.575             -46.193 clk  " "   -2.575             -46.193 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.481             -53.517 EtatFeu:fs2\|clkOut  " "   -2.481             -53.517 EtatFeu:fs2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620848968394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.500 " "Worst-case hold slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 EtatFeu:fs2\|clkOut  " "    0.500               0.000 EtatFeu:fs2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 clk  " "    0.639               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645               0.000 clockM:fS1\|clockout  " "    0.645               0.000 clockM:fS1\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.864               0.000 AffichageTemps:fs3_Temps\|enable1  " "    1.864               0.000 AffichageTemps:fs3_Temps\|enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.062               0.000 AffichageTemps:fs3_Temps\|enable2  " "    2.062               0.000 AffichageTemps:fs3_Temps\|enable2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620848968409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620848968425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620848968425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 clk  " "   -3.000             -40.881 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -91.195 clockM:fS1\|clockout  " "   -1.403             -91.195 clockM:fS1\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 EtatFeu:fs2\|clkOut  " "   -1.403             -44.896 EtatFeu:fs2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 AffichageTemps:fs3_Temps\|enable2  " "    0.355               0.000 AffichageTemps:fs3_Temps\|enable2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 AffichageTemps:fs3_Temps\|enable1  " "    0.358               0.000 AffichageTemps:fs3_Temps\|enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848968441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620848968441 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620848968472 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1620848968534 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1620848970315 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620848970565 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620848970628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -121.116 " "Worst-case setup slack is -121.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -121.116           -1495.162 AffichageTemps:fs3_Temps\|enable2  " " -121.116           -1495.162 AffichageTemps:fs3_Temps\|enable2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -121.039           -1494.742 AffichageTemps:fs3_Temps\|enable1  " " -121.039           -1494.742 AffichageTemps:fs3_Temps\|enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.016            -216.213 clockM:fS1\|clockout  " "   -5.016            -216.213 clockM:fS1\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.294             -39.439 clk  " "   -2.294             -39.439 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.113             -44.935 EtatFeu:fs2\|clkOut  " "   -2.113             -44.935 EtatFeu:fs2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620848970628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.456 " "Worst-case hold slack is 0.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 EtatFeu:fs2\|clkOut  " "    0.456               0.000 EtatFeu:fs2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.592               0.000 clk  " "    0.592               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.596               0.000 clockM:fS1\|clockout  " "    0.596               0.000 clockM:fS1\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.913               0.000 AffichageTemps:fs3_Temps\|enable1  " "    1.913               0.000 AffichageTemps:fs3_Temps\|enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.031               0.000 AffichageTemps:fs3_Temps\|enable2  " "    2.031               0.000 AffichageTemps:fs3_Temps\|enable2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620848970659 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620848970675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620848970690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 clk  " "   -3.000             -40.881 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -91.195 clockM:fS1\|clockout  " "   -1.403             -91.195 clockM:fS1\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 EtatFeu:fs2\|clkOut  " "   -1.403             -44.896 EtatFeu:fs2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 AffichageTemps:fs3_Temps\|enable1  " "    0.273               0.000 AffichageTemps:fs3_Temps\|enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 AffichageTemps:fs3_Temps\|enable2  " "    0.379               0.000 AffichageTemps:fs3_Temps\|enable2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620848970690 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620848970706 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620848970972 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620848970987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -55.237 " "Worst-case setup slack is -55.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -55.237            -678.696 AffichageTemps:fs3_Temps\|enable2  " "  -55.237            -678.696 AffichageTemps:fs3_Temps\|enable2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -55.188            -678.126 AffichageTemps:fs3_Temps\|enable1  " "  -55.188            -678.126 AffichageTemps:fs3_Temps\|enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.761             -67.219 clockM:fS1\|clockout  " "   -1.761             -67.219 clockM:fS1\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575              -5.259 clk  " "   -0.575              -5.259 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.386              -4.346 EtatFeu:fs2\|clkOut  " "   -0.386              -4.346 EtatFeu:fs2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848970987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620848970987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848971019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848971019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 EtatFeu:fs2\|clkOut  " "    0.177               0.000 EtatFeu:fs2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848971019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 clk  " "    0.248               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848971019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 clockM:fS1\|clockout  " "    0.250               0.000 clockM:fS1\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848971019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667               0.000 AffichageTemps:fs3_Temps\|enable1  " "    0.667               0.000 AffichageTemps:fs3_Temps\|enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848971019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.784               0.000 AffichageTemps:fs3_Temps\|enable2  " "    0.784               0.000 AffichageTemps:fs3_Temps\|enable2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848971019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620848971019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620848971034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620848971034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848971050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848971050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.114 clk  " "   -3.000             -31.114 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848971050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -65.000 clockM:fS1\|clockout  " "   -1.000             -65.000 clockM:fS1\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848971050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 EtatFeu:fs2\|clkOut  " "   -1.000             -32.000 EtatFeu:fs2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848971050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 AffichageTemps:fs3_Temps\|enable1  " "    0.208               0.000 AffichageTemps:fs3_Temps\|enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848971050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 AffichageTemps:fs3_Temps\|enable2  " "    0.219               0.000 AffichageTemps:fs3_Temps\|enable2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620848971050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620848971050 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620848972268 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620848972268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620848972393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 12 21:49:32 2021 " "Processing ended: Wed May 12 21:49:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620848972393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620848972393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620848972393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1620848972393 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1620848973628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620848973628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 12 21:49:33 2021 " "Processing started: Wed May 12 21:49:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620848973628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1620848973628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LED_ON -c LED_ON " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LED_ON -c LED_ON" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1620848973628 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1620848974784 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LED_ON.vho Z:/VHDL/projet/LED ON/simulation/modelsim/ simulation " "Generated file LED_ON.vho in folder \"Z:/VHDL/projet/LED ON/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620848975674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620848975799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 12 21:49:35 2021 " "Processing ended: Wed May 12 21:49:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620848975799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620848975799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620848975799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1620848975799 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 104 s " "Quartus Prime Full Compilation was successful. 0 errors, 104 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1620848976549 ""}
