================================================================================ 
Commit: 104f1e2f3c6e38a56f7cfe654f28229bb7dcc596 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:39:11 2022 +0800 
-------------------------------------------------------------------------------- 
Update BIOS version to 3361_07

[Feature Description]
Update BIOS version to 3361_07

[Resolution]
Update BIOS version to 3361_07

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Sat Oct 1 21:20:13 2022 +0800
Change-Id: I907a2bc323d5e4927e6a3950a6715a768f80aef3
Original commit hash: 6315ea35ae204717b4e5412407c5f7cafc7cf9d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a7f4a7c64f33ec64965df580842971615b6d2aba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:39:09 2022 +0800 
-------------------------------------------------------------------------------- 
SMBIOS V3.6 support - update smbios version number

[Feature Description]
SMBIOS v3.6 support with PcdSmbiosVersion update

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012036364
Original commit date: Wed Sep 28 15:18:44 2022 +0800
Change-Id: Ia1486d35741a7bff0f8324ada9dcb5e580dd930f
Original commit hash: 489f5439138e0af79012fcab0d46ec6ee7e1151f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: 3ffe28b9324129fdc80a09523556b9117ffffdee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:39:06 2022 +0800 
-------------------------------------------------------------------------------- 
[TCSS] AMO toggled when TBT is disable

[Issue Description]
ALL Monitor off pin raise only when FW CM mode, and in SWCM mode
should keep this to low, no matter TBT DMA controller is exist
or not.

[Resolution]
Change default value of template variable to low, and only raise
if TBT DMA controller is run in FW CM mode.

Package/Module:
PlatformPkg/Pep.asl

[Impacted Platform]
ADL/RPL

Hsd-es-id: 15012011164
Original commit date: Thu Sep 22 22:51:28 2022 +0800
Change-Id: Ia7ead4d4509ee1287ad8fad9e3b2b6b6a997e14a
Original commit hash: 0ec926b8d59f7d3102e1520f20eb39570692d0b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 68c07a527e2ea10a6504d818eeed5773da15d990 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:39:04 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Add Rsvd items for all the UnusedUpdSpaceX on all UPD headers

[Feature Description]
optimize FV size by pointing out the unused space for people to use.

Package/Module:
AlderLakeFspPkg

[Impacted Platform]
RPL_P, RPL_S

Hsd-es-id: 15011860970
Original commit date: Wed Sep 28 11:23:53 2022 +0800
Change-Id: I0d6bcd688a2bdda96981412820c5f501b8324e8f
Original commit hash: 8b98646d9f1d330b12d4dcf1e605c9777215225a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: 6370591a59ff9d74b61b2632cd56e095c861314e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:39:02 2022 +0800 
-------------------------------------------------------------------------------- 
Change to EFI_NOT_FOUND when NVMe and ATA are not detected.

[Issue Description]
The original code will set success when NVME and ATA are not detected.

[Resolution]
Set return EFI_NOT_FOUND when NVME and ATA are not detected.

Package/Module:
AlderLakePlatSamplePkg\Features\Amt\Library\SecureEraseDxeLib

[Impacted Platform]
RPL

Hsd-es-id: 16018021583
Original commit date: Fri Sep 16 11:57:51 2022 +0800
Change-Id: Id9d41487e94c322ee3cc43deb1ff00ddc5cb0452
Original commit hash: 3493be2a902892b008f959d9f5bfe70d52ef56cf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 86ad6dfe331b1146574f75fe1924f53930972528 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:38:59 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL HX Mobile AEP]: Updating K11 for SSD1 and H16 for SSD2.

[Feature Description]
Updating K11 for SSD1 and H16 for SSD2.
To solve S4 resume abnormally or occurs BSOD when resume from MS when 2 SSDs connected.

Package/Module: AlderLakeBoardPkg/

[Impacted Platform]
RPL HX Mobile AEP

Hsd-es-id: 16018064158
Original commit date: Fri Sep 2 15:11:49 2022 +0530
Change-Id: Id4c23efa79e6c6be391e3fb03ed505688f510edd
Original commit hash: 816e677b441ea9b01aaef58176a5bb74efc6c192

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: c6a3ceabeb515346e0af1af5e2d672fcc22718d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:38:57 2022 +0800 
-------------------------------------------------------------------------------- 
SMBIOS V3.6 support - update CPU Socket type
-Added the Socket type for ADL processors

[Feature Description]
Updated the Socket information in SMBIOS Type4 Table

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
ADL

Hsd-es-id: 15011830136
Original commit date: Mon Sep 26 11:18:24 2022 +0530
Change-Id: I7f21fd1b9b41642ae67bd1a7d97bd59126c417f2
Original commit hash: 3769c2f2601bf31c3854164e0d285e97cdea29f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: d9ac3f450dfc4885fd99579b6c8da3638ad9762d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:38:55 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] RPL S 4+0 60/58W update PL4 value to POR 170W

[Issue Description]
BIOS need to be updated with the correct PL4 values
defined in latest Spec.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15012035937
Original commit date: Wed Sep 28 10:33:10 2022 +0800
Change-Id: I82679ca346c5a21e6e161617338d5c0f939918e7
Original commit hash: 8b87fed5b9f4edaad46c63d71336eb6740fc6ed2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 5f2665c9b1bf303404947faa22303e2710b9a91f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:38:53 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.95

Hsd-es-id: N/A
Original commit date: Thu Sep 29 02:12:45 2022 -0700
Original commit hash: 98615ef4f1932ba23805950772cd9bf9c8b0d756

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e8cb378522cdf3fc738762f76a974f8d895342d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:38:51 2022 +0800 
-------------------------------------------------------------------------------- 
Update DDR5 SODIMM 1DPC 1R 5600 max frequency

[Feature Description]
Update DDR5 SODIMM 1DPC 1R 5600 max frequency

Package/Module: MRC

[Impacted Platform]
DDR5 SODIMM

Hsd-es-id: 22015883073
Original commit date: Thu Sep 29 01:31:30 2022 +0800
Change-Id: Ic8be21bd42b86837dad410a6211667c13040536f
Original commit hash: 4d5c8e097d3af0164eb731ce8a4d83ccc29213df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: af2c76b1d82b79d6405c9b0d1c38051b757e02f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:38:48 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.94

Hsd-es-id: N/A
Original commit date: Wed Sep 21 00:56:23 2022 -0700
Original commit hash: 0f0f0b9a004c48c414f0062ac9419d6208e5d944

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 87fd41654af764661139a7e16ea2590adb921476 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:38:46 2022 +0800 
-------------------------------------------------------------------------------- 
RPQ_merging - MRC configuration change request update.

[Feature Description]
use the below configuration:
Register Field Dyn+no_reuse
MERGE_REQ_READS_PQ_0_0_0_MCHBAR enable_rpq_req_merge 0x1
MERGE_REQ_READS_PQ_0_0_0_MCHBAR enable_rpq_req_merge_reuse 0x0
mcscheds_spare_0_0_0_mchbar spare_wr_v[4] 0x0

[Resolution]
set below fields
Register Field Dyn+no_reuse
MERGE_REQ_READS_PQ_0_0_0_MCHBAR enable_rpq_req_merge 0x1
MERGE_REQ_READS_PQ_0_0_0_MCHBAR enable_rpq_req_merge_reuse 0x0
mcscheds_spare_0_0_0_mchbar spare_wr_v[4] 0x0

Package/Module: MRC

[Impacted Platform]
LPDDR5

Hsd-es-id: 15011995196
Original commit date: Tue Sep 13 14:32:08 2022 +0800
Change-Id: I33b173c1b54d7a1de8f6ffbb5d3b1fb3ed4dfe16
Original commit hash: 5b9fb71e610845eda780b962301998b89ae9fb0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 38fd584ee2aa250cc4f15d848e517bdc54f739a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:38:44 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.93

Hsd-es-id: N/A
Original commit date: Tue Sep 20 21:26:57 2022 -0700
Original commit hash: f7b98efc1613f4554438d7590ab17883a2240272

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9cefaa6e0d6aee3b7711e18cc3ed35c08db11574 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:38:42 2022 +0800 
-------------------------------------------------------------------------------- 
RPQ_merging - MRC configuration change request

[Feature Description]
use the below configuration:
Register Field Dyn+no_reuse
MERGE_REQ_READS_PQ_0_0_0_MCHBAR enable_rpq_req_merge 0x1
MERGE_REQ_READS_PQ_0_0_0_MCHBAR enable_rpq_req_merge_reuse 0x0
mcscheds_spare_0_0_0_mchbar spare_wr_v[4] 0x0

[Resolution]
set below fields
Register Field Dyn+no_reuse
MERGE_REQ_READS_PQ_0_0_0_MCHBAR enable_rpq_req_merge 0x1
MERGE_REQ_READS_PQ_0_0_0_MCHBAR enable_rpq_req_merge_reuse 0x0
mcscheds_spare_0_0_0_mchbar spare_wr_v[4] 0x0

Package/Module: MRC

[Impacted Platform]
LPDDR5

Hsd-es-id: 18024141559
Original commit date: Tue Sep 13 14:32:08 2022 +0800
Change-Id: I33b173c1b54d7a1de8f6ffbb5d3b1fb3ed4dfe16
Original commit hash: 3717e1c348c20c3bf16768184dc2ecb6805c614f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0e2c085a29251a5824359cdadca78749e0b3bfb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:38:40 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.92

Hsd-es-id: N/A
Original commit date: Mon Sep 19 21:59:59 2022 -0700
Original commit hash: ac3cf38af1ba0889b872b5d795e8dfab54cc2d2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3b32ef49f00f3909422ad8e03d78438b970b7210 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:38:38 2022 +0800 
-------------------------------------------------------------------------------- 
tRDRDSG, tRDWRSG and tRDWRDG update for BG mode

[Feature Description]
tRDRDSG, tRDWRSG and tRDWRDG update for BG mode.

[Resolution]
tRDRDSG, tRDWRSG and tRDWRDG update for BG mode.
Reduce tRDWRSG by 8
Reduce tRDWRDG by 8
Reduce tRDRDSG by 8

Package/Module: MRC

[Impacted Platform]
LP5/x BG mode

Hsd-es-id: 22015822727
Original commit date: Tue Sep 6 16:26:40 2022 -0700
Change-Id: If0fb54b72db022823007d67ee20bcd45f5d84d81
Original commit hash: 608c2e2756032c411b19a37e702b1e2cb2a880d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: e2d2108afb0587f48893639f7fedc0b26f6862b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:38:35 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.91

Hsd-es-id: N/A
Original commit date: Mon Sep 19 20:57:34 2022 -0700
Original commit hash: b765f7e68b7bdbbda6c36b9c53c28108f156759a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b6e6f15e2ebc73fc399d3fd848c24fe8ca185652 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:38:33 2022 +0800 
-------------------------------------------------------------------------------- 
Add Jedec Init after DDR5 hPPR

[Issue Description]
DDR5 may have unstable DRAM status in some cases just after hPPR execution

[Resolution]
Add MRC reset after DDR5 hPPR execution

Package/Module:

[Impacted Platform]
ALL DDR5 when PPR enabled

Hsd-es-id: 14017139119
Original commit date: Thu Jul 28 19:13:51 2022 -0700
Change-Id: I9693f9eccdc8236e1dbe76f71547e28443dad2ff
Original commit hash: 55678f7b5636249421f05ca82b74e27a10935ed3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 6b96401a90a6ac8ae42aafc19b8c81c476140d46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:38:31 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.90

Hsd-es-id: N/A
Original commit date: Mon Sep 19 18:05:42 2022 -0700
Original commit hash: 78d1827eb62c8098b39444d0da81416c0d8ac909

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5e043db039649f7ee3487285a35cc388232375aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 13 16:38:29 2022 +0800 
-------------------------------------------------------------------------------- 
Extend the LP5 DCA training range starts from -7 to 7

[Feature Description]
Extend the LP5 DCA training range starts from -7 to 7

[Resolution]
Extend the LP5 DCA training range starts from -7 to 7

Package/Module: MRC

[Impacted Platform]
LPDDR5

Hsd-es-id: 22015822824
Original commit date: Thu Aug 4 20:44:40 2022 +0800
Change-Id: Ibcbd0271bb728be63a0f3f3ce2107ec5abb68807
Original commit hash: d92dd5690a5271aae8fb2f397eef6a05886e93de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcDramDca.h
