read_verilog -sv rtl/clock_gate.sv
hierarchy -check -top clock_gate
proc; opt; fsm; opt; memory; opt
techmap; opt
abc -g AND,OR,XOR; opt
clean
write_verilog netlists/clock_gate_netlist.v
write_json netlists/clock_gate.json
stat -top clock_gate
