# Simple Multi Cycle Processor
## To design and verify a simple multi RISC processor in Verilog

## **Instruction Types and Formats :**

**1 :**

![image](https://github.com/Rana-Odeh/ENCS4370-project2/assets/144602671/064aa772-ea86-4209-a17b-2b5cffec535e)

**2 :**

![image](https://github.com/Rana-Odeh/ENCS4370-project2/assets/144602671/454ebf9e-6eb9-4f77-bd51-ba426bcb30c2)

**3 :**

![image](https://github.com/Rana-Odeh/ENCS4370-project2/assets/144602671/a1d3e9a1-b09b-4503-929c-21ee83ab3f2c)

**4 :**

![image](https://github.com/Rana-Odeh/ENCS4370-project2/assets/144602671/10f83bdb-cdbb-49bb-b909-a1c9416a7207)





## **Datapath:**
![DATA1 (5)](https://github.com/Rana-Odeh/ENCS4370-project2/assets/144602671/8a16f809-c862-4c41-bb53-536ab78c08a2)

## **State Diagram:**
![gg (2)](https://github.com/Rana-Odeh/ENCS4370-project2/assets/144602671/c9cb5c2f-c111-41e1-9391-aa923a4780b0)


## **Test Case :**

![WhatsApp Image 2024-03-30 at 22 08 35_bbd04a79](https://github.com/Rana-Odeh/ENCS4370-project2/assets/144602671/b9b9f67a-c743-4bc7-8d2d-c2c12fa327d3)

