// Seed: 1569346763
module module_0 (
    id_1
);
  output wire id_1;
  always disable id_2;
  logic id_3;
  assign id_1 = id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd78
) (
    id_1,
    _id_2,
    id_3[-1 : id_2],
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  module_0 modCall_1 (id_4);
  inout wire _id_2;
  output wire id_1;
  bit id_6, id_7;
  always id_7 = id_3;
  if (!-1 - 1 ==? 1 - ($realtime)) assign id_6 = 1;
  else begin : LABEL_0
    assign id_6 = id_7;
  end
endmodule
