{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1486769359879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1486769359887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 10 15:29:19 2017 " "Processing started: Fri Feb 10 15:29:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1486769359887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486769359887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_addsub -c bcd_addsub " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_addsub -c bcd_addsub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486769359888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1486769360544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1486769360544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Seg-a " "Found design unit 1: BCDto7Seg-a" {  } { { "BCDto7seg.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab2_part2/BCDto7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486769373073 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "BCDto7seg.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab2_part2/BCDto7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486769373073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486769373073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_addsub-a " "Found design unit 1: bcd_addsub-a" {  } { { "bcd_addsub.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab2_part2/bcd_addsub.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486769373077 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_addsub " "Found entity 1: bcd_addsub" {  } { { "bcd_addsub.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab2_part2/bcd_addsub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486769373077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486769373077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add_sub_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_display " "Found entity 1: add_sub_display" {  } { { "add_sub_display.bdf" "" { Schematic "C:/Users/shams/Documents/CPEN312/Lab2_part2/add_sub_display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486769373079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486769373079 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add_sub_display " "Elaborating entity \"add_sub_display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1486769373123 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "add_sub_display.bdf" "" { Schematic "C:/Users/shams/Documents/CPEN312/Lab2_part2/add_sub_display.bdf" { { 72 280 280 200 "" "" } { -72 328 600 -72 "" "" } { -72 328 328 200 "" "" } { 200 328 344 200 "" "" } { 24 280 280 72 "" "" } { 56 152 280 73 "Q1\[7..0\]" "" } { 184 280 328 201 "Q1\[7..4\]" "" } { 8 280 320 25 "Q1\[3..0\]" "" } { 24 320 344 24 "" "" } { -224 320 576 -224 "" "" } { -224 320 320 24 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1486769373126 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "add_sub_display.bdf" "" { Schematic "C:/Users/shams/Documents/CPEN312/Lab2_part2/add_sub_display.bdf" { { 40 256 256 216 "" "" } { 200 152 256 217 "Q2\[7..0\]" "" } { 360 336 608 360 "" "" } { 40 336 336 360 "" "" } { 24 256 336 41 "Q2\[3..0\]" "" } { 40 336 344 40 "" "" } { 472 296 608 472 "" "" } { 216 296 296 472 "" "" } { 200 256 303 217 "Q2\[7..4\]" "" } { 216 296 344 216 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1486769373126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_addsub bcd_addsub:U0 " "Elaborating entity \"bcd_addsub\" for hierarchy \"bcd_addsub:U0\"" {  } { { "add_sub_display.bdf" "U0" { Schematic "C:/Users/shams/Documents/CPEN312/Lab2_part2/add_sub_display.bdf" { { 168 344 520 280 "U0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486769373133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374b 74374b:A1 " "Elaborating entity \"74374b\" for hierarchy \"74374b:A1\"" {  } { { "add_sub_display.bdf" "A1" { Schematic "C:/Users/shams/Documents/CPEN312/Lab2_part2/add_sub_display.bdf" { { 48 16 152 128 "A1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486769373155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74374b:A1 " "Elaborated megafunction instantiation \"74374b:A1\"" {  } { { "add_sub_display.bdf" "" { Schematic "C:/Users/shams/Documents/CPEN312/Lab2_part2/add_sub_display.bdf" { { 48 16 152 128 "A1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486769373156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg BCDto7Seg:inst2 " "Elaborating entity \"BCDto7Seg\" for hierarchy \"BCDto7Seg:inst2\"" {  } { { "add_sub_display.bdf" "inst2" { Schematic "C:/Users/shams/Documents/CPEN312/Lab2_part2/add_sub_display.bdf" { { -8 600 808 72 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486769373158 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:A2\|49 " "Converted tri-state buffer \"74374b:A2\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1486769373501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:A2\|48 " "Converted tri-state buffer \"74374b:A2\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1486769373501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:A2\|47 " "Converted tri-state buffer \"74374b:A2\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1486769373501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:A2\|46 " "Converted tri-state buffer \"74374b:A2\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1486769373501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:A2\|45 " "Converted tri-state buffer \"74374b:A2\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1486769373501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:A2\|44 " "Converted tri-state buffer \"74374b:A2\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1486769373501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:A2\|43 " "Converted tri-state buffer \"74374b:A2\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1486769373501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:A2\|41 " "Converted tri-state buffer \"74374b:A2\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1486769373501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:A1\|49 " "Converted tri-state buffer \"74374b:A1\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1486769373501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:A1\|48 " "Converted tri-state buffer \"74374b:A1\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1486769373501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:A1\|47 " "Converted tri-state buffer \"74374b:A1\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1486769373501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:A1\|46 " "Converted tri-state buffer \"74374b:A1\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1486769373501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:A1\|45 " "Converted tri-state buffer \"74374b:A1\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1486769373501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:A1\|44 " "Converted tri-state buffer \"74374b:A1\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1486769373501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:A1\|43 " "Converted tri-state buffer \"74374b:A1\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1486769373501 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:A1\|41 " "Converted tri-state buffer \"74374b:A1\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1486769373501 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1486769373501 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1486769373844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1486769374184 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486769374184 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1486769374223 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1486769374223 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1486769374223 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1486769374223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "739 " "Peak virtual memory: 739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1486769374242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 10 15:29:34 2017 " "Processing ended: Fri Feb 10 15:29:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1486769374242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1486769374242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1486769374242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1486769374242 ""}
