#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov  8 15:05:39 2019
# Process ID: 17800
# Current directory: D:/Locker/PANEPISTIMIO/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3120 D:\Locker\PANEPISTIMIO\lab1\lab1.xpr
# Log file: D:/Locker/PANEPISTIMIO/lab1/vivado.log
# Journal file: D:/Locker/PANEPISTIMIO/lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Locker/PANEPISTIMIO/lab1/lab1.xpr
INFO: [Project 1-313] Project file moved from '/home/user/Desktop/lab1' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1_code/vga_frame.sv', nor could it be found using path 'D:/home/user/Desktop/lab1_code/vga_frame.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1_code/vga_sync.sv', nor could it be found using path 'D:/home/user/Desktop/lab1_code/vga_sync.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1_code/vga_maze_top.sv', nor could it be found using path 'D:/home/user/Desktop/lab1_code/vga_maze_top.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1_code/lab1.xdc', nor could it be found using path 'D:/home/user/Desktop/lab1_code/lab1.xdc'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1_code/vga_tb.sv', nor could it be found using path 'D:/home/user/Desktop/lab1_code/vga_tb.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 671.945 ; gain = 106.137
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_maze_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_maze_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/vga_sync_inside.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync_inside
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module RegSRst_10bit
INFO: [VRFC 10-311] analyzing module RegSRst_1bit
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-311] analyzing module Equal1
INFO: [VRFC 10-311] analyzing module Equal2
INFO: [VRFC 10-311] analyzing module Equal3
INFO: [VRFC 10-311] analyzing module Equal4
INFO: [VRFC 10-311] analyzing module Equal5
INFO: [VRFC 10-311] analyzing module Equal6
INFO: [VRFC 10-311] analyzing module Less_than1
INFO: [VRFC 10-311] analyzing module Less_than2
INFO: [VRFC 10-311] analyzing module And
INFO: [VRFC 10-311] analyzing module Or
INFO: [VRFC 10-311] analyzing module Not
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 76665e8051ed4409b4a3d53edc5dfca8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_tb_behav xil_defaultlib.vga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'i_In1' [D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/vga_sync_inside.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'i_In1' [D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/vga_sync_inside.sv:188]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Less_than1
Compiling module xil_defaultlib.Less_than2
Compiling module xil_defaultlib.And
Compiling module xil_defaultlib.up_counter
Compiling module xil_defaultlib.RegSRst_10bit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Equal1
Compiling module xil_defaultlib.Equal2
Compiling module xil_defaultlib.Equal3
Compiling module xil_defaultlib.Or
Compiling module xil_defaultlib.Not
Compiling module xil_defaultlib.RegSRst_1bit
Compiling module xil_defaultlib.Equal4
Compiling module xil_defaultlib.Equal5
Compiling module xil_defaultlib.Equal6
Compiling module xil_defaultlib.vga_sync_inside
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.vga_frame
Compiling module xil_defaultlib.vga_maze_top
Compiling module xil_defaultlib.vga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 727.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_tb_behav -key {Behavioral:sim_1:Functional:vga_tb} -tclbatch {vga_tb.tcl} -view {D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In0 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In1 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In2 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In3 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In4 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In5 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In6 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In7 was not found in the design.
source vga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 749.805 ; gain = 22.535
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_maze_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_maze_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/vga_sync_inside.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync_inside
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module RegSRst_10bit
INFO: [VRFC 10-311] analyzing module RegSRst_1bit
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-311] analyzing module Equal1
INFO: [VRFC 10-311] analyzing module Equal2
INFO: [VRFC 10-311] analyzing module Equal3
INFO: [VRFC 10-311] analyzing module Equal4
INFO: [VRFC 10-311] analyzing module Equal5
INFO: [VRFC 10-311] analyzing module Equal6
INFO: [VRFC 10-311] analyzing module Less_than1
INFO: [VRFC 10-311] analyzing module Less_than2
INFO: [VRFC 10-311] analyzing module And
INFO: [VRFC 10-311] analyzing module Or
INFO: [VRFC 10-311] analyzing module Not
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 76665e8051ed4409b4a3d53edc5dfca8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_tb_behav xil_defaultlib.vga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'i_In1' [D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/vga_sync_inside.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'i_In1' [D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/vga_sync_inside.sv:188]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Less_than1
Compiling module xil_defaultlib.Less_than2
Compiling module xil_defaultlib.And
Compiling module xil_defaultlib.up_counter
Compiling module xil_defaultlib.RegSRst_10bit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Equal1
Compiling module xil_defaultlib.Equal2
Compiling module xil_defaultlib.Equal3
Compiling module xil_defaultlib.Or
Compiling module xil_defaultlib.Not
Compiling module xil_defaultlib.RegSRst_1bit
Compiling module xil_defaultlib.Equal4
Compiling module xil_defaultlib.Equal5
Compiling module xil_defaultlib.Equal6
Compiling module xil_defaultlib.vga_sync_inside
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.vga_frame
Compiling module xil_defaultlib.vga_maze_top
Compiling module xil_defaultlib.vga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_tb_behav -key {Behavioral:sim_1:Functional:vga_tb} -tclbatch {vga_tb.tcl} -view {D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In0 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In1 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In2 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In3 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In4 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In5 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In6 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In7 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out0 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out1 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out2 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out3 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out4 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out5 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out6 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out7 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out8 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out9 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out10 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out11 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out12 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out13 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out14 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out15 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out16 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out17 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out18 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out19 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out20 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out21 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out22 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out23 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out24 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out25 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out26 was not found in the design.
source vga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 768.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_maze_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_maze_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/vga_sync_inside.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync_inside
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux2_0
INFO: [VRFC 10-311] analyzing module RegSRst_10bit
INFO: [VRFC 10-311] analyzing module RegSRst_1bit
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-311] analyzing module Equal1
INFO: [VRFC 10-311] analyzing module Equal2
INFO: [VRFC 10-311] analyzing module Equal3
INFO: [VRFC 10-311] analyzing module Equal4
INFO: [VRFC 10-311] analyzing module Equal5
INFO: [VRFC 10-311] analyzing module Equal6
INFO: [VRFC 10-311] analyzing module Less_than1
INFO: [VRFC 10-311] analyzing module Less_than2
INFO: [VRFC 10-311] analyzing module And
INFO: [VRFC 10-311] analyzing module Or
INFO: [VRFC 10-311] analyzing module Not
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 76665e8051ed4409b4a3d53edc5dfca8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_tb_behav xil_defaultlib.vga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Less_than1
Compiling module xil_defaultlib.Less_than2
Compiling module xil_defaultlib.And
Compiling module xil_defaultlib.up_counter
Compiling module xil_defaultlib.RegSRst_10bit
Compiling module xil_defaultlib.mux2_0
Compiling module xil_defaultlib.Equal1
Compiling module xil_defaultlib.Equal2
Compiling module xil_defaultlib.Equal3
Compiling module xil_defaultlib.Or
Compiling module xil_defaultlib.Not
Compiling module xil_defaultlib.RegSRst_1bit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Equal4
Compiling module xil_defaultlib.Equal5
Compiling module xil_defaultlib.Equal6
Compiling module xil_defaultlib.vga_sync_inside
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.vga_frame
Compiling module xil_defaultlib.vga_maze_top
Compiling module xil_defaultlib.vga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_tb_behav -key {Behavioral:sim_1:Functional:vga_tb} -tclbatch {vga_tb.tcl} -view {D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In0 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In1 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In2 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In3 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In4 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In5 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In6 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In7 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out0 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out1 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out2 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out3 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out4 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out5 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out6 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out7 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out8 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out9 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out10 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out11 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out12 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out13 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out14 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out15 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out16 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out17 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out18 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out19 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out20 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out21 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out22 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out23 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out24 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out25 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out26 was not found in the design.
source vga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 768.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Or.sv w ]
add_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Or.sv
close [ open D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than1.sv w ]
add_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than1.sv
close [ open D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/And.sv w ]
add_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/And.sv
close [ open D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Not.sv w ]
add_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Not.sv
close [ open D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2.sv w ]
add_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2.sv
close [ open D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/adder1.sv w ]
add_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/adder1.sv
close [ open D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal3.sv w ]
add_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal3.sv
close [ open D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal1.sv w ]
add_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal1.sv
close [ open D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal2.sv w ]
add_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal2.sv
close [ open D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_1bit.sv w ]
add_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_1bit.sv
close [ open D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal4.sv w ]
add_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal4.sv
close [ open D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal5.sv w ]
add_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal5.sv
close [ open D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal6.sv w ]
add_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal6.sv
close [ open D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_10bit.sv w ]
add_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_10bit.sv
close [ open D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2_0.sv w ]
add_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2_0.sv
close [ open D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than2.sv w ]
add_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than2.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/And.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Not.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Not
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_10bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_10bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_1bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_1bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/adder1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_maze_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_maze_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/vga_sync_inside.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync_inside
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 76665e8051ed4409b4a3d53edc5dfca8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_tb_behav xil_defaultlib.vga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_And_sv
Compiling module xil_defaultlib.Less_than1
Compiling module xil_defaultlib.Less_than2
Compiling module xil_defaultlib.And
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.RegSRst_10bit
Compiling module xil_defaultlib.mux2_0
Compiling module xil_defaultlib.Equal1
Compiling module xil_defaultlib.Equal2
Compiling module xil_defaultlib.Equal3
Compiling module xil_defaultlib.Or
Compiling module xil_defaultlib.Not
Compiling module xil_defaultlib.RegSRst_1bit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Equal4
Compiling module xil_defaultlib.Equal5
Compiling module xil_defaultlib.Equal6
Compiling module xil_defaultlib.vga_sync_inside
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.vga_frame
Compiling module xil_defaultlib.vga_maze_top
Compiling module xil_defaultlib.vga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_tb_behav -key {Behavioral:sim_1:Functional:vga_tb} -tclbatch {vga_tb.tcl} -view {D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In0 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In1 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In2 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In3 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In4 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In5 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In6 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/i_In7 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out0 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out1 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out2 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out3 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out4 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out5 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out6 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out7 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out8 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out9 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out10 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out11 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out12 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out13 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out14 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out15 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out16 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out17 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out18 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out19 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out20 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out21 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out22 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out23 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out24 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out25 was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_Out26 was not found in the design.
source vga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 794.277 ; gain = 0.000
save_wave_config {D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/And.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Not.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Not
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_10bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_10bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_1bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_1bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/adder1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_maze_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_maze_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/vga_sync_inside.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync_inside
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 76665e8051ed4409b4a3d53edc5dfca8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_tb_behav xil_defaultlib.vga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_And_sv
Compiling module xil_defaultlib.Less_than1
Compiling module xil_defaultlib.Less_than2
Compiling module xil_defaultlib.And
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.RegSRst_10bit
Compiling module xil_defaultlib.mux2_0
Compiling module xil_defaultlib.Equal1
Compiling module xil_defaultlib.Equal2
Compiling module xil_defaultlib.Equal3
Compiling module xil_defaultlib.Or
Compiling module xil_defaultlib.Not
Compiling module xil_defaultlib.RegSRst_1bit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Equal4
Compiling module xil_defaultlib.Equal5
Compiling module xil_defaultlib.Equal6
Compiling module xil_defaultlib.vga_sync_inside
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.vga_frame
Compiling module xil_defaultlib.vga_maze_top
Compiling module xil_defaultlib.vga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_tb_behav -key {Behavioral:sim_1:Functional:vga_tb} -tclbatch {vga_tb.tcl} -view {D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg
source vga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 798.969 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/And.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Not.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Not
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_10bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_10bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_1bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_1bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/adder1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_maze_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_maze_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/vga_sync_inside.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync_inside
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 76665e8051ed4409b4a3d53edc5dfca8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_tb_behav xil_defaultlib.vga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_And_sv
Compiling module xil_defaultlib.Less_than1
Compiling module xil_defaultlib.Less_than2
Compiling module xil_defaultlib.And
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.RegSRst_10bit
Compiling module xil_defaultlib.mux2_0
Compiling module xil_defaultlib.Equal1
Compiling module xil_defaultlib.Equal2
Compiling module xil_defaultlib.Equal3
Compiling module xil_defaultlib.Or
Compiling module xil_defaultlib.Not
Compiling module xil_defaultlib.RegSRst_1bit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Equal4
Compiling module xil_defaultlib.Equal5
Compiling module xil_defaultlib.Equal6
Compiling module xil_defaultlib.vga_sync_inside
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.vga_frame
Compiling module xil_defaultlib.vga_maze_top
Compiling module xil_defaultlib.vga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_tb_behav -key {Behavioral:sim_1:Functional:vga_tb} -tclbatch {vga_tb.tcl} -view {D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg
source vga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 800.418 ; gain = 1.449
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/vga_sync_inside.sv] -no_script -reset -force -quiet
remove_files  D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/vga_sync_inside.sv
file delete -force D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/vga_sync_inside.sv
update_files -from_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/And_gate.sv -to_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/And.sv -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/And.sv' with file 'D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/And_gate.sv'.
update_compile_order -fileset sources_1
set_property source_mgmt_mode All [current_project]
add_files -norecurse {D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Not_gate.sv D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Or_gate.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/And_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Not_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Not_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Or_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_10bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_10bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_1bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_1bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/adder1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_maze_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_maze_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 76665e8051ed4409b4a3d53edc5dfca8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_tb_behav xil_defaultlib.vga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_And_gate_sv
Compiling module xil_defaultlib.Less_than1
Compiling module xil_defaultlib.Less_than2
Compiling module xil_defaultlib.And_gate
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.RegSRst_10bit
Compiling module xil_defaultlib.mux2_0
Compiling module xil_defaultlib.Equal1
Compiling module xil_defaultlib.Equal2
Compiling module xil_defaultlib.Equal3
Compiling module xil_defaultlib.Or_gate
Compiling module xil_defaultlib.Not_gate
Compiling module xil_defaultlib.RegSRst_1bit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Equal4
Compiling module xil_defaultlib.Equal5
Compiling module xil_defaultlib.Equal6
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.vga_frame
Compiling module xil_defaultlib.vga_maze_top
Compiling module xil_defaultlib.vga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_tb_behav -key {Behavioral:sim_1:Functional:vga_tb} -tclbatch {vga_tb.tcl} -view {D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_hsync was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_vsync was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_col was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_row was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_pix_valid was not found in the design.
source vga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 803.531 ; gain = 3.113
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/And_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Not_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Not_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Or_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_10bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_10bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_1bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_1bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/adder1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_maze_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_maze_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 76665e8051ed4409b4a3d53edc5dfca8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_tb_behav xil_defaultlib.vga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_And_gate_sv
Compiling module xil_defaultlib.Less_than1
Compiling module xil_defaultlib.Less_than2
Compiling module xil_defaultlib.And_gate
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.RegSRst_10bit
Compiling module xil_defaultlib.mux2_0
Compiling module xil_defaultlib.Equal1
Compiling module xil_defaultlib.Equal2
Compiling module xil_defaultlib.Equal3
Compiling module xil_defaultlib.Or_gate
Compiling module xil_defaultlib.Not_gate
Compiling module xil_defaultlib.RegSRst_1bit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Equal4
Compiling module xil_defaultlib.Equal5
Compiling module xil_defaultlib.Equal6
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.vga_frame
Compiling module xil_defaultlib.vga_maze_top
Compiling module xil_defaultlib.vga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_tb_behav -key {Behavioral:sim_1:Functional:vga_tb} -tclbatch {vga_tb.tcl} -view {D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_hsync was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_vsync was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_col was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_row was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_pix_valid was not found in the design.
source vga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 818.215 ; gain = 4.734
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Not.sv] -no_script -reset -force -quiet
remove_files  D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Not.sv
export_ip_user_files -of_objects  [get_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Or.sv] -no_script -reset -force -quiet
remove_files  D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Or.sv
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/And_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Not_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Not_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Or_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_10bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_10bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_1bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_1bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/adder1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_maze_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_maze_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 76665e8051ed4409b4a3d53edc5dfca8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_tb_behav xil_defaultlib.vga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_And_gate_sv
Compiling module xil_defaultlib.Less_than1
Compiling module xil_defaultlib.Less_than2
Compiling module xil_defaultlib.And_gate
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.RegSRst_10bit
Compiling module xil_defaultlib.mux2_0
Compiling module xil_defaultlib.Equal1
Compiling module xil_defaultlib.Equal2
Compiling module xil_defaultlib.Equal3
Compiling module xil_defaultlib.Or_gate
Compiling module xil_defaultlib.Not_gate
Compiling module xil_defaultlib.RegSRst_1bit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Equal4
Compiling module xil_defaultlib.Equal5
Compiling module xil_defaultlib.Equal6
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.vga_frame
Compiling module xil_defaultlib.vga_maze_top
Compiling module xil_defaultlib.vga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_tb_behav -key {Behavioral:sim_1:Functional:vga_tb} -tclbatch {vga_tb.tcl} -view {D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_hsync was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_vsync was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_col was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_row was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_pix_valid was not found in the design.
source vga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 862.215 ; gain = 31.172
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/And_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Not_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Not_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Or_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_10bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_10bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_1bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_1bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/adder1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_maze_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_maze_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 76665e8051ed4409b4a3d53edc5dfca8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_tb_behav xil_defaultlib.vga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_And_gate_sv
Compiling module xil_defaultlib.Less_than1
Compiling module xil_defaultlib.Less_than2
Compiling module xil_defaultlib.And_gate
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.RegSRst_10bit
Compiling module xil_defaultlib.mux2_0
Compiling module xil_defaultlib.Equal1
Compiling module xil_defaultlib.Equal2
Compiling module xil_defaultlib.Equal3
Compiling module xil_defaultlib.Or_gate
Compiling module xil_defaultlib.Not_gate
Compiling module xil_defaultlib.RegSRst_1bit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Equal4
Compiling module xil_defaultlib.Equal5
Compiling module xil_defaultlib.Equal6
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.vga_frame
Compiling module xil_defaultlib.vga_maze_top
Compiling module xil_defaultlib.vga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_tb_behav -key {Behavioral:sim_1:Functional:vga_tb} -tclbatch {vga_tb.tcl} -view {D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_hsync was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_vsync was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_col was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_row was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_pix_valid was not found in the design.
source vga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 862.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/And_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Not_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Not_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Or_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_10bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_10bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_1bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_1bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/adder1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_maze_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_maze_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 76665e8051ed4409b4a3d53edc5dfca8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_tb_behav xil_defaultlib.vga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_And_gate_sv
Compiling module xil_defaultlib.Less_than1
Compiling module xil_defaultlib.Less_than2
Compiling module xil_defaultlib.And_gate
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.RegSRst_10bit
Compiling module xil_defaultlib.mux2_0
Compiling module xil_defaultlib.Equal1
Compiling module xil_defaultlib.Equal2
Compiling module xil_defaultlib.Equal3
Compiling module xil_defaultlib.Or_gate
Compiling module xil_defaultlib.Not_gate
Compiling module xil_defaultlib.RegSRst_1bit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Equal4
Compiling module xil_defaultlib.Equal5
Compiling module xil_defaultlib.Equal6
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.vga_frame
Compiling module xil_defaultlib.vga_maze_top
Compiling module xil_defaultlib.vga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_tb_behav -key {Behavioral:sim_1:Functional:vga_tb} -tclbatch {vga_tb.tcl} -view {D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_hsync was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_vsync was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_col was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_row was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_pix_valid was not found in the design.
source vga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 862.215 ; gain = 0.000
run 1000000000nS
ERROR: [#UNDEF] Time unit nS is incorrect
run 1000000000ns
$finish called at time : 40000141 ns : File "D:/Locker/PANEPISTIMIO/lab1_code/vga_tb.sv" Line 76
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 891.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/And_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Not_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Not_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Or_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_10bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_10bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_1bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_1bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/adder1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_maze_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_maze_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 76665e8051ed4409b4a3d53edc5dfca8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_tb_behav xil_defaultlib.vga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_And_gate_sv
Compiling module xil_defaultlib.Less_than1
Compiling module xil_defaultlib.Less_than2
Compiling module xil_defaultlib.And_gate
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.RegSRst_10bit
Compiling module xil_defaultlib.mux2_0
Compiling module xil_defaultlib.Equal1
Compiling module xil_defaultlib.Equal2
Compiling module xil_defaultlib.Equal3
Compiling module xil_defaultlib.Or_gate
Compiling module xil_defaultlib.Not_gate
Compiling module xil_defaultlib.RegSRst_1bit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Equal4
Compiling module xil_defaultlib.Equal5
Compiling module xil_defaultlib.Equal6
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.vga_frame
Compiling module xil_defaultlib.vga_maze_top
Compiling module xil_defaultlib.vga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_tb_behav -key {Behavioral:sim_1:Functional:vga_tb} -tclbatch {vga_tb.tcl} -view {D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_hsync was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_vsync was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_col was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_row was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_pix_valid was not found in the design.
source vga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 891.680 ; gain = 0.000
run 1000000ns
run 1000000000ns
$finish called at time : 40000141 ns : File "D:/Locker/PANEPISTIMIO/lab1_code/vga_tb.sv" Line 76
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 891.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/And_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Equal6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Less_than2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Not_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Not_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Or_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_10bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_10bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_1bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSRst_1bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/adder1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_maze_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_maze_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 76665e8051ed4409b4a3d53edc5dfca8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_tb_behav xil_defaultlib.vga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_And_gate_sv
Compiling module xil_defaultlib.Less_than1
Compiling module xil_defaultlib.Less_than2
Compiling module xil_defaultlib.And_gate
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.RegSRst_10bit
Compiling module xil_defaultlib.mux2_0
Compiling module xil_defaultlib.Equal1
Compiling module xil_defaultlib.Equal2
Compiling module xil_defaultlib.Equal3
Compiling module xil_defaultlib.Or_gate
Compiling module xil_defaultlib.Not_gate
Compiling module xil_defaultlib.RegSRst_1bit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Equal4
Compiling module xil_defaultlib.Equal5
Compiling module xil_defaultlib.Equal6
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.vga_frame
Compiling module xil_defaultlib.vga_maze_top
Compiling module xil_defaultlib.vga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_tb_behav -key {Behavioral:sim_1:Functional:vga_tb} -tclbatch {vga_tb.tcl} -view {D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_hsync was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_vsync was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_col was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_row was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_pix_valid was not found in the design.
source vga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 891.680 ; gain = 0.000
run 1000000000ns
$finish called at time : 40000141 ns : File "D:/Locker/PANEPISTIMIO/lab1_code/vga_tb.sv" Line 76
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 891.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 19:07:03 2019...
