SDMA0_GFX_IB_CNTL__IB_ENABLE_MASK,VAR_0
SDMA0_GFX_IB_CNTL__IB_SWAP_ENABLE_MASK,VAR_1
SDMA0_GFX_RB_CNTL__RB_ENABLE_MASK,VAR_2
SDMA0_GFX_RB_CNTL__RB_SWAP_ENABLE_MASK,VAR_3
SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK,VAR_4
SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK,VAR_5
WREG32,FUNC_0
amdgpu_ring_test_helper,FUNC_1
amdgpu_ttm_set_buffer_funcs_status,FUNC_2
cik_sdma_enable,FUNC_3
cik_srbm_select,FUNC_4
lower_32_bits,FUNC_5
mmSDMA0_GFX_APE1_CNTL,VAR_6
mmSDMA0_GFX_IB_CNTL,VAR_7
mmSDMA0_GFX_IB_OFFSET,VAR_8
mmSDMA0_GFX_IB_RPTR,VAR_9
mmSDMA0_GFX_RB_BASE,VAR_10
mmSDMA0_GFX_RB_BASE_HI,VAR_11
mmSDMA0_GFX_RB_CNTL,VAR_12
mmSDMA0_GFX_RB_RPTR,VAR_13
mmSDMA0_GFX_RB_RPTR_ADDR_HI,VAR_14
mmSDMA0_GFX_RB_RPTR_ADDR_LO,VAR_15
mmSDMA0_GFX_RB_WPTR,VAR_16
mmSDMA0_GFX_VIRTUAL_ADDR,VAR_17
mmSDMA0_SEM_INCOMPLETE_TIMER_CNTL,VAR_18
mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL,VAR_19
mmSDMA0_TILING_CONFIG,VAR_20
mutex_lock,FUNC_6
mutex_unlock,FUNC_7
order_base_2,FUNC_8
sdma_offsets,VAR_21
upper_32_bits,FUNC_9
cik_sdma_gfx_resume,FUNC_10
adev,VAR_22
ring,VAR_23
rb_cntl,VAR_24
ib_cntl,VAR_25
rb_bufsz,VAR_26
wb_offset,VAR_27
i,VAR_28
j,VAR_29
r,VAR_30
