<?xml version="1.0" encoding="UTF-8"?>
<configurations>
  <config version="1.0" previous="">
    <platforms>
      <platform name="ZPUino">
      	<description>ZPUino is a SoC (System on a Chip) with a 32-bit ZPU processor.</description>
        <boards>
          <board name="Papilio One 250">
            <description>Gadget Factory "Papilio One" board, fitted with a Xilinx Spartan 3E 250 FPGA</description>
            <files>
              <file type="FILE_VHDL">zpuinopkg.vhd</file>
              <file type="FILE_VHDL">zpupkg.vhd</file>
              <file type="FILE_VHDL">prescaler.vhd</file>
              <file type="FILE_VHDL">uart_brgen.vhd</file>
              <file type="FILE_VHDL">tx_unit.vhd</file>
              <file type="FILE_VHDL">timer.vhd</file>
              <file type="FILE_VHDL">spiclkgen.vhd</file>
              <file type="FILE_VHDL">spi.vhd</file>
              <file type="FILE_VHDL">zpuino_uart_rx.vhd</file>
              <file type="FILE_VHDL">zpuino_uart_mv_filter.vhd</file>
              <file type="FILE_VHDL">fifo.vhd</file>
              <file type="FILE_VHDL">zpuino_uart.vhd</file>
              <file type="FILE_VHDL">zpuino_timers.vhd</file>
              <file type="FILE_VHDL">zpuino_spi.vhd</file>
              <file type="FILE_VHDL">zpuino_sigmadelta.vhd</file>
              <file type="FILE_VHDL">zpuino_intr.vhd</file>
              <file type="FILE_VHDL">zpuino_gpio.vhd</file>
              <file type="FILE_VHDL">zpuino_serialreset.vhd</file>
              <file type="FILE_VHDL">zpuino_crc16.vhd</file>
              <file type="FILE_VHDL">zpuino_adc.vhd</file>
              <file type="FILE_VHDL">zpuino_empty_device.vhd</file>
              <file type="FILE_VHDL">dualport_ram.vhd</file>
              <file type="FILE_VHDL">wishbonepkg.vhd</file>
              <file type="FILE_VHDL">pulse.vhd</file>
              <file type="FILE_VHDL">shifter.vhd</file>
              <file type="FILE_VHDL">mult.vhd</file>
              <file type="FILE_VHDL">zpu_core_extreme.vhd</file>
              <file type="FILE_VHDL">zpuino_io.vhd</file>
              <file type="FILE_VHDL">wb_rom_ram.vhd</file>
              <file type="FILE_VHDL">wbmux2.vhd</file>
              <file type="FILE_VHDL">wbarb2_1.vhd</file>
              <file type="FILE_VHDL">zpuino_debug_core.vhd</file>
              <file type="FILE_VHDL">zpuino_debug_spartan3e.vhd</file>
              <file type="FILE_VHDL">jtag_chain.vhd</file>
              <file type="FILE_VHDL">zpuino_top.vhd</file>
              <file type="FILE_VHDL">pad.vhd</file>
            </files>
            <properties>
    					<!-- <property name="Add I/O Buffers" value="false"/> -->
            	<property name="Optimization Effort virtex6" value="High"/>
              <property name="Optimization Effort" value="High"/>
              <property name="Use Synthesis Constraints File" value="false"/>
    					<property name="Implementation Top" value="Architecture|papilio_one_top|rtl"/>
    					<property name="Implementation Top File" value="papilio_one_top.vhd"/>
    					<property name="Implementation Top Instance Path" value="/papilio_one_top"/>
    					<property name="Allow Logic Optimization Across Hierarchy" value="true"/>
              <property name="Allow Unmatched LOC Constraints" value="true"/>
              <property name="Device" value="xc3s250e"/>
    					<property name="Device Family" value="Spartan3E"/>
              <property name="Enable Internal Done Pipe" value="true"/>
              <property name="Max Fanout" value="100000"/>
              <property name="Preferred Language" value="VHDL"/>
							<property name="Package" value="tq144"/>
            </properties>
            <variants>
              <variant name="None">
               	<description>Plain ZPUino implementation</description>
                <files>
                	<file type="FILE_VHDL">boards/papilio_one/s3e250/clkgen.vhd</file>
              		<file type="FILE_VHDL">boards/papilio_one/s3e250/stack.vhd</file>
              		<file type="FILE_VHDL">boards/papilio_one/s3e250/papilio_one_top.vhd</file>
                  <file type="FILE_UCF">boards/papilio_one/s3e250/papilio_one.ucf</file>
              		<file type="FILE_VHDL">boards/papilio_one/s3e250/zpu_config.vhd</file>
                  <file type="FILE_VHDL">boards/papilio_one/s3e250/zpuino_config.vhd</file>
              		<file type="FILE_VHDL">boards/papilio_one/s3e250/prom-generic-dp-32.vhd</file>
                </files>
              </variant>
              <variant name="Hepahestus">
                <description/>
              </variant>
            </variants>
          </board>
          <board name="Papilio One 500">
            <description>Gadget Factory "Papilio One" board, fitted with a Xilinx Spartan 3E 500 FPGA</description>
            <variants>
              <variant name="Hyperion">
                <description/>
              </variant>
              <variant name="Hepahestus">
                <description/>
              </variant>
            </variants>
          </board>
          <board name="Papilio Pro S6LX4">
            <description>Gadget Factory "Papilio Pro" board, fitted with a Xilinx Spartan 6 LX4 FPGA
            
The "Papilio Pro" board includes a 8MB SDRAM.</description>
          </board>
          <board name="Papilio Pro S6LX9">
	        	<description>Gadget Factory "Papilio Pro" board, fitted with a Xilinx Spartan 6 LX9 FPGA</description>
          </board>
        </boards>
      </platform>
    </platforms>
  </config>
</configurations>
