$date
	Thu Jul 24 13:58:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module solution_tb $end
$var wire 1 ! y_out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x_in $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x_in $end
$var wire 1 % x_rise $end
$var wire 1 ! y_out $end
$var parameter 3 & ACTIVE1 $end
$var parameter 3 ' ACTIVE2 $end
$var parameter 3 ( ACTIVE3 $end
$var parameter 3 ) IDLE $end
$var parameter 3 * LOW1 $end
$var parameter 3 + LOW2 $end
$var reg 4 , next_state [3:0] $end
$var reg 4 - state [3:0] $end
$var reg 1 . x_state $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 +
b100 *
b0 )
b11 (
b10 '
b1 &
$end
#0
$dumpvars
0.
b0 -
b0 ,
0%
0$
0#
0"
0!
$end
#2
1#
#5
1"
#10
b1 ,
1%
0"
1$
#15
1!
0%
1.
b1 -
1"
#20
0"
#25
b10 -
1"
#30
0"
#33
0$
#35
b100 ,
0.
b11 -
1"
#40
0"
#45
0!
b100 -
1"
#50
0"
#55
b0 ,
b101 -
1"
#60
0"
#65
0!
b0 -
1"
#70
b1 ,
1%
0"
1$
#75
1!
0%
1.
b1 -
1"
#80
0"
#85
b10 -
1"
#90
0"
#95
b100 ,
b11 -
1"
#100
0"
#105
0!
b100 -
1"
#110
0"
#115
b0 ,
b101 -
1"
#120
0"
#125
0!
b0 -
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
