INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v:90]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v:95]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sim_1/new/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
