(module "SN74LVC1G08DRYR" (layer F.Cu) (tedit 620CFDA5)
  (descr "SN74LVC1G08DRYR, SON-6 Gates ROHS")
  (tags "SON-6 Gates ROHS, Logic ICs, Gates")
  (fp_text reference REF** (at 0 -2.5762) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value SN74LVC1G08DRYR (at 0 2.5762) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center -0.724867 0.5) (end -0.694869 0.5) (layer F.SilkS) (width 0.059995))
  (fp_circle (center -0.507747 0.762002) (end -0.380747 0.762002) (layer F.Fab) (width 0.254001))
  (fp_circle (center -0.507874 1.016002) (end -0.407798 1.016002) (layer F.SilkS) (width 0.2))
  (fp_line (start -0.801194 0.5762) (end -0.801194 -0.5762) (layer F.SilkS) (width 0.1524))
  (fp_line (start 0.801194 -0.5762) (end 0.801194 0.5762) (layer F.SilkS) (width 0.1524))
  (pad 1 smd rect (at -0.499873 0.385065) (size 0.3 0.51999) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 0 0.385065) (size 0.3 0.51999) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 0.500127 0.385065) (size 0.3 0.51999) (layers F.Cu F.Mask F.Paste))
  (pad 6 smd rect (at -0.499873 -0.385065) (size 0.3 0.51999) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at 0 -0.385065) (size 0.3 0.51999) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at 0.500127 -0.385065) (size 0.3 0.51999) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 4.5762) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/SN74LVC1G08DRYR.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)