// Seed: 3393739005
module module_0;
  reg id_1, id_2, id_3;
  always_latch begin
    id_2 <= 1 > 1;
  end
endmodule
macromodule module_1 ();
  wire id_1;
  module_0();
endmodule
module module_2 (
    input wand id_0,
    input supply0 id_1,
    input wor id_2,
    output wand id_3,
    input tri0 id_4
    , id_11,
    input tri0 id_5,
    output wand id_6,
    input tri1 id_7,
    input wor id_8,
    input tri0 id_9
);
  always @(posedge 'd0 or posedge id_4);
  module_0();
endmodule
