Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Dec  4 13:02:20 2019
| Host             : flamingo running 64-bit CentOS release 6.10 (Final)
| Command          : report_power -file alltop_power_routed.rpt -pb alltop_power_summary_routed.pb -rpx alltop_power_routed.rpx
| Design           : alltop
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.181        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.019        |
| Device Static (W)        | 0.162        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 59.8         |
| Junction Temperature (C) | 50.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.014 |       20 |       --- |             --- |
| Slice Logic              |     0.012 |    12870 |       --- |             --- |
|   LUT as Logic           |     0.011 |     6124 |     53200 |           11.51 |
|   CARRY4                 |    <0.001 |      730 |     13300 |            5.49 |
|   Register               |    <0.001 |     3804 |    106400 |            3.58 |
|   LUT as Shift Register  |    <0.001 |       92 |     17400 |            0.53 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |    <0.001 |       34 |     53200 |            0.06 |
|   LUT as Distributed RAM |    <0.001 |        4 |     17400 |            0.02 |
|   Others                 |     0.000 |      406 |       --- |             --- |
| Signals                  |     0.015 |    10792 |       --- |             --- |
| Block RAM                |     0.032 |     64.5 |       140 |           46.07 |
| MMCM                     |     0.136 |        1 |         4 |           25.00 |
| PLL                      |     0.135 |        1 |         4 |           25.00 |
| DSPs                     |     0.006 |       42 |       220 |           19.09 |
| I/O                      |     0.144 |       56 |       125 |           44.80 |
| PS7                      |     1.526 |        1 |       --- |             --- |
| Static Power             |     0.162 |          |           |                 |
| Total                    |     2.181 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.113 |       0.092 |      0.022 |
| Vccaux    |       1.800 |     0.160 |       0.143 |      0.017 |
| Vcco33    |       3.300 |     0.044 |       0.043 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.009 |       0.003 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.759 |       0.723 |      0.036 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-----------------------------------------------------------------------------+-----------------+
| Clock                | Domain                                                                      | Constraint (ns) |
+----------------------+-----------------------------------------------------------------------------+-----------------+
| CLKFBIN              | rgb2dvi_inst/ClockGenInternal.ClockGenX/CLKFBIN                             |            13.5 |
| CLKFBIN_1            | rgb2dvi_inst/ClockGenInternal.ClockGenX/CLKFBIN                             |            13.5 |
| PixelClkIO           | rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk                            |            13.5 |
| PixelClkIO_1         | rgb2dvi_inst/ClockGenInternal.ClockGenX/PixelClk                            |            13.5 |
| SerialClkIO          | rgb2dvi_inst/ClockGenInternal.ClockGenX/SerialClk                           |             2.7 |
| SerialClkIO_1        | rgb2dvi_inst/ClockGenInternal.ClockGenX/SerialClk                           |             2.7 |
| cam_pclk_pin         | pclk_r                                                                      |            42.0 |
| clk_fpga_0           | pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_clk_wiz_0   | clk_wiz_0_inst/inst/clk_out1_clk_wiz_0                                      |            41.7 |
| clk_out1_clk_wiz_0_1 | clk_wiz_0_inst/inst/clk_out1_clk_wiz_0                                      |            41.7 |
| clk_out2_clk_wiz_0   | clk_wiz_0_inst/inst/clk_out2_clk_wiz_0                                      |            83.4 |
| clk_out2_clk_wiz_0_1 | clk_wiz_0_inst/inst/clk_out2_clk_wiz_0                                      |            83.4 |
| clk_out3_clk_wiz_0   | clk_wiz_0_inst/inst/clk_out3_clk_wiz_0                                      |            13.5 |
| clk_out3_clk_wiz_0_1 | clk_wiz_0_inst/inst/clk_out3_clk_wiz_0                                      |            13.5 |
| clkfbout_clk_wiz_0   | clk_wiz_0_inst/inst/clkfbout_clk_wiz_0                                      |             8.0 |
| clkfbout_clk_wiz_0_1 | clk_wiz_0_inst/inst/clkfbout_clk_wiz_0                                      |             8.0 |
| sys_clk_pin          | sysclk                                                                      |             8.0 |
| sysclk               | sysclk                                                                      |             8.0 |
+----------------------+-----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| alltop                             |     2.019 |
|   cam_top_inst_f                   |     0.002 |
|     camera_if_inst                 |     0.002 |
|   cam_top_inst_r                   |     0.001 |
|     camera_if_inst                 |     0.001 |
|   clk_wiz_0_inst                   |     0.137 |
|     inst                           |     0.137 |
|   dpram_mclk_inst                  |     0.004 |
|   lsd_output_buffer_inst_f         |     0.009 |
|   lsd_output_buffer_inst_r         |     0.009 |
|   pspl_comm_inst                   |     1.532 |
|     pspl_comm_i                    |     1.532 |
|       processing_system7_0         |     1.527 |
|       ps7_0_axi_periph             |     0.004 |
|       pspl_comm_0                  |     0.001 |
|   rgb2dvi_inst                     |     0.274 |
|     ClockGenInternal.ClockGenX     |     0.135 |
|     ClockSerializer                |     0.034 |
|     DataEncoders[0].DataSerializer |     0.034 |
|     DataEncoders[1].DataSerializer |     0.035 |
|     DataEncoders[2].DataSerializer |     0.035 |
|   simple_lsd_inst_f                |     0.015 |
|     gau_0                          |     0.002 |
|       stp_0                        |     0.001 |
|     ram_0                          |     0.004 |
|     stp_1                          |     0.003 |
|   simple_lsd_inst_r                |     0.015 |
|     gau_0                          |     0.002 |
|       stp_0                        |     0.001 |
|     ram_0                          |     0.004 |
|     stp_1                          |     0.003 |
|   testset_inst                     |     0.005 |
|     pb_l                           |     0.002 |
|       Parent                       |     0.002 |
|     pb_r                           |     0.002 |
|       Parent                       |     0.002 |
|   visualizer_inst                  |     0.004 |
|     ls_ram                         |     0.002 |
+------------------------------------+-----------+


