#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* TP */
#define TP__0__MASK 0x10u
#define TP__0__PC CYREG_PRT6_PC4
#define TP__0__PORT 6u
#define TP__0__SHIFT 4
#define TP__1__MASK 0x20u
#define TP__1__PC CYREG_PRT6_PC5
#define TP__1__PORT 6u
#define TP__1__SHIFT 5
#define TP__2__MASK 0x40u
#define TP__2__PC CYREG_PRT6_PC6
#define TP__2__PORT 6u
#define TP__2__SHIFT 6
#define TP__3__MASK 0x80u
#define TP__3__PC CYREG_PRT6_PC7
#define TP__3__PORT 6u
#define TP__3__SHIFT 7
#define TP__AG CYREG_PRT6_AG
#define TP__AMUX CYREG_PRT6_AMUX
#define TP__BIE CYREG_PRT6_BIE
#define TP__BIT_MASK CYREG_PRT6_BIT_MASK
#define TP__BYP CYREG_PRT6_BYP
#define TP__CTL CYREG_PRT6_CTL
#define TP__DM0 CYREG_PRT6_DM0
#define TP__DM1 CYREG_PRT6_DM1
#define TP__DM2 CYREG_PRT6_DM2
#define TP__DR CYREG_PRT6_DR
#define TP__INP_DIS CYREG_PRT6_INP_DIS
#define TP__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define TP__LCD_EN CYREG_PRT6_LCD_EN
#define TP__MASK 0xF0u
#define TP__PORT 6u
#define TP__PRT CYREG_PRT6_PRT
#define TP__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define TP__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define TP__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define TP__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define TP__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define TP__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define TP__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define TP__PS CYREG_PRT6_PS
#define TP__SHIFT 4
#define TP__SLW CYREG_PRT6_SLW

/* CSN */
#define CSN_Sync_ctrl_reg__0__MASK 0x01u
#define CSN_Sync_ctrl_reg__0__POS 0
#define CSN_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define CSN_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define CSN_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define CSN_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define CSN_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define CSN_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define CSN_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define CSN_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define CSN_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define CSN_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define CSN_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB09_CTL
#define CSN_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define CSN_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB09_CTL
#define CSN_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define CSN_Sync_ctrl_reg__MASK 0x01u
#define CSN_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define CSN_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define CSN_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB09_MSK

/* ETH_CSN */
#define ETH_CSN__0__MASK 0x04u
#define ETH_CSN__0__PC CYREG_PRT5_PC2
#define ETH_CSN__0__PORT 5u
#define ETH_CSN__0__SHIFT 2
#define ETH_CSN__AG CYREG_PRT5_AG
#define ETH_CSN__AMUX CYREG_PRT5_AMUX
#define ETH_CSN__BIE CYREG_PRT5_BIE
#define ETH_CSN__BIT_MASK CYREG_PRT5_BIT_MASK
#define ETH_CSN__BYP CYREG_PRT5_BYP
#define ETH_CSN__CTL CYREG_PRT5_CTL
#define ETH_CSN__DM0 CYREG_PRT5_DM0
#define ETH_CSN__DM1 CYREG_PRT5_DM1
#define ETH_CSN__DM2 CYREG_PRT5_DM2
#define ETH_CSN__DR CYREG_PRT5_DR
#define ETH_CSN__INP_DIS CYREG_PRT5_INP_DIS
#define ETH_CSN__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define ETH_CSN__LCD_EN CYREG_PRT5_LCD_EN
#define ETH_CSN__MASK 0x04u
#define ETH_CSN__PORT 5u
#define ETH_CSN__PRT CYREG_PRT5_PRT
#define ETH_CSN__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define ETH_CSN__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define ETH_CSN__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define ETH_CSN__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define ETH_CSN__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define ETH_CSN__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define ETH_CSN__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define ETH_CSN__PS CYREG_PRT5_PS
#define ETH_CSN__SHIFT 2
#define ETH_CSN__SLW CYREG_PRT5_SLW

/* LED */
#define LED__0__MASK 0x10u
#define LED__0__PC CYREG_IO_PC_PRT15_PC4
#define LED__0__PORT 15u
#define LED__0__SHIFT 4
#define LED__1__MASK 0x20u
#define LED__1__PC CYREG_IO_PC_PRT15_PC5
#define LED__1__PORT 15u
#define LED__1__SHIFT 5
#define LED__AG CYREG_PRT15_AG
#define LED__AMUX CYREG_PRT15_AMUX
#define LED__BIE CYREG_PRT15_BIE
#define LED__BIT_MASK CYREG_PRT15_BIT_MASK
#define LED__BYP CYREG_PRT15_BYP
#define LED__CTL CYREG_PRT15_CTL
#define LED__DM0 CYREG_PRT15_DM0
#define LED__DM1 CYREG_PRT15_DM1
#define LED__DM2 CYREG_PRT15_DM2
#define LED__DR CYREG_PRT15_DR
#define LED__INP_DIS CYREG_PRT15_INP_DIS
#define LED__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT15_LCD_EN
#define LED__MASK 0x30u
#define LED__PORT 15u
#define LED__PRT CYREG_PRT15_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LED__PS CYREG_PRT15_PS
#define LED__SHIFT 4
#define LED__SLW CYREG_PRT15_SLW

/* SPI_BSPIM */
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SPI_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define SPI_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define SPI_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define SPI_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPI_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define SPI_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define SPI_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define SPI_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define SPI_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_BSPIM_RxStsReg__4__POS 4
#define SPI_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_BSPIM_RxStsReg__5__POS 5
#define SPI_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_BSPIM_RxStsReg__6__POS 6
#define SPI_BSPIM_RxStsReg__MASK 0x70u
#define SPI_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB09_MSK
#define SPI_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SPI_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define SPI_BSPIM_RxStsReg__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define SPI_BSPIM_RxStsReg__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define SPI_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB09_ST
#define SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define SPI_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define SPI_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB09_A0
#define SPI_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB09_A1
#define SPI_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define SPI_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB09_D0
#define SPI_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB09_D1
#define SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SPI_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define SPI_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB09_F0
#define SPI_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB09_F1
#define SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPI_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_BSPIM_TxStsReg__0__POS 0
#define SPI_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_BSPIM_TxStsReg__1__POS 1
#define SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SPI_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define SPI_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_BSPIM_TxStsReg__2__POS 2
#define SPI_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_BSPIM_TxStsReg__3__POS 3
#define SPI_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_BSPIM_TxStsReg__4__POS 4
#define SPI_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB08_MSK
#define SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SPI_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB08_ST

/* SPI_IntClock */
#define SPI_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPI_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPI_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPI_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPI_IntClock__INDEX 0x00u
#define SPI_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPI_IntClock__PM_ACT_MSK 0x01u
#define SPI_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPI_IntClock__PM_STBY_MSK 0x01u

/* MISO */
#define MISO__0__MASK 0x04u
#define MISO__0__PC CYREG_PRT1_PC2
#define MISO__0__PORT 1u
#define MISO__0__SHIFT 2
#define MISO__AG CYREG_PRT1_AG
#define MISO__AMUX CYREG_PRT1_AMUX
#define MISO__BIE CYREG_PRT1_BIE
#define MISO__BIT_MASK CYREG_PRT1_BIT_MASK
#define MISO__BYP CYREG_PRT1_BYP
#define MISO__CTL CYREG_PRT1_CTL
#define MISO__DM0 CYREG_PRT1_DM0
#define MISO__DM1 CYREG_PRT1_DM1
#define MISO__DM2 CYREG_PRT1_DM2
#define MISO__DR CYREG_PRT1_DR
#define MISO__INP_DIS CYREG_PRT1_INP_DIS
#define MISO__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT1_LCD_EN
#define MISO__MASK 0x04u
#define MISO__PORT 1u
#define MISO__PRT CYREG_PRT1_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MISO__PS CYREG_PRT1_PS
#define MISO__SHIFT 2
#define MISO__SLW CYREG_PRT1_SLW

/* MOSI */
#define MOSI__0__MASK 0x08u
#define MOSI__0__PC CYREG_PRT5_PC3
#define MOSI__0__PORT 5u
#define MOSI__0__SHIFT 3
#define MOSI__AG CYREG_PRT5_AG
#define MOSI__AMUX CYREG_PRT5_AMUX
#define MOSI__BIE CYREG_PRT5_BIE
#define MOSI__BIT_MASK CYREG_PRT5_BIT_MASK
#define MOSI__BYP CYREG_PRT5_BYP
#define MOSI__CTL CYREG_PRT5_CTL
#define MOSI__DM0 CYREG_PRT5_DM0
#define MOSI__DM1 CYREG_PRT5_DM1
#define MOSI__DM2 CYREG_PRT5_DM2
#define MOSI__DR CYREG_PRT5_DR
#define MOSI__INP_DIS CYREG_PRT5_INP_DIS
#define MOSI__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT5_LCD_EN
#define MOSI__MASK 0x08u
#define MOSI__PORT 5u
#define MOSI__PRT CYREG_PRT5_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MOSI__PS CYREG_PRT5_PS
#define MOSI__SHIFT 3
#define MOSI__SLW CYREG_PRT5_SLW

/* SCLK */
#define SCLK__0__MASK 0x10u
#define SCLK__0__PC CYREG_PRT1_PC4
#define SCLK__0__PORT 1u
#define SCLK__0__SHIFT 4
#define SCLK__AG CYREG_PRT1_AG
#define SCLK__AMUX CYREG_PRT1_AMUX
#define SCLK__BIE CYREG_PRT1_BIE
#define SCLK__BIT_MASK CYREG_PRT1_BIT_MASK
#define SCLK__BYP CYREG_PRT1_BYP
#define SCLK__CTL CYREG_PRT1_CTL
#define SCLK__DM0 CYREG_PRT1_DM0
#define SCLK__DM1 CYREG_PRT1_DM1
#define SCLK__DM2 CYREG_PRT1_DM2
#define SCLK__DR CYREG_PRT1_DR
#define SCLK__INP_DIS CYREG_PRT1_INP_DIS
#define SCLK__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT1_LCD_EN
#define SCLK__MASK 0x10u
#define SCLK__PORT 1u
#define SCLK__PRT CYREG_PRT1_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SCLK__PS CYREG_PRT1_PS
#define SCLK__SHIFT 4
#define SCLK__SLW CYREG_PRT1_SLW

/* SWTP */
#define SWTP__0__MASK 0x01u
#define SWTP__0__PC CYREG_PRT4_PC0
#define SWTP__0__PORT 4u
#define SWTP__0__SHIFT 0
#define SWTP__AG CYREG_PRT4_AG
#define SWTP__AMUX CYREG_PRT4_AMUX
#define SWTP__BIE CYREG_PRT4_BIE
#define SWTP__BIT_MASK CYREG_PRT4_BIT_MASK
#define SWTP__BYP CYREG_PRT4_BYP
#define SWTP__CTL CYREG_PRT4_CTL
#define SWTP__DM0 CYREG_PRT4_DM0
#define SWTP__DM1 CYREG_PRT4_DM1
#define SWTP__DM2 CYREG_PRT4_DM2
#define SWTP__DR CYREG_PRT4_DR
#define SWTP__INP_DIS CYREG_PRT4_INP_DIS
#define SWTP__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SWTP__LCD_EN CYREG_PRT4_LCD_EN
#define SWTP__MASK 0x01u
#define SWTP__PORT 4u
#define SWTP__PRT CYREG_PRT4_PRT
#define SWTP__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SWTP__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SWTP__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SWTP__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SWTP__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SWTP__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SWTP__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SWTP__PS CYREG_PRT4_PS
#define SWTP__SHIFT 0
#define SWTP__SLW CYREG_PRT4_SLW

/* SDC_CSN */
#define SDC_CSN__0__MASK 0x10u
#define SDC_CSN__0__PC CYREG_PRT12_PC4
#define SDC_CSN__0__PORT 12u
#define SDC_CSN__0__SHIFT 4
#define SDC_CSN__AG CYREG_PRT12_AG
#define SDC_CSN__BIE CYREG_PRT12_BIE
#define SDC_CSN__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDC_CSN__BYP CYREG_PRT12_BYP
#define SDC_CSN__DM0 CYREG_PRT12_DM0
#define SDC_CSN__DM1 CYREG_PRT12_DM1
#define SDC_CSN__DM2 CYREG_PRT12_DM2
#define SDC_CSN__DR CYREG_PRT12_DR
#define SDC_CSN__INP_DIS CYREG_PRT12_INP_DIS
#define SDC_CSN__MASK 0x10u
#define SDC_CSN__PORT 12u
#define SDC_CSN__PRT CYREG_PRT12_PRT
#define SDC_CSN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDC_CSN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDC_CSN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDC_CSN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDC_CSN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDC_CSN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDC_CSN__PS CYREG_PRT12_PS
#define SDC_CSN__SHIFT 4
#define SDC_CSN__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDC_CSN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDC_CSN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDC_CSN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDC_CSN__SLW CYREG_PRT12_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 66000000U
#define BCLK__BUS_CLK__KHZ 66000U
#define BCLK__BUS_CLK__MHZ 66U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
