
VERBOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a3c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08002bdc  08002bdc  00003bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c50  08002c50  00004068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002c50  08002c50  00003c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002c58  08002c58  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c58  08002c58  00003c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002c5c  08002c5c  00003c5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08002c60  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d4  20000068  08002cc8  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000023c  08002cc8  0000423c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007954  00000000  00000000  00004098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000166d  00000000  00000000  0000b9ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008e8  00000000  00000000  0000d060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006c3  00000000  00000000  0000d948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d56  00000000  00000000  0000e00b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009bfc  00000000  00000000  00024d61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d471  00000000  00000000  0002e95d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bbdce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002bd4  00000000  00000000  000bbe14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  000be9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002bc4 	.word	0x08002bc4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08002bc4 	.word	0x08002bc4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b0:	f000 fbea 	bl	8000d88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b4:	f000 f848 	bl	8000648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b8:	f000 f8c8 	bl	800074c <MX_GPIO_Init>
  MX_TIM10_Init();
 80005bc:	f000 f8a2 	bl	8000704 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */

    scheduler.pid = 0;
 80005c0:	4b1c      	ldr	r3, [pc, #112]	@ (8000634 <main+0x88>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	701a      	strb	r2, [r3, #0]
    scheduler.next_pid = 0;
 80005c6:	4b1b      	ldr	r3, [pc, #108]	@ (8000634 <main+0x88>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	709a      	strb	r2, [r3, #2]
    scheduler.cur_pid = 0;
 80005cc:	4b19      	ldr	r3, [pc, #100]	@ (8000634 <main+0x88>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	70da      	strb	r2, [r3, #3]
    scheduler.last_pid = 0;
 80005d2:	4b18      	ldr	r3, [pc, #96]	@ (8000634 <main+0x88>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	711a      	strb	r2, [r3, #4]
    scheduler.preempt_pid = 0;
 80005d8:	4b16      	ldr	r3, [pc, #88]	@ (8000634 <main+0x88>)
 80005da:	2200      	movs	r2, #0
 80005dc:	705a      	strb	r2, [r3, #1]

    p1.pid = 1;
 80005de:	4b16      	ldr	r3, [pc, #88]	@ (8000638 <main+0x8c>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	701a      	strb	r2, [r3, #0]
    p2.pid = 2;
 80005e4:	4b15      	ldr	r3, [pc, #84]	@ (800063c <main+0x90>)
 80005e6:	2202      	movs	r2, #2
 80005e8:	701a      	strb	r2, [r3, #0]
    p3.pid = 3;
 80005ea:	4b15      	ldr	r3, [pc, #84]	@ (8000640 <main+0x94>)
 80005ec:	2203      	movs	r2, #3
 80005ee:	701a      	strb	r2, [r3, #0]

    current_time_ms = 0;
 80005f0:	4b14      	ldr	r3, [pc, #80]	@ (8000644 <main+0x98>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
        /* ----- Process Switching ----- */
    switch (scheduler.next_pid){
 80005f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000634 <main+0x88>)
 80005f8:	789b      	ldrb	r3, [r3, #2]
 80005fa:	2b03      	cmp	r3, #3
 80005fc:	d816      	bhi.n	800062c <main+0x80>
 80005fe:	a201      	add	r2, pc, #4	@ (adr r2, 8000604 <main+0x58>)
 8000600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000604:	08000615 	.word	0x08000615
 8000608:	0800061b 	.word	0x0800061b
 800060c:	08000621 	.word	0x08000621
 8000610:	08000627 	.word	0x08000627
        case 0:
            Process_Scheduler();
 8000614:	f000 f8ec 	bl	80007f0 <Process_Scheduler>
            break;
 8000618:	e00b      	b.n	8000632 <main+0x86>

        case 1:
            Process_1();
 800061a:	f000 f965 	bl	80008e8 <Process_1>
            break;
 800061e:	e008      	b.n	8000632 <main+0x86>

        case 2:
            Process_2();
 8000620:	f000 f9a8 	bl	8000974 <Process_2>
            break;
 8000624:	e005      	b.n	8000632 <main+0x86>

        case 3:
            Process_3();
 8000626:	f000 f9cf 	bl	80009c8 <Process_3>
            break;
 800062a:	e002      	b.n	8000632 <main+0x86>

        default:
            Process_Scheduler();
 800062c:	f000 f8e0 	bl	80007f0 <Process_Scheduler>
            break;
 8000630:	bf00      	nop
    switch (scheduler.next_pid){
 8000632:	e7e0      	b.n	80005f6 <main+0x4a>
 8000634:	20000228 	.word	0x20000228
 8000638:	20000224 	.word	0x20000224
 800063c:	200001d8 	.word	0x200001d8
 8000640:	20000234 	.word	0x20000234
 8000644:	20000230 	.word	0x20000230

08000648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b094      	sub	sp, #80	@ 0x50
 800064c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064e:	f107 0320 	add.w	r3, r7, #32
 8000652:	2230      	movs	r2, #48	@ 0x30
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f001 fc9d 	bl	8001f96 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800065c:	f107 030c 	add.w	r3, r7, #12
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	605a      	str	r2, [r3, #4]
 8000666:	609a      	str	r2, [r3, #8]
 8000668:	60da      	str	r2, [r3, #12]
 800066a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800066c:	2300      	movs	r3, #0
 800066e:	60bb      	str	r3, [r7, #8]
 8000670:	4b22      	ldr	r3, [pc, #136]	@ (80006fc <SystemClock_Config+0xb4>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000674:	4a21      	ldr	r2, [pc, #132]	@ (80006fc <SystemClock_Config+0xb4>)
 8000676:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800067a:	6413      	str	r3, [r2, #64]	@ 0x40
 800067c:	4b1f      	ldr	r3, [pc, #124]	@ (80006fc <SystemClock_Config+0xb4>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000680:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000684:	60bb      	str	r3, [r7, #8]
 8000686:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000688:	2300      	movs	r3, #0
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	4b1c      	ldr	r3, [pc, #112]	@ (8000700 <SystemClock_Config+0xb8>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a1b      	ldr	r2, [pc, #108]	@ (8000700 <SystemClock_Config+0xb8>)
 8000692:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000696:	6013      	str	r3, [r2, #0]
 8000698:	4b19      	ldr	r3, [pc, #100]	@ (8000700 <SystemClock_Config+0xb8>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006a0:	607b      	str	r3, [r7, #4]
 80006a2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a4:	2302      	movs	r3, #2
 80006a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a8:	2301      	movs	r3, #1
 80006aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ac:	2310      	movs	r3, #16
 80006ae:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006b0:	2300      	movs	r3, #0
 80006b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b4:	f107 0320 	add.w	r3, r7, #32
 80006b8:	4618      	mov	r0, r3
 80006ba:	f000 fe5b 	bl	8001374 <HAL_RCC_OscConfig>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80006c4:	f000 f9c8 	bl	8000a58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c8:	230f      	movs	r3, #15
 80006ca:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006cc:	2300      	movs	r3, #0
 80006ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d0:	2300      	movs	r3, #0
 80006d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d8:	2300      	movs	r3, #0
 80006da:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006dc:	f107 030c 	add.w	r3, r7, #12
 80006e0:	2100      	movs	r1, #0
 80006e2:	4618      	mov	r0, r3
 80006e4:	f001 f8be 	bl	8001864 <HAL_RCC_ClockConfig>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80006ee:	f000 f9b3 	bl	8000a58 <Error_Handler>
  }
}
 80006f2:	bf00      	nop
 80006f4:	3750      	adds	r7, #80	@ 0x50
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	40023800 	.word	0x40023800
 8000700:	40007000 	.word	0x40007000

08000704 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8000708:	4b0e      	ldr	r3, [pc, #56]	@ (8000744 <MX_TIM10_Init+0x40>)
 800070a:	4a0f      	ldr	r2, [pc, #60]	@ (8000748 <MX_TIM10_Init+0x44>)
 800070c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 16-1;
 800070e:	4b0d      	ldr	r3, [pc, #52]	@ (8000744 <MX_TIM10_Init+0x40>)
 8000710:	220f      	movs	r2, #15
 8000712:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000714:	4b0b      	ldr	r3, [pc, #44]	@ (8000744 <MX_TIM10_Init+0x40>)
 8000716:	2200      	movs	r2, #0
 8000718:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 800071a:	4b0a      	ldr	r3, [pc, #40]	@ (8000744 <MX_TIM10_Init+0x40>)
 800071c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000720:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000722:	4b08      	ldr	r3, [pc, #32]	@ (8000744 <MX_TIM10_Init+0x40>)
 8000724:	2200      	movs	r2, #0
 8000726:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000728:	4b06      	ldr	r3, [pc, #24]	@ (8000744 <MX_TIM10_Init+0x40>)
 800072a:	2200      	movs	r2, #0
 800072c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800072e:	4805      	ldr	r0, [pc, #20]	@ (8000744 <MX_TIM10_Init+0x40>)
 8000730:	f001 fa44 	bl	8001bbc <HAL_TIM_Base_Init>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 800073a:	f000 f98d 	bl	8000a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800073e:	bf00      	nop
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	200001dc 	.word	0x200001dc
 8000748:	40014400 	.word	0x40014400

0800074c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b088      	sub	sp, #32
 8000750:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000752:	f107 030c 	add.w	r3, r7, #12
 8000756:	2200      	movs	r2, #0
 8000758:	601a      	str	r2, [r3, #0]
 800075a:	605a      	str	r2, [r3, #4]
 800075c:	609a      	str	r2, [r3, #8]
 800075e:	60da      	str	r2, [r3, #12]
 8000760:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000762:	2300      	movs	r3, #0
 8000764:	60bb      	str	r3, [r7, #8]
 8000766:	4b1f      	ldr	r3, [pc, #124]	@ (80007e4 <MX_GPIO_Init+0x98>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076a:	4a1e      	ldr	r2, [pc, #120]	@ (80007e4 <MX_GPIO_Init+0x98>)
 800076c:	f043 0301 	orr.w	r3, r3, #1
 8000770:	6313      	str	r3, [r2, #48]	@ 0x30
 8000772:	4b1c      	ldr	r3, [pc, #112]	@ (80007e4 <MX_GPIO_Init+0x98>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000776:	f003 0301 	and.w	r3, r3, #1
 800077a:	60bb      	str	r3, [r7, #8]
 800077c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800077e:	2300      	movs	r3, #0
 8000780:	607b      	str	r3, [r7, #4]
 8000782:	4b18      	ldr	r3, [pc, #96]	@ (80007e4 <MX_GPIO_Init+0x98>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	4a17      	ldr	r2, [pc, #92]	@ (80007e4 <MX_GPIO_Init+0x98>)
 8000788:	f043 0308 	orr.w	r3, r3, #8
 800078c:	6313      	str	r3, [r2, #48]	@ 0x30
 800078e:	4b15      	ldr	r3, [pc, #84]	@ (80007e4 <MX_GPIO_Init+0x98>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000792:	f003 0308 	and.w	r3, r3, #8
 8000796:	607b      	str	r3, [r7, #4]
 8000798:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED4_Green_Pin|LED3_Orenge_Pin|LED5_Red_Pin|LED6_Blue_Pin, GPIO_PIN_RESET);
 800079a:	2200      	movs	r2, #0
 800079c:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80007a0:	4811      	ldr	r0, [pc, #68]	@ (80007e8 <MX_GPIO_Init+0x9c>)
 80007a2:	f000 fdcd 	bl	8001340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_User_Pin */
  GPIO_InitStruct.Pin = BTN_User_Pin;
 80007a6:	2301      	movs	r3, #1
 80007a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007aa:	2300      	movs	r3, #0
 80007ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ae:	2300      	movs	r3, #0
 80007b0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_User_GPIO_Port, &GPIO_InitStruct);
 80007b2:	f107 030c 	add.w	r3, r7, #12
 80007b6:	4619      	mov	r1, r3
 80007b8:	480c      	ldr	r0, [pc, #48]	@ (80007ec <MX_GPIO_Init+0xa0>)
 80007ba:	f000 fc3d 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED4_Green_Pin LED3_Orenge_Pin LED5_Red_Pin LED6_Blue_Pin */
  GPIO_InitStruct.Pin = LED4_Green_Pin|LED3_Orenge_Pin|LED5_Red_Pin|LED6_Blue_Pin;
 80007be:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80007c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c4:	2301      	movs	r3, #1
 80007c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c8:	2300      	movs	r3, #0
 80007ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007cc:	2300      	movs	r3, #0
 80007ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007d0:	f107 030c 	add.w	r3, r7, #12
 80007d4:	4619      	mov	r1, r3
 80007d6:	4804      	ldr	r0, [pc, #16]	@ (80007e8 <MX_GPIO_Init+0x9c>)
 80007d8:	f000 fc2e 	bl	8001038 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007dc:	bf00      	nop
 80007de:	3720      	adds	r7, #32
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	40023800 	.word	0x40023800
 80007e8:	40020c00 	.word	0x40020c00
 80007ec:	40020000 	.word	0x40020000

080007f0 <Process_Scheduler>:

/* USER CODE BEGIN 4 */


/* Process Control Block (PCB) */
void Process_Scheduler (void){
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
	// PCB should NOT be a while loop, it should switch the next process and leave ASAP

    	/* use any HAL_Delay function will cause SW hangs */
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80007f4:	2201      	movs	r2, #1
 80007f6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007fa:	4836      	ldr	r0, [pc, #216]	@ (80008d4 <Process_Scheduler+0xe4>)
 80007fc:	f000 fda0 	bl	8001340 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000800:	2201      	movs	r2, #1
 8000802:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000806:	4833      	ldr	r0, [pc, #204]	@ (80008d4 <Process_Scheduler+0xe4>)
 8000808:	f000 fd9a 	bl	8001340 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 800080c:	2201      	movs	r2, #1
 800080e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000812:	4830      	ldr	r0, [pc, #192]	@ (80008d4 <Process_Scheduler+0xe4>)
 8000814:	f000 fd94 	bl	8001340 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 8000818:	2201      	movs	r2, #1
 800081a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800081e:	482d      	ldr	r0, [pc, #180]	@ (80008d4 <Process_Scheduler+0xe4>)
 8000820:	f000 fd8e 	bl	8001340 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8000824:	2200      	movs	r2, #0
 8000826:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800082a:	482a      	ldr	r0, [pc, #168]	@ (80008d4 <Process_Scheduler+0xe4>)
 800082c:	f000 fd88 	bl	8001340 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8000830:	2200      	movs	r2, #0
 8000832:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000836:	4827      	ldr	r0, [pc, #156]	@ (80008d4 <Process_Scheduler+0xe4>)
 8000838:	f000 fd82 	bl	8001340 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 800083c:	2200      	movs	r2, #0
 800083e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000842:	4824      	ldr	r0, [pc, #144]	@ (80008d4 <Process_Scheduler+0xe4>)
 8000844:	f000 fd7c 	bl	8001340 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 8000848:	2200      	movs	r2, #0
 800084a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800084e:	4821      	ldr	r0, [pc, #132]	@ (80008d4 <Process_Scheduler+0xe4>)
 8000850:	f000 fd76 	bl	8001340 <HAL_GPIO_WritePin>
        
        if (scheduler.preempt_pid!=0){
 8000854:	4b20      	ldr	r3, [pc, #128]	@ (80008d8 <Process_Scheduler+0xe8>)
 8000856:	785b      	ldrb	r3, [r3, #1]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d00d      	beq.n	8000878 <Process_Scheduler+0x88>
            scheduler.next_pid = scheduler.preempt_pid;
 800085c:	4b1e      	ldr	r3, [pc, #120]	@ (80008d8 <Process_Scheduler+0xe8>)
 800085e:	785a      	ldrb	r2, [r3, #1]
 8000860:	4b1d      	ldr	r3, [pc, #116]	@ (80008d8 <Process_Scheduler+0xe8>)
 8000862:	709a      	strb	r2, [r3, #2]
            scheduler.preempt_pid = 0;
 8000864:	4b1c      	ldr	r3, [pc, #112]	@ (80008d8 <Process_Scheduler+0xe8>)
 8000866:	2200      	movs	r2, #0
 8000868:	705a      	strb	r2, [r3, #1]

            printf("current process = %d\n", scheduler.next_pid);
 800086a:	4b1b      	ldr	r3, [pc, #108]	@ (80008d8 <Process_Scheduler+0xe8>)
 800086c:	789b      	ldrb	r3, [r3, #2]
 800086e:	4619      	mov	r1, r3
 8000870:	481a      	ldr	r0, [pc, #104]	@ (80008dc <Process_Scheduler+0xec>)
 8000872:	f001 fb3b 	bl	8001eec <iprintf>
            return;
 8000876:	e02c      	b.n	80008d2 <Process_Scheduler+0xe2>
        }

        if (current_time_ms % PROCESS_EXE_TIME == 0){
 8000878:	4b19      	ldr	r3, [pc, #100]	@ (80008e0 <Process_Scheduler+0xf0>)
 800087a:	681a      	ldr	r2, [r3, #0]
 800087c:	4b19      	ldr	r3, [pc, #100]	@ (80008e4 <Process_Scheduler+0xf4>)
 800087e:	fba3 1302 	umull	r1, r3, r3, r2
 8000882:	099b      	lsrs	r3, r3, #6
 8000884:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000888:	fb01 f303 	mul.w	r3, r1, r3
 800088c:	1ad3      	subs	r3, r2, r3
 800088e:	2b00      	cmp	r3, #0
 8000890:	d11f      	bne.n	80008d2 <Process_Scheduler+0xe2>
            scheduler.last_pid = scheduler.cur_pid;                     // record last process
 8000892:	4b11      	ldr	r3, [pc, #68]	@ (80008d8 <Process_Scheduler+0xe8>)
 8000894:	78da      	ldrb	r2, [r3, #3]
 8000896:	4b10      	ldr	r3, [pc, #64]	@ (80008d8 <Process_Scheduler+0xe8>)
 8000898:	711a      	strb	r2, [r3, #4]
            scheduler.next_pid = scheduler.cur_pid+1;                   // move to next process
 800089a:	4b0f      	ldr	r3, [pc, #60]	@ (80008d8 <Process_Scheduler+0xe8>)
 800089c:	78db      	ldrb	r3, [r3, #3]
 800089e:	3301      	adds	r3, #1
 80008a0:	b2da      	uxtb	r2, r3
 80008a2:	4b0d      	ldr	r3, [pc, #52]	@ (80008d8 <Process_Scheduler+0xe8>)
 80008a4:	709a      	strb	r2, [r3, #2]
            scheduler.cur_pid++;                                  // move to next process
 80008a6:	4b0c      	ldr	r3, [pc, #48]	@ (80008d8 <Process_Scheduler+0xe8>)
 80008a8:	78db      	ldrb	r3, [r3, #3]
 80008aa:	3301      	adds	r3, #1
 80008ac:	b2da      	uxtb	r2, r3
 80008ae:	4b0a      	ldr	r3, [pc, #40]	@ (80008d8 <Process_Scheduler+0xe8>)
 80008b0:	70da      	strb	r2, [r3, #3]




            // set maximum number of processes
            if (scheduler.next_pid >= MAX_PROCESS_NUM){
 80008b2:	4b09      	ldr	r3, [pc, #36]	@ (80008d8 <Process_Scheduler+0xe8>)
 80008b4:	789b      	ldrb	r3, [r3, #2]
 80008b6:	2b03      	cmp	r3, #3
 80008b8:	d905      	bls.n	80008c6 <Process_Scheduler+0xd6>
                scheduler.cur_pid = 0;
 80008ba:	4b07      	ldr	r3, [pc, #28]	@ (80008d8 <Process_Scheduler+0xe8>)
 80008bc:	2200      	movs	r2, #0
 80008be:	70da      	strb	r2, [r3, #3]
                scheduler.next_pid = 0;
 80008c0:	4b05      	ldr	r3, [pc, #20]	@ (80008d8 <Process_Scheduler+0xe8>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	709a      	strb	r2, [r3, #2]
            }
            printf("current process = %d\n", scheduler.next_pid);
 80008c6:	4b04      	ldr	r3, [pc, #16]	@ (80008d8 <Process_Scheduler+0xe8>)
 80008c8:	789b      	ldrb	r3, [r3, #2]
 80008ca:	4619      	mov	r1, r3
 80008cc:	4803      	ldr	r0, [pc, #12]	@ (80008dc <Process_Scheduler+0xec>)
 80008ce:	f001 fb0d 	bl	8001eec <iprintf>
        // do I really need priority list???
        // when interrupt, raise a flag in irq handler(Pend SV?), provide PID for request (regist in a struct), leave handler
        // if (flag), process 0 modify its priority (base on urgency level), and clear the flag
        // reset its prority after execution

}
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	40020c00 	.word	0x40020c00
 80008d8:	20000228 	.word	0x20000228
 80008dc:	08002bdc 	.word	0x08002bdc
 80008e0:	20000230 	.word	0x20000230
 80008e4:	10624dd3 	.word	0x10624dd3

080008e8 <Process_1>:

void Process_1(void){
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
    while(1){
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);    // LED3 PD13
 80008ec:	2201      	movs	r2, #1
 80008ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008f2:	481d      	ldr	r0, [pc, #116]	@ (8000968 <Process_1+0x80>)
 80008f4:	f000 fd24 	bl	8001340 <HAL_GPIO_WritePin>
        Os_Delay(100);
 80008f8:	2064      	movs	r0, #100	@ 0x64
 80008fa:	f000 f88f 	bl	8000a1c <Os_Delay>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);  // LED3 PD13
 80008fe:	2200      	movs	r2, #0
 8000900:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000904:	4818      	ldr	r0, [pc, #96]	@ (8000968 <Process_1+0x80>)
 8000906:	f000 fd1b 	bl	8001340 <HAL_GPIO_WritePin>
        Os_Delay(100);
 800090a:	2064      	movs	r0, #100	@ 0x64
 800090c:	f000 f886 	bl	8000a1c <Os_Delay>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);    // LED3 PD13
 8000910:	2201      	movs	r2, #1
 8000912:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000916:	4814      	ldr	r0, [pc, #80]	@ (8000968 <Process_1+0x80>)
 8000918:	f000 fd12 	bl	8001340 <HAL_GPIO_WritePin>
        Os_Delay(100);
 800091c:	2064      	movs	r0, #100	@ 0x64
 800091e:	f000 f87d 	bl	8000a1c <Os_Delay>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);  // LED3 PD13
 8000922:	2200      	movs	r2, #0
 8000924:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000928:	480f      	ldr	r0, [pc, #60]	@ (8000968 <Process_1+0x80>)
 800092a:	f000 fd09 	bl	8001340 <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);  // LED4 PD12
 800092e:	2200      	movs	r2, #0
 8000930:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000934:	480c      	ldr	r0, [pc, #48]	@ (8000968 <Process_1+0x80>)
 8000936:	f000 fd03 	bl	8001340 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);  // LED5 PD14
 800093a:	2200      	movs	r2, #0
 800093c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000940:	4809      	ldr	r0, [pc, #36]	@ (8000968 <Process_1+0x80>)
 8000942:	f000 fcfd 	bl	8001340 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);  // LED6 PD15
 8000946:	2200      	movs	r2, #0
 8000948:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800094c:	4806      	ldr	r0, [pc, #24]	@ (8000968 <Process_1+0x80>)
 800094e:	f000 fcf7 	bl	8001340 <HAL_GPIO_WritePin>

        // usually done by PCB/TCB
        /* check if next process is this process*/
        if (scheduler.next_pid != p1.pid) break;
 8000952:	4b06      	ldr	r3, [pc, #24]	@ (800096c <Process_1+0x84>)
 8000954:	789a      	ldrb	r2, [r3, #2]
 8000956:	4b06      	ldr	r3, [pc, #24]	@ (8000970 <Process_1+0x88>)
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	429a      	cmp	r2, r3
 800095c:	d100      	bne.n	8000960 <Process_1+0x78>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);    // LED3 PD13
 800095e:	e7c5      	b.n	80008ec <Process_1+0x4>
        if (scheduler.next_pid != p1.pid) break;
 8000960:	bf00      	nop
    }
}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	40020c00 	.word	0x40020c00
 800096c:	20000228 	.word	0x20000228
 8000970:	20000224 	.word	0x20000224

08000974 <Process_2>:

void Process_2(void){
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
    while(1){
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);   // LED3 PD13
 8000978:	2200      	movs	r2, #0
 800097a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800097e:	480f      	ldr	r0, [pc, #60]	@ (80009bc <Process_2+0x48>)
 8000980:	f000 fcde 	bl	8001340 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);     // LED4 PD12
 8000984:	2201      	movs	r2, #1
 8000986:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800098a:	480c      	ldr	r0, [pc, #48]	@ (80009bc <Process_2+0x48>)
 800098c:	f000 fcd8 	bl	8001340 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);   // LED5 PD14
 8000990:	2200      	movs	r2, #0
 8000992:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000996:	4809      	ldr	r0, [pc, #36]	@ (80009bc <Process_2+0x48>)
 8000998:	f000 fcd2 	bl	8001340 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);   // LED6 PD15
 800099c:	2200      	movs	r2, #0
 800099e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009a2:	4806      	ldr	r0, [pc, #24]	@ (80009bc <Process_2+0x48>)
 80009a4:	f000 fccc 	bl	8001340 <HAL_GPIO_WritePin>

        /* check if next process is this process*/
        if (scheduler.next_pid != p2.pid) break;
 80009a8:	4b05      	ldr	r3, [pc, #20]	@ (80009c0 <Process_2+0x4c>)
 80009aa:	789a      	ldrb	r2, [r3, #2]
 80009ac:	4b05      	ldr	r3, [pc, #20]	@ (80009c4 <Process_2+0x50>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	429a      	cmp	r2, r3
 80009b2:	d100      	bne.n	80009b6 <Process_2+0x42>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);   // LED3 PD13
 80009b4:	e7e0      	b.n	8000978 <Process_2+0x4>
        if (scheduler.next_pid != p2.pid) break;
 80009b6:	bf00      	nop
    }
}
 80009b8:	bf00      	nop
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	40020c00 	.word	0x40020c00
 80009c0:	20000228 	.word	0x20000228
 80009c4:	200001d8 	.word	0x200001d8

080009c8 <Process_3>:
void Process_3(void){
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
    while(1){
        
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);  // LED3 PD13
 80009cc:	2200      	movs	r2, #0
 80009ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009d2:	480f      	ldr	r0, [pc, #60]	@ (8000a10 <Process_3+0x48>)
 80009d4:	f000 fcb4 	bl	8001340 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);  // LED4 PD12
 80009d8:	2200      	movs	r2, #0
 80009da:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009de:	480c      	ldr	r0, [pc, #48]	@ (8000a10 <Process_3+0x48>)
 80009e0:	f000 fcae 	bl	8001340 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);    // LED5 PD14
 80009e4:	2201      	movs	r2, #1
 80009e6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009ea:	4809      	ldr	r0, [pc, #36]	@ (8000a10 <Process_3+0x48>)
 80009ec:	f000 fca8 	bl	8001340 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);    // LED6 PD15
 80009f0:	2201      	movs	r2, #1
 80009f2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009f6:	4806      	ldr	r0, [pc, #24]	@ (8000a10 <Process_3+0x48>)
 80009f8:	f000 fca2 	bl	8001340 <HAL_GPIO_WritePin>
        /* check if next process is this process*/
        if (scheduler.next_pid != p3.pid) break;
 80009fc:	4b05      	ldr	r3, [pc, #20]	@ (8000a14 <Process_3+0x4c>)
 80009fe:	789a      	ldrb	r2, [r3, #2]
 8000a00:	4b05      	ldr	r3, [pc, #20]	@ (8000a18 <Process_3+0x50>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	429a      	cmp	r2, r3
 8000a06:	d100      	bne.n	8000a0a <Process_3+0x42>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);  // LED3 PD13
 8000a08:	e7e0      	b.n	80009cc <Process_3+0x4>
        if (scheduler.next_pid != p3.pid) break;
 8000a0a:	bf00      	nop
    }
}
 8000a0c:	bf00      	nop
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	40020c00 	.word	0x40020c00
 8000a14:	20000228 	.word	0x20000228
 8000a18:	20000234 	.word	0x20000234

08000a1c <Os_Delay>:

void Os_Delay(uint16_t ms){
 8000a1c:	b480      	push	{r7}
 8000a1e:	b083      	sub	sp, #12
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	4603      	mov	r3, r0
 8000a24:	80fb      	strh	r3, [r7, #6]
    static uint16_t start_time;
    start_time = current_time_ms;
 8000a26:	4b0a      	ldr	r3, [pc, #40]	@ (8000a50 <Os_Delay+0x34>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	b29a      	uxth	r2, r3
 8000a2c:	4b09      	ldr	r3, [pc, #36]	@ (8000a54 <Os_Delay+0x38>)
 8000a2e:	801a      	strh	r2, [r3, #0]
    while(current_time_ms - start_time < ms){;}
 8000a30:	bf00      	nop
 8000a32:	4b07      	ldr	r3, [pc, #28]	@ (8000a50 <Os_Delay+0x34>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	4a07      	ldr	r2, [pc, #28]	@ (8000a54 <Os_Delay+0x38>)
 8000a38:	8812      	ldrh	r2, [r2, #0]
 8000a3a:	1a9a      	subs	r2, r3, r2
 8000a3c:	88fb      	ldrh	r3, [r7, #6]
 8000a3e:	429a      	cmp	r2, r3
 8000a40:	d3f7      	bcc.n	8000a32 <Os_Delay+0x16>

    return;
 8000a42:	bf00      	nop
}
 8000a44:	370c      	adds	r7, #12
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	20000230 	.word	0x20000230
 8000a54:	20000084 	.word	0x20000084

08000a58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a5c:	b672      	cpsid	i
}
 8000a5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a60:	bf00      	nop
 8000a62:	e7fd      	b.n	8000a60 <Error_Handler+0x8>

08000a64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b083      	sub	sp, #12
 8000a68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	607b      	str	r3, [r7, #4]
 8000a6e:	4b10      	ldr	r3, [pc, #64]	@ (8000ab0 <HAL_MspInit+0x4c>)
 8000a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a72:	4a0f      	ldr	r2, [pc, #60]	@ (8000ab0 <HAL_MspInit+0x4c>)
 8000a74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a78:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ab0 <HAL_MspInit+0x4c>)
 8000a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a82:	607b      	str	r3, [r7, #4]
 8000a84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	603b      	str	r3, [r7, #0]
 8000a8a:	4b09      	ldr	r3, [pc, #36]	@ (8000ab0 <HAL_MspInit+0x4c>)
 8000a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a8e:	4a08      	ldr	r2, [pc, #32]	@ (8000ab0 <HAL_MspInit+0x4c>)
 8000a90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a94:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a96:	4b06      	ldr	r3, [pc, #24]	@ (8000ab0 <HAL_MspInit+0x4c>)
 8000a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a9e:	603b      	str	r3, [r7, #0]
 8000aa0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	370c      	adds	r7, #12
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	40023800 	.word	0x40023800

08000ab4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b085      	sub	sp, #20
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a0b      	ldr	r2, [pc, #44]	@ (8000af0 <HAL_TIM_Base_MspInit+0x3c>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d10d      	bne.n	8000ae2 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM10_MspInit 0 */

    /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	60fb      	str	r3, [r7, #12]
 8000aca:	4b0a      	ldr	r3, [pc, #40]	@ (8000af4 <HAL_TIM_Base_MspInit+0x40>)
 8000acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ace:	4a09      	ldr	r2, [pc, #36]	@ (8000af4 <HAL_TIM_Base_MspInit+0x40>)
 8000ad0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ad4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ad6:	4b07      	ldr	r3, [pc, #28]	@ (8000af4 <HAL_TIM_Base_MspInit+0x40>)
 8000ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ade:	60fb      	str	r3, [r7, #12]
 8000ae0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM10_MspInit 1 */

  }

}
 8000ae2:	bf00      	nop
 8000ae4:	3714      	adds	r7, #20
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	40014400 	.word	0x40014400
 8000af4:	40023800 	.word	0x40023800

08000af8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000afc:	bf00      	nop
 8000afe:	e7fd      	b.n	8000afc <NMI_Handler+0x4>

08000b00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b04:	bf00      	nop
 8000b06:	e7fd      	b.n	8000b04 <HardFault_Handler+0x4>

08000b08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b0c:	bf00      	nop
 8000b0e:	e7fd      	b.n	8000b0c <MemManage_Handler+0x4>

08000b10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b14:	bf00      	nop
 8000b16:	e7fd      	b.n	8000b14 <BusFault_Handler+0x4>

08000b18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b1c:	bf00      	nop
 8000b1e:	e7fd      	b.n	8000b1c <UsageFault_Handler+0x4>

08000b20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b24:	bf00      	nop
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr

08000b2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b2e:	b480      	push	{r7}
 8000b30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b32:	bf00      	nop
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr

08000b3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b40:	bf00      	nop
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
	...

08000b4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
    
    current_time_ms++;
 8000b50:	4b08      	ldr	r3, [pc, #32]	@ (8000b74 <SysTick_Handler+0x28>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	3301      	adds	r3, #1
 8000b56:	4a07      	ldr	r2, [pc, #28]	@ (8000b74 <SysTick_Handler+0x28>)
 8000b58:	6013      	str	r3, [r2, #0]
    Process_Scheduler();
 8000b5a:	f7ff fe49 	bl	80007f0 <Process_Scheduler>
    printf("current time ms = %d\n", current_time_ms);
 8000b5e:	4b05      	ldr	r3, [pc, #20]	@ (8000b74 <SysTick_Handler+0x28>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4619      	mov	r1, r3
 8000b64:	4804      	ldr	r0, [pc, #16]	@ (8000b78 <SysTick_Handler+0x2c>)
 8000b66:	f001 f9c1 	bl	8001eec <iprintf>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b6a:	f000 f95f 	bl	8000e2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	20000230 	.word	0x20000230
 8000b78:	08002bf4 	.word	0x08002bf4

08000b7c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000b84:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000b88:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000b8c:	f003 0301 	and.w	r3, r3, #1
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d013      	beq.n	8000bbc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000b94:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000b98:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000b9c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d00b      	beq.n	8000bbc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000ba4:	e000      	b.n	8000ba8 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000ba6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000ba8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d0f9      	beq.n	8000ba6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000bb2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000bb6:	687a      	ldr	r2, [r7, #4]
 8000bb8:	b2d2      	uxtb	r2, r2
 8000bba:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000bbc:	687b      	ldr	r3, [r7, #4]
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr

08000bca <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	b086      	sub	sp, #24
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	60f8      	str	r0, [r7, #12]
 8000bd2:	60b9      	str	r1, [r7, #8]
 8000bd4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	617b      	str	r3, [r7, #20]
 8000bda:	e00a      	b.n	8000bf2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bdc:	f3af 8000 	nop.w
 8000be0:	4601      	mov	r1, r0
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	1c5a      	adds	r2, r3, #1
 8000be6:	60ba      	str	r2, [r7, #8]
 8000be8:	b2ca      	uxtb	r2, r1
 8000bea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	3301      	adds	r3, #1
 8000bf0:	617b      	str	r3, [r7, #20]
 8000bf2:	697a      	ldr	r2, [r7, #20]
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	429a      	cmp	r2, r3
 8000bf8:	dbf0      	blt.n	8000bdc <_read+0x12>
  }

  return len;
 8000bfa:	687b      	ldr	r3, [r7, #4]
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3718      	adds	r7, #24
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b086      	sub	sp, #24
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	60f8      	str	r0, [r7, #12]
 8000c0c:	60b9      	str	r1, [r7, #8]
 8000c0e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c10:	2300      	movs	r3, #0
 8000c12:	617b      	str	r3, [r7, #20]
 8000c14:	e009      	b.n	8000c2a <_write+0x26>
  {
//    __io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 8000c16:	68bb      	ldr	r3, [r7, #8]
 8000c18:	1c5a      	adds	r2, r3, #1
 8000c1a:	60ba      	str	r2, [r7, #8]
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f7ff ffac 	bl	8000b7c <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	3301      	adds	r3, #1
 8000c28:	617b      	str	r3, [r7, #20]
 8000c2a:	697a      	ldr	r2, [r7, #20]
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	429a      	cmp	r2, r3
 8000c30:	dbf1      	blt.n	8000c16 <_write+0x12>
  }
  return len;
 8000c32:	687b      	ldr	r3, [r7, #4]
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	3718      	adds	r7, #24
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <_close>:

int _close(int file)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	370c      	adds	r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr

08000c54 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
 8000c5c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c64:	605a      	str	r2, [r3, #4]
  return 0;
 8000c66:	2300      	movs	r3, #0
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	370c      	adds	r7, #12
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr

08000c74 <_isatty>:

int _isatty(int file)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c7c:	2301      	movs	r3, #1
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	370c      	adds	r7, #12
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr

08000c8a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	b085      	sub	sp, #20
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	60f8      	str	r0, [r7, #12]
 8000c92:	60b9      	str	r1, [r7, #8]
 8000c94:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c96:	2300      	movs	r3, #0
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3714      	adds	r7, #20
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr

08000ca4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b086      	sub	sp, #24
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cac:	4a14      	ldr	r2, [pc, #80]	@ (8000d00 <_sbrk+0x5c>)
 8000cae:	4b15      	ldr	r3, [pc, #84]	@ (8000d04 <_sbrk+0x60>)
 8000cb0:	1ad3      	subs	r3, r2, r3
 8000cb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cb8:	4b13      	ldr	r3, [pc, #76]	@ (8000d08 <_sbrk+0x64>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d102      	bne.n	8000cc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cc0:	4b11      	ldr	r3, [pc, #68]	@ (8000d08 <_sbrk+0x64>)
 8000cc2:	4a12      	ldr	r2, [pc, #72]	@ (8000d0c <_sbrk+0x68>)
 8000cc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cc6:	4b10      	ldr	r3, [pc, #64]	@ (8000d08 <_sbrk+0x64>)
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	4413      	add	r3, r2
 8000cce:	693a      	ldr	r2, [r7, #16]
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	d207      	bcs.n	8000ce4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cd4:	f001 f9ae 	bl	8002034 <__errno>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	220c      	movs	r2, #12
 8000cdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cde:	f04f 33ff 	mov.w	r3, #4294967295
 8000ce2:	e009      	b.n	8000cf8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ce4:	4b08      	ldr	r3, [pc, #32]	@ (8000d08 <_sbrk+0x64>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cea:	4b07      	ldr	r3, [pc, #28]	@ (8000d08 <_sbrk+0x64>)
 8000cec:	681a      	ldr	r2, [r3, #0]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	4413      	add	r3, r2
 8000cf2:	4a05      	ldr	r2, [pc, #20]	@ (8000d08 <_sbrk+0x64>)
 8000cf4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cf6:	68fb      	ldr	r3, [r7, #12]
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	3718      	adds	r7, #24
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	20020000 	.word	0x20020000
 8000d04:	00000400 	.word	0x00000400
 8000d08:	20000088 	.word	0x20000088
 8000d0c:	20000240 	.word	0x20000240

08000d10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d14:	4b06      	ldr	r3, [pc, #24]	@ (8000d30 <SystemInit+0x20>)
 8000d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d1a:	4a05      	ldr	r2, [pc, #20]	@ (8000d30 <SystemInit+0x20>)
 8000d1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d24:	bf00      	nop
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	e000ed00 	.word	0xe000ed00

08000d34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d34:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d6c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d38:	f7ff ffea 	bl	8000d10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d3c:	480c      	ldr	r0, [pc, #48]	@ (8000d70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d3e:	490d      	ldr	r1, [pc, #52]	@ (8000d74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d40:	4a0d      	ldr	r2, [pc, #52]	@ (8000d78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d44:	e002      	b.n	8000d4c <LoopCopyDataInit>

08000d46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d4a:	3304      	adds	r3, #4

08000d4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d50:	d3f9      	bcc.n	8000d46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d52:	4a0a      	ldr	r2, [pc, #40]	@ (8000d7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d54:	4c0a      	ldr	r4, [pc, #40]	@ (8000d80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d58:	e001      	b.n	8000d5e <LoopFillZerobss>

08000d5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d5c:	3204      	adds	r2, #4

08000d5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d60:	d3fb      	bcc.n	8000d5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d62:	f001 f96d 	bl	8002040 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d66:	f7ff fc21 	bl	80005ac <main>
  bx  lr    
 8000d6a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d6c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d74:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d78:	08002c60 	.word	0x08002c60
  ldr r2, =_sbss
 8000d7c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d80:	2000023c 	.word	0x2000023c

08000d84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d84:	e7fe      	b.n	8000d84 <ADC_IRQHandler>
	...

08000d88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc8 <HAL_Init+0x40>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a0d      	ldr	r2, [pc, #52]	@ (8000dc8 <HAL_Init+0x40>)
 8000d92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d98:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc8 <HAL_Init+0x40>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc8 <HAL_Init+0x40>)
 8000d9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000da2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000da4:	4b08      	ldr	r3, [pc, #32]	@ (8000dc8 <HAL_Init+0x40>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a07      	ldr	r2, [pc, #28]	@ (8000dc8 <HAL_Init+0x40>)
 8000daa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000db0:	2003      	movs	r0, #3
 8000db2:	f000 f90d 	bl	8000fd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000db6:	200f      	movs	r0, #15
 8000db8:	f000 f808 	bl	8000dcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dbc:	f7ff fe52 	bl	8000a64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dc0:	2300      	movs	r3, #0
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	40023c00 	.word	0x40023c00

08000dcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dd4:	4b12      	ldr	r3, [pc, #72]	@ (8000e20 <HAL_InitTick+0x54>)
 8000dd6:	681a      	ldr	r2, [r3, #0]
 8000dd8:	4b12      	ldr	r3, [pc, #72]	@ (8000e24 <HAL_InitTick+0x58>)
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	4619      	mov	r1, r3
 8000dde:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000de2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000de6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dea:	4618      	mov	r0, r3
 8000dec:	f000 f917 	bl	800101e <HAL_SYSTICK_Config>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000df6:	2301      	movs	r3, #1
 8000df8:	e00e      	b.n	8000e18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	2b0f      	cmp	r3, #15
 8000dfe:	d80a      	bhi.n	8000e16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e00:	2200      	movs	r2, #0
 8000e02:	6879      	ldr	r1, [r7, #4]
 8000e04:	f04f 30ff 	mov.w	r0, #4294967295
 8000e08:	f000 f8ed 	bl	8000fe6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e0c:	4a06      	ldr	r2, [pc, #24]	@ (8000e28 <HAL_InitTick+0x5c>)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e12:	2300      	movs	r3, #0
 8000e14:	e000      	b.n	8000e18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e16:	2301      	movs	r3, #1
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3708      	adds	r7, #8
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	20000000 	.word	0x20000000
 8000e24:	20000008 	.word	0x20000008
 8000e28:	20000004 	.word	0x20000004

08000e2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e30:	4b06      	ldr	r3, [pc, #24]	@ (8000e4c <HAL_IncTick+0x20>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	461a      	mov	r2, r3
 8000e36:	4b06      	ldr	r3, [pc, #24]	@ (8000e50 <HAL_IncTick+0x24>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4413      	add	r3, r2
 8000e3c:	4a04      	ldr	r2, [pc, #16]	@ (8000e50 <HAL_IncTick+0x24>)
 8000e3e:	6013      	str	r3, [r2, #0]
}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	20000008 	.word	0x20000008
 8000e50:	20000238 	.word	0x20000238

08000e54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  return uwTick;
 8000e58:	4b03      	ldr	r3, [pc, #12]	@ (8000e68 <HAL_GetTick+0x14>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
}
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop
 8000e68:	20000238 	.word	0x20000238

08000e6c <__NVIC_SetPriorityGrouping>:
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b085      	sub	sp, #20
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	f003 0307 	and.w	r3, r3, #7
 8000e7a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8000e7e:	68db      	ldr	r3, [r3, #12]
 8000e80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e82:	68ba      	ldr	r2, [r7, #8]
 8000e84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e88:	4013      	ands	r3, r2
 8000e8a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e9e:	4a04      	ldr	r2, [pc, #16]	@ (8000eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	60d3      	str	r3, [r2, #12]
}
 8000ea4:	bf00      	nop
 8000ea6:	3714      	adds	r7, #20
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr
 8000eb0:	e000ed00 	.word	0xe000ed00

08000eb4 <__NVIC_GetPriorityGrouping>:
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000eb8:	4b04      	ldr	r3, [pc, #16]	@ (8000ecc <__NVIC_GetPriorityGrouping+0x18>)
 8000eba:	68db      	ldr	r3, [r3, #12]
 8000ebc:	0a1b      	lsrs	r3, r3, #8
 8000ebe:	f003 0307 	and.w	r3, r3, #7
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr
 8000ecc:	e000ed00 	.word	0xe000ed00

08000ed0 <__NVIC_SetPriority>:
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	6039      	str	r1, [r7, #0]
 8000eda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000edc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	db0a      	blt.n	8000efa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	b2da      	uxtb	r2, r3
 8000ee8:	490c      	ldr	r1, [pc, #48]	@ (8000f1c <__NVIC_SetPriority+0x4c>)
 8000eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eee:	0112      	lsls	r2, r2, #4
 8000ef0:	b2d2      	uxtb	r2, r2
 8000ef2:	440b      	add	r3, r1
 8000ef4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000ef8:	e00a      	b.n	8000f10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	b2da      	uxtb	r2, r3
 8000efe:	4908      	ldr	r1, [pc, #32]	@ (8000f20 <__NVIC_SetPriority+0x50>)
 8000f00:	79fb      	ldrb	r3, [r7, #7]
 8000f02:	f003 030f 	and.w	r3, r3, #15
 8000f06:	3b04      	subs	r3, #4
 8000f08:	0112      	lsls	r2, r2, #4
 8000f0a:	b2d2      	uxtb	r2, r2
 8000f0c:	440b      	add	r3, r1
 8000f0e:	761a      	strb	r2, [r3, #24]
}
 8000f10:	bf00      	nop
 8000f12:	370c      	adds	r7, #12
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr
 8000f1c:	e000e100 	.word	0xe000e100
 8000f20:	e000ed00 	.word	0xe000ed00

08000f24 <NVIC_EncodePriority>:
{
 8000f24:	b480      	push	{r7}
 8000f26:	b089      	sub	sp, #36	@ 0x24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	f003 0307 	and.w	r3, r3, #7
 8000f36:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f38:	69fb      	ldr	r3, [r7, #28]
 8000f3a:	f1c3 0307 	rsb	r3, r3, #7
 8000f3e:	2b04      	cmp	r3, #4
 8000f40:	bf28      	it	cs
 8000f42:	2304      	movcs	r3, #4
 8000f44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	3304      	adds	r3, #4
 8000f4a:	2b06      	cmp	r3, #6
 8000f4c:	d902      	bls.n	8000f54 <NVIC_EncodePriority+0x30>
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	3b03      	subs	r3, #3
 8000f52:	e000      	b.n	8000f56 <NVIC_EncodePriority+0x32>
 8000f54:	2300      	movs	r3, #0
 8000f56:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f58:	f04f 32ff 	mov.w	r2, #4294967295
 8000f5c:	69bb      	ldr	r3, [r7, #24]
 8000f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f62:	43da      	mvns	r2, r3
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	401a      	ands	r2, r3
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	fa01 f303 	lsl.w	r3, r1, r3
 8000f76:	43d9      	mvns	r1, r3
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f7c:	4313      	orrs	r3, r2
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3724      	adds	r7, #36	@ 0x24
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
	...

08000f8c <SysTick_Config>:
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	3b01      	subs	r3, #1
 8000f98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f9c:	d301      	bcc.n	8000fa2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e00f      	b.n	8000fc2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fa2:	4a0a      	ldr	r2, [pc, #40]	@ (8000fcc <SysTick_Config+0x40>)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	3b01      	subs	r3, #1
 8000fa8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000faa:	210f      	movs	r1, #15
 8000fac:	f04f 30ff 	mov.w	r0, #4294967295
 8000fb0:	f7ff ff8e 	bl	8000ed0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fb4:	4b05      	ldr	r3, [pc, #20]	@ (8000fcc <SysTick_Config+0x40>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fba:	4b04      	ldr	r3, [pc, #16]	@ (8000fcc <SysTick_Config+0x40>)
 8000fbc:	2207      	movs	r2, #7
 8000fbe:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000fc0:	2300      	movs	r3, #0
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	e000e010 	.word	0xe000e010

08000fd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f7ff ff47 	bl	8000e6c <__NVIC_SetPriorityGrouping>
}
 8000fde:	bf00      	nop
 8000fe0:	3708      	adds	r7, #8
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	b086      	sub	sp, #24
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	4603      	mov	r3, r0
 8000fee:	60b9      	str	r1, [r7, #8]
 8000ff0:	607a      	str	r2, [r7, #4]
 8000ff2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ff8:	f7ff ff5c 	bl	8000eb4 <__NVIC_GetPriorityGrouping>
 8000ffc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	68b9      	ldr	r1, [r7, #8]
 8001002:	6978      	ldr	r0, [r7, #20]
 8001004:	f7ff ff8e 	bl	8000f24 <NVIC_EncodePriority>
 8001008:	4602      	mov	r2, r0
 800100a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800100e:	4611      	mov	r1, r2
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff ff5d 	bl	8000ed0 <__NVIC_SetPriority>
}
 8001016:	bf00      	nop
 8001018:	3718      	adds	r7, #24
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b082      	sub	sp, #8
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001026:	6878      	ldr	r0, [r7, #4]
 8001028:	f7ff ffb0 	bl	8000f8c <SysTick_Config>
 800102c:	4603      	mov	r3, r0
}
 800102e:	4618      	mov	r0, r3
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
	...

08001038 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001038:	b480      	push	{r7}
 800103a:	b089      	sub	sp, #36	@ 0x24
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001042:	2300      	movs	r3, #0
 8001044:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001046:	2300      	movs	r3, #0
 8001048:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800104a:	2300      	movs	r3, #0
 800104c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800104e:	2300      	movs	r3, #0
 8001050:	61fb      	str	r3, [r7, #28]
 8001052:	e159      	b.n	8001308 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001054:	2201      	movs	r2, #1
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	697a      	ldr	r2, [r7, #20]
 8001064:	4013      	ands	r3, r2
 8001066:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001068:	693a      	ldr	r2, [r7, #16]
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	429a      	cmp	r2, r3
 800106e:	f040 8148 	bne.w	8001302 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	f003 0303 	and.w	r3, r3, #3
 800107a:	2b01      	cmp	r3, #1
 800107c:	d005      	beq.n	800108a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001086:	2b02      	cmp	r3, #2
 8001088:	d130      	bne.n	80010ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	689b      	ldr	r3, [r3, #8]
 800108e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	2203      	movs	r2, #3
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	43db      	mvns	r3, r3
 800109c:	69ba      	ldr	r2, [r7, #24]
 800109e:	4013      	ands	r3, r2
 80010a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	68da      	ldr	r2, [r3, #12]
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	005b      	lsls	r3, r3, #1
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010c0:	2201      	movs	r2, #1
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	43db      	mvns	r3, r3
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	4013      	ands	r3, r2
 80010ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	091b      	lsrs	r3, r3, #4
 80010d6:	f003 0201 	and.w	r2, r3, #1
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	4313      	orrs	r3, r2
 80010e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f003 0303 	and.w	r3, r3, #3
 80010f4:	2b03      	cmp	r3, #3
 80010f6:	d017      	beq.n	8001128 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	2203      	movs	r2, #3
 8001104:	fa02 f303 	lsl.w	r3, r2, r3
 8001108:	43db      	mvns	r3, r3
 800110a:	69ba      	ldr	r2, [r7, #24]
 800110c:	4013      	ands	r3, r2
 800110e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	689a      	ldr	r2, [r3, #8]
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	69ba      	ldr	r2, [r7, #24]
 800111e:	4313      	orrs	r3, r2
 8001120:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	f003 0303 	and.w	r3, r3, #3
 8001130:	2b02      	cmp	r3, #2
 8001132:	d123      	bne.n	800117c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001134:	69fb      	ldr	r3, [r7, #28]
 8001136:	08da      	lsrs	r2, r3, #3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	3208      	adds	r2, #8
 800113c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001140:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	f003 0307 	and.w	r3, r3, #7
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	220f      	movs	r2, #15
 800114c:	fa02 f303 	lsl.w	r3, r2, r3
 8001150:	43db      	mvns	r3, r3
 8001152:	69ba      	ldr	r2, [r7, #24]
 8001154:	4013      	ands	r3, r2
 8001156:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	691a      	ldr	r2, [r3, #16]
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	f003 0307 	and.w	r3, r3, #7
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	4313      	orrs	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	08da      	lsrs	r2, r3, #3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	3208      	adds	r2, #8
 8001176:	69b9      	ldr	r1, [r7, #24]
 8001178:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	2203      	movs	r2, #3
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	43db      	mvns	r3, r3
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	4013      	ands	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f003 0203 	and.w	r2, r3, #3
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	f000 80a2 	beq.w	8001302 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	4b57      	ldr	r3, [pc, #348]	@ (8001320 <HAL_GPIO_Init+0x2e8>)
 80011c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011c6:	4a56      	ldr	r2, [pc, #344]	@ (8001320 <HAL_GPIO_Init+0x2e8>)
 80011c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80011ce:	4b54      	ldr	r3, [pc, #336]	@ (8001320 <HAL_GPIO_Init+0x2e8>)
 80011d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011d6:	60fb      	str	r3, [r7, #12]
 80011d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011da:	4a52      	ldr	r2, [pc, #328]	@ (8001324 <HAL_GPIO_Init+0x2ec>)
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	089b      	lsrs	r3, r3, #2
 80011e0:	3302      	adds	r3, #2
 80011e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	f003 0303 	and.w	r3, r3, #3
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	220f      	movs	r2, #15
 80011f2:	fa02 f303 	lsl.w	r3, r2, r3
 80011f6:	43db      	mvns	r3, r3
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	4013      	ands	r3, r2
 80011fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4a49      	ldr	r2, [pc, #292]	@ (8001328 <HAL_GPIO_Init+0x2f0>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d019      	beq.n	800123a <HAL_GPIO_Init+0x202>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4a48      	ldr	r2, [pc, #288]	@ (800132c <HAL_GPIO_Init+0x2f4>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d013      	beq.n	8001236 <HAL_GPIO_Init+0x1fe>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4a47      	ldr	r2, [pc, #284]	@ (8001330 <HAL_GPIO_Init+0x2f8>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d00d      	beq.n	8001232 <HAL_GPIO_Init+0x1fa>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a46      	ldr	r2, [pc, #280]	@ (8001334 <HAL_GPIO_Init+0x2fc>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d007      	beq.n	800122e <HAL_GPIO_Init+0x1f6>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4a45      	ldr	r2, [pc, #276]	@ (8001338 <HAL_GPIO_Init+0x300>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d101      	bne.n	800122a <HAL_GPIO_Init+0x1f2>
 8001226:	2304      	movs	r3, #4
 8001228:	e008      	b.n	800123c <HAL_GPIO_Init+0x204>
 800122a:	2307      	movs	r3, #7
 800122c:	e006      	b.n	800123c <HAL_GPIO_Init+0x204>
 800122e:	2303      	movs	r3, #3
 8001230:	e004      	b.n	800123c <HAL_GPIO_Init+0x204>
 8001232:	2302      	movs	r3, #2
 8001234:	e002      	b.n	800123c <HAL_GPIO_Init+0x204>
 8001236:	2301      	movs	r3, #1
 8001238:	e000      	b.n	800123c <HAL_GPIO_Init+0x204>
 800123a:	2300      	movs	r3, #0
 800123c:	69fa      	ldr	r2, [r7, #28]
 800123e:	f002 0203 	and.w	r2, r2, #3
 8001242:	0092      	lsls	r2, r2, #2
 8001244:	4093      	lsls	r3, r2
 8001246:	69ba      	ldr	r2, [r7, #24]
 8001248:	4313      	orrs	r3, r2
 800124a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800124c:	4935      	ldr	r1, [pc, #212]	@ (8001324 <HAL_GPIO_Init+0x2ec>)
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	089b      	lsrs	r3, r3, #2
 8001252:	3302      	adds	r3, #2
 8001254:	69ba      	ldr	r2, [r7, #24]
 8001256:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800125a:	4b38      	ldr	r3, [pc, #224]	@ (800133c <HAL_GPIO_Init+0x304>)
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	43db      	mvns	r3, r3
 8001264:	69ba      	ldr	r2, [r7, #24]
 8001266:	4013      	ands	r3, r2
 8001268:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001272:	2b00      	cmp	r3, #0
 8001274:	d003      	beq.n	800127e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001276:	69ba      	ldr	r2, [r7, #24]
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	4313      	orrs	r3, r2
 800127c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800127e:	4a2f      	ldr	r2, [pc, #188]	@ (800133c <HAL_GPIO_Init+0x304>)
 8001280:	69bb      	ldr	r3, [r7, #24]
 8001282:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001284:	4b2d      	ldr	r3, [pc, #180]	@ (800133c <HAL_GPIO_Init+0x304>)
 8001286:	68db      	ldr	r3, [r3, #12]
 8001288:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	43db      	mvns	r3, r3
 800128e:	69ba      	ldr	r2, [r7, #24]
 8001290:	4013      	ands	r3, r2
 8001292:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800129c:	2b00      	cmp	r3, #0
 800129e:	d003      	beq.n	80012a8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80012a0:	69ba      	ldr	r2, [r7, #24]
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012a8:	4a24      	ldr	r2, [pc, #144]	@ (800133c <HAL_GPIO_Init+0x304>)
 80012aa:	69bb      	ldr	r3, [r7, #24]
 80012ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80012ae:	4b23      	ldr	r3, [pc, #140]	@ (800133c <HAL_GPIO_Init+0x304>)
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012b4:	693b      	ldr	r3, [r7, #16]
 80012b6:	43db      	mvns	r3, r3
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	4013      	ands	r3, r2
 80012bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d003      	beq.n	80012d2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80012ca:	69ba      	ldr	r2, [r7, #24]
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	4313      	orrs	r3, r2
 80012d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012d2:	4a1a      	ldr	r2, [pc, #104]	@ (800133c <HAL_GPIO_Init+0x304>)
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012d8:	4b18      	ldr	r3, [pc, #96]	@ (800133c <HAL_GPIO_Init+0x304>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	43db      	mvns	r3, r3
 80012e2:	69ba      	ldr	r2, [r7, #24]
 80012e4:	4013      	ands	r3, r2
 80012e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d003      	beq.n	80012fc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80012f4:	69ba      	ldr	r2, [r7, #24]
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	4313      	orrs	r3, r2
 80012fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012fc:	4a0f      	ldr	r2, [pc, #60]	@ (800133c <HAL_GPIO_Init+0x304>)
 80012fe:	69bb      	ldr	r3, [r7, #24]
 8001300:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	3301      	adds	r3, #1
 8001306:	61fb      	str	r3, [r7, #28]
 8001308:	69fb      	ldr	r3, [r7, #28]
 800130a:	2b0f      	cmp	r3, #15
 800130c:	f67f aea2 	bls.w	8001054 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001310:	bf00      	nop
 8001312:	bf00      	nop
 8001314:	3724      	adds	r7, #36	@ 0x24
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	40023800 	.word	0x40023800
 8001324:	40013800 	.word	0x40013800
 8001328:	40020000 	.word	0x40020000
 800132c:	40020400 	.word	0x40020400
 8001330:	40020800 	.word	0x40020800
 8001334:	40020c00 	.word	0x40020c00
 8001338:	40021000 	.word	0x40021000
 800133c:	40013c00 	.word	0x40013c00

08001340 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	460b      	mov	r3, r1
 800134a:	807b      	strh	r3, [r7, #2]
 800134c:	4613      	mov	r3, r2
 800134e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001350:	787b      	ldrb	r3, [r7, #1]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d003      	beq.n	800135e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001356:	887a      	ldrh	r2, [r7, #2]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800135c:	e003      	b.n	8001366 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800135e:	887b      	ldrh	r3, [r7, #2]
 8001360:	041a      	lsls	r2, r3, #16
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	619a      	str	r2, [r3, #24]
}
 8001366:	bf00      	nop
 8001368:	370c      	adds	r7, #12
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
	...

08001374 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b086      	sub	sp, #24
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d101      	bne.n	8001386 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e267      	b.n	8001856 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 0301 	and.w	r3, r3, #1
 800138e:	2b00      	cmp	r3, #0
 8001390:	d075      	beq.n	800147e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001392:	4b88      	ldr	r3, [pc, #544]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	f003 030c 	and.w	r3, r3, #12
 800139a:	2b04      	cmp	r3, #4
 800139c:	d00c      	beq.n	80013b8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800139e:	4b85      	ldr	r3, [pc, #532]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 80013a0:	689b      	ldr	r3, [r3, #8]
 80013a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80013a6:	2b08      	cmp	r3, #8
 80013a8:	d112      	bne.n	80013d0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013aa:	4b82      	ldr	r3, [pc, #520]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80013b6:	d10b      	bne.n	80013d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013b8:	4b7e      	ldr	r3, [pc, #504]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d05b      	beq.n	800147c <HAL_RCC_OscConfig+0x108>
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d157      	bne.n	800147c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80013cc:	2301      	movs	r3, #1
 80013ce:	e242      	b.n	8001856 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013d8:	d106      	bne.n	80013e8 <HAL_RCC_OscConfig+0x74>
 80013da:	4b76      	ldr	r3, [pc, #472]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a75      	ldr	r2, [pc, #468]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 80013e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013e4:	6013      	str	r3, [r2, #0]
 80013e6:	e01d      	b.n	8001424 <HAL_RCC_OscConfig+0xb0>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80013f0:	d10c      	bne.n	800140c <HAL_RCC_OscConfig+0x98>
 80013f2:	4b70      	ldr	r3, [pc, #448]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a6f      	ldr	r2, [pc, #444]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 80013f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013fc:	6013      	str	r3, [r2, #0]
 80013fe:	4b6d      	ldr	r3, [pc, #436]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a6c      	ldr	r2, [pc, #432]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 8001404:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001408:	6013      	str	r3, [r2, #0]
 800140a:	e00b      	b.n	8001424 <HAL_RCC_OscConfig+0xb0>
 800140c:	4b69      	ldr	r3, [pc, #420]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a68      	ldr	r2, [pc, #416]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 8001412:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001416:	6013      	str	r3, [r2, #0]
 8001418:	4b66      	ldr	r3, [pc, #408]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a65      	ldr	r2, [pc, #404]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 800141e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001422:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d013      	beq.n	8001454 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800142c:	f7ff fd12 	bl	8000e54 <HAL_GetTick>
 8001430:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001432:	e008      	b.n	8001446 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001434:	f7ff fd0e 	bl	8000e54 <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	2b64      	cmp	r3, #100	@ 0x64
 8001440:	d901      	bls.n	8001446 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001442:	2303      	movs	r3, #3
 8001444:	e207      	b.n	8001856 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001446:	4b5b      	ldr	r3, [pc, #364]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d0f0      	beq.n	8001434 <HAL_RCC_OscConfig+0xc0>
 8001452:	e014      	b.n	800147e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001454:	f7ff fcfe 	bl	8000e54 <HAL_GetTick>
 8001458:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800145a:	e008      	b.n	800146e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800145c:	f7ff fcfa 	bl	8000e54 <HAL_GetTick>
 8001460:	4602      	mov	r2, r0
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	2b64      	cmp	r3, #100	@ 0x64
 8001468:	d901      	bls.n	800146e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800146a:	2303      	movs	r3, #3
 800146c:	e1f3      	b.n	8001856 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800146e:	4b51      	ldr	r3, [pc, #324]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001476:	2b00      	cmp	r3, #0
 8001478:	d1f0      	bne.n	800145c <HAL_RCC_OscConfig+0xe8>
 800147a:	e000      	b.n	800147e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800147c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f003 0302 	and.w	r3, r3, #2
 8001486:	2b00      	cmp	r3, #0
 8001488:	d063      	beq.n	8001552 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800148a:	4b4a      	ldr	r3, [pc, #296]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	f003 030c 	and.w	r3, r3, #12
 8001492:	2b00      	cmp	r3, #0
 8001494:	d00b      	beq.n	80014ae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001496:	4b47      	ldr	r3, [pc, #284]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 8001498:	689b      	ldr	r3, [r3, #8]
 800149a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800149e:	2b08      	cmp	r3, #8
 80014a0:	d11c      	bne.n	80014dc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014a2:	4b44      	ldr	r3, [pc, #272]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d116      	bne.n	80014dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ae:	4b41      	ldr	r3, [pc, #260]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d005      	beq.n	80014c6 <HAL_RCC_OscConfig+0x152>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	68db      	ldr	r3, [r3, #12]
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d001      	beq.n	80014c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e1c7      	b.n	8001856 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014c6:	4b3b      	ldr	r3, [pc, #236]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	691b      	ldr	r3, [r3, #16]
 80014d2:	00db      	lsls	r3, r3, #3
 80014d4:	4937      	ldr	r1, [pc, #220]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 80014d6:	4313      	orrs	r3, r2
 80014d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014da:	e03a      	b.n	8001552 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d020      	beq.n	8001526 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014e4:	4b34      	ldr	r3, [pc, #208]	@ (80015b8 <HAL_RCC_OscConfig+0x244>)
 80014e6:	2201      	movs	r2, #1
 80014e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014ea:	f7ff fcb3 	bl	8000e54 <HAL_GetTick>
 80014ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014f0:	e008      	b.n	8001504 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014f2:	f7ff fcaf 	bl	8000e54 <HAL_GetTick>
 80014f6:	4602      	mov	r2, r0
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	d901      	bls.n	8001504 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001500:	2303      	movs	r3, #3
 8001502:	e1a8      	b.n	8001856 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001504:	4b2b      	ldr	r3, [pc, #172]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f003 0302 	and.w	r3, r3, #2
 800150c:	2b00      	cmp	r3, #0
 800150e:	d0f0      	beq.n	80014f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001510:	4b28      	ldr	r3, [pc, #160]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	691b      	ldr	r3, [r3, #16]
 800151c:	00db      	lsls	r3, r3, #3
 800151e:	4925      	ldr	r1, [pc, #148]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 8001520:	4313      	orrs	r3, r2
 8001522:	600b      	str	r3, [r1, #0]
 8001524:	e015      	b.n	8001552 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001526:	4b24      	ldr	r3, [pc, #144]	@ (80015b8 <HAL_RCC_OscConfig+0x244>)
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800152c:	f7ff fc92 	bl	8000e54 <HAL_GetTick>
 8001530:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001532:	e008      	b.n	8001546 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001534:	f7ff fc8e 	bl	8000e54 <HAL_GetTick>
 8001538:	4602      	mov	r2, r0
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	2b02      	cmp	r3, #2
 8001540:	d901      	bls.n	8001546 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001542:	2303      	movs	r3, #3
 8001544:	e187      	b.n	8001856 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001546:	4b1b      	ldr	r3, [pc, #108]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f003 0302 	and.w	r3, r3, #2
 800154e:	2b00      	cmp	r3, #0
 8001550:	d1f0      	bne.n	8001534 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0308 	and.w	r3, r3, #8
 800155a:	2b00      	cmp	r3, #0
 800155c:	d036      	beq.n	80015cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	695b      	ldr	r3, [r3, #20]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d016      	beq.n	8001594 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001566:	4b15      	ldr	r3, [pc, #84]	@ (80015bc <HAL_RCC_OscConfig+0x248>)
 8001568:	2201      	movs	r2, #1
 800156a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800156c:	f7ff fc72 	bl	8000e54 <HAL_GetTick>
 8001570:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001572:	e008      	b.n	8001586 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001574:	f7ff fc6e 	bl	8000e54 <HAL_GetTick>
 8001578:	4602      	mov	r2, r0
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	2b02      	cmp	r3, #2
 8001580:	d901      	bls.n	8001586 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001582:	2303      	movs	r3, #3
 8001584:	e167      	b.n	8001856 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001586:	4b0b      	ldr	r3, [pc, #44]	@ (80015b4 <HAL_RCC_OscConfig+0x240>)
 8001588:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	2b00      	cmp	r3, #0
 8001590:	d0f0      	beq.n	8001574 <HAL_RCC_OscConfig+0x200>
 8001592:	e01b      	b.n	80015cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001594:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <HAL_RCC_OscConfig+0x248>)
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800159a:	f7ff fc5b 	bl	8000e54 <HAL_GetTick>
 800159e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015a0:	e00e      	b.n	80015c0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015a2:	f7ff fc57 	bl	8000e54 <HAL_GetTick>
 80015a6:	4602      	mov	r2, r0
 80015a8:	693b      	ldr	r3, [r7, #16]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	2b02      	cmp	r3, #2
 80015ae:	d907      	bls.n	80015c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80015b0:	2303      	movs	r3, #3
 80015b2:	e150      	b.n	8001856 <HAL_RCC_OscConfig+0x4e2>
 80015b4:	40023800 	.word	0x40023800
 80015b8:	42470000 	.word	0x42470000
 80015bc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015c0:	4b88      	ldr	r3, [pc, #544]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 80015c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80015c4:	f003 0302 	and.w	r3, r3, #2
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d1ea      	bne.n	80015a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f003 0304 	and.w	r3, r3, #4
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	f000 8097 	beq.w	8001708 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015da:	2300      	movs	r3, #0
 80015dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015de:	4b81      	ldr	r3, [pc, #516]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 80015e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d10f      	bne.n	800160a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015ea:	2300      	movs	r3, #0
 80015ec:	60bb      	str	r3, [r7, #8]
 80015ee:	4b7d      	ldr	r3, [pc, #500]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 80015f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f2:	4a7c      	ldr	r2, [pc, #496]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 80015f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80015fa:	4b7a      	ldr	r3, [pc, #488]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 80015fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001602:	60bb      	str	r3, [r7, #8]
 8001604:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001606:	2301      	movs	r3, #1
 8001608:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800160a:	4b77      	ldr	r3, [pc, #476]	@ (80017e8 <HAL_RCC_OscConfig+0x474>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001612:	2b00      	cmp	r3, #0
 8001614:	d118      	bne.n	8001648 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001616:	4b74      	ldr	r3, [pc, #464]	@ (80017e8 <HAL_RCC_OscConfig+0x474>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a73      	ldr	r2, [pc, #460]	@ (80017e8 <HAL_RCC_OscConfig+0x474>)
 800161c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001620:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001622:	f7ff fc17 	bl	8000e54 <HAL_GetTick>
 8001626:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001628:	e008      	b.n	800163c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800162a:	f7ff fc13 	bl	8000e54 <HAL_GetTick>
 800162e:	4602      	mov	r2, r0
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	1ad3      	subs	r3, r2, r3
 8001634:	2b02      	cmp	r3, #2
 8001636:	d901      	bls.n	800163c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001638:	2303      	movs	r3, #3
 800163a:	e10c      	b.n	8001856 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800163c:	4b6a      	ldr	r3, [pc, #424]	@ (80017e8 <HAL_RCC_OscConfig+0x474>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001644:	2b00      	cmp	r3, #0
 8001646:	d0f0      	beq.n	800162a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	2b01      	cmp	r3, #1
 800164e:	d106      	bne.n	800165e <HAL_RCC_OscConfig+0x2ea>
 8001650:	4b64      	ldr	r3, [pc, #400]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 8001652:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001654:	4a63      	ldr	r2, [pc, #396]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 8001656:	f043 0301 	orr.w	r3, r3, #1
 800165a:	6713      	str	r3, [r2, #112]	@ 0x70
 800165c:	e01c      	b.n	8001698 <HAL_RCC_OscConfig+0x324>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	2b05      	cmp	r3, #5
 8001664:	d10c      	bne.n	8001680 <HAL_RCC_OscConfig+0x30c>
 8001666:	4b5f      	ldr	r3, [pc, #380]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 8001668:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800166a:	4a5e      	ldr	r2, [pc, #376]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 800166c:	f043 0304 	orr.w	r3, r3, #4
 8001670:	6713      	str	r3, [r2, #112]	@ 0x70
 8001672:	4b5c      	ldr	r3, [pc, #368]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 8001674:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001676:	4a5b      	ldr	r2, [pc, #364]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 8001678:	f043 0301 	orr.w	r3, r3, #1
 800167c:	6713      	str	r3, [r2, #112]	@ 0x70
 800167e:	e00b      	b.n	8001698 <HAL_RCC_OscConfig+0x324>
 8001680:	4b58      	ldr	r3, [pc, #352]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 8001682:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001684:	4a57      	ldr	r2, [pc, #348]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 8001686:	f023 0301 	bic.w	r3, r3, #1
 800168a:	6713      	str	r3, [r2, #112]	@ 0x70
 800168c:	4b55      	ldr	r3, [pc, #340]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 800168e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001690:	4a54      	ldr	r2, [pc, #336]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 8001692:	f023 0304 	bic.w	r3, r3, #4
 8001696:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d015      	beq.n	80016cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016a0:	f7ff fbd8 	bl	8000e54 <HAL_GetTick>
 80016a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016a6:	e00a      	b.n	80016be <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016a8:	f7ff fbd4 	bl	8000e54 <HAL_GetTick>
 80016ac:	4602      	mov	r2, r0
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d901      	bls.n	80016be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80016ba:	2303      	movs	r3, #3
 80016bc:	e0cb      	b.n	8001856 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016be:	4b49      	ldr	r3, [pc, #292]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 80016c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016c2:	f003 0302 	and.w	r3, r3, #2
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d0ee      	beq.n	80016a8 <HAL_RCC_OscConfig+0x334>
 80016ca:	e014      	b.n	80016f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016cc:	f7ff fbc2 	bl	8000e54 <HAL_GetTick>
 80016d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016d2:	e00a      	b.n	80016ea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016d4:	f7ff fbbe 	bl	8000e54 <HAL_GetTick>
 80016d8:	4602      	mov	r2, r0
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d901      	bls.n	80016ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80016e6:	2303      	movs	r3, #3
 80016e8:	e0b5      	b.n	8001856 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016ea:	4b3e      	ldr	r3, [pc, #248]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 80016ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016ee:	f003 0302 	and.w	r3, r3, #2
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d1ee      	bne.n	80016d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80016f6:	7dfb      	ldrb	r3, [r7, #23]
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d105      	bne.n	8001708 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016fc:	4b39      	ldr	r3, [pc, #228]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 80016fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001700:	4a38      	ldr	r2, [pc, #224]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 8001702:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001706:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	699b      	ldr	r3, [r3, #24]
 800170c:	2b00      	cmp	r3, #0
 800170e:	f000 80a1 	beq.w	8001854 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001712:	4b34      	ldr	r3, [pc, #208]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 8001714:	689b      	ldr	r3, [r3, #8]
 8001716:	f003 030c 	and.w	r3, r3, #12
 800171a:	2b08      	cmp	r3, #8
 800171c:	d05c      	beq.n	80017d8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	699b      	ldr	r3, [r3, #24]
 8001722:	2b02      	cmp	r3, #2
 8001724:	d141      	bne.n	80017aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001726:	4b31      	ldr	r3, [pc, #196]	@ (80017ec <HAL_RCC_OscConfig+0x478>)
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800172c:	f7ff fb92 	bl	8000e54 <HAL_GetTick>
 8001730:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001732:	e008      	b.n	8001746 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001734:	f7ff fb8e 	bl	8000e54 <HAL_GetTick>
 8001738:	4602      	mov	r2, r0
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	2b02      	cmp	r3, #2
 8001740:	d901      	bls.n	8001746 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e087      	b.n	8001856 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001746:	4b27      	ldr	r3, [pc, #156]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800174e:	2b00      	cmp	r3, #0
 8001750:	d1f0      	bne.n	8001734 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	69da      	ldr	r2, [r3, #28]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6a1b      	ldr	r3, [r3, #32]
 800175a:	431a      	orrs	r2, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001760:	019b      	lsls	r3, r3, #6
 8001762:	431a      	orrs	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001768:	085b      	lsrs	r3, r3, #1
 800176a:	3b01      	subs	r3, #1
 800176c:	041b      	lsls	r3, r3, #16
 800176e:	431a      	orrs	r2, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001774:	061b      	lsls	r3, r3, #24
 8001776:	491b      	ldr	r1, [pc, #108]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 8001778:	4313      	orrs	r3, r2
 800177a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800177c:	4b1b      	ldr	r3, [pc, #108]	@ (80017ec <HAL_RCC_OscConfig+0x478>)
 800177e:	2201      	movs	r2, #1
 8001780:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001782:	f7ff fb67 	bl	8000e54 <HAL_GetTick>
 8001786:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001788:	e008      	b.n	800179c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800178a:	f7ff fb63 	bl	8000e54 <HAL_GetTick>
 800178e:	4602      	mov	r2, r0
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	2b02      	cmp	r3, #2
 8001796:	d901      	bls.n	800179c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001798:	2303      	movs	r3, #3
 800179a:	e05c      	b.n	8001856 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800179c:	4b11      	ldr	r3, [pc, #68]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d0f0      	beq.n	800178a <HAL_RCC_OscConfig+0x416>
 80017a8:	e054      	b.n	8001854 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017aa:	4b10      	ldr	r3, [pc, #64]	@ (80017ec <HAL_RCC_OscConfig+0x478>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017b0:	f7ff fb50 	bl	8000e54 <HAL_GetTick>
 80017b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017b6:	e008      	b.n	80017ca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017b8:	f7ff fb4c 	bl	8000e54 <HAL_GetTick>
 80017bc:	4602      	mov	r2, r0
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d901      	bls.n	80017ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e045      	b.n	8001856 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017ca:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <HAL_RCC_OscConfig+0x470>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d1f0      	bne.n	80017b8 <HAL_RCC_OscConfig+0x444>
 80017d6:	e03d      	b.n	8001854 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d107      	bne.n	80017f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e038      	b.n	8001856 <HAL_RCC_OscConfig+0x4e2>
 80017e4:	40023800 	.word	0x40023800
 80017e8:	40007000 	.word	0x40007000
 80017ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80017f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001860 <HAL_RCC_OscConfig+0x4ec>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	699b      	ldr	r3, [r3, #24]
 80017fa:	2b01      	cmp	r3, #1
 80017fc:	d028      	beq.n	8001850 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001808:	429a      	cmp	r2, r3
 800180a:	d121      	bne.n	8001850 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001816:	429a      	cmp	r2, r3
 8001818:	d11a      	bne.n	8001850 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800181a:	68fa      	ldr	r2, [r7, #12]
 800181c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001820:	4013      	ands	r3, r2
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001826:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001828:	4293      	cmp	r3, r2
 800182a:	d111      	bne.n	8001850 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001836:	085b      	lsrs	r3, r3, #1
 8001838:	3b01      	subs	r3, #1
 800183a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800183c:	429a      	cmp	r2, r3
 800183e:	d107      	bne.n	8001850 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800184a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800184c:	429a      	cmp	r2, r3
 800184e:	d001      	beq.n	8001854 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	e000      	b.n	8001856 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001854:	2300      	movs	r3, #0
}
 8001856:	4618      	mov	r0, r3
 8001858:	3718      	adds	r7, #24
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40023800 	.word	0x40023800

08001864 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d101      	bne.n	8001878 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e0cc      	b.n	8001a12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001878:	4b68      	ldr	r3, [pc, #416]	@ (8001a1c <HAL_RCC_ClockConfig+0x1b8>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 0307 	and.w	r3, r3, #7
 8001880:	683a      	ldr	r2, [r7, #0]
 8001882:	429a      	cmp	r2, r3
 8001884:	d90c      	bls.n	80018a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001886:	4b65      	ldr	r3, [pc, #404]	@ (8001a1c <HAL_RCC_ClockConfig+0x1b8>)
 8001888:	683a      	ldr	r2, [r7, #0]
 800188a:	b2d2      	uxtb	r2, r2
 800188c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800188e:	4b63      	ldr	r3, [pc, #396]	@ (8001a1c <HAL_RCC_ClockConfig+0x1b8>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 0307 	and.w	r3, r3, #7
 8001896:	683a      	ldr	r2, [r7, #0]
 8001898:	429a      	cmp	r2, r3
 800189a:	d001      	beq.n	80018a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800189c:	2301      	movs	r3, #1
 800189e:	e0b8      	b.n	8001a12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f003 0302 	and.w	r3, r3, #2
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d020      	beq.n	80018ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 0304 	and.w	r3, r3, #4
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d005      	beq.n	80018c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018b8:	4b59      	ldr	r3, [pc, #356]	@ (8001a20 <HAL_RCC_ClockConfig+0x1bc>)
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	4a58      	ldr	r2, [pc, #352]	@ (8001a20 <HAL_RCC_ClockConfig+0x1bc>)
 80018be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80018c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 0308 	and.w	r3, r3, #8
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d005      	beq.n	80018dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018d0:	4b53      	ldr	r3, [pc, #332]	@ (8001a20 <HAL_RCC_ClockConfig+0x1bc>)
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	4a52      	ldr	r2, [pc, #328]	@ (8001a20 <HAL_RCC_ClockConfig+0x1bc>)
 80018d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80018da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018dc:	4b50      	ldr	r3, [pc, #320]	@ (8001a20 <HAL_RCC_ClockConfig+0x1bc>)
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	494d      	ldr	r1, [pc, #308]	@ (8001a20 <HAL_RCC_ClockConfig+0x1bc>)
 80018ea:	4313      	orrs	r3, r2
 80018ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d044      	beq.n	8001984 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d107      	bne.n	8001912 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001902:	4b47      	ldr	r3, [pc, #284]	@ (8001a20 <HAL_RCC_ClockConfig+0x1bc>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800190a:	2b00      	cmp	r3, #0
 800190c:	d119      	bne.n	8001942 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e07f      	b.n	8001a12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	2b02      	cmp	r3, #2
 8001918:	d003      	beq.n	8001922 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800191e:	2b03      	cmp	r3, #3
 8001920:	d107      	bne.n	8001932 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001922:	4b3f      	ldr	r3, [pc, #252]	@ (8001a20 <HAL_RCC_ClockConfig+0x1bc>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d109      	bne.n	8001942 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e06f      	b.n	8001a12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001932:	4b3b      	ldr	r3, [pc, #236]	@ (8001a20 <HAL_RCC_ClockConfig+0x1bc>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f003 0302 	and.w	r3, r3, #2
 800193a:	2b00      	cmp	r3, #0
 800193c:	d101      	bne.n	8001942 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e067      	b.n	8001a12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001942:	4b37      	ldr	r3, [pc, #220]	@ (8001a20 <HAL_RCC_ClockConfig+0x1bc>)
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	f023 0203 	bic.w	r2, r3, #3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	4934      	ldr	r1, [pc, #208]	@ (8001a20 <HAL_RCC_ClockConfig+0x1bc>)
 8001950:	4313      	orrs	r3, r2
 8001952:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001954:	f7ff fa7e 	bl	8000e54 <HAL_GetTick>
 8001958:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800195a:	e00a      	b.n	8001972 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800195c:	f7ff fa7a 	bl	8000e54 <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	f241 3288 	movw	r2, #5000	@ 0x1388
 800196a:	4293      	cmp	r3, r2
 800196c:	d901      	bls.n	8001972 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e04f      	b.n	8001a12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001972:	4b2b      	ldr	r3, [pc, #172]	@ (8001a20 <HAL_RCC_ClockConfig+0x1bc>)
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	f003 020c 	and.w	r2, r3, #12
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	429a      	cmp	r2, r3
 8001982:	d1eb      	bne.n	800195c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001984:	4b25      	ldr	r3, [pc, #148]	@ (8001a1c <HAL_RCC_ClockConfig+0x1b8>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 0307 	and.w	r3, r3, #7
 800198c:	683a      	ldr	r2, [r7, #0]
 800198e:	429a      	cmp	r2, r3
 8001990:	d20c      	bcs.n	80019ac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001992:	4b22      	ldr	r3, [pc, #136]	@ (8001a1c <HAL_RCC_ClockConfig+0x1b8>)
 8001994:	683a      	ldr	r2, [r7, #0]
 8001996:	b2d2      	uxtb	r2, r2
 8001998:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800199a:	4b20      	ldr	r3, [pc, #128]	@ (8001a1c <HAL_RCC_ClockConfig+0x1b8>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 0307 	and.w	r3, r3, #7
 80019a2:	683a      	ldr	r2, [r7, #0]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d001      	beq.n	80019ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e032      	b.n	8001a12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0304 	and.w	r3, r3, #4
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d008      	beq.n	80019ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019b8:	4b19      	ldr	r3, [pc, #100]	@ (8001a20 <HAL_RCC_ClockConfig+0x1bc>)
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	4916      	ldr	r1, [pc, #88]	@ (8001a20 <HAL_RCC_ClockConfig+0x1bc>)
 80019c6:	4313      	orrs	r3, r2
 80019c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0308 	and.w	r3, r3, #8
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d009      	beq.n	80019ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019d6:	4b12      	ldr	r3, [pc, #72]	@ (8001a20 <HAL_RCC_ClockConfig+0x1bc>)
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	691b      	ldr	r3, [r3, #16]
 80019e2:	00db      	lsls	r3, r3, #3
 80019e4:	490e      	ldr	r1, [pc, #56]	@ (8001a20 <HAL_RCC_ClockConfig+0x1bc>)
 80019e6:	4313      	orrs	r3, r2
 80019e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019ea:	f000 f821 	bl	8001a30 <HAL_RCC_GetSysClockFreq>
 80019ee:	4602      	mov	r2, r0
 80019f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001a20 <HAL_RCC_ClockConfig+0x1bc>)
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	091b      	lsrs	r3, r3, #4
 80019f6:	f003 030f 	and.w	r3, r3, #15
 80019fa:	490a      	ldr	r1, [pc, #40]	@ (8001a24 <HAL_RCC_ClockConfig+0x1c0>)
 80019fc:	5ccb      	ldrb	r3, [r1, r3]
 80019fe:	fa22 f303 	lsr.w	r3, r2, r3
 8001a02:	4a09      	ldr	r2, [pc, #36]	@ (8001a28 <HAL_RCC_ClockConfig+0x1c4>)
 8001a04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001a06:	4b09      	ldr	r3, [pc, #36]	@ (8001a2c <HAL_RCC_ClockConfig+0x1c8>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7ff f9de 	bl	8000dcc <HAL_InitTick>

  return HAL_OK;
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3710      	adds	r7, #16
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40023c00 	.word	0x40023c00
 8001a20:	40023800 	.word	0x40023800
 8001a24:	08002c0c 	.word	0x08002c0c
 8001a28:	20000000 	.word	0x20000000
 8001a2c:	20000004 	.word	0x20000004

08001a30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a34:	b090      	sub	sp, #64	@ 0x40
 8001a36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001a40:	2300      	movs	r3, #0
 8001a42:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001a44:	2300      	movs	r3, #0
 8001a46:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a48:	4b59      	ldr	r3, [pc, #356]	@ (8001bb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	f003 030c 	and.w	r3, r3, #12
 8001a50:	2b08      	cmp	r3, #8
 8001a52:	d00d      	beq.n	8001a70 <HAL_RCC_GetSysClockFreq+0x40>
 8001a54:	2b08      	cmp	r3, #8
 8001a56:	f200 80a1 	bhi.w	8001b9c <HAL_RCC_GetSysClockFreq+0x16c>
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d002      	beq.n	8001a64 <HAL_RCC_GetSysClockFreq+0x34>
 8001a5e:	2b04      	cmp	r3, #4
 8001a60:	d003      	beq.n	8001a6a <HAL_RCC_GetSysClockFreq+0x3a>
 8001a62:	e09b      	b.n	8001b9c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a64:	4b53      	ldr	r3, [pc, #332]	@ (8001bb4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001a66:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001a68:	e09b      	b.n	8001ba2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a6a:	4b53      	ldr	r3, [pc, #332]	@ (8001bb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001a6c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001a6e:	e098      	b.n	8001ba2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a70:	4b4f      	ldr	r3, [pc, #316]	@ (8001bb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a78:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a7a:	4b4d      	ldr	r3, [pc, #308]	@ (8001bb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d028      	beq.n	8001ad8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a86:	4b4a      	ldr	r3, [pc, #296]	@ (8001bb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	099b      	lsrs	r3, r3, #6
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	623b      	str	r3, [r7, #32]
 8001a90:	627a      	str	r2, [r7, #36]	@ 0x24
 8001a92:	6a3b      	ldr	r3, [r7, #32]
 8001a94:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001a98:	2100      	movs	r1, #0
 8001a9a:	4b47      	ldr	r3, [pc, #284]	@ (8001bb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001a9c:	fb03 f201 	mul.w	r2, r3, r1
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	fb00 f303 	mul.w	r3, r0, r3
 8001aa6:	4413      	add	r3, r2
 8001aa8:	4a43      	ldr	r2, [pc, #268]	@ (8001bb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001aaa:	fba0 1202 	umull	r1, r2, r0, r2
 8001aae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001ab0:	460a      	mov	r2, r1
 8001ab2:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001ab4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ab6:	4413      	add	r3, r2
 8001ab8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001aba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001abc:	2200      	movs	r2, #0
 8001abe:	61bb      	str	r3, [r7, #24]
 8001ac0:	61fa      	str	r2, [r7, #28]
 8001ac2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ac6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001aca:	f7fe fbd9 	bl	8000280 <__aeabi_uldivmod>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ad6:	e053      	b.n	8001b80 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ad8:	4b35      	ldr	r3, [pc, #212]	@ (8001bb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	099b      	lsrs	r3, r3, #6
 8001ade:	2200      	movs	r2, #0
 8001ae0:	613b      	str	r3, [r7, #16]
 8001ae2:	617a      	str	r2, [r7, #20]
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001aea:	f04f 0b00 	mov.w	fp, #0
 8001aee:	4652      	mov	r2, sl
 8001af0:	465b      	mov	r3, fp
 8001af2:	f04f 0000 	mov.w	r0, #0
 8001af6:	f04f 0100 	mov.w	r1, #0
 8001afa:	0159      	lsls	r1, r3, #5
 8001afc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b00:	0150      	lsls	r0, r2, #5
 8001b02:	4602      	mov	r2, r0
 8001b04:	460b      	mov	r3, r1
 8001b06:	ebb2 080a 	subs.w	r8, r2, sl
 8001b0a:	eb63 090b 	sbc.w	r9, r3, fp
 8001b0e:	f04f 0200 	mov.w	r2, #0
 8001b12:	f04f 0300 	mov.w	r3, #0
 8001b16:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001b1a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001b1e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001b22:	ebb2 0408 	subs.w	r4, r2, r8
 8001b26:	eb63 0509 	sbc.w	r5, r3, r9
 8001b2a:	f04f 0200 	mov.w	r2, #0
 8001b2e:	f04f 0300 	mov.w	r3, #0
 8001b32:	00eb      	lsls	r3, r5, #3
 8001b34:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b38:	00e2      	lsls	r2, r4, #3
 8001b3a:	4614      	mov	r4, r2
 8001b3c:	461d      	mov	r5, r3
 8001b3e:	eb14 030a 	adds.w	r3, r4, sl
 8001b42:	603b      	str	r3, [r7, #0]
 8001b44:	eb45 030b 	adc.w	r3, r5, fp
 8001b48:	607b      	str	r3, [r7, #4]
 8001b4a:	f04f 0200 	mov.w	r2, #0
 8001b4e:	f04f 0300 	mov.w	r3, #0
 8001b52:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b56:	4629      	mov	r1, r5
 8001b58:	028b      	lsls	r3, r1, #10
 8001b5a:	4621      	mov	r1, r4
 8001b5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b60:	4621      	mov	r1, r4
 8001b62:	028a      	lsls	r2, r1, #10
 8001b64:	4610      	mov	r0, r2
 8001b66:	4619      	mov	r1, r3
 8001b68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	60bb      	str	r3, [r7, #8]
 8001b6e:	60fa      	str	r2, [r7, #12]
 8001b70:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b74:	f7fe fb84 	bl	8000280 <__aeabi_uldivmod>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	460b      	mov	r3, r1
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001b80:	4b0b      	ldr	r3, [pc, #44]	@ (8001bb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	0c1b      	lsrs	r3, r3, #16
 8001b86:	f003 0303 	and.w	r3, r3, #3
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001b90:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b98:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001b9a:	e002      	b.n	8001ba2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b9c:	4b05      	ldr	r3, [pc, #20]	@ (8001bb4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001b9e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001ba0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3740      	adds	r7, #64	@ 0x40
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bae:	bf00      	nop
 8001bb0:	40023800 	.word	0x40023800
 8001bb4:	00f42400 	.word	0x00f42400
 8001bb8:	017d7840 	.word	0x017d7840

08001bbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d101      	bne.n	8001bce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e041      	b.n	8001c52 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d106      	bne.n	8001be8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f7fe ff66 	bl	8000ab4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2202      	movs	r2, #2
 8001bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	3304      	adds	r3, #4
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4610      	mov	r0, r2
 8001bfc:	f000 f82e 	bl	8001c5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2201      	movs	r2, #1
 8001c04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2201      	movs	r2, #1
 8001c14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2201      	movs	r2, #1
 8001c24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2201      	movs	r2, #1
 8001c34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2201      	movs	r2, #1
 8001c44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001c50:	2300      	movs	r3, #0
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
	...

08001c5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	4a37      	ldr	r2, [pc, #220]	@ (8001d4c <TIM_Base_SetConfig+0xf0>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d00f      	beq.n	8001c94 <TIM_Base_SetConfig+0x38>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c7a:	d00b      	beq.n	8001c94 <TIM_Base_SetConfig+0x38>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	4a34      	ldr	r2, [pc, #208]	@ (8001d50 <TIM_Base_SetConfig+0xf4>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d007      	beq.n	8001c94 <TIM_Base_SetConfig+0x38>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	4a33      	ldr	r2, [pc, #204]	@ (8001d54 <TIM_Base_SetConfig+0xf8>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d003      	beq.n	8001c94 <TIM_Base_SetConfig+0x38>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	4a32      	ldr	r2, [pc, #200]	@ (8001d58 <TIM_Base_SetConfig+0xfc>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d108      	bne.n	8001ca6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001c9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	68fa      	ldr	r2, [r7, #12]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a28      	ldr	r2, [pc, #160]	@ (8001d4c <TIM_Base_SetConfig+0xf0>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d01b      	beq.n	8001ce6 <TIM_Base_SetConfig+0x8a>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cb4:	d017      	beq.n	8001ce6 <TIM_Base_SetConfig+0x8a>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4a25      	ldr	r2, [pc, #148]	@ (8001d50 <TIM_Base_SetConfig+0xf4>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d013      	beq.n	8001ce6 <TIM_Base_SetConfig+0x8a>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a24      	ldr	r2, [pc, #144]	@ (8001d54 <TIM_Base_SetConfig+0xf8>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d00f      	beq.n	8001ce6 <TIM_Base_SetConfig+0x8a>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4a23      	ldr	r2, [pc, #140]	@ (8001d58 <TIM_Base_SetConfig+0xfc>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d00b      	beq.n	8001ce6 <TIM_Base_SetConfig+0x8a>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a22      	ldr	r2, [pc, #136]	@ (8001d5c <TIM_Base_SetConfig+0x100>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d007      	beq.n	8001ce6 <TIM_Base_SetConfig+0x8a>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a21      	ldr	r2, [pc, #132]	@ (8001d60 <TIM_Base_SetConfig+0x104>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d003      	beq.n	8001ce6 <TIM_Base_SetConfig+0x8a>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a20      	ldr	r2, [pc, #128]	@ (8001d64 <TIM_Base_SetConfig+0x108>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d108      	bne.n	8001cf8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001cec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	68fa      	ldr	r2, [r7, #12]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	695b      	ldr	r3, [r3, #20]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	689a      	ldr	r2, [r3, #8]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a0c      	ldr	r2, [pc, #48]	@ (8001d4c <TIM_Base_SetConfig+0xf0>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d103      	bne.n	8001d26 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	691a      	ldr	r2, [r3, #16]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f043 0204 	orr.w	r2, r3, #4
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2201      	movs	r2, #1
 8001d36:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	601a      	str	r2, [r3, #0]
}
 8001d3e:	bf00      	nop
 8001d40:	3714      	adds	r7, #20
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	40010000 	.word	0x40010000
 8001d50:	40000400 	.word	0x40000400
 8001d54:	40000800 	.word	0x40000800
 8001d58:	40000c00 	.word	0x40000c00
 8001d5c:	40014000 	.word	0x40014000
 8001d60:	40014400 	.word	0x40014400
 8001d64:	40014800 	.word	0x40014800

08001d68 <std>:
 8001d68:	2300      	movs	r3, #0
 8001d6a:	b510      	push	{r4, lr}
 8001d6c:	4604      	mov	r4, r0
 8001d6e:	e9c0 3300 	strd	r3, r3, [r0]
 8001d72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001d76:	6083      	str	r3, [r0, #8]
 8001d78:	8181      	strh	r1, [r0, #12]
 8001d7a:	6643      	str	r3, [r0, #100]	@ 0x64
 8001d7c:	81c2      	strh	r2, [r0, #14]
 8001d7e:	6183      	str	r3, [r0, #24]
 8001d80:	4619      	mov	r1, r3
 8001d82:	2208      	movs	r2, #8
 8001d84:	305c      	adds	r0, #92	@ 0x5c
 8001d86:	f000 f906 	bl	8001f96 <memset>
 8001d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc0 <std+0x58>)
 8001d8c:	6263      	str	r3, [r4, #36]	@ 0x24
 8001d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc4 <std+0x5c>)
 8001d90:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001d92:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc8 <std+0x60>)
 8001d94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001d96:	4b0d      	ldr	r3, [pc, #52]	@ (8001dcc <std+0x64>)
 8001d98:	6323      	str	r3, [r4, #48]	@ 0x30
 8001d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd0 <std+0x68>)
 8001d9c:	6224      	str	r4, [r4, #32]
 8001d9e:	429c      	cmp	r4, r3
 8001da0:	d006      	beq.n	8001db0 <std+0x48>
 8001da2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001da6:	4294      	cmp	r4, r2
 8001da8:	d002      	beq.n	8001db0 <std+0x48>
 8001daa:	33d0      	adds	r3, #208	@ 0xd0
 8001dac:	429c      	cmp	r4, r3
 8001dae:	d105      	bne.n	8001dbc <std+0x54>
 8001db0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001db4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001db8:	f000 b966 	b.w	8002088 <__retarget_lock_init_recursive>
 8001dbc:	bd10      	pop	{r4, pc}
 8001dbe:	bf00      	nop
 8001dc0:	08001f11 	.word	0x08001f11
 8001dc4:	08001f33 	.word	0x08001f33
 8001dc8:	08001f6b 	.word	0x08001f6b
 8001dcc:	08001f8f 	.word	0x08001f8f
 8001dd0:	2000008c 	.word	0x2000008c

08001dd4 <stdio_exit_handler>:
 8001dd4:	4a02      	ldr	r2, [pc, #8]	@ (8001de0 <stdio_exit_handler+0xc>)
 8001dd6:	4903      	ldr	r1, [pc, #12]	@ (8001de4 <stdio_exit_handler+0x10>)
 8001dd8:	4803      	ldr	r0, [pc, #12]	@ (8001de8 <stdio_exit_handler+0x14>)
 8001dda:	f000 b869 	b.w	8001eb0 <_fwalk_sglue>
 8001dde:	bf00      	nop
 8001de0:	2000000c 	.word	0x2000000c
 8001de4:	08002925 	.word	0x08002925
 8001de8:	2000001c 	.word	0x2000001c

08001dec <cleanup_stdio>:
 8001dec:	6841      	ldr	r1, [r0, #4]
 8001dee:	4b0c      	ldr	r3, [pc, #48]	@ (8001e20 <cleanup_stdio+0x34>)
 8001df0:	4299      	cmp	r1, r3
 8001df2:	b510      	push	{r4, lr}
 8001df4:	4604      	mov	r4, r0
 8001df6:	d001      	beq.n	8001dfc <cleanup_stdio+0x10>
 8001df8:	f000 fd94 	bl	8002924 <_fflush_r>
 8001dfc:	68a1      	ldr	r1, [r4, #8]
 8001dfe:	4b09      	ldr	r3, [pc, #36]	@ (8001e24 <cleanup_stdio+0x38>)
 8001e00:	4299      	cmp	r1, r3
 8001e02:	d002      	beq.n	8001e0a <cleanup_stdio+0x1e>
 8001e04:	4620      	mov	r0, r4
 8001e06:	f000 fd8d 	bl	8002924 <_fflush_r>
 8001e0a:	68e1      	ldr	r1, [r4, #12]
 8001e0c:	4b06      	ldr	r3, [pc, #24]	@ (8001e28 <cleanup_stdio+0x3c>)
 8001e0e:	4299      	cmp	r1, r3
 8001e10:	d004      	beq.n	8001e1c <cleanup_stdio+0x30>
 8001e12:	4620      	mov	r0, r4
 8001e14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001e18:	f000 bd84 	b.w	8002924 <_fflush_r>
 8001e1c:	bd10      	pop	{r4, pc}
 8001e1e:	bf00      	nop
 8001e20:	2000008c 	.word	0x2000008c
 8001e24:	200000f4 	.word	0x200000f4
 8001e28:	2000015c 	.word	0x2000015c

08001e2c <global_stdio_init.part.0>:
 8001e2c:	b510      	push	{r4, lr}
 8001e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e5c <global_stdio_init.part.0+0x30>)
 8001e30:	4c0b      	ldr	r4, [pc, #44]	@ (8001e60 <global_stdio_init.part.0+0x34>)
 8001e32:	4a0c      	ldr	r2, [pc, #48]	@ (8001e64 <global_stdio_init.part.0+0x38>)
 8001e34:	601a      	str	r2, [r3, #0]
 8001e36:	4620      	mov	r0, r4
 8001e38:	2200      	movs	r2, #0
 8001e3a:	2104      	movs	r1, #4
 8001e3c:	f7ff ff94 	bl	8001d68 <std>
 8001e40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001e44:	2201      	movs	r2, #1
 8001e46:	2109      	movs	r1, #9
 8001e48:	f7ff ff8e 	bl	8001d68 <std>
 8001e4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001e50:	2202      	movs	r2, #2
 8001e52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001e56:	2112      	movs	r1, #18
 8001e58:	f7ff bf86 	b.w	8001d68 <std>
 8001e5c:	200001c4 	.word	0x200001c4
 8001e60:	2000008c 	.word	0x2000008c
 8001e64:	08001dd5 	.word	0x08001dd5

08001e68 <__sfp_lock_acquire>:
 8001e68:	4801      	ldr	r0, [pc, #4]	@ (8001e70 <__sfp_lock_acquire+0x8>)
 8001e6a:	f000 b90e 	b.w	800208a <__retarget_lock_acquire_recursive>
 8001e6e:	bf00      	nop
 8001e70:	200001cd 	.word	0x200001cd

08001e74 <__sfp_lock_release>:
 8001e74:	4801      	ldr	r0, [pc, #4]	@ (8001e7c <__sfp_lock_release+0x8>)
 8001e76:	f000 b909 	b.w	800208c <__retarget_lock_release_recursive>
 8001e7a:	bf00      	nop
 8001e7c:	200001cd 	.word	0x200001cd

08001e80 <__sinit>:
 8001e80:	b510      	push	{r4, lr}
 8001e82:	4604      	mov	r4, r0
 8001e84:	f7ff fff0 	bl	8001e68 <__sfp_lock_acquire>
 8001e88:	6a23      	ldr	r3, [r4, #32]
 8001e8a:	b11b      	cbz	r3, 8001e94 <__sinit+0x14>
 8001e8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001e90:	f7ff bff0 	b.w	8001e74 <__sfp_lock_release>
 8001e94:	4b04      	ldr	r3, [pc, #16]	@ (8001ea8 <__sinit+0x28>)
 8001e96:	6223      	str	r3, [r4, #32]
 8001e98:	4b04      	ldr	r3, [pc, #16]	@ (8001eac <__sinit+0x2c>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d1f5      	bne.n	8001e8c <__sinit+0xc>
 8001ea0:	f7ff ffc4 	bl	8001e2c <global_stdio_init.part.0>
 8001ea4:	e7f2      	b.n	8001e8c <__sinit+0xc>
 8001ea6:	bf00      	nop
 8001ea8:	08001ded 	.word	0x08001ded
 8001eac:	200001c4 	.word	0x200001c4

08001eb0 <_fwalk_sglue>:
 8001eb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001eb4:	4607      	mov	r7, r0
 8001eb6:	4688      	mov	r8, r1
 8001eb8:	4614      	mov	r4, r2
 8001eba:	2600      	movs	r6, #0
 8001ebc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001ec0:	f1b9 0901 	subs.w	r9, r9, #1
 8001ec4:	d505      	bpl.n	8001ed2 <_fwalk_sglue+0x22>
 8001ec6:	6824      	ldr	r4, [r4, #0]
 8001ec8:	2c00      	cmp	r4, #0
 8001eca:	d1f7      	bne.n	8001ebc <_fwalk_sglue+0xc>
 8001ecc:	4630      	mov	r0, r6
 8001ece:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001ed2:	89ab      	ldrh	r3, [r5, #12]
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d907      	bls.n	8001ee8 <_fwalk_sglue+0x38>
 8001ed8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001edc:	3301      	adds	r3, #1
 8001ede:	d003      	beq.n	8001ee8 <_fwalk_sglue+0x38>
 8001ee0:	4629      	mov	r1, r5
 8001ee2:	4638      	mov	r0, r7
 8001ee4:	47c0      	blx	r8
 8001ee6:	4306      	orrs	r6, r0
 8001ee8:	3568      	adds	r5, #104	@ 0x68
 8001eea:	e7e9      	b.n	8001ec0 <_fwalk_sglue+0x10>

08001eec <iprintf>:
 8001eec:	b40f      	push	{r0, r1, r2, r3}
 8001eee:	b507      	push	{r0, r1, r2, lr}
 8001ef0:	4906      	ldr	r1, [pc, #24]	@ (8001f0c <iprintf+0x20>)
 8001ef2:	ab04      	add	r3, sp, #16
 8001ef4:	6808      	ldr	r0, [r1, #0]
 8001ef6:	f853 2b04 	ldr.w	r2, [r3], #4
 8001efa:	6881      	ldr	r1, [r0, #8]
 8001efc:	9301      	str	r3, [sp, #4]
 8001efe:	f000 f9e9 	bl	80022d4 <_vfiprintf_r>
 8001f02:	b003      	add	sp, #12
 8001f04:	f85d eb04 	ldr.w	lr, [sp], #4
 8001f08:	b004      	add	sp, #16
 8001f0a:	4770      	bx	lr
 8001f0c:	20000018 	.word	0x20000018

08001f10 <__sread>:
 8001f10:	b510      	push	{r4, lr}
 8001f12:	460c      	mov	r4, r1
 8001f14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001f18:	f000 f868 	bl	8001fec <_read_r>
 8001f1c:	2800      	cmp	r0, #0
 8001f1e:	bfab      	itete	ge
 8001f20:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001f22:	89a3      	ldrhlt	r3, [r4, #12]
 8001f24:	181b      	addge	r3, r3, r0
 8001f26:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001f2a:	bfac      	ite	ge
 8001f2c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001f2e:	81a3      	strhlt	r3, [r4, #12]
 8001f30:	bd10      	pop	{r4, pc}

08001f32 <__swrite>:
 8001f32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f36:	461f      	mov	r7, r3
 8001f38:	898b      	ldrh	r3, [r1, #12]
 8001f3a:	05db      	lsls	r3, r3, #23
 8001f3c:	4605      	mov	r5, r0
 8001f3e:	460c      	mov	r4, r1
 8001f40:	4616      	mov	r6, r2
 8001f42:	d505      	bpl.n	8001f50 <__swrite+0x1e>
 8001f44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001f48:	2302      	movs	r3, #2
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	f000 f83c 	bl	8001fc8 <_lseek_r>
 8001f50:	89a3      	ldrh	r3, [r4, #12]
 8001f52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001f56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001f5a:	81a3      	strh	r3, [r4, #12]
 8001f5c:	4632      	mov	r2, r6
 8001f5e:	463b      	mov	r3, r7
 8001f60:	4628      	mov	r0, r5
 8001f62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001f66:	f000 b853 	b.w	8002010 <_write_r>

08001f6a <__sseek>:
 8001f6a:	b510      	push	{r4, lr}
 8001f6c:	460c      	mov	r4, r1
 8001f6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001f72:	f000 f829 	bl	8001fc8 <_lseek_r>
 8001f76:	1c43      	adds	r3, r0, #1
 8001f78:	89a3      	ldrh	r3, [r4, #12]
 8001f7a:	bf15      	itete	ne
 8001f7c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001f7e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001f82:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001f86:	81a3      	strheq	r3, [r4, #12]
 8001f88:	bf18      	it	ne
 8001f8a:	81a3      	strhne	r3, [r4, #12]
 8001f8c:	bd10      	pop	{r4, pc}

08001f8e <__sclose>:
 8001f8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001f92:	f000 b809 	b.w	8001fa8 <_close_r>

08001f96 <memset>:
 8001f96:	4402      	add	r2, r0
 8001f98:	4603      	mov	r3, r0
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d100      	bne.n	8001fa0 <memset+0xa>
 8001f9e:	4770      	bx	lr
 8001fa0:	f803 1b01 	strb.w	r1, [r3], #1
 8001fa4:	e7f9      	b.n	8001f9a <memset+0x4>
	...

08001fa8 <_close_r>:
 8001fa8:	b538      	push	{r3, r4, r5, lr}
 8001faa:	4d06      	ldr	r5, [pc, #24]	@ (8001fc4 <_close_r+0x1c>)
 8001fac:	2300      	movs	r3, #0
 8001fae:	4604      	mov	r4, r0
 8001fb0:	4608      	mov	r0, r1
 8001fb2:	602b      	str	r3, [r5, #0]
 8001fb4:	f7fe fe42 	bl	8000c3c <_close>
 8001fb8:	1c43      	adds	r3, r0, #1
 8001fba:	d102      	bne.n	8001fc2 <_close_r+0x1a>
 8001fbc:	682b      	ldr	r3, [r5, #0]
 8001fbe:	b103      	cbz	r3, 8001fc2 <_close_r+0x1a>
 8001fc0:	6023      	str	r3, [r4, #0]
 8001fc2:	bd38      	pop	{r3, r4, r5, pc}
 8001fc4:	200001c8 	.word	0x200001c8

08001fc8 <_lseek_r>:
 8001fc8:	b538      	push	{r3, r4, r5, lr}
 8001fca:	4d07      	ldr	r5, [pc, #28]	@ (8001fe8 <_lseek_r+0x20>)
 8001fcc:	4604      	mov	r4, r0
 8001fce:	4608      	mov	r0, r1
 8001fd0:	4611      	mov	r1, r2
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	602a      	str	r2, [r5, #0]
 8001fd6:	461a      	mov	r2, r3
 8001fd8:	f7fe fe57 	bl	8000c8a <_lseek>
 8001fdc:	1c43      	adds	r3, r0, #1
 8001fde:	d102      	bne.n	8001fe6 <_lseek_r+0x1e>
 8001fe0:	682b      	ldr	r3, [r5, #0]
 8001fe2:	b103      	cbz	r3, 8001fe6 <_lseek_r+0x1e>
 8001fe4:	6023      	str	r3, [r4, #0]
 8001fe6:	bd38      	pop	{r3, r4, r5, pc}
 8001fe8:	200001c8 	.word	0x200001c8

08001fec <_read_r>:
 8001fec:	b538      	push	{r3, r4, r5, lr}
 8001fee:	4d07      	ldr	r5, [pc, #28]	@ (800200c <_read_r+0x20>)
 8001ff0:	4604      	mov	r4, r0
 8001ff2:	4608      	mov	r0, r1
 8001ff4:	4611      	mov	r1, r2
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	602a      	str	r2, [r5, #0]
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	f7fe fde5 	bl	8000bca <_read>
 8002000:	1c43      	adds	r3, r0, #1
 8002002:	d102      	bne.n	800200a <_read_r+0x1e>
 8002004:	682b      	ldr	r3, [r5, #0]
 8002006:	b103      	cbz	r3, 800200a <_read_r+0x1e>
 8002008:	6023      	str	r3, [r4, #0]
 800200a:	bd38      	pop	{r3, r4, r5, pc}
 800200c:	200001c8 	.word	0x200001c8

08002010 <_write_r>:
 8002010:	b538      	push	{r3, r4, r5, lr}
 8002012:	4d07      	ldr	r5, [pc, #28]	@ (8002030 <_write_r+0x20>)
 8002014:	4604      	mov	r4, r0
 8002016:	4608      	mov	r0, r1
 8002018:	4611      	mov	r1, r2
 800201a:	2200      	movs	r2, #0
 800201c:	602a      	str	r2, [r5, #0]
 800201e:	461a      	mov	r2, r3
 8002020:	f7fe fdf0 	bl	8000c04 <_write>
 8002024:	1c43      	adds	r3, r0, #1
 8002026:	d102      	bne.n	800202e <_write_r+0x1e>
 8002028:	682b      	ldr	r3, [r5, #0]
 800202a:	b103      	cbz	r3, 800202e <_write_r+0x1e>
 800202c:	6023      	str	r3, [r4, #0]
 800202e:	bd38      	pop	{r3, r4, r5, pc}
 8002030:	200001c8 	.word	0x200001c8

08002034 <__errno>:
 8002034:	4b01      	ldr	r3, [pc, #4]	@ (800203c <__errno+0x8>)
 8002036:	6818      	ldr	r0, [r3, #0]
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	20000018 	.word	0x20000018

08002040 <__libc_init_array>:
 8002040:	b570      	push	{r4, r5, r6, lr}
 8002042:	4d0d      	ldr	r5, [pc, #52]	@ (8002078 <__libc_init_array+0x38>)
 8002044:	4c0d      	ldr	r4, [pc, #52]	@ (800207c <__libc_init_array+0x3c>)
 8002046:	1b64      	subs	r4, r4, r5
 8002048:	10a4      	asrs	r4, r4, #2
 800204a:	2600      	movs	r6, #0
 800204c:	42a6      	cmp	r6, r4
 800204e:	d109      	bne.n	8002064 <__libc_init_array+0x24>
 8002050:	4d0b      	ldr	r5, [pc, #44]	@ (8002080 <__libc_init_array+0x40>)
 8002052:	4c0c      	ldr	r4, [pc, #48]	@ (8002084 <__libc_init_array+0x44>)
 8002054:	f000 fdb6 	bl	8002bc4 <_init>
 8002058:	1b64      	subs	r4, r4, r5
 800205a:	10a4      	asrs	r4, r4, #2
 800205c:	2600      	movs	r6, #0
 800205e:	42a6      	cmp	r6, r4
 8002060:	d105      	bne.n	800206e <__libc_init_array+0x2e>
 8002062:	bd70      	pop	{r4, r5, r6, pc}
 8002064:	f855 3b04 	ldr.w	r3, [r5], #4
 8002068:	4798      	blx	r3
 800206a:	3601      	adds	r6, #1
 800206c:	e7ee      	b.n	800204c <__libc_init_array+0xc>
 800206e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002072:	4798      	blx	r3
 8002074:	3601      	adds	r6, #1
 8002076:	e7f2      	b.n	800205e <__libc_init_array+0x1e>
 8002078:	08002c58 	.word	0x08002c58
 800207c:	08002c58 	.word	0x08002c58
 8002080:	08002c58 	.word	0x08002c58
 8002084:	08002c5c 	.word	0x08002c5c

08002088 <__retarget_lock_init_recursive>:
 8002088:	4770      	bx	lr

0800208a <__retarget_lock_acquire_recursive>:
 800208a:	4770      	bx	lr

0800208c <__retarget_lock_release_recursive>:
 800208c:	4770      	bx	lr
	...

08002090 <_free_r>:
 8002090:	b538      	push	{r3, r4, r5, lr}
 8002092:	4605      	mov	r5, r0
 8002094:	2900      	cmp	r1, #0
 8002096:	d041      	beq.n	800211c <_free_r+0x8c>
 8002098:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800209c:	1f0c      	subs	r4, r1, #4
 800209e:	2b00      	cmp	r3, #0
 80020a0:	bfb8      	it	lt
 80020a2:	18e4      	addlt	r4, r4, r3
 80020a4:	f000 f8e0 	bl	8002268 <__malloc_lock>
 80020a8:	4a1d      	ldr	r2, [pc, #116]	@ (8002120 <_free_r+0x90>)
 80020aa:	6813      	ldr	r3, [r2, #0]
 80020ac:	b933      	cbnz	r3, 80020bc <_free_r+0x2c>
 80020ae:	6063      	str	r3, [r4, #4]
 80020b0:	6014      	str	r4, [r2, #0]
 80020b2:	4628      	mov	r0, r5
 80020b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80020b8:	f000 b8dc 	b.w	8002274 <__malloc_unlock>
 80020bc:	42a3      	cmp	r3, r4
 80020be:	d908      	bls.n	80020d2 <_free_r+0x42>
 80020c0:	6820      	ldr	r0, [r4, #0]
 80020c2:	1821      	adds	r1, r4, r0
 80020c4:	428b      	cmp	r3, r1
 80020c6:	bf01      	itttt	eq
 80020c8:	6819      	ldreq	r1, [r3, #0]
 80020ca:	685b      	ldreq	r3, [r3, #4]
 80020cc:	1809      	addeq	r1, r1, r0
 80020ce:	6021      	streq	r1, [r4, #0]
 80020d0:	e7ed      	b.n	80020ae <_free_r+0x1e>
 80020d2:	461a      	mov	r2, r3
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	b10b      	cbz	r3, 80020dc <_free_r+0x4c>
 80020d8:	42a3      	cmp	r3, r4
 80020da:	d9fa      	bls.n	80020d2 <_free_r+0x42>
 80020dc:	6811      	ldr	r1, [r2, #0]
 80020de:	1850      	adds	r0, r2, r1
 80020e0:	42a0      	cmp	r0, r4
 80020e2:	d10b      	bne.n	80020fc <_free_r+0x6c>
 80020e4:	6820      	ldr	r0, [r4, #0]
 80020e6:	4401      	add	r1, r0
 80020e8:	1850      	adds	r0, r2, r1
 80020ea:	4283      	cmp	r3, r0
 80020ec:	6011      	str	r1, [r2, #0]
 80020ee:	d1e0      	bne.n	80020b2 <_free_r+0x22>
 80020f0:	6818      	ldr	r0, [r3, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	6053      	str	r3, [r2, #4]
 80020f6:	4408      	add	r0, r1
 80020f8:	6010      	str	r0, [r2, #0]
 80020fa:	e7da      	b.n	80020b2 <_free_r+0x22>
 80020fc:	d902      	bls.n	8002104 <_free_r+0x74>
 80020fe:	230c      	movs	r3, #12
 8002100:	602b      	str	r3, [r5, #0]
 8002102:	e7d6      	b.n	80020b2 <_free_r+0x22>
 8002104:	6820      	ldr	r0, [r4, #0]
 8002106:	1821      	adds	r1, r4, r0
 8002108:	428b      	cmp	r3, r1
 800210a:	bf04      	itt	eq
 800210c:	6819      	ldreq	r1, [r3, #0]
 800210e:	685b      	ldreq	r3, [r3, #4]
 8002110:	6063      	str	r3, [r4, #4]
 8002112:	bf04      	itt	eq
 8002114:	1809      	addeq	r1, r1, r0
 8002116:	6021      	streq	r1, [r4, #0]
 8002118:	6054      	str	r4, [r2, #4]
 800211a:	e7ca      	b.n	80020b2 <_free_r+0x22>
 800211c:	bd38      	pop	{r3, r4, r5, pc}
 800211e:	bf00      	nop
 8002120:	200001d4 	.word	0x200001d4

08002124 <sbrk_aligned>:
 8002124:	b570      	push	{r4, r5, r6, lr}
 8002126:	4e0f      	ldr	r6, [pc, #60]	@ (8002164 <sbrk_aligned+0x40>)
 8002128:	460c      	mov	r4, r1
 800212a:	6831      	ldr	r1, [r6, #0]
 800212c:	4605      	mov	r5, r0
 800212e:	b911      	cbnz	r1, 8002136 <sbrk_aligned+0x12>
 8002130:	f000 fcb4 	bl	8002a9c <_sbrk_r>
 8002134:	6030      	str	r0, [r6, #0]
 8002136:	4621      	mov	r1, r4
 8002138:	4628      	mov	r0, r5
 800213a:	f000 fcaf 	bl	8002a9c <_sbrk_r>
 800213e:	1c43      	adds	r3, r0, #1
 8002140:	d103      	bne.n	800214a <sbrk_aligned+0x26>
 8002142:	f04f 34ff 	mov.w	r4, #4294967295
 8002146:	4620      	mov	r0, r4
 8002148:	bd70      	pop	{r4, r5, r6, pc}
 800214a:	1cc4      	adds	r4, r0, #3
 800214c:	f024 0403 	bic.w	r4, r4, #3
 8002150:	42a0      	cmp	r0, r4
 8002152:	d0f8      	beq.n	8002146 <sbrk_aligned+0x22>
 8002154:	1a21      	subs	r1, r4, r0
 8002156:	4628      	mov	r0, r5
 8002158:	f000 fca0 	bl	8002a9c <_sbrk_r>
 800215c:	3001      	adds	r0, #1
 800215e:	d1f2      	bne.n	8002146 <sbrk_aligned+0x22>
 8002160:	e7ef      	b.n	8002142 <sbrk_aligned+0x1e>
 8002162:	bf00      	nop
 8002164:	200001d0 	.word	0x200001d0

08002168 <_malloc_r>:
 8002168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800216c:	1ccd      	adds	r5, r1, #3
 800216e:	f025 0503 	bic.w	r5, r5, #3
 8002172:	3508      	adds	r5, #8
 8002174:	2d0c      	cmp	r5, #12
 8002176:	bf38      	it	cc
 8002178:	250c      	movcc	r5, #12
 800217a:	2d00      	cmp	r5, #0
 800217c:	4606      	mov	r6, r0
 800217e:	db01      	blt.n	8002184 <_malloc_r+0x1c>
 8002180:	42a9      	cmp	r1, r5
 8002182:	d904      	bls.n	800218e <_malloc_r+0x26>
 8002184:	230c      	movs	r3, #12
 8002186:	6033      	str	r3, [r6, #0]
 8002188:	2000      	movs	r0, #0
 800218a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800218e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002264 <_malloc_r+0xfc>
 8002192:	f000 f869 	bl	8002268 <__malloc_lock>
 8002196:	f8d8 3000 	ldr.w	r3, [r8]
 800219a:	461c      	mov	r4, r3
 800219c:	bb44      	cbnz	r4, 80021f0 <_malloc_r+0x88>
 800219e:	4629      	mov	r1, r5
 80021a0:	4630      	mov	r0, r6
 80021a2:	f7ff ffbf 	bl	8002124 <sbrk_aligned>
 80021a6:	1c43      	adds	r3, r0, #1
 80021a8:	4604      	mov	r4, r0
 80021aa:	d158      	bne.n	800225e <_malloc_r+0xf6>
 80021ac:	f8d8 4000 	ldr.w	r4, [r8]
 80021b0:	4627      	mov	r7, r4
 80021b2:	2f00      	cmp	r7, #0
 80021b4:	d143      	bne.n	800223e <_malloc_r+0xd6>
 80021b6:	2c00      	cmp	r4, #0
 80021b8:	d04b      	beq.n	8002252 <_malloc_r+0xea>
 80021ba:	6823      	ldr	r3, [r4, #0]
 80021bc:	4639      	mov	r1, r7
 80021be:	4630      	mov	r0, r6
 80021c0:	eb04 0903 	add.w	r9, r4, r3
 80021c4:	f000 fc6a 	bl	8002a9c <_sbrk_r>
 80021c8:	4581      	cmp	r9, r0
 80021ca:	d142      	bne.n	8002252 <_malloc_r+0xea>
 80021cc:	6821      	ldr	r1, [r4, #0]
 80021ce:	1a6d      	subs	r5, r5, r1
 80021d0:	4629      	mov	r1, r5
 80021d2:	4630      	mov	r0, r6
 80021d4:	f7ff ffa6 	bl	8002124 <sbrk_aligned>
 80021d8:	3001      	adds	r0, #1
 80021da:	d03a      	beq.n	8002252 <_malloc_r+0xea>
 80021dc:	6823      	ldr	r3, [r4, #0]
 80021de:	442b      	add	r3, r5
 80021e0:	6023      	str	r3, [r4, #0]
 80021e2:	f8d8 3000 	ldr.w	r3, [r8]
 80021e6:	685a      	ldr	r2, [r3, #4]
 80021e8:	bb62      	cbnz	r2, 8002244 <_malloc_r+0xdc>
 80021ea:	f8c8 7000 	str.w	r7, [r8]
 80021ee:	e00f      	b.n	8002210 <_malloc_r+0xa8>
 80021f0:	6822      	ldr	r2, [r4, #0]
 80021f2:	1b52      	subs	r2, r2, r5
 80021f4:	d420      	bmi.n	8002238 <_malloc_r+0xd0>
 80021f6:	2a0b      	cmp	r2, #11
 80021f8:	d917      	bls.n	800222a <_malloc_r+0xc2>
 80021fa:	1961      	adds	r1, r4, r5
 80021fc:	42a3      	cmp	r3, r4
 80021fe:	6025      	str	r5, [r4, #0]
 8002200:	bf18      	it	ne
 8002202:	6059      	strne	r1, [r3, #4]
 8002204:	6863      	ldr	r3, [r4, #4]
 8002206:	bf08      	it	eq
 8002208:	f8c8 1000 	streq.w	r1, [r8]
 800220c:	5162      	str	r2, [r4, r5]
 800220e:	604b      	str	r3, [r1, #4]
 8002210:	4630      	mov	r0, r6
 8002212:	f000 f82f 	bl	8002274 <__malloc_unlock>
 8002216:	f104 000b 	add.w	r0, r4, #11
 800221a:	1d23      	adds	r3, r4, #4
 800221c:	f020 0007 	bic.w	r0, r0, #7
 8002220:	1ac2      	subs	r2, r0, r3
 8002222:	bf1c      	itt	ne
 8002224:	1a1b      	subne	r3, r3, r0
 8002226:	50a3      	strne	r3, [r4, r2]
 8002228:	e7af      	b.n	800218a <_malloc_r+0x22>
 800222a:	6862      	ldr	r2, [r4, #4]
 800222c:	42a3      	cmp	r3, r4
 800222e:	bf0c      	ite	eq
 8002230:	f8c8 2000 	streq.w	r2, [r8]
 8002234:	605a      	strne	r2, [r3, #4]
 8002236:	e7eb      	b.n	8002210 <_malloc_r+0xa8>
 8002238:	4623      	mov	r3, r4
 800223a:	6864      	ldr	r4, [r4, #4]
 800223c:	e7ae      	b.n	800219c <_malloc_r+0x34>
 800223e:	463c      	mov	r4, r7
 8002240:	687f      	ldr	r7, [r7, #4]
 8002242:	e7b6      	b.n	80021b2 <_malloc_r+0x4a>
 8002244:	461a      	mov	r2, r3
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	42a3      	cmp	r3, r4
 800224a:	d1fb      	bne.n	8002244 <_malloc_r+0xdc>
 800224c:	2300      	movs	r3, #0
 800224e:	6053      	str	r3, [r2, #4]
 8002250:	e7de      	b.n	8002210 <_malloc_r+0xa8>
 8002252:	230c      	movs	r3, #12
 8002254:	6033      	str	r3, [r6, #0]
 8002256:	4630      	mov	r0, r6
 8002258:	f000 f80c 	bl	8002274 <__malloc_unlock>
 800225c:	e794      	b.n	8002188 <_malloc_r+0x20>
 800225e:	6005      	str	r5, [r0, #0]
 8002260:	e7d6      	b.n	8002210 <_malloc_r+0xa8>
 8002262:	bf00      	nop
 8002264:	200001d4 	.word	0x200001d4

08002268 <__malloc_lock>:
 8002268:	4801      	ldr	r0, [pc, #4]	@ (8002270 <__malloc_lock+0x8>)
 800226a:	f7ff bf0e 	b.w	800208a <__retarget_lock_acquire_recursive>
 800226e:	bf00      	nop
 8002270:	200001cc 	.word	0x200001cc

08002274 <__malloc_unlock>:
 8002274:	4801      	ldr	r0, [pc, #4]	@ (800227c <__malloc_unlock+0x8>)
 8002276:	f7ff bf09 	b.w	800208c <__retarget_lock_release_recursive>
 800227a:	bf00      	nop
 800227c:	200001cc 	.word	0x200001cc

08002280 <__sfputc_r>:
 8002280:	6893      	ldr	r3, [r2, #8]
 8002282:	3b01      	subs	r3, #1
 8002284:	2b00      	cmp	r3, #0
 8002286:	b410      	push	{r4}
 8002288:	6093      	str	r3, [r2, #8]
 800228a:	da08      	bge.n	800229e <__sfputc_r+0x1e>
 800228c:	6994      	ldr	r4, [r2, #24]
 800228e:	42a3      	cmp	r3, r4
 8002290:	db01      	blt.n	8002296 <__sfputc_r+0x16>
 8002292:	290a      	cmp	r1, #10
 8002294:	d103      	bne.n	800229e <__sfputc_r+0x1e>
 8002296:	f85d 4b04 	ldr.w	r4, [sp], #4
 800229a:	f000 bb6b 	b.w	8002974 <__swbuf_r>
 800229e:	6813      	ldr	r3, [r2, #0]
 80022a0:	1c58      	adds	r0, r3, #1
 80022a2:	6010      	str	r0, [r2, #0]
 80022a4:	7019      	strb	r1, [r3, #0]
 80022a6:	4608      	mov	r0, r1
 80022a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80022ac:	4770      	bx	lr

080022ae <__sfputs_r>:
 80022ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022b0:	4606      	mov	r6, r0
 80022b2:	460f      	mov	r7, r1
 80022b4:	4614      	mov	r4, r2
 80022b6:	18d5      	adds	r5, r2, r3
 80022b8:	42ac      	cmp	r4, r5
 80022ba:	d101      	bne.n	80022c0 <__sfputs_r+0x12>
 80022bc:	2000      	movs	r0, #0
 80022be:	e007      	b.n	80022d0 <__sfputs_r+0x22>
 80022c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80022c4:	463a      	mov	r2, r7
 80022c6:	4630      	mov	r0, r6
 80022c8:	f7ff ffda 	bl	8002280 <__sfputc_r>
 80022cc:	1c43      	adds	r3, r0, #1
 80022ce:	d1f3      	bne.n	80022b8 <__sfputs_r+0xa>
 80022d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080022d4 <_vfiprintf_r>:
 80022d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022d8:	460d      	mov	r5, r1
 80022da:	b09d      	sub	sp, #116	@ 0x74
 80022dc:	4614      	mov	r4, r2
 80022de:	4698      	mov	r8, r3
 80022e0:	4606      	mov	r6, r0
 80022e2:	b118      	cbz	r0, 80022ec <_vfiprintf_r+0x18>
 80022e4:	6a03      	ldr	r3, [r0, #32]
 80022e6:	b90b      	cbnz	r3, 80022ec <_vfiprintf_r+0x18>
 80022e8:	f7ff fdca 	bl	8001e80 <__sinit>
 80022ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80022ee:	07d9      	lsls	r1, r3, #31
 80022f0:	d405      	bmi.n	80022fe <_vfiprintf_r+0x2a>
 80022f2:	89ab      	ldrh	r3, [r5, #12]
 80022f4:	059a      	lsls	r2, r3, #22
 80022f6:	d402      	bmi.n	80022fe <_vfiprintf_r+0x2a>
 80022f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80022fa:	f7ff fec6 	bl	800208a <__retarget_lock_acquire_recursive>
 80022fe:	89ab      	ldrh	r3, [r5, #12]
 8002300:	071b      	lsls	r3, r3, #28
 8002302:	d501      	bpl.n	8002308 <_vfiprintf_r+0x34>
 8002304:	692b      	ldr	r3, [r5, #16]
 8002306:	b99b      	cbnz	r3, 8002330 <_vfiprintf_r+0x5c>
 8002308:	4629      	mov	r1, r5
 800230a:	4630      	mov	r0, r6
 800230c:	f000 fb70 	bl	80029f0 <__swsetup_r>
 8002310:	b170      	cbz	r0, 8002330 <_vfiprintf_r+0x5c>
 8002312:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002314:	07dc      	lsls	r4, r3, #31
 8002316:	d504      	bpl.n	8002322 <_vfiprintf_r+0x4e>
 8002318:	f04f 30ff 	mov.w	r0, #4294967295
 800231c:	b01d      	add	sp, #116	@ 0x74
 800231e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002322:	89ab      	ldrh	r3, [r5, #12]
 8002324:	0598      	lsls	r0, r3, #22
 8002326:	d4f7      	bmi.n	8002318 <_vfiprintf_r+0x44>
 8002328:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800232a:	f7ff feaf 	bl	800208c <__retarget_lock_release_recursive>
 800232e:	e7f3      	b.n	8002318 <_vfiprintf_r+0x44>
 8002330:	2300      	movs	r3, #0
 8002332:	9309      	str	r3, [sp, #36]	@ 0x24
 8002334:	2320      	movs	r3, #32
 8002336:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800233a:	f8cd 800c 	str.w	r8, [sp, #12]
 800233e:	2330      	movs	r3, #48	@ 0x30
 8002340:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80024f0 <_vfiprintf_r+0x21c>
 8002344:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002348:	f04f 0901 	mov.w	r9, #1
 800234c:	4623      	mov	r3, r4
 800234e:	469a      	mov	sl, r3
 8002350:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002354:	b10a      	cbz	r2, 800235a <_vfiprintf_r+0x86>
 8002356:	2a25      	cmp	r2, #37	@ 0x25
 8002358:	d1f9      	bne.n	800234e <_vfiprintf_r+0x7a>
 800235a:	ebba 0b04 	subs.w	fp, sl, r4
 800235e:	d00b      	beq.n	8002378 <_vfiprintf_r+0xa4>
 8002360:	465b      	mov	r3, fp
 8002362:	4622      	mov	r2, r4
 8002364:	4629      	mov	r1, r5
 8002366:	4630      	mov	r0, r6
 8002368:	f7ff ffa1 	bl	80022ae <__sfputs_r>
 800236c:	3001      	adds	r0, #1
 800236e:	f000 80a7 	beq.w	80024c0 <_vfiprintf_r+0x1ec>
 8002372:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002374:	445a      	add	r2, fp
 8002376:	9209      	str	r2, [sp, #36]	@ 0x24
 8002378:	f89a 3000 	ldrb.w	r3, [sl]
 800237c:	2b00      	cmp	r3, #0
 800237e:	f000 809f 	beq.w	80024c0 <_vfiprintf_r+0x1ec>
 8002382:	2300      	movs	r3, #0
 8002384:	f04f 32ff 	mov.w	r2, #4294967295
 8002388:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800238c:	f10a 0a01 	add.w	sl, sl, #1
 8002390:	9304      	str	r3, [sp, #16]
 8002392:	9307      	str	r3, [sp, #28]
 8002394:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002398:	931a      	str	r3, [sp, #104]	@ 0x68
 800239a:	4654      	mov	r4, sl
 800239c:	2205      	movs	r2, #5
 800239e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80023a2:	4853      	ldr	r0, [pc, #332]	@ (80024f0 <_vfiprintf_r+0x21c>)
 80023a4:	f7fd ff1c 	bl	80001e0 <memchr>
 80023a8:	9a04      	ldr	r2, [sp, #16]
 80023aa:	b9d8      	cbnz	r0, 80023e4 <_vfiprintf_r+0x110>
 80023ac:	06d1      	lsls	r1, r2, #27
 80023ae:	bf44      	itt	mi
 80023b0:	2320      	movmi	r3, #32
 80023b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80023b6:	0713      	lsls	r3, r2, #28
 80023b8:	bf44      	itt	mi
 80023ba:	232b      	movmi	r3, #43	@ 0x2b
 80023bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80023c0:	f89a 3000 	ldrb.w	r3, [sl]
 80023c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80023c6:	d015      	beq.n	80023f4 <_vfiprintf_r+0x120>
 80023c8:	9a07      	ldr	r2, [sp, #28]
 80023ca:	4654      	mov	r4, sl
 80023cc:	2000      	movs	r0, #0
 80023ce:	f04f 0c0a 	mov.w	ip, #10
 80023d2:	4621      	mov	r1, r4
 80023d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80023d8:	3b30      	subs	r3, #48	@ 0x30
 80023da:	2b09      	cmp	r3, #9
 80023dc:	d94b      	bls.n	8002476 <_vfiprintf_r+0x1a2>
 80023de:	b1b0      	cbz	r0, 800240e <_vfiprintf_r+0x13a>
 80023e0:	9207      	str	r2, [sp, #28]
 80023e2:	e014      	b.n	800240e <_vfiprintf_r+0x13a>
 80023e4:	eba0 0308 	sub.w	r3, r0, r8
 80023e8:	fa09 f303 	lsl.w	r3, r9, r3
 80023ec:	4313      	orrs	r3, r2
 80023ee:	9304      	str	r3, [sp, #16]
 80023f0:	46a2      	mov	sl, r4
 80023f2:	e7d2      	b.n	800239a <_vfiprintf_r+0xc6>
 80023f4:	9b03      	ldr	r3, [sp, #12]
 80023f6:	1d19      	adds	r1, r3, #4
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	9103      	str	r1, [sp, #12]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	bfbb      	ittet	lt
 8002400:	425b      	neglt	r3, r3
 8002402:	f042 0202 	orrlt.w	r2, r2, #2
 8002406:	9307      	strge	r3, [sp, #28]
 8002408:	9307      	strlt	r3, [sp, #28]
 800240a:	bfb8      	it	lt
 800240c:	9204      	strlt	r2, [sp, #16]
 800240e:	7823      	ldrb	r3, [r4, #0]
 8002410:	2b2e      	cmp	r3, #46	@ 0x2e
 8002412:	d10a      	bne.n	800242a <_vfiprintf_r+0x156>
 8002414:	7863      	ldrb	r3, [r4, #1]
 8002416:	2b2a      	cmp	r3, #42	@ 0x2a
 8002418:	d132      	bne.n	8002480 <_vfiprintf_r+0x1ac>
 800241a:	9b03      	ldr	r3, [sp, #12]
 800241c:	1d1a      	adds	r2, r3, #4
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	9203      	str	r2, [sp, #12]
 8002422:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002426:	3402      	adds	r4, #2
 8002428:	9305      	str	r3, [sp, #20]
 800242a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8002500 <_vfiprintf_r+0x22c>
 800242e:	7821      	ldrb	r1, [r4, #0]
 8002430:	2203      	movs	r2, #3
 8002432:	4650      	mov	r0, sl
 8002434:	f7fd fed4 	bl	80001e0 <memchr>
 8002438:	b138      	cbz	r0, 800244a <_vfiprintf_r+0x176>
 800243a:	9b04      	ldr	r3, [sp, #16]
 800243c:	eba0 000a 	sub.w	r0, r0, sl
 8002440:	2240      	movs	r2, #64	@ 0x40
 8002442:	4082      	lsls	r2, r0
 8002444:	4313      	orrs	r3, r2
 8002446:	3401      	adds	r4, #1
 8002448:	9304      	str	r3, [sp, #16]
 800244a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800244e:	4829      	ldr	r0, [pc, #164]	@ (80024f4 <_vfiprintf_r+0x220>)
 8002450:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002454:	2206      	movs	r2, #6
 8002456:	f7fd fec3 	bl	80001e0 <memchr>
 800245a:	2800      	cmp	r0, #0
 800245c:	d03f      	beq.n	80024de <_vfiprintf_r+0x20a>
 800245e:	4b26      	ldr	r3, [pc, #152]	@ (80024f8 <_vfiprintf_r+0x224>)
 8002460:	bb1b      	cbnz	r3, 80024aa <_vfiprintf_r+0x1d6>
 8002462:	9b03      	ldr	r3, [sp, #12]
 8002464:	3307      	adds	r3, #7
 8002466:	f023 0307 	bic.w	r3, r3, #7
 800246a:	3308      	adds	r3, #8
 800246c:	9303      	str	r3, [sp, #12]
 800246e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002470:	443b      	add	r3, r7
 8002472:	9309      	str	r3, [sp, #36]	@ 0x24
 8002474:	e76a      	b.n	800234c <_vfiprintf_r+0x78>
 8002476:	fb0c 3202 	mla	r2, ip, r2, r3
 800247a:	460c      	mov	r4, r1
 800247c:	2001      	movs	r0, #1
 800247e:	e7a8      	b.n	80023d2 <_vfiprintf_r+0xfe>
 8002480:	2300      	movs	r3, #0
 8002482:	3401      	adds	r4, #1
 8002484:	9305      	str	r3, [sp, #20]
 8002486:	4619      	mov	r1, r3
 8002488:	f04f 0c0a 	mov.w	ip, #10
 800248c:	4620      	mov	r0, r4
 800248e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002492:	3a30      	subs	r2, #48	@ 0x30
 8002494:	2a09      	cmp	r2, #9
 8002496:	d903      	bls.n	80024a0 <_vfiprintf_r+0x1cc>
 8002498:	2b00      	cmp	r3, #0
 800249a:	d0c6      	beq.n	800242a <_vfiprintf_r+0x156>
 800249c:	9105      	str	r1, [sp, #20]
 800249e:	e7c4      	b.n	800242a <_vfiprintf_r+0x156>
 80024a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80024a4:	4604      	mov	r4, r0
 80024a6:	2301      	movs	r3, #1
 80024a8:	e7f0      	b.n	800248c <_vfiprintf_r+0x1b8>
 80024aa:	ab03      	add	r3, sp, #12
 80024ac:	9300      	str	r3, [sp, #0]
 80024ae:	462a      	mov	r2, r5
 80024b0:	4b12      	ldr	r3, [pc, #72]	@ (80024fc <_vfiprintf_r+0x228>)
 80024b2:	a904      	add	r1, sp, #16
 80024b4:	4630      	mov	r0, r6
 80024b6:	f3af 8000 	nop.w
 80024ba:	4607      	mov	r7, r0
 80024bc:	1c78      	adds	r0, r7, #1
 80024be:	d1d6      	bne.n	800246e <_vfiprintf_r+0x19a>
 80024c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80024c2:	07d9      	lsls	r1, r3, #31
 80024c4:	d405      	bmi.n	80024d2 <_vfiprintf_r+0x1fe>
 80024c6:	89ab      	ldrh	r3, [r5, #12]
 80024c8:	059a      	lsls	r2, r3, #22
 80024ca:	d402      	bmi.n	80024d2 <_vfiprintf_r+0x1fe>
 80024cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80024ce:	f7ff fddd 	bl	800208c <__retarget_lock_release_recursive>
 80024d2:	89ab      	ldrh	r3, [r5, #12]
 80024d4:	065b      	lsls	r3, r3, #25
 80024d6:	f53f af1f 	bmi.w	8002318 <_vfiprintf_r+0x44>
 80024da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80024dc:	e71e      	b.n	800231c <_vfiprintf_r+0x48>
 80024de:	ab03      	add	r3, sp, #12
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	462a      	mov	r2, r5
 80024e4:	4b05      	ldr	r3, [pc, #20]	@ (80024fc <_vfiprintf_r+0x228>)
 80024e6:	a904      	add	r1, sp, #16
 80024e8:	4630      	mov	r0, r6
 80024ea:	f000 f879 	bl	80025e0 <_printf_i>
 80024ee:	e7e4      	b.n	80024ba <_vfiprintf_r+0x1e6>
 80024f0:	08002c1c 	.word	0x08002c1c
 80024f4:	08002c26 	.word	0x08002c26
 80024f8:	00000000 	.word	0x00000000
 80024fc:	080022af 	.word	0x080022af
 8002500:	08002c22 	.word	0x08002c22

08002504 <_printf_common>:
 8002504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002508:	4616      	mov	r6, r2
 800250a:	4698      	mov	r8, r3
 800250c:	688a      	ldr	r2, [r1, #8]
 800250e:	690b      	ldr	r3, [r1, #16]
 8002510:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002514:	4293      	cmp	r3, r2
 8002516:	bfb8      	it	lt
 8002518:	4613      	movlt	r3, r2
 800251a:	6033      	str	r3, [r6, #0]
 800251c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002520:	4607      	mov	r7, r0
 8002522:	460c      	mov	r4, r1
 8002524:	b10a      	cbz	r2, 800252a <_printf_common+0x26>
 8002526:	3301      	adds	r3, #1
 8002528:	6033      	str	r3, [r6, #0]
 800252a:	6823      	ldr	r3, [r4, #0]
 800252c:	0699      	lsls	r1, r3, #26
 800252e:	bf42      	ittt	mi
 8002530:	6833      	ldrmi	r3, [r6, #0]
 8002532:	3302      	addmi	r3, #2
 8002534:	6033      	strmi	r3, [r6, #0]
 8002536:	6825      	ldr	r5, [r4, #0]
 8002538:	f015 0506 	ands.w	r5, r5, #6
 800253c:	d106      	bne.n	800254c <_printf_common+0x48>
 800253e:	f104 0a19 	add.w	sl, r4, #25
 8002542:	68e3      	ldr	r3, [r4, #12]
 8002544:	6832      	ldr	r2, [r6, #0]
 8002546:	1a9b      	subs	r3, r3, r2
 8002548:	42ab      	cmp	r3, r5
 800254a:	dc26      	bgt.n	800259a <_printf_common+0x96>
 800254c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002550:	6822      	ldr	r2, [r4, #0]
 8002552:	3b00      	subs	r3, #0
 8002554:	bf18      	it	ne
 8002556:	2301      	movne	r3, #1
 8002558:	0692      	lsls	r2, r2, #26
 800255a:	d42b      	bmi.n	80025b4 <_printf_common+0xb0>
 800255c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002560:	4641      	mov	r1, r8
 8002562:	4638      	mov	r0, r7
 8002564:	47c8      	blx	r9
 8002566:	3001      	adds	r0, #1
 8002568:	d01e      	beq.n	80025a8 <_printf_common+0xa4>
 800256a:	6823      	ldr	r3, [r4, #0]
 800256c:	6922      	ldr	r2, [r4, #16]
 800256e:	f003 0306 	and.w	r3, r3, #6
 8002572:	2b04      	cmp	r3, #4
 8002574:	bf02      	ittt	eq
 8002576:	68e5      	ldreq	r5, [r4, #12]
 8002578:	6833      	ldreq	r3, [r6, #0]
 800257a:	1aed      	subeq	r5, r5, r3
 800257c:	68a3      	ldr	r3, [r4, #8]
 800257e:	bf0c      	ite	eq
 8002580:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002584:	2500      	movne	r5, #0
 8002586:	4293      	cmp	r3, r2
 8002588:	bfc4      	itt	gt
 800258a:	1a9b      	subgt	r3, r3, r2
 800258c:	18ed      	addgt	r5, r5, r3
 800258e:	2600      	movs	r6, #0
 8002590:	341a      	adds	r4, #26
 8002592:	42b5      	cmp	r5, r6
 8002594:	d11a      	bne.n	80025cc <_printf_common+0xc8>
 8002596:	2000      	movs	r0, #0
 8002598:	e008      	b.n	80025ac <_printf_common+0xa8>
 800259a:	2301      	movs	r3, #1
 800259c:	4652      	mov	r2, sl
 800259e:	4641      	mov	r1, r8
 80025a0:	4638      	mov	r0, r7
 80025a2:	47c8      	blx	r9
 80025a4:	3001      	adds	r0, #1
 80025a6:	d103      	bne.n	80025b0 <_printf_common+0xac>
 80025a8:	f04f 30ff 	mov.w	r0, #4294967295
 80025ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80025b0:	3501      	adds	r5, #1
 80025b2:	e7c6      	b.n	8002542 <_printf_common+0x3e>
 80025b4:	18e1      	adds	r1, r4, r3
 80025b6:	1c5a      	adds	r2, r3, #1
 80025b8:	2030      	movs	r0, #48	@ 0x30
 80025ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80025be:	4422      	add	r2, r4
 80025c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80025c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80025c8:	3302      	adds	r3, #2
 80025ca:	e7c7      	b.n	800255c <_printf_common+0x58>
 80025cc:	2301      	movs	r3, #1
 80025ce:	4622      	mov	r2, r4
 80025d0:	4641      	mov	r1, r8
 80025d2:	4638      	mov	r0, r7
 80025d4:	47c8      	blx	r9
 80025d6:	3001      	adds	r0, #1
 80025d8:	d0e6      	beq.n	80025a8 <_printf_common+0xa4>
 80025da:	3601      	adds	r6, #1
 80025dc:	e7d9      	b.n	8002592 <_printf_common+0x8e>
	...

080025e0 <_printf_i>:
 80025e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80025e4:	7e0f      	ldrb	r7, [r1, #24]
 80025e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80025e8:	2f78      	cmp	r7, #120	@ 0x78
 80025ea:	4691      	mov	r9, r2
 80025ec:	4680      	mov	r8, r0
 80025ee:	460c      	mov	r4, r1
 80025f0:	469a      	mov	sl, r3
 80025f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80025f6:	d807      	bhi.n	8002608 <_printf_i+0x28>
 80025f8:	2f62      	cmp	r7, #98	@ 0x62
 80025fa:	d80a      	bhi.n	8002612 <_printf_i+0x32>
 80025fc:	2f00      	cmp	r7, #0
 80025fe:	f000 80d1 	beq.w	80027a4 <_printf_i+0x1c4>
 8002602:	2f58      	cmp	r7, #88	@ 0x58
 8002604:	f000 80b8 	beq.w	8002778 <_printf_i+0x198>
 8002608:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800260c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002610:	e03a      	b.n	8002688 <_printf_i+0xa8>
 8002612:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002616:	2b15      	cmp	r3, #21
 8002618:	d8f6      	bhi.n	8002608 <_printf_i+0x28>
 800261a:	a101      	add	r1, pc, #4	@ (adr r1, 8002620 <_printf_i+0x40>)
 800261c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002620:	08002679 	.word	0x08002679
 8002624:	0800268d 	.word	0x0800268d
 8002628:	08002609 	.word	0x08002609
 800262c:	08002609 	.word	0x08002609
 8002630:	08002609 	.word	0x08002609
 8002634:	08002609 	.word	0x08002609
 8002638:	0800268d 	.word	0x0800268d
 800263c:	08002609 	.word	0x08002609
 8002640:	08002609 	.word	0x08002609
 8002644:	08002609 	.word	0x08002609
 8002648:	08002609 	.word	0x08002609
 800264c:	0800278b 	.word	0x0800278b
 8002650:	080026b7 	.word	0x080026b7
 8002654:	08002745 	.word	0x08002745
 8002658:	08002609 	.word	0x08002609
 800265c:	08002609 	.word	0x08002609
 8002660:	080027ad 	.word	0x080027ad
 8002664:	08002609 	.word	0x08002609
 8002668:	080026b7 	.word	0x080026b7
 800266c:	08002609 	.word	0x08002609
 8002670:	08002609 	.word	0x08002609
 8002674:	0800274d 	.word	0x0800274d
 8002678:	6833      	ldr	r3, [r6, #0]
 800267a:	1d1a      	adds	r2, r3, #4
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	6032      	str	r2, [r6, #0]
 8002680:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002684:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002688:	2301      	movs	r3, #1
 800268a:	e09c      	b.n	80027c6 <_printf_i+0x1e6>
 800268c:	6833      	ldr	r3, [r6, #0]
 800268e:	6820      	ldr	r0, [r4, #0]
 8002690:	1d19      	adds	r1, r3, #4
 8002692:	6031      	str	r1, [r6, #0]
 8002694:	0606      	lsls	r6, r0, #24
 8002696:	d501      	bpl.n	800269c <_printf_i+0xbc>
 8002698:	681d      	ldr	r5, [r3, #0]
 800269a:	e003      	b.n	80026a4 <_printf_i+0xc4>
 800269c:	0645      	lsls	r5, r0, #25
 800269e:	d5fb      	bpl.n	8002698 <_printf_i+0xb8>
 80026a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80026a4:	2d00      	cmp	r5, #0
 80026a6:	da03      	bge.n	80026b0 <_printf_i+0xd0>
 80026a8:	232d      	movs	r3, #45	@ 0x2d
 80026aa:	426d      	negs	r5, r5
 80026ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80026b0:	4858      	ldr	r0, [pc, #352]	@ (8002814 <_printf_i+0x234>)
 80026b2:	230a      	movs	r3, #10
 80026b4:	e011      	b.n	80026da <_printf_i+0xfa>
 80026b6:	6821      	ldr	r1, [r4, #0]
 80026b8:	6833      	ldr	r3, [r6, #0]
 80026ba:	0608      	lsls	r0, r1, #24
 80026bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80026c0:	d402      	bmi.n	80026c8 <_printf_i+0xe8>
 80026c2:	0649      	lsls	r1, r1, #25
 80026c4:	bf48      	it	mi
 80026c6:	b2ad      	uxthmi	r5, r5
 80026c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80026ca:	4852      	ldr	r0, [pc, #328]	@ (8002814 <_printf_i+0x234>)
 80026cc:	6033      	str	r3, [r6, #0]
 80026ce:	bf14      	ite	ne
 80026d0:	230a      	movne	r3, #10
 80026d2:	2308      	moveq	r3, #8
 80026d4:	2100      	movs	r1, #0
 80026d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80026da:	6866      	ldr	r6, [r4, #4]
 80026dc:	60a6      	str	r6, [r4, #8]
 80026de:	2e00      	cmp	r6, #0
 80026e0:	db05      	blt.n	80026ee <_printf_i+0x10e>
 80026e2:	6821      	ldr	r1, [r4, #0]
 80026e4:	432e      	orrs	r6, r5
 80026e6:	f021 0104 	bic.w	r1, r1, #4
 80026ea:	6021      	str	r1, [r4, #0]
 80026ec:	d04b      	beq.n	8002786 <_printf_i+0x1a6>
 80026ee:	4616      	mov	r6, r2
 80026f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80026f4:	fb03 5711 	mls	r7, r3, r1, r5
 80026f8:	5dc7      	ldrb	r7, [r0, r7]
 80026fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80026fe:	462f      	mov	r7, r5
 8002700:	42bb      	cmp	r3, r7
 8002702:	460d      	mov	r5, r1
 8002704:	d9f4      	bls.n	80026f0 <_printf_i+0x110>
 8002706:	2b08      	cmp	r3, #8
 8002708:	d10b      	bne.n	8002722 <_printf_i+0x142>
 800270a:	6823      	ldr	r3, [r4, #0]
 800270c:	07df      	lsls	r7, r3, #31
 800270e:	d508      	bpl.n	8002722 <_printf_i+0x142>
 8002710:	6923      	ldr	r3, [r4, #16]
 8002712:	6861      	ldr	r1, [r4, #4]
 8002714:	4299      	cmp	r1, r3
 8002716:	bfde      	ittt	le
 8002718:	2330      	movle	r3, #48	@ 0x30
 800271a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800271e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002722:	1b92      	subs	r2, r2, r6
 8002724:	6122      	str	r2, [r4, #16]
 8002726:	f8cd a000 	str.w	sl, [sp]
 800272a:	464b      	mov	r3, r9
 800272c:	aa03      	add	r2, sp, #12
 800272e:	4621      	mov	r1, r4
 8002730:	4640      	mov	r0, r8
 8002732:	f7ff fee7 	bl	8002504 <_printf_common>
 8002736:	3001      	adds	r0, #1
 8002738:	d14a      	bne.n	80027d0 <_printf_i+0x1f0>
 800273a:	f04f 30ff 	mov.w	r0, #4294967295
 800273e:	b004      	add	sp, #16
 8002740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002744:	6823      	ldr	r3, [r4, #0]
 8002746:	f043 0320 	orr.w	r3, r3, #32
 800274a:	6023      	str	r3, [r4, #0]
 800274c:	4832      	ldr	r0, [pc, #200]	@ (8002818 <_printf_i+0x238>)
 800274e:	2778      	movs	r7, #120	@ 0x78
 8002750:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002754:	6823      	ldr	r3, [r4, #0]
 8002756:	6831      	ldr	r1, [r6, #0]
 8002758:	061f      	lsls	r7, r3, #24
 800275a:	f851 5b04 	ldr.w	r5, [r1], #4
 800275e:	d402      	bmi.n	8002766 <_printf_i+0x186>
 8002760:	065f      	lsls	r7, r3, #25
 8002762:	bf48      	it	mi
 8002764:	b2ad      	uxthmi	r5, r5
 8002766:	6031      	str	r1, [r6, #0]
 8002768:	07d9      	lsls	r1, r3, #31
 800276a:	bf44      	itt	mi
 800276c:	f043 0320 	orrmi.w	r3, r3, #32
 8002770:	6023      	strmi	r3, [r4, #0]
 8002772:	b11d      	cbz	r5, 800277c <_printf_i+0x19c>
 8002774:	2310      	movs	r3, #16
 8002776:	e7ad      	b.n	80026d4 <_printf_i+0xf4>
 8002778:	4826      	ldr	r0, [pc, #152]	@ (8002814 <_printf_i+0x234>)
 800277a:	e7e9      	b.n	8002750 <_printf_i+0x170>
 800277c:	6823      	ldr	r3, [r4, #0]
 800277e:	f023 0320 	bic.w	r3, r3, #32
 8002782:	6023      	str	r3, [r4, #0]
 8002784:	e7f6      	b.n	8002774 <_printf_i+0x194>
 8002786:	4616      	mov	r6, r2
 8002788:	e7bd      	b.n	8002706 <_printf_i+0x126>
 800278a:	6833      	ldr	r3, [r6, #0]
 800278c:	6825      	ldr	r5, [r4, #0]
 800278e:	6961      	ldr	r1, [r4, #20]
 8002790:	1d18      	adds	r0, r3, #4
 8002792:	6030      	str	r0, [r6, #0]
 8002794:	062e      	lsls	r6, r5, #24
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	d501      	bpl.n	800279e <_printf_i+0x1be>
 800279a:	6019      	str	r1, [r3, #0]
 800279c:	e002      	b.n	80027a4 <_printf_i+0x1c4>
 800279e:	0668      	lsls	r0, r5, #25
 80027a0:	d5fb      	bpl.n	800279a <_printf_i+0x1ba>
 80027a2:	8019      	strh	r1, [r3, #0]
 80027a4:	2300      	movs	r3, #0
 80027a6:	6123      	str	r3, [r4, #16]
 80027a8:	4616      	mov	r6, r2
 80027aa:	e7bc      	b.n	8002726 <_printf_i+0x146>
 80027ac:	6833      	ldr	r3, [r6, #0]
 80027ae:	1d1a      	adds	r2, r3, #4
 80027b0:	6032      	str	r2, [r6, #0]
 80027b2:	681e      	ldr	r6, [r3, #0]
 80027b4:	6862      	ldr	r2, [r4, #4]
 80027b6:	2100      	movs	r1, #0
 80027b8:	4630      	mov	r0, r6
 80027ba:	f7fd fd11 	bl	80001e0 <memchr>
 80027be:	b108      	cbz	r0, 80027c4 <_printf_i+0x1e4>
 80027c0:	1b80      	subs	r0, r0, r6
 80027c2:	6060      	str	r0, [r4, #4]
 80027c4:	6863      	ldr	r3, [r4, #4]
 80027c6:	6123      	str	r3, [r4, #16]
 80027c8:	2300      	movs	r3, #0
 80027ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80027ce:	e7aa      	b.n	8002726 <_printf_i+0x146>
 80027d0:	6923      	ldr	r3, [r4, #16]
 80027d2:	4632      	mov	r2, r6
 80027d4:	4649      	mov	r1, r9
 80027d6:	4640      	mov	r0, r8
 80027d8:	47d0      	blx	sl
 80027da:	3001      	adds	r0, #1
 80027dc:	d0ad      	beq.n	800273a <_printf_i+0x15a>
 80027de:	6823      	ldr	r3, [r4, #0]
 80027e0:	079b      	lsls	r3, r3, #30
 80027e2:	d413      	bmi.n	800280c <_printf_i+0x22c>
 80027e4:	68e0      	ldr	r0, [r4, #12]
 80027e6:	9b03      	ldr	r3, [sp, #12]
 80027e8:	4298      	cmp	r0, r3
 80027ea:	bfb8      	it	lt
 80027ec:	4618      	movlt	r0, r3
 80027ee:	e7a6      	b.n	800273e <_printf_i+0x15e>
 80027f0:	2301      	movs	r3, #1
 80027f2:	4632      	mov	r2, r6
 80027f4:	4649      	mov	r1, r9
 80027f6:	4640      	mov	r0, r8
 80027f8:	47d0      	blx	sl
 80027fa:	3001      	adds	r0, #1
 80027fc:	d09d      	beq.n	800273a <_printf_i+0x15a>
 80027fe:	3501      	adds	r5, #1
 8002800:	68e3      	ldr	r3, [r4, #12]
 8002802:	9903      	ldr	r1, [sp, #12]
 8002804:	1a5b      	subs	r3, r3, r1
 8002806:	42ab      	cmp	r3, r5
 8002808:	dcf2      	bgt.n	80027f0 <_printf_i+0x210>
 800280a:	e7eb      	b.n	80027e4 <_printf_i+0x204>
 800280c:	2500      	movs	r5, #0
 800280e:	f104 0619 	add.w	r6, r4, #25
 8002812:	e7f5      	b.n	8002800 <_printf_i+0x220>
 8002814:	08002c2d 	.word	0x08002c2d
 8002818:	08002c3e 	.word	0x08002c3e

0800281c <__sflush_r>:
 800281c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002824:	0716      	lsls	r6, r2, #28
 8002826:	4605      	mov	r5, r0
 8002828:	460c      	mov	r4, r1
 800282a:	d454      	bmi.n	80028d6 <__sflush_r+0xba>
 800282c:	684b      	ldr	r3, [r1, #4]
 800282e:	2b00      	cmp	r3, #0
 8002830:	dc02      	bgt.n	8002838 <__sflush_r+0x1c>
 8002832:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002834:	2b00      	cmp	r3, #0
 8002836:	dd48      	ble.n	80028ca <__sflush_r+0xae>
 8002838:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800283a:	2e00      	cmp	r6, #0
 800283c:	d045      	beq.n	80028ca <__sflush_r+0xae>
 800283e:	2300      	movs	r3, #0
 8002840:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002844:	682f      	ldr	r7, [r5, #0]
 8002846:	6a21      	ldr	r1, [r4, #32]
 8002848:	602b      	str	r3, [r5, #0]
 800284a:	d030      	beq.n	80028ae <__sflush_r+0x92>
 800284c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800284e:	89a3      	ldrh	r3, [r4, #12]
 8002850:	0759      	lsls	r1, r3, #29
 8002852:	d505      	bpl.n	8002860 <__sflush_r+0x44>
 8002854:	6863      	ldr	r3, [r4, #4]
 8002856:	1ad2      	subs	r2, r2, r3
 8002858:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800285a:	b10b      	cbz	r3, 8002860 <__sflush_r+0x44>
 800285c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800285e:	1ad2      	subs	r2, r2, r3
 8002860:	2300      	movs	r3, #0
 8002862:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002864:	6a21      	ldr	r1, [r4, #32]
 8002866:	4628      	mov	r0, r5
 8002868:	47b0      	blx	r6
 800286a:	1c43      	adds	r3, r0, #1
 800286c:	89a3      	ldrh	r3, [r4, #12]
 800286e:	d106      	bne.n	800287e <__sflush_r+0x62>
 8002870:	6829      	ldr	r1, [r5, #0]
 8002872:	291d      	cmp	r1, #29
 8002874:	d82b      	bhi.n	80028ce <__sflush_r+0xb2>
 8002876:	4a2a      	ldr	r2, [pc, #168]	@ (8002920 <__sflush_r+0x104>)
 8002878:	40ca      	lsrs	r2, r1
 800287a:	07d6      	lsls	r6, r2, #31
 800287c:	d527      	bpl.n	80028ce <__sflush_r+0xb2>
 800287e:	2200      	movs	r2, #0
 8002880:	6062      	str	r2, [r4, #4]
 8002882:	04d9      	lsls	r1, r3, #19
 8002884:	6922      	ldr	r2, [r4, #16]
 8002886:	6022      	str	r2, [r4, #0]
 8002888:	d504      	bpl.n	8002894 <__sflush_r+0x78>
 800288a:	1c42      	adds	r2, r0, #1
 800288c:	d101      	bne.n	8002892 <__sflush_r+0x76>
 800288e:	682b      	ldr	r3, [r5, #0]
 8002890:	b903      	cbnz	r3, 8002894 <__sflush_r+0x78>
 8002892:	6560      	str	r0, [r4, #84]	@ 0x54
 8002894:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002896:	602f      	str	r7, [r5, #0]
 8002898:	b1b9      	cbz	r1, 80028ca <__sflush_r+0xae>
 800289a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800289e:	4299      	cmp	r1, r3
 80028a0:	d002      	beq.n	80028a8 <__sflush_r+0x8c>
 80028a2:	4628      	mov	r0, r5
 80028a4:	f7ff fbf4 	bl	8002090 <_free_r>
 80028a8:	2300      	movs	r3, #0
 80028aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80028ac:	e00d      	b.n	80028ca <__sflush_r+0xae>
 80028ae:	2301      	movs	r3, #1
 80028b0:	4628      	mov	r0, r5
 80028b2:	47b0      	blx	r6
 80028b4:	4602      	mov	r2, r0
 80028b6:	1c50      	adds	r0, r2, #1
 80028b8:	d1c9      	bne.n	800284e <__sflush_r+0x32>
 80028ba:	682b      	ldr	r3, [r5, #0]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d0c6      	beq.n	800284e <__sflush_r+0x32>
 80028c0:	2b1d      	cmp	r3, #29
 80028c2:	d001      	beq.n	80028c8 <__sflush_r+0xac>
 80028c4:	2b16      	cmp	r3, #22
 80028c6:	d11e      	bne.n	8002906 <__sflush_r+0xea>
 80028c8:	602f      	str	r7, [r5, #0]
 80028ca:	2000      	movs	r0, #0
 80028cc:	e022      	b.n	8002914 <__sflush_r+0xf8>
 80028ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028d2:	b21b      	sxth	r3, r3
 80028d4:	e01b      	b.n	800290e <__sflush_r+0xf2>
 80028d6:	690f      	ldr	r7, [r1, #16]
 80028d8:	2f00      	cmp	r7, #0
 80028da:	d0f6      	beq.n	80028ca <__sflush_r+0xae>
 80028dc:	0793      	lsls	r3, r2, #30
 80028de:	680e      	ldr	r6, [r1, #0]
 80028e0:	bf08      	it	eq
 80028e2:	694b      	ldreq	r3, [r1, #20]
 80028e4:	600f      	str	r7, [r1, #0]
 80028e6:	bf18      	it	ne
 80028e8:	2300      	movne	r3, #0
 80028ea:	eba6 0807 	sub.w	r8, r6, r7
 80028ee:	608b      	str	r3, [r1, #8]
 80028f0:	f1b8 0f00 	cmp.w	r8, #0
 80028f4:	dde9      	ble.n	80028ca <__sflush_r+0xae>
 80028f6:	6a21      	ldr	r1, [r4, #32]
 80028f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80028fa:	4643      	mov	r3, r8
 80028fc:	463a      	mov	r2, r7
 80028fe:	4628      	mov	r0, r5
 8002900:	47b0      	blx	r6
 8002902:	2800      	cmp	r0, #0
 8002904:	dc08      	bgt.n	8002918 <__sflush_r+0xfc>
 8002906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800290a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800290e:	81a3      	strh	r3, [r4, #12]
 8002910:	f04f 30ff 	mov.w	r0, #4294967295
 8002914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002918:	4407      	add	r7, r0
 800291a:	eba8 0800 	sub.w	r8, r8, r0
 800291e:	e7e7      	b.n	80028f0 <__sflush_r+0xd4>
 8002920:	20400001 	.word	0x20400001

08002924 <_fflush_r>:
 8002924:	b538      	push	{r3, r4, r5, lr}
 8002926:	690b      	ldr	r3, [r1, #16]
 8002928:	4605      	mov	r5, r0
 800292a:	460c      	mov	r4, r1
 800292c:	b913      	cbnz	r3, 8002934 <_fflush_r+0x10>
 800292e:	2500      	movs	r5, #0
 8002930:	4628      	mov	r0, r5
 8002932:	bd38      	pop	{r3, r4, r5, pc}
 8002934:	b118      	cbz	r0, 800293e <_fflush_r+0x1a>
 8002936:	6a03      	ldr	r3, [r0, #32]
 8002938:	b90b      	cbnz	r3, 800293e <_fflush_r+0x1a>
 800293a:	f7ff faa1 	bl	8001e80 <__sinit>
 800293e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d0f3      	beq.n	800292e <_fflush_r+0xa>
 8002946:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002948:	07d0      	lsls	r0, r2, #31
 800294a:	d404      	bmi.n	8002956 <_fflush_r+0x32>
 800294c:	0599      	lsls	r1, r3, #22
 800294e:	d402      	bmi.n	8002956 <_fflush_r+0x32>
 8002950:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002952:	f7ff fb9a 	bl	800208a <__retarget_lock_acquire_recursive>
 8002956:	4628      	mov	r0, r5
 8002958:	4621      	mov	r1, r4
 800295a:	f7ff ff5f 	bl	800281c <__sflush_r>
 800295e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002960:	07da      	lsls	r2, r3, #31
 8002962:	4605      	mov	r5, r0
 8002964:	d4e4      	bmi.n	8002930 <_fflush_r+0xc>
 8002966:	89a3      	ldrh	r3, [r4, #12]
 8002968:	059b      	lsls	r3, r3, #22
 800296a:	d4e1      	bmi.n	8002930 <_fflush_r+0xc>
 800296c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800296e:	f7ff fb8d 	bl	800208c <__retarget_lock_release_recursive>
 8002972:	e7dd      	b.n	8002930 <_fflush_r+0xc>

08002974 <__swbuf_r>:
 8002974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002976:	460e      	mov	r6, r1
 8002978:	4614      	mov	r4, r2
 800297a:	4605      	mov	r5, r0
 800297c:	b118      	cbz	r0, 8002986 <__swbuf_r+0x12>
 800297e:	6a03      	ldr	r3, [r0, #32]
 8002980:	b90b      	cbnz	r3, 8002986 <__swbuf_r+0x12>
 8002982:	f7ff fa7d 	bl	8001e80 <__sinit>
 8002986:	69a3      	ldr	r3, [r4, #24]
 8002988:	60a3      	str	r3, [r4, #8]
 800298a:	89a3      	ldrh	r3, [r4, #12]
 800298c:	071a      	lsls	r2, r3, #28
 800298e:	d501      	bpl.n	8002994 <__swbuf_r+0x20>
 8002990:	6923      	ldr	r3, [r4, #16]
 8002992:	b943      	cbnz	r3, 80029a6 <__swbuf_r+0x32>
 8002994:	4621      	mov	r1, r4
 8002996:	4628      	mov	r0, r5
 8002998:	f000 f82a 	bl	80029f0 <__swsetup_r>
 800299c:	b118      	cbz	r0, 80029a6 <__swbuf_r+0x32>
 800299e:	f04f 37ff 	mov.w	r7, #4294967295
 80029a2:	4638      	mov	r0, r7
 80029a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80029a6:	6823      	ldr	r3, [r4, #0]
 80029a8:	6922      	ldr	r2, [r4, #16]
 80029aa:	1a98      	subs	r0, r3, r2
 80029ac:	6963      	ldr	r3, [r4, #20]
 80029ae:	b2f6      	uxtb	r6, r6
 80029b0:	4283      	cmp	r3, r0
 80029b2:	4637      	mov	r7, r6
 80029b4:	dc05      	bgt.n	80029c2 <__swbuf_r+0x4e>
 80029b6:	4621      	mov	r1, r4
 80029b8:	4628      	mov	r0, r5
 80029ba:	f7ff ffb3 	bl	8002924 <_fflush_r>
 80029be:	2800      	cmp	r0, #0
 80029c0:	d1ed      	bne.n	800299e <__swbuf_r+0x2a>
 80029c2:	68a3      	ldr	r3, [r4, #8]
 80029c4:	3b01      	subs	r3, #1
 80029c6:	60a3      	str	r3, [r4, #8]
 80029c8:	6823      	ldr	r3, [r4, #0]
 80029ca:	1c5a      	adds	r2, r3, #1
 80029cc:	6022      	str	r2, [r4, #0]
 80029ce:	701e      	strb	r6, [r3, #0]
 80029d0:	6962      	ldr	r2, [r4, #20]
 80029d2:	1c43      	adds	r3, r0, #1
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d004      	beq.n	80029e2 <__swbuf_r+0x6e>
 80029d8:	89a3      	ldrh	r3, [r4, #12]
 80029da:	07db      	lsls	r3, r3, #31
 80029dc:	d5e1      	bpl.n	80029a2 <__swbuf_r+0x2e>
 80029de:	2e0a      	cmp	r6, #10
 80029e0:	d1df      	bne.n	80029a2 <__swbuf_r+0x2e>
 80029e2:	4621      	mov	r1, r4
 80029e4:	4628      	mov	r0, r5
 80029e6:	f7ff ff9d 	bl	8002924 <_fflush_r>
 80029ea:	2800      	cmp	r0, #0
 80029ec:	d0d9      	beq.n	80029a2 <__swbuf_r+0x2e>
 80029ee:	e7d6      	b.n	800299e <__swbuf_r+0x2a>

080029f0 <__swsetup_r>:
 80029f0:	b538      	push	{r3, r4, r5, lr}
 80029f2:	4b29      	ldr	r3, [pc, #164]	@ (8002a98 <__swsetup_r+0xa8>)
 80029f4:	4605      	mov	r5, r0
 80029f6:	6818      	ldr	r0, [r3, #0]
 80029f8:	460c      	mov	r4, r1
 80029fa:	b118      	cbz	r0, 8002a04 <__swsetup_r+0x14>
 80029fc:	6a03      	ldr	r3, [r0, #32]
 80029fe:	b90b      	cbnz	r3, 8002a04 <__swsetup_r+0x14>
 8002a00:	f7ff fa3e 	bl	8001e80 <__sinit>
 8002a04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002a08:	0719      	lsls	r1, r3, #28
 8002a0a:	d422      	bmi.n	8002a52 <__swsetup_r+0x62>
 8002a0c:	06da      	lsls	r2, r3, #27
 8002a0e:	d407      	bmi.n	8002a20 <__swsetup_r+0x30>
 8002a10:	2209      	movs	r2, #9
 8002a12:	602a      	str	r2, [r5, #0]
 8002a14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a18:	81a3      	strh	r3, [r4, #12]
 8002a1a:	f04f 30ff 	mov.w	r0, #4294967295
 8002a1e:	e033      	b.n	8002a88 <__swsetup_r+0x98>
 8002a20:	0758      	lsls	r0, r3, #29
 8002a22:	d512      	bpl.n	8002a4a <__swsetup_r+0x5a>
 8002a24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002a26:	b141      	cbz	r1, 8002a3a <__swsetup_r+0x4a>
 8002a28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002a2c:	4299      	cmp	r1, r3
 8002a2e:	d002      	beq.n	8002a36 <__swsetup_r+0x46>
 8002a30:	4628      	mov	r0, r5
 8002a32:	f7ff fb2d 	bl	8002090 <_free_r>
 8002a36:	2300      	movs	r3, #0
 8002a38:	6363      	str	r3, [r4, #52]	@ 0x34
 8002a3a:	89a3      	ldrh	r3, [r4, #12]
 8002a3c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002a40:	81a3      	strh	r3, [r4, #12]
 8002a42:	2300      	movs	r3, #0
 8002a44:	6063      	str	r3, [r4, #4]
 8002a46:	6923      	ldr	r3, [r4, #16]
 8002a48:	6023      	str	r3, [r4, #0]
 8002a4a:	89a3      	ldrh	r3, [r4, #12]
 8002a4c:	f043 0308 	orr.w	r3, r3, #8
 8002a50:	81a3      	strh	r3, [r4, #12]
 8002a52:	6923      	ldr	r3, [r4, #16]
 8002a54:	b94b      	cbnz	r3, 8002a6a <__swsetup_r+0x7a>
 8002a56:	89a3      	ldrh	r3, [r4, #12]
 8002a58:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002a5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a60:	d003      	beq.n	8002a6a <__swsetup_r+0x7a>
 8002a62:	4621      	mov	r1, r4
 8002a64:	4628      	mov	r0, r5
 8002a66:	f000 f84f 	bl	8002b08 <__smakebuf_r>
 8002a6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002a6e:	f013 0201 	ands.w	r2, r3, #1
 8002a72:	d00a      	beq.n	8002a8a <__swsetup_r+0x9a>
 8002a74:	2200      	movs	r2, #0
 8002a76:	60a2      	str	r2, [r4, #8]
 8002a78:	6962      	ldr	r2, [r4, #20]
 8002a7a:	4252      	negs	r2, r2
 8002a7c:	61a2      	str	r2, [r4, #24]
 8002a7e:	6922      	ldr	r2, [r4, #16]
 8002a80:	b942      	cbnz	r2, 8002a94 <__swsetup_r+0xa4>
 8002a82:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002a86:	d1c5      	bne.n	8002a14 <__swsetup_r+0x24>
 8002a88:	bd38      	pop	{r3, r4, r5, pc}
 8002a8a:	0799      	lsls	r1, r3, #30
 8002a8c:	bf58      	it	pl
 8002a8e:	6962      	ldrpl	r2, [r4, #20]
 8002a90:	60a2      	str	r2, [r4, #8]
 8002a92:	e7f4      	b.n	8002a7e <__swsetup_r+0x8e>
 8002a94:	2000      	movs	r0, #0
 8002a96:	e7f7      	b.n	8002a88 <__swsetup_r+0x98>
 8002a98:	20000018 	.word	0x20000018

08002a9c <_sbrk_r>:
 8002a9c:	b538      	push	{r3, r4, r5, lr}
 8002a9e:	4d06      	ldr	r5, [pc, #24]	@ (8002ab8 <_sbrk_r+0x1c>)
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	4604      	mov	r4, r0
 8002aa4:	4608      	mov	r0, r1
 8002aa6:	602b      	str	r3, [r5, #0]
 8002aa8:	f7fe f8fc 	bl	8000ca4 <_sbrk>
 8002aac:	1c43      	adds	r3, r0, #1
 8002aae:	d102      	bne.n	8002ab6 <_sbrk_r+0x1a>
 8002ab0:	682b      	ldr	r3, [r5, #0]
 8002ab2:	b103      	cbz	r3, 8002ab6 <_sbrk_r+0x1a>
 8002ab4:	6023      	str	r3, [r4, #0]
 8002ab6:	bd38      	pop	{r3, r4, r5, pc}
 8002ab8:	200001c8 	.word	0x200001c8

08002abc <__swhatbuf_r>:
 8002abc:	b570      	push	{r4, r5, r6, lr}
 8002abe:	460c      	mov	r4, r1
 8002ac0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ac4:	2900      	cmp	r1, #0
 8002ac6:	b096      	sub	sp, #88	@ 0x58
 8002ac8:	4615      	mov	r5, r2
 8002aca:	461e      	mov	r6, r3
 8002acc:	da0d      	bge.n	8002aea <__swhatbuf_r+0x2e>
 8002ace:	89a3      	ldrh	r3, [r4, #12]
 8002ad0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002ad4:	f04f 0100 	mov.w	r1, #0
 8002ad8:	bf14      	ite	ne
 8002ada:	2340      	movne	r3, #64	@ 0x40
 8002adc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002ae0:	2000      	movs	r0, #0
 8002ae2:	6031      	str	r1, [r6, #0]
 8002ae4:	602b      	str	r3, [r5, #0]
 8002ae6:	b016      	add	sp, #88	@ 0x58
 8002ae8:	bd70      	pop	{r4, r5, r6, pc}
 8002aea:	466a      	mov	r2, sp
 8002aec:	f000 f848 	bl	8002b80 <_fstat_r>
 8002af0:	2800      	cmp	r0, #0
 8002af2:	dbec      	blt.n	8002ace <__swhatbuf_r+0x12>
 8002af4:	9901      	ldr	r1, [sp, #4]
 8002af6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002afa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002afe:	4259      	negs	r1, r3
 8002b00:	4159      	adcs	r1, r3
 8002b02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b06:	e7eb      	b.n	8002ae0 <__swhatbuf_r+0x24>

08002b08 <__smakebuf_r>:
 8002b08:	898b      	ldrh	r3, [r1, #12]
 8002b0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b0c:	079d      	lsls	r5, r3, #30
 8002b0e:	4606      	mov	r6, r0
 8002b10:	460c      	mov	r4, r1
 8002b12:	d507      	bpl.n	8002b24 <__smakebuf_r+0x1c>
 8002b14:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002b18:	6023      	str	r3, [r4, #0]
 8002b1a:	6123      	str	r3, [r4, #16]
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	6163      	str	r3, [r4, #20]
 8002b20:	b003      	add	sp, #12
 8002b22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b24:	ab01      	add	r3, sp, #4
 8002b26:	466a      	mov	r2, sp
 8002b28:	f7ff ffc8 	bl	8002abc <__swhatbuf_r>
 8002b2c:	9f00      	ldr	r7, [sp, #0]
 8002b2e:	4605      	mov	r5, r0
 8002b30:	4639      	mov	r1, r7
 8002b32:	4630      	mov	r0, r6
 8002b34:	f7ff fb18 	bl	8002168 <_malloc_r>
 8002b38:	b948      	cbnz	r0, 8002b4e <__smakebuf_r+0x46>
 8002b3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002b3e:	059a      	lsls	r2, r3, #22
 8002b40:	d4ee      	bmi.n	8002b20 <__smakebuf_r+0x18>
 8002b42:	f023 0303 	bic.w	r3, r3, #3
 8002b46:	f043 0302 	orr.w	r3, r3, #2
 8002b4a:	81a3      	strh	r3, [r4, #12]
 8002b4c:	e7e2      	b.n	8002b14 <__smakebuf_r+0xc>
 8002b4e:	89a3      	ldrh	r3, [r4, #12]
 8002b50:	6020      	str	r0, [r4, #0]
 8002b52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b56:	81a3      	strh	r3, [r4, #12]
 8002b58:	9b01      	ldr	r3, [sp, #4]
 8002b5a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002b5e:	b15b      	cbz	r3, 8002b78 <__smakebuf_r+0x70>
 8002b60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002b64:	4630      	mov	r0, r6
 8002b66:	f000 f81d 	bl	8002ba4 <_isatty_r>
 8002b6a:	b128      	cbz	r0, 8002b78 <__smakebuf_r+0x70>
 8002b6c:	89a3      	ldrh	r3, [r4, #12]
 8002b6e:	f023 0303 	bic.w	r3, r3, #3
 8002b72:	f043 0301 	orr.w	r3, r3, #1
 8002b76:	81a3      	strh	r3, [r4, #12]
 8002b78:	89a3      	ldrh	r3, [r4, #12]
 8002b7a:	431d      	orrs	r5, r3
 8002b7c:	81a5      	strh	r5, [r4, #12]
 8002b7e:	e7cf      	b.n	8002b20 <__smakebuf_r+0x18>

08002b80 <_fstat_r>:
 8002b80:	b538      	push	{r3, r4, r5, lr}
 8002b82:	4d07      	ldr	r5, [pc, #28]	@ (8002ba0 <_fstat_r+0x20>)
 8002b84:	2300      	movs	r3, #0
 8002b86:	4604      	mov	r4, r0
 8002b88:	4608      	mov	r0, r1
 8002b8a:	4611      	mov	r1, r2
 8002b8c:	602b      	str	r3, [r5, #0]
 8002b8e:	f7fe f861 	bl	8000c54 <_fstat>
 8002b92:	1c43      	adds	r3, r0, #1
 8002b94:	d102      	bne.n	8002b9c <_fstat_r+0x1c>
 8002b96:	682b      	ldr	r3, [r5, #0]
 8002b98:	b103      	cbz	r3, 8002b9c <_fstat_r+0x1c>
 8002b9a:	6023      	str	r3, [r4, #0]
 8002b9c:	bd38      	pop	{r3, r4, r5, pc}
 8002b9e:	bf00      	nop
 8002ba0:	200001c8 	.word	0x200001c8

08002ba4 <_isatty_r>:
 8002ba4:	b538      	push	{r3, r4, r5, lr}
 8002ba6:	4d06      	ldr	r5, [pc, #24]	@ (8002bc0 <_isatty_r+0x1c>)
 8002ba8:	2300      	movs	r3, #0
 8002baa:	4604      	mov	r4, r0
 8002bac:	4608      	mov	r0, r1
 8002bae:	602b      	str	r3, [r5, #0]
 8002bb0:	f7fe f860 	bl	8000c74 <_isatty>
 8002bb4:	1c43      	adds	r3, r0, #1
 8002bb6:	d102      	bne.n	8002bbe <_isatty_r+0x1a>
 8002bb8:	682b      	ldr	r3, [r5, #0]
 8002bba:	b103      	cbz	r3, 8002bbe <_isatty_r+0x1a>
 8002bbc:	6023      	str	r3, [r4, #0]
 8002bbe:	bd38      	pop	{r3, r4, r5, pc}
 8002bc0:	200001c8 	.word	0x200001c8

08002bc4 <_init>:
 8002bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bc6:	bf00      	nop
 8002bc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bca:	bc08      	pop	{r3}
 8002bcc:	469e      	mov	lr, r3
 8002bce:	4770      	bx	lr

08002bd0 <_fini>:
 8002bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bd2:	bf00      	nop
 8002bd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bd6:	bc08      	pop	{r3}
 8002bd8:	469e      	mov	lr, r3
 8002bda:	4770      	bx	lr
