###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Wed Sep 20 11:29:06 2023
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  2.588
= Slack Time                    6.891
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.891 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |    7.573 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |    8.010 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |    8.688 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[9]    | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   2.588 |    9.479 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -6.891 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -6.886 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -6.886 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  2.588
= Slack Time                    6.891
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.891 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |    7.573 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |    8.010 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |    8.689 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[10]   | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   2.588 |    9.479 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -6.891 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -6.886 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -6.886 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  2.588
= Slack Time                    6.891
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.891 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |    7.573 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |    8.010 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |    8.689 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[12]   | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   2.588 |    9.479 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -6.891 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -6.885 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -6.885 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  2.588
= Slack Time                    6.891
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.891 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |    7.573 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |    8.010 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |    8.689 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[15]   | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   2.588 |    9.479 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -6.891 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -6.885 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -6.885 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.480
- Arrival Time                  2.588
= Slack Time                    6.892
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.891 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |    7.573 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |    8.010 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |    8.689 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[13]   | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   2.588 |    9.480 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -6.892 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -6.885 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -6.885 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  2.588
= Slack Time                    6.892
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.892 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |    7.573 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |    8.010 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |    8.689 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[11]   | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   2.588 |    9.479 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -6.892 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -6.885 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -6.885 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.478
- Arrival Time                  2.585
= Slack Time                    6.892
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.892 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |    7.574 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |    8.011 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |    8.689 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |    9.473 | 
     | U0_ALU/\ALU_OUT_reg[6]    | RN ^       | SDFFRQX2M | 1.080 | 0.005 |   2.585 |    9.478 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -6.892 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -6.888 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.303 | 0.005 |   0.005 |   -6.888 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.478
- Arrival Time                  2.585
= Slack Time                    6.892
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.892 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |    7.574 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |    8.011 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |    8.689 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |    9.473 | 
     | U0_ALU/\ALU_OUT_reg[5]    | RN ^       | SDFFRQX2M | 1.080 | 0.004 |   2.585 |    9.478 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -6.892 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -6.888 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.303 | 0.004 |   0.004 |   -6.888 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.478
- Arrival Time                  2.586
= Slack Time                    6.892
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.893 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |    7.574 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |    8.011 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |    8.690 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |    9.473 | 
     | U0_ALU/\ALU_OUT_reg[8]    | RN ^       | SDFFRQX2M | 1.080 | 0.005 |   2.586 |    9.478 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -6.892 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -6.888 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.303 | 0.005 |   0.005 |   -6.888 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.478
- Arrival Time                  2.586
= Slack Time                    6.893
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.893 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |    7.575 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |    8.012 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |    8.690 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |    9.474 | 
     | U0_ALU/\ALU_OUT_reg[7]    | RN ^       | SDFFRQX2M | 1.080 | 0.005 |   2.586 |    9.478 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -6.893 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -6.888 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.303 | 0.005 |   0.005 |   -6.888 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/OUT_VALID_reg/CK 
Endpoint:   U0_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.001
- Setup                         0.319
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.482
- Arrival Time                  2.504
= Slack Time                    6.978
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    6.978 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |    7.660 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |    8.097 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   1.782 |    8.760 | 
     | FE_OFC5_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 0.951 | 0.699 |   2.481 |    9.459 | 
     | U0_ALU/OUT_VALID_reg      | RN ^       | SDFFRQX2M | 0.951 | 0.023 |   2.504 |    9.482 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -6.978 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   -6.977 | 
     | U0_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.303 | 0.001 |   0.001 |   -6.977 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                        -0.019
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.821
- Arrival Time                  2.503
= Slack Time                    7.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |            | 0.000 |       |   0.000 |    7.318 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 1.027 | 0.682 |   0.682 |    7.999 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M     | 0.438 | 0.437 |   1.119 |    8.436 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M  | 1.011 | 0.663 |   1.782 |    9.099 | 
     | FE_OFC5_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M     | 0.951 | 0.699 |   2.481 |    9.799 | 
     | U0_ALU/\ALU_OUT_reg[0]    | RN ^       | SDFFRHQX1M | 0.951 | 0.022 |   2.503 |    9.821 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.303 |       |   0.000 |   -7.318 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.002 |   -7.316 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.303 | 0.002 |   0.002 |   -7.316 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  1.832
= Slack Time                    7.641
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.641 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |    8.323 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |    8.760 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   1.782 |    9.423 | 
     | U0_ALU/\ALU_OUT_reg[2]    | RN ^       | SDFFRQX1M | 1.028 | 0.050 |   1.832 |    9.473 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -7.641 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -7.639 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX1M | 0.303 | 0.002 |   0.002 |   -7.639 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.325
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.482
- Arrival Time                  1.839
= Slack Time                    7.643
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.643 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |    8.324 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |    8.761 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |    9.440 | 
     | U0_ALU/\ALU_OUT_reg[14]   | RN ^       | SDFFRQX2M | 1.046 | 0.042 |   1.839 |    9.482 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -7.643 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -7.636 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -7.636 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.475
- Arrival Time                  1.832
= Slack Time                    7.643
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.643 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |    8.325 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |    8.762 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   1.782 |    9.425 | 
     | U0_ALU/\ALU_OUT_reg[1]    | RN ^       | SDFFRQX1M | 1.028 | 0.050 |   1.832 |    9.475 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -7.643 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -7.639 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.303 | 0.004 |   0.003 |   -7.639 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.324
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  1.832
= Slack Time                    7.647
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.647 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |    8.329 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |    8.766 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   1.782 |    9.429 | 
     | U0_ALU/\ALU_OUT_reg[3]    | RN ^       | SDFFRQX2M | 1.028 | 0.050 |   1.832 |    9.479 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -7.647 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -7.644 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.303 | 0.003 |   0.003 |   -7.644 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.324
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.481
- Arrival Time                  1.832
= Slack Time                    7.649
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.649 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |    8.331 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |    8.768 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   1.782 |    9.431 | 
     | U0_ALU/\ALU_OUT_reg[4]    | RN ^       | SDFFRQX2M | 1.028 | 0.050 |   1.832 |    9.481 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -7.649 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -7.644 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.303 | 0.005 |   0.005 |   -7.644 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SI[3]                      (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.002
- Setup                         0.323
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  0.002
= Slack Time                    9.477
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |   Arc   |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |         |            |       |       |  Time   |   Time   | 
     |------------------------+---------+------------+-------+-------+---------+----------| 
     |                        | SI[3] v |            | 0.000 |       |   0.000 |    9.477 | 
     | U0_ALU/\ALU_OUT_reg[0] | SI v    | SDFFRHQX1M | 0.000 | 0.002 |   0.002 |    9.479 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.303 |       |   0.000 |   -9.477 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.002 |   -9.475 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.303 | 0.002 |   0.002 |   -9.475 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.613
- Setup                         0.284
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.129
- Arrival Time                  0.257
= Slack Time                    9.872
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    9.872 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.294 | 0.256 |   0.256 |   10.128 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.294 | 0.001 |   0.257 |   10.129 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -9.872 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -9.839 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -9.802 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -9.554 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -9.296 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.278 | 0.037 |   0.613 |   -9.259 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.613
- Setup                         0.279
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.134
- Arrival Time                  0.257
= Slack Time                    9.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    9.877 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.294 | 0.256 |   0.256 |   10.133 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.294 | 0.001 |   0.257 |   10.134 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -9.877 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -9.844 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -9.807 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -9.559 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -9.301 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.278 | 0.037 |   0.613 |   -9.264 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_ClkDiv/div_clk_reg/CK 
Endpoint:   U0_ClkDiv/div_clk_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.578
- Setup                         0.326
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.052
- Arrival Time                  1.729
= Slack Time                   98.323
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   98.323 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X2M    | 1.248 | 0.787 |   0.788 |   99.111 | 
     | FE_OFC6_SYNC_UART_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.180 | 0.922 |   1.709 |  100.032 | 
     | U0_ClkDiv/div_clk_reg      | RN ^       | SDFFRQX2M | 1.181 | 0.020 |   1.729 |  100.052 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.323 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.295 | 
     | scan_clk__L2_I0       | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.117 | 
     | U1_mux2X1/U1          | B ^ -> Y ^ | MX2X2M     | 0.340 | 0.370 |   0.576 |  -97.747 | 
     | U0_ClkDiv/div_clk_reg | CK ^       | SDFFRQX2M  | 0.340 | 0.002 |   0.578 |  -97.745 | 
     +--------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.543
- Setup                         0.336
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.006
- Arrival Time                  2.586
= Slack Time                   98.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.420 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.102 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.539 | 
     | FE_OFC3_SYNC_REF_SCAN_RST            | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.217 | 
     | FE_OFC4_SYNC_REF_SCAN_RST            | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.001 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] | RN ^       | SDFFRQX2M | 1.080 | 0.006 |   2.586 |  101.006 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.420 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.391 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.213 | 
     | scan_clk__L3_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.041 | 
     | scan_clk__L4_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.928 | 
     | scan_clk__L5_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.821 | 
     | scan_clk__L6_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.716 | 
     | scan_clk__L7_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.611 | 
     | scan_clk__L8_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.493 | 
     | scan_clk__L9_I0                      | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.437 | 
     | scan_clk__L10_I0                     | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.396 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.149 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.889 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] | CK ^       | SDFFRQX2M  | 0.251 | 0.011 |   1.543 |  -96.877 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.568
- Setup                         0.342
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.026
- Arrival Time                  2.585
= Slack Time                   98.441
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |          | 0.000 |       |   0.000 |   98.441 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M   | 1.027 | 0.682 |   0.682 |   99.123 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M   | 0.438 | 0.437 |   1.119 |   99.560 | 
     | FE_OFC3_SYNC_REF_SCAN_RST       | A v -> Y ^ | INVX6M   | 1.043 | 0.678 |   1.797 |  100.238 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M   | 1.080 | 0.784 |   2.581 |  101.022 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[8] | RN ^       | SDFFRX1M | 1.080 | 0.004 |   2.585 |  101.026 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.441 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.412 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.235 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.062 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.949 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.842 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.737 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.632 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.514 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.459 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.418 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.170 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.910 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[8] | CK ^       | SDFFRX1M   | 0.287 | 0.037 |   1.568 |  -96.873 | 
     +------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.568
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.039
- Arrival Time                  2.587
= Slack Time                   98.452
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   98.452 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.134 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.571 | 
     | FE_OFC3_SYNC_REF_SCAN_RST       | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.249 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.033 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[6] | RN ^       | SDFFRQX2M | 1.080 | 0.006 |   2.587 |  101.039 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.452 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.423 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.246 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.073 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.960 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.853 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.748 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.643 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.525 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.470 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.429 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.181 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.921 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[6] | CK ^       | SDFFRQX2M  | 0.287 | 0.037 |   1.568 |  -96.884 | 
     +------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.569
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.039
- Arrival Time                  2.586
= Slack Time                   98.453
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.453 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.135 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.572 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.250 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.034 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | RN ^       | SDFFRQX2M | 1.080 | 0.005 |   2.586 |  101.039 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.453 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.425 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.247 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.075 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.961 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.854 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.749 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.644 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.526 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.471 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.430 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.182 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.922 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | CK ^       | SDFFRQX2M  | 0.288 | 0.038 |   1.569 |  -96.884 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.568
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.038
- Arrival Time                  2.585
= Slack Time                   98.454
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   98.454 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.135 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.572 | 
     | FE_OFC3_SYNC_REF_SCAN_RST       | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.251 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.034 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[7] | RN ^       | SDFFRQX2M | 1.080 | 0.004 |   2.585 |  101.038 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.454 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.425 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.247 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.075 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.962 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.855 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.750 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.644 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.527 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.471 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.430 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.183 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.922 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[7] | CK ^       | SDFFRQX2M  | 0.287 | 0.037 |   1.568 |  -96.886 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.583
- Setup                         0.341
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.043
- Arrival Time                  2.587
= Slack Time                   98.456
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |          | 0.000 |       |   0.000 |   98.455 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M   | 1.027 | 0.682 |   0.682 |   99.137 | 
     | FE_OFC0_SYNC_REF_SCAN_RST        | A ^ -> Y v | INVX1M   | 0.438 | 0.437 |   1.119 |   99.574 | 
     | FE_OFC3_SYNC_REF_SCAN_RST        | A v -> Y ^ | INVX6M   | 1.043 | 0.678 |   1.797 |  100.253 | 
     | FE_OFC4_SYNC_REF_SCAN_RST        | A ^ -> Y ^ | BUFX4M   | 1.080 | 0.784 |   2.581 |  101.036 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[10] | RN ^       | SDFFRX1M | 1.080 | 0.006 |   2.587 |  101.043 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.456 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.427 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.249 | 
     | scan_clk__L3_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.077 | 
     | scan_clk__L4_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.964 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.857 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.752 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.646 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.529 | 
     | scan_clk__L9_I0                  | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.473 | 
     | scan_clk__L10_I0                 | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.432 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.185 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.924 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[10] | CK ^       | SDFFRX1M   | 0.292 | 0.052 |   1.583 |  -96.872 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.584
- Setup                         0.341
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.044
- Arrival Time                  2.588
= Slack Time                   98.456
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |          | 0.000 |       |   0.000 |   98.456 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M   | 1.027 | 0.682 |   0.682 |   99.137 | 
     | FE_OFC0_SYNC_REF_SCAN_RST        | A ^ -> Y v | INVX1M   | 0.438 | 0.437 |   1.119 |   99.574 | 
     | FE_OFC3_SYNC_REF_SCAN_RST        | A v -> Y ^ | INVX6M   | 1.043 | 0.678 |   1.797 |  100.253 | 
     | FE_OFC4_SYNC_REF_SCAN_RST        | A ^ -> Y ^ | BUFX4M   | 1.080 | 0.784 |   2.581 |  101.036 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[11] | RN ^       | SDFFRX1M | 1.080 | 0.007 |   2.588 |  101.044 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.456 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.427 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.249 | 
     | scan_clk__L3_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.077 | 
     | scan_clk__L4_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.964 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.857 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.752 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.646 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.529 | 
     | scan_clk__L9_I0                  | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.473 | 
     | scan_clk__L10_I0                 | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.432 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.185 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.924 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[11] | CK ^       | SDFFRX1M   | 0.292 | 0.053 |   1.584 |  -96.871 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.583
- Setup                         0.341
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.043
- Arrival Time                  2.587
= Slack Time                   98.456
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |          | 0.000 |       |   0.000 |   98.456 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M   | 1.027 | 0.682 |   0.682 |   99.138 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M   | 0.438 | 0.437 |   1.119 |   99.575 | 
     | FE_OFC3_SYNC_REF_SCAN_RST       | A v -> Y ^ | INVX6M   | 1.043 | 0.678 |   1.797 |  100.253 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M   | 1.080 | 0.784 |   2.581 |  101.037 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[9] | RN ^       | SDFFRX1M | 1.080 | 0.006 |   2.587 |  101.043 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.456 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.427 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.249 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.077 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.964 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.857 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.752 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.647 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.529 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.473 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.432 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.185 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.925 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[9] | CK ^       | SDFFRX1M   | 0.292 | 0.052 |   1.583 |  -96.873 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.571
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.042
- Arrival Time                  2.585
= Slack Time                   98.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.457 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.139 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.576 | 
     | FE_OFC3_SYNC_REF_SCAN_RST            | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.254 | 
     | FE_OFC4_SYNC_REF_SCAN_RST            | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.038 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] | RN ^       | SDFFRQX2M | 1.080 | 0.004 |   2.585 |  101.042 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.457 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.428 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.250 | 
     | scan_clk__L3_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.078 | 
     | scan_clk__L4_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.965 | 
     | scan_clk__L5_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.858 | 
     | scan_clk__L6_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.753 | 
     | scan_clk__L7_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.648 | 
     | scan_clk__L8_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.530 | 
     | scan_clk__L9_I0                      | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.474 | 
     | scan_clk__L10_I0                     | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.433 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.186 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.926 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] | CK ^       | SDFFRQX2M  | 0.289 | 0.040 |   1.571 |  -96.886 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.578
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.049
- Arrival Time                  2.589
= Slack Time                   98.460
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.460 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.141 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.578 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.257 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.040 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] | RN ^       | SDFFRQX2M | 1.080 | 0.009 |   2.589 |  101.049 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.460 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.431 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.253 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.081 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.968 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.861 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.756 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.650 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.533 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.477 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.436 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.189 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.928 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] | CK ^       | SDFFRQX2M  | 0.291 | 0.047 |   1.578 |  -96.882 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.574
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.045
- Arrival Time                  2.585
= Slack Time                   98.461
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.461 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.143 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.580 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.258 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.042 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] | RN ^       | SDFFRQX2M | 1.080 | 0.004 |   2.585 |  101.045 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.461 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.432 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.254 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.082 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.969 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.862 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.757 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.651 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.534 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.478 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.437 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.190 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.930 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] | CK ^       | SDFFRQX2M  | 0.290 | 0.043 |   1.574 |  -96.886 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.581
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.052
- Arrival Time                  2.589
= Slack Time                   98.463
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.463 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.145 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.582 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.260 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.044 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] | RN ^       | SDFFRQX2M | 1.080 | 0.008 |   2.589 |  101.052 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.463 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.434 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.256 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.084 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.971 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.864 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.759 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.654 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.536 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.480 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.439 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.192 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.932 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] | CK ^       | SDFFRQX2M  | 0.292 | 0.050 |   1.581 |  -96.882 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.582
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.053
- Arrival Time                  2.589
= Slack Time                   98.464
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.464 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.146 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.583 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.261 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.045 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] | RN ^       | SDFFRQX2M | 1.080 | 0.009 |   2.589 |  101.053 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.464 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.435 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.257 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.085 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.972 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.865 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.760 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.655 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.537 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.481 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.440 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.193 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.933 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] | CK ^       | SDFFRQX2M  | 0.292 | 0.051 |   1.582 |  -96.882 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.588
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.060
- Arrival Time                  2.590
= Slack Time                   98.470
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.470 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.152 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.589 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.268 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.051 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] | RN ^       | SDFFRQX2M | 1.080 | 0.009 |   2.590 |  101.060 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.470 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.442 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.264 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.092 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.979 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.872 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.767 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.661 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.544 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.488 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.447 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.200 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.939 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] | CK ^       | SDFFRQX2M  | 0.293 | 0.057 |   1.588 |  -96.882 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  2.590
= Slack Time                   98.471
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.471 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.152 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.590 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.268 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.052 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] | RN ^       | SDFFRQX2M | 1.080 | 0.009 |   2.590 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.471 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.442 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.264 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.092 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.979 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.872 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.767 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.661 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.544 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.488 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.447 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.200 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.939 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] | CK ^       | SDFFRQX2M  | 0.294 | 0.058 |   1.589 |  -96.881 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  2.590
= Slack Time                   98.471
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.471 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.152 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.590 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.268 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.052 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] | RN ^       | SDFFRQX2M | 1.080 | 0.009 |   2.590 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.471 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.442 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.264 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.092 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.979 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.872 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.767 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.661 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.544 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.488 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.447 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.200 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.939 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] | CK ^       | SDFFRQX2M  | 0.294 | 0.058 |   1.589 |  -96.881 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  2.590
= Slack Time                   98.471
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.471 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.152 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.590 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.268 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.052 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] | RN ^       | SDFFRQX2M | 1.080 | 0.009 |   2.590 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.471 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.442 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.264 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.092 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.979 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.872 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.767 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.661 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.544 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.488 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.447 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.200 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.940 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] | CK ^       | SDFFRQX2M  | 0.294 | 0.058 |   1.589 |  -96.882 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  2.590
= Slack Time                   98.471
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.471 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.152 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.590 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.268 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.052 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] | RN ^       | SDFFRQX2M | 1.080 | 0.009 |   2.590 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.471 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.442 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.264 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.092 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.979 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.872 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.767 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.662 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.544 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.488 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.447 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.200 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.940 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] | CK ^       | SDFFRQX2M  | 0.293 | 0.058 |   1.589 |  -96.882 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.060
- Arrival Time                  2.589
= Slack Time                   98.471
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.471 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.153 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.590 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.268 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.052 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] | RN ^       | SDFFRQX2M | 1.080 | 0.008 |   2.589 |  101.060 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.471 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.442 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.265 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.092 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.979 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.872 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.767 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.662 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.544 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.489 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.448 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.200 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.940 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] | CK ^       | SDFFRQX2M  | 0.293 | 0.058 |   1.589 |  -96.882 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  2.589
= Slack Time                   98.472
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.472 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.153 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.590 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.269 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.052 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] | RN ^       | SDFFRQX2M | 1.080 | 0.008 |   2.589 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.472 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.443 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.265 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.093 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.980 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.873 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.768 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.662 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.545 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.489 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.448 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.201 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.941 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] | CK ^       | SDFFRQX2M  | 0.293 | 0.058 |   1.589 |  -96.883 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  2.589
= Slack Time                   98.472
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.472 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.153 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.591 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.269 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.053 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] | RN ^       | SDFFRQX2M | 1.080 | 0.008 |   2.589 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.472 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.443 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.265 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.093 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.980 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.873 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.768 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.663 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.545 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.489 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.448 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.201 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.941 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] | CK ^       | SDFFRQX2M  | 0.293 | 0.058 |   1.589 |  -96.883 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  2.588
= Slack Time                   98.472
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.472 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.154 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.591 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.270 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.053 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   2.588 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.472 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.444 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.266 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.094 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.981 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.874 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.769 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.663 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.546 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.490 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.449 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.202 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.941 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] | CK ^       | SDFFRQX2M  | 0.294 | 0.058 |   1.589 |  -96.883 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  2.588
= Slack Time                   98.473
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.473 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.154 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.591 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.270 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.053 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   2.588 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.473 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.444 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.266 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.094 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.981 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.874 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.769 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.663 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.546 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.490 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.449 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.202 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.941 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] | CK ^       | SDFFRQX2M  | 0.294 | 0.058 |   1.589 |  -96.883 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  2.588
= Slack Time                   98.473
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.473 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.154 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.592 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.270 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.054 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   2.588 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.473 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.444 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.266 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.094 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.981 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.874 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.769 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.663 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.546 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.490 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.449 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.202 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.941 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] | CK ^       | SDFFRQX2M  | 0.294 | 0.058 |   1.589 |  -96.883 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  2.588
= Slack Time                   98.473
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   98.473 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.155 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.592 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   1.797 |  100.270 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   2.581 |  101.054 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   2.588 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.473 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.444 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.266 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.094 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -97.981 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.874 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.769 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.664 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.546 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.490 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.449 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.202 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.942 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] | CK ^       | SDFFRQX2M  | 0.294 | 0.058 |   1.589 |  -96.884 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /CK 
Endpoint:   U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.536
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.996
- Arrival Time                  2.504
= Slack Time                   98.493
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   98.493 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.174 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.611 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   1.782 |  100.274 | 
     | FE_OFC5_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 0.951 | 0.699 |   2.481 |  100.974 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[0] | RN ^       | SDFFRX1M  | 0.951 | 0.023 |   2.504 |  100.996 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.493 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.464 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.286 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.114 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -98.001 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.894 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.789 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.683 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.566 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.510 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.469 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.222 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.961 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[0] | CK ^       | SDFFRX1M   | 0.252 | 0.005 |   1.536 |  -96.957 | 
     +------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /CK 
Endpoint:   U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.537
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.998
- Arrival Time                  2.504
= Slack Time                   98.493
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   98.493 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.175 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.612 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   1.782 |  100.275 | 
     | FE_OFC5_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 0.951 | 0.699 |   2.481 |  100.974 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[1] | RN ^       | SDFFRX1M  | 0.951 | 0.023 |   2.504 |  100.998 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.493 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.465 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.287 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.115 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -98.002 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.895 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.790 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.684 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.567 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.511 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.470 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.223 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.962 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[1] | CK ^       | SDFFRX1M   | 0.251 | 0.006 |   1.537 |  -96.956 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.540
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.001
- Arrival Time                  2.504
= Slack Time                   98.497
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   98.497 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.179 | 
     | FE_OFC0_SYNC_REF_SCAN_RST        | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.616 | 
     | FE_OFC2_SYNC_REF_SCAN_RST        | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   1.782 |  100.279 | 
     | FE_OFC5_SYNC_REF_SCAN_RST        | A ^ -> Y ^ | BUFX4M    | 0.951 | 0.699 |   2.481 |  100.978 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | RN ^       | SDFFRX1M  | 0.951 | 0.023 |   2.504 |  101.001 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.497 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.468 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.290 | 
     | scan_clk__L3_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.118 | 
     | scan_clk__L4_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -98.005 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.898 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.793 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.688 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.570 | 
     | scan_clk__L9_I0                  | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.514 | 
     | scan_clk__L10_I0                 | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.473 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.226 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.966 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | CK ^       | SDFFRX1M   | 0.254 | 0.009 |   1.540 |  -96.957 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.534
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.005
- Arrival Time                  2.503
= Slack Time                   98.501
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   98.501 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.027 | 0.682 |   0.682 |   99.183 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   1.119 |   99.620 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   1.782 |  100.283 | 
     | FE_OFC5_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 0.951 | 0.699 |   2.481 |  100.982 | 
     | U0_RegFile/\RdData_reg[4] | RN ^       | SDFFRQX2M | 0.951 | 0.022 |   2.503 |  101.005 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |  -0.000 |  -98.501 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -98.473 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -98.295 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -98.123 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -98.009 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -97.903 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -97.797 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -97.692 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -97.575 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -97.519 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -97.478 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -97.230 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -96.970 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.250 | 0.002 |   1.534 |  -96.968 | 
     +------------------------------------------------------------------------------------------+ 

