# pattern_example

## used tools

- vscode
- [verilog-format](https://github.com/ericsonj/verilog-format)
- [icarus verilog](https://github.com/steveicarus/iverilog)

## used extensions
- [https://marketplace.visualstudio.com/items/?itemName=ericsonj.verilogformat ](https://marketplace.visualstudio.com/items/?itemName=mshr-h.VerilogHDL)
