{"vcs1":{"timestamp_begin":1683485392.380036136, "rt":2.20, "ut":0.72, "st":0.26}}
{"vcselab":{"timestamp_begin":1683485394.663709435, "rt":1.66, "ut":0.36, "st":0.06}}
{"link":{"timestamp_begin":1683485396.393530116, "rt":0.73, "ut":0.37, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683485391.702914263}
{"VCS_COMP_START_TIME": 1683485391.702914263}
{"VCS_COMP_END_TIME": 1683485398.863216091}
{"VCS_USER_OPTIONS": "TESTBED.v divider_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 350500}}
{"stitch_vcselab": {"peak_mem": 222284}}
