{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745302099408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745302099408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 22 00:08:19 2025 " "Processing started: Tue Apr 22 00:08:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745302099408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745302099408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8_2 -c 8_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8_2 -c 8_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745302099409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745302099642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745302099642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bga_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bga_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_core-arqcr " "Found design unit 1: vga_core-arqcr" {  } { { "bga_core.vhd" "" { Text "/home/nstor/vlsi/semester6th-unam/VLSI/practica8/8.2/bga_core.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745302108908 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_core " "Found entity 1: vga_core" {  } { { "bga_core.vhd" "" { Text "/home/nstor/vlsi/semester6th-unam/VLSI/practica8/8.2/bga_core.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745302108908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745302108908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imagen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imagen-arqim " "Found design unit 1: imagen-arqim" {  } { { "imagen.vhd" "" { Text "/home/nstor/vlsi/semester6th-unam/VLSI/practica8/8.2/imagen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745302108909 ""} { "Info" "ISGN_ENTITY_NAME" "1 imagen " "Found entity 1: imagen" {  } { { "imagen.vhd" "" { Text "/home/nstor/vlsi/semester6th-unam/VLSI/practica8/8.2/imagen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745302108909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745302108909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divf-arqdivf " "Found design unit 1: divf-arqdivf" {  } { { "divf.vhd" "" { Text "/home/nstor/vlsi/semester6th-unam/VLSI/practica8/8.2/divf.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745302108909 ""} { "Info" "ISGN_ENTITY_NAME" "1 divf " "Found entity 1: divf" {  } { { "divf.vhd" "" { Text "/home/nstor/vlsi/semester6th-unam/VLSI/practica8/8.2/divf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745302108909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745302108909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p8_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p8_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p8_2-arqvga " "Found design unit 1: p8_2-arqvga" {  } { { "p8_2.vhd" "" { Text "/home/nstor/vlsi/semester6th-unam/VLSI/practica8/8.2/p8_2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745302108910 ""} { "Info" "ISGN_ENTITY_NAME" "1 p8_2 " "Found entity 1: p8_2" {  } { { "p8_2.vhd" "" { Text "/home/nstor/vlsi/semester6th-unam/VLSI/practica8/8.2/p8_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745302108910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745302108910 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p8_2 " "Elaborating entity \"p8_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745302108949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf divf:u1 A:arqdivf " "Elaborating entity \"divf\" using architecture \"A:arqdivf\" for hierarchy \"divf:u1\"" {  } { { "p8_2.vhd" "u1" { Text "/home/nstor/vlsi/semester6th-unam/VLSI/practica8/8.2/p8_2.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745302108950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_core vga_core:u2 A:arqcr " "Elaborating entity \"vga_core\" using architecture \"A:arqcr\" for hierarchy \"vga_core:u2\"" {  } { { "p8_2.vhd" "u2" { Text "/home/nstor/vlsi/semester6th-unam/VLSI/practica8/8.2/p8_2.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745302108951 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h_period bga_core.vhd(23) " "VHDL Signal Declaration warning at bga_core.vhd(23): used explicit default value for signal \"h_period\" because signal was never assigned a value" {  } { { "bga_core.vhd" "" { Text "/home/nstor/vlsi/semester6th-unam/VLSI/practica8/8.2/bga_core.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745302108952 "|p8_2|vga_core:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "v_period bga_core.vhd(24) " "VHDL Signal Declaration warning at bga_core.vhd(24): used explicit default value for signal \"v_period\" because signal was never assigned a value" {  } { { "bga_core.vhd" "" { Text "/home/nstor/vlsi/semester6th-unam/VLSI/practica8/8.2/bga_core.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745302108952 "|p8_2|vga_core:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "imagen imagen:u3 A:arqim " "Elaborating entity \"imagen\" using architecture \"A:arqim\" for hierarchy \"imagen:u3\"" {  } { { "p8_2.vhd" "u3" { Text "/home/nstor/vlsi/semester6th-unam/VLSI/practica8/8.2/p8_2.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745302108953 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745302109361 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745302109822 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745302109822 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745302109866 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745302109866 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745302109866 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745302109866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745302109875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 22 00:08:29 2025 " "Processing ended: Tue Apr 22 00:08:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745302109875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745302109875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745302109875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745302109875 ""}
