<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/component/component_adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_846e10f924bf1973ca94b745835f666c.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_adc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component__adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3XA_ADC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3XA_ADC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_adc.html#a4f9bd6602468ac8d92ca0ba844f97dd3">   47</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_adc.html#a4f9bd6602468ac8d92ca0ba844f97dd3">ADC_CR</a>;        </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_adc.html#a647950be8fd89d96794a224d7e408624">   48</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_adc.html#a647950be8fd89d96794a224d7e408624">ADC_MR</a>;        </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_adc.html#a884a14c994052713061fc3a6a025b80e">   49</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_adc.html#a884a14c994052713061fc3a6a025b80e">ADC_SEQR1</a>;     </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_adc.html#ab2be392e4a8c7b4cc46e43879f05c650">   50</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_adc.html#ab2be392e4a8c7b4cc46e43879f05c650">ADC_SEQR2</a>;     </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_adc.html#a2f0a8d51baba5a08542af048d12b4f3b">   51</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_adc.html#a2f0a8d51baba5a08542af048d12b4f3b">ADC_CHER</a>;      </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_adc.html#a3820768ab34c9dfb456f2965565a5ab1">   52</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_adc.html#a3820768ab34c9dfb456f2965565a5ab1">ADC_CHDR</a>;      </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_adc.html#abac32c12165e3909fdbfb85c35aa8971">   53</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_adc.html#abac32c12165e3909fdbfb85c35aa8971">ADC_CHSR</a>;      </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_adc.html#a4564f937e1c95d38b3a97bb289015cf5">   54</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[1];</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_adc.html#ad51d07dc9cc9517dc1313caf36e52d4c">   55</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_adc.html#ad51d07dc9cc9517dc1313caf36e52d4c">ADC_LCDR</a>;      </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_adc.html#a77f2923eaf19cd6d16eb4c16677d5d2e">   56</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_adc.html#a77f2923eaf19cd6d16eb4c16677d5d2e">ADC_IER</a>;       </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_adc.html#a47dcb691e3b63eec22a95ac82f9d13ac">   57</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_adc.html#a47dcb691e3b63eec22a95ac82f9d13ac">ADC_IDR</a>;       </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_adc.html#ac2689b1366d40acb86755cee6146293c">   58</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_adc.html#ac2689b1366d40acb86755cee6146293c">ADC_IMR</a>;       </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_adc.html#ab9d79b9572517e2444b1dfd74f284475">   59</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_adc.html#ab9d79b9572517e2444b1dfd74f284475">ADC_ISR</a>;       </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_adc.html#a1823db3468978991b73e878d603de39a">   60</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[2];</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_adc.html#aae56f69b6208114e71d5e58a44bc49c5">   61</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_adc.html#aae56f69b6208114e71d5e58a44bc49c5">ADC_OVER</a>;      </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_adc.html#a2a60edbde52dcc7f9b34b2b59bab2ef9">   62</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_adc.html#a2a60edbde52dcc7f9b34b2b59bab2ef9">ADC_EMR</a>;       </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_adc.html#a7092cab61d3def2e9dfb5b6d2e993bf0">   63</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_adc.html#a7092cab61d3def2e9dfb5b6d2e993bf0">ADC_CWR</a>;       </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_adc.html#ab731804421b387eb4a97f9d9438f82c0">   64</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_adc.html#ab731804421b387eb4a97f9d9438f82c0">ADC_CGR</a>;       </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_adc.html#ad2574a2bbf7f7d7075d431f4b2e4b643">   65</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_adc.html#ad2574a2bbf7f7d7075d431f4b2e4b643">ADC_COR</a>;       </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_adc.html#a55d1196c2f313267d5b090e05e110d59">   66</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> ADC_CDR[16];   </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_adc.html#a2445e73737653258cdced99b4bbff359">   67</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[1];</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_adc.html#a221973916878c40aedebe2fe3930dce8">   68</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_adc.html#a221973916878c40aedebe2fe3930dce8">ADC_ACR</a>;       </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_adc.html#ad9552ad961ac8ef780bb55be44d235e3">   69</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved4[19];</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_adc.html#aa5a956e9da3da0b1424a95e9cdf6b211">   70</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_adc.html#aa5a956e9da3da0b1424a95e9cdf6b211">ADC_WPMR</a>;      </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_adc.html#af1cb352376ab86543cd5a9f18db37d2b">   71</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_adc.html#af1cb352376ab86543cd5a9f18db37d2b">ADC_WPSR</a>;      </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_adc.html#a4fa782b3e9d5cf08624aebcaa9ab58f5">   72</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved5[5];</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_adc.html#a1584a87b00fd9001321626af169477a3">   73</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_adc.html#a1584a87b00fd9001321626af169477a3">ADC_RPR</a>;       </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_adc.html#a632234b92eee3f2bab3c66f47290a33a">   74</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_adc.html#a632234b92eee3f2bab3c66f47290a33a">ADC_RCR</a>;       </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_adc.html#a0ac152fc2dfc5994c48af92b0ea92212">   75</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved6[2];</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_adc.html#a6e2eaa691144a8c2dc2a25136aa2c971">   76</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_adc.html#a6e2eaa691144a8c2dc2a25136aa2c971">ADC_RNPR</a>;      </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_adc.html#ab0889790ba84b994645c6c42a761ef8c">   77</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_adc.html#ab0889790ba84b994645c6c42a761ef8c">ADC_RNCR</a>;      </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_adc.html#a2ccb9088df1b35c589bdf03b7146224f">   78</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved7[2];</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_adc.html#a9937076d153e1387d9055e271477ac0d">   79</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_adc.html#a9937076d153e1387d9055e271477ac0d">ADC_PTCR</a>;      </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="struct_adc.html#adeeacb9e0b48b199ee7ff7fcb9859082">   80</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_adc.html#adeeacb9e0b48b199ee7ff7fcb9859082">ADC_PTSR</a>;      </div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;} <a class="code" href="struct_adc.html">Adc</a>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* -------- ADC_CR : (ADC Offset: 0x00) Control Register -------- */</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga2c31214d4207b696a766ae1a178910e1">   84</a></span>&#160;<span class="preprocessor">#define ADC_CR_SWRST (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga56fbb58750e557262a437d1a10af616f">   85</a></span>&#160;<span class="preprocessor">#define ADC_CR_START (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_MR : (ADC Offset: 0x04) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga1c1017315b6ec4fd689754eb958adc7d">   87</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRGEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga0984d70894c377ba6da26aaab93eb027">   88</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGEN_DIS (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga9c484ff4c31a3c3c7b3c9da886df1dc3">   89</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGEN_EN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gac6471abe692104213562be0a8d654fc7">   90</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRGSEL_Pos 1</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gad11e93d4ef88f443cdf0dd9892c0639d">   91</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRGSEL_Msk (0x7u &lt;&lt; ADC_MR_TRGSEL_Pos) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf6c2d8ca25a69771b27b2023c4677fa6">   92</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG0 (0x0u &lt;&lt; 1) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gac409696ec19c741a748d798caec8a1e3">   93</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaeb94e6d91caaab7426215ed810bbe7a4">   94</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG2 (0x2u &lt;&lt; 1) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga9c15ec6eaa27b2e392aa2e2571f31a4d">   95</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG3 (0x3u &lt;&lt; 1) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga4b47e6af5c9b0aa31025fe9de9aa3594">   96</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG4 (0x4u &lt;&lt; 1) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaa8c1222c9fefb682857e04b74e3884d0">   97</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG5 (0x5u &lt;&lt; 1) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga3377b06d60e42f007420996c3e5698ef">   98</a></span>&#160;<span class="preprocessor">#define ADC_MR_LOWRES (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga1b7b94d60834c8abe9e4a47a6aeb3fb4">   99</a></span>&#160;<span class="preprocessor">#define   ADC_MR_LOWRES_BITS_12 (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga6cff087653cd4523a18a1b466564716b">  100</a></span>&#160;<span class="preprocessor">#define   ADC_MR_LOWRES_BITS_10 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga394924577c53d8c5e7325f453edc192c">  101</a></span>&#160;<span class="preprocessor">#define ADC_MR_SLEEP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gafb3ecf84d675ae490c1da2f6180e3924">  102</a></span>&#160;<span class="preprocessor">#define   ADC_MR_SLEEP_NORMAL (0x0u &lt;&lt; 5) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaa913c458dc3b5dddf46e2f442d40a5e4">  103</a></span>&#160;<span class="preprocessor">#define   ADC_MR_SLEEP_SLEEP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf8235c7a40116783b97df9524c483c12">  104</a></span>&#160;<span class="preprocessor">#define ADC_MR_FWUP (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gae8460105c55c937b9eaf2937df0fcbc0">  105</a></span>&#160;<span class="preprocessor">#define   ADC_MR_FWUP_OFF (0x0u &lt;&lt; 6) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gae517a83a46f0b9f3d55271cfd73fa376">  106</a></span>&#160;<span class="preprocessor">#define   ADC_MR_FWUP_ON (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga26be2c6b269951264240fecf089b0440">  107</a></span>&#160;<span class="preprocessor">#define ADC_MR_FREERUN (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga8de0efd646cf40b240b0958d52e5afeb">  108</a></span>&#160;<span class="preprocessor">#define   ADC_MR_FREERUN_OFF (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gacbef7d54d0fb6c7531de98c53d838b55">  109</a></span>&#160;<span class="preprocessor">#define   ADC_MR_FREERUN_ON (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaef5a4d459b06f5622a25a9cfc6028648">  110</a></span>&#160;<span class="preprocessor">#define ADC_MR_PRESCAL_Pos 8</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gafad8659c6f591e01e81a9f0e3c364477">  111</a></span>&#160;<span class="preprocessor">#define ADC_MR_PRESCAL_Msk (0xffu &lt;&lt; ADC_MR_PRESCAL_Pos) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga250c97e971bc5a33196da94e23835c74">  112</a></span>&#160;<span class="preprocessor">#define ADC_MR_PRESCAL(value) ((ADC_MR_PRESCAL_Msk &amp; ((value) &lt;&lt; ADC_MR_PRESCAL_Pos)))</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga7a8c2e3eecd6790f0387c7de98377bd7">  113</a></span>&#160;<span class="preprocessor">#define ADC_MR_STARTUP_Pos 16</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga2befc0d94b4f3fd57446418ce748c23f">  114</a></span>&#160;<span class="preprocessor">#define ADC_MR_STARTUP_Msk (0xfu &lt;&lt; ADC_MR_STARTUP_Pos) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga631145520d365a0784eb7f2863d71073">  115</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT0 (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga285f150e41c096f9c00dceb30b9636b7">  116</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT8 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaec6c9192c16e3798c1548853a19e34e4">  117</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT16 (0x2u &lt;&lt; 16) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gabdaa3a992ded30ea886eb801b30c9025">  118</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT24 (0x3u &lt;&lt; 16) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga4457b30a7e600c7bb5ece681c2a8b9d3">  119</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT64 (0x4u &lt;&lt; 16) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga58299008bd630845ab1513402c4667ac">  120</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT80 (0x5u &lt;&lt; 16) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga4dc4867e25dbc40f8e80668d302984a8">  121</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT96 (0x6u &lt;&lt; 16) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gacfb7bf5dd0dcdc98b7c150dcd0aa2b70">  122</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT112 (0x7u &lt;&lt; 16) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gacf0ed50eb450c039a566b0fcd7e86979">  123</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT512 (0x8u &lt;&lt; 16) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gad23f690c4bb5eea8ff209509b566db77">  124</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT576 (0x9u &lt;&lt; 16) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga6ee2ed2e5c41895cfba8003348160eff">  125</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT640 (0xAu &lt;&lt; 16) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gae2d240bd6308f8f8f8e24df185f92f14">  126</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT704 (0xBu &lt;&lt; 16) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga4164c1359ac6c50367f09af7826e18e8">  127</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT768 (0xCu &lt;&lt; 16) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga39cbe75028107796726b6f44c5bc1ee3">  128</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT832 (0xDu &lt;&lt; 16) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga62edcf420372b2c6b65857c8a9cb588a">  129</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT896 (0xEu &lt;&lt; 16) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga10212162d0d83b35f05a99587ab42d15">  130</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT960 (0xFu &lt;&lt; 16) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga17391b666d2f38018f0b386754fc98f2">  131</a></span>&#160;<span class="preprocessor">#define ADC_MR_SETTLING_Pos 20</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga013e02dd02ea34cefca935b7f24b2716">  132</a></span>&#160;<span class="preprocessor">#define ADC_MR_SETTLING_Msk (0x3u &lt;&lt; ADC_MR_SETTLING_Pos) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaa65075120adc53109110cbca26c0dde3">  133</a></span>&#160;<span class="preprocessor">#define   ADC_MR_SETTLING_AST3 (0x0u &lt;&lt; 20) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga600b3899e023527da60e5ccaa6dba474">  134</a></span>&#160;<span class="preprocessor">#define   ADC_MR_SETTLING_AST5 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga51f36a75ee5b07236754fef372a11d58">  135</a></span>&#160;<span class="preprocessor">#define   ADC_MR_SETTLING_AST9 (0x2u &lt;&lt; 20) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gad1aa6eda095915c2e9251962d64f7e5b">  136</a></span>&#160;<span class="preprocessor">#define   ADC_MR_SETTLING_AST17 (0x3u &lt;&lt; 20) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaa1f9211eb43e827486c9bcc7b6dc30cd">  137</a></span>&#160;<span class="preprocessor">#define ADC_MR_ANACH (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga63f985ecba24c8c31e8467052e92f3f4">  138</a></span>&#160;<span class="preprocessor">#define   ADC_MR_ANACH_NONE (0x0u &lt;&lt; 23) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga25cde5970f6dd8ed886f75bd5dcffea8">  139</a></span>&#160;<span class="preprocessor">#define   ADC_MR_ANACH_ALLOWED (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga3fbe323fc3b2d0e2a1f463cf47d3f1aa">  140</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRACKTIM_Pos 24</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gac7a9f8b7be2199226463bacc350fe376">  141</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRACKTIM_Msk (0xfu &lt;&lt; ADC_MR_TRACKTIM_Pos) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gab3035e5333c7369a61ead0d0e8d80994">  142</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRACKTIM(value) ((ADC_MR_TRACKTIM_Msk &amp; ((value) &lt;&lt; ADC_MR_TRACKTIM_Pos)))</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga0f4984f2c0d5b295af0ed4daf064118c">  143</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRANSFER_Pos 28</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gae1615d76a83907183f21824972a0678b">  144</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRANSFER_Msk (0x3u &lt;&lt; ADC_MR_TRANSFER_Pos) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gac50ab211c2baafb5f8e3f8ecee31c0ce">  145</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRANSFER(value) ((ADC_MR_TRANSFER_Msk &amp; ((value) &lt;&lt; ADC_MR_TRANSFER_Pos)))</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga857b1949668cb4925568b7716f6c49b4">  146</a></span>&#160;<span class="preprocessor">#define ADC_MR_USEQ (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga7c0945d69470300355be43292ca219b2">  147</a></span>&#160;<span class="preprocessor">#define   ADC_MR_USEQ_NUM_ORDER (0x0u &lt;&lt; 31) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gadadc59cf1e76ee438da0a3be393b3de6">  148</a></span>&#160;<span class="preprocessor">#define   ADC_MR_USEQ_REG_ORDER (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_SEQR1 : (ADC Offset: 0x08) Channel Sequence Register 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gab0db9972acdb9f87aba45a23ee560e40">  150</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH1_Pos 0</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga5e70359767aa30285b7277aae38a7f72">  151</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH1_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH1_Pos) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga515c976a68cac8d32720449a2984010c">  152</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH1(value) ((ADC_SEQR1_USCH1_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH1_Pos)))</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga0c61fe7bcfc50a2bbfe791d75624c939">  153</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH2_Pos 4</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga8c8f03b9599cfca02c9b6878e42ad1e0">  154</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH2_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH2_Pos) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaa83c3ab9abbd43fb1e7325326969f57f">  155</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH2(value) ((ADC_SEQR1_USCH2_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH2_Pos)))</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga3159d34a8d84f20ad4cc4b5fd5908f05">  156</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH3_Pos 8</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaa1961433869050ea73324e095239b1b8">  157</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH3_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH3_Pos) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gac59d5c5ce9b264f6d6b6803362a4a2ac">  158</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH3(value) ((ADC_SEQR1_USCH3_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH3_Pos)))</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga89924f2028eac20fa62d4ea945a5a7d4">  159</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH4_Pos 12</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga4b08b8f7a54c91f5dc47b1be8012e44a">  160</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH4_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH4_Pos) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf33a8078c624734b3d9f3c0bd1c65fb5">  161</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH4(value) ((ADC_SEQR1_USCH4_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH4_Pos)))</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga6f52c2227fdc1fc6303cd0bf88ba8e5d">  162</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH5_Pos 16</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga4a0e1af0f827238eb77bf098057be1a3">  163</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH5_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH5_Pos) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga0654162b22da83b574accbb6c89e84ec">  164</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH5(value) ((ADC_SEQR1_USCH5_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH5_Pos)))</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gae85b022904d0a76d8a0cb993437cfe68">  165</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH6_Pos 20</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga0026d1e69b10b3deb1db9ce0b13b1429">  166</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH6_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH6_Pos) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gac547b493c1ce3278b0cf0b6fb55d1b18">  167</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH6(value) ((ADC_SEQR1_USCH6_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH6_Pos)))</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaaeb3bfbe843851c3949416aade316085">  168</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH7_Pos 24</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga25e68b2da3c165a4538a0e17fea62bec">  169</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH7_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH7_Pos) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga38c571890d44092b615aa050d25ee2aa">  170</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH7(value) ((ADC_SEQR1_USCH7_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH7_Pos)))</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gab5b1a3bbc2c4f89d178eed390e860c75">  171</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH8_Pos 28</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gad7efe2d4e32af723e8251a2df58e0d91">  172</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH8_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH8_Pos) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga3db823148358bac6e7349e603f5f5c77">  173</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH8(value) ((ADC_SEQR1_USCH8_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH8_Pos)))</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/* -------- ADC_SEQR2 : (ADC Offset: 0x0C) Channel Sequence Register 2 -------- */</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga0e0658da0c9ced8148ac2f9c04cd3355">  175</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH9_Pos 0</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga72d0e6dad569abc4ad1454d93d23f8b6">  176</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH9_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH9_Pos) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaa44a4f8a630c1cf2f7c3f5f3653e057f">  177</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH9(value) ((ADC_SEQR2_USCH9_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH9_Pos)))</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaa827d65e58dcd45e8b85fc204088c90d">  178</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH10_Pos 4</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga7eb8487c8a87c229c3c7e73915f5911f">  179</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH10_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH10_Pos) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gac3f9154246801e2a2b8a286ae7e0e33e">  180</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH10(value) ((ADC_SEQR2_USCH10_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH10_Pos)))</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaa6eb52b4f533c231304f30b59f1be50e">  181</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH11_Pos 8</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gad8ce2f64d9fde5a499439de74b3c8b09">  182</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH11_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH11_Pos) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gab284c9764fbc9195219ee29608c8e3cd">  183</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH11(value) ((ADC_SEQR2_USCH11_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH11_Pos)))</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gab04e6d3522d9e5168761e6835d3d847c">  184</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH12_Pos 12</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga12fbc035948d03303a58627e3ab99691">  185</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH12_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH12_Pos) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gacc3f0bc8d0809293faf3136eca11f85a">  186</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH12(value) ((ADC_SEQR2_USCH12_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH12_Pos)))</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gab0d8ace3da3a55dd900755e505123ab4">  187</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH13_Pos 16</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga9644e6bc8c63cdfdfe9dd194e2c8e204">  188</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH13_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH13_Pos) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga7e0213d42d28b741df229e250b87ceaa">  189</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH13(value) ((ADC_SEQR2_USCH13_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH13_Pos)))</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga3808c0f22ca5712701a21d75a131ae0e">  190</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH14_Pos 20</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga943316cb22ae8854e77b5e6fb97fed64">  191</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH14_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH14_Pos) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gac6d6e0569bfed8803c82ce26869cc04d">  192</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH14(value) ((ADC_SEQR2_USCH14_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH14_Pos)))</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gab26d467bab13af6e0abb4a8a439f1569">  193</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH15_Pos 24</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga62a772ad2bb35909db6db74044d54534">  194</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH15_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH15_Pos) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga794ebfffe1ba702f36389d025dedcb71">  195</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH15(value) ((ADC_SEQR2_USCH15_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH15_Pos)))</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gac89eb35d7e2c41ab2d639f35dbe30a5b">  196</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH16_Pos 28</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga9e937f2465bf59e204e249bc6c467905">  197</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH16_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH16_Pos) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga59f70dafb7298059603ee4895a1a8f20">  198</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH16(value) ((ADC_SEQR2_USCH16_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH16_Pos)))</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/* -------- ADC_CHER : (ADC Offset: 0x10) Channel Enable Register -------- */</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga46876297a696b9676948370dd5676efa">  200</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga209e30b79785e7a415ff2418224df554">  201</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gafb2a2ebf6eff26fa3ecd612407cf2169">  202</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gac5a07cdd6a0302ad0a78da3915e6b6af">  203</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga6bb6c35d75d759bfb93f2baaa8e80de7">  204</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaa3a08ec5db6115af6a5e2e123a401a37">  205</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga1b3beccfab2fe1a40a8e3bc143eb62c4">  206</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf1a77772c65367056ea6d94996539b21">  207</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gad5f4a20086e17bc15ce9b1b9fc582918">  208</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaa25453bc6bda5ce6b087e3551d185b92">  209</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga50ede28646501e2501a3ad3d14fdb7db">  210</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga5b5c8cb6944a818feaba55f08998ccea">  211</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga003c900ebe3d29c9676500575d729faf">  212</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga88203e153e23344e4e0266a0652834b6">  213</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gabeae0abedcf75d4470270bbd9d05dba0">  214</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gacf85dffc5f5b0f210c75139eb515ed19">  215</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_CHDR : (ADC Offset: 0x14) Channel Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga596cf67b4e76832d8ea824efca51c002">  217</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaa98b83b89b1e9c37a30718b968163a46">  218</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga1f7ee79e3d6dea2232ee7ec05fee6f4f">  219</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga2c522062bb05ec6aa90e4518ca9f7a82">  220</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf1a46619630e0b607a999c8f270f8697">  221</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga336a2d01f32abb870ad2dd398c785b48">  222</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gae3c8c1f24f22e2d65b0db56b1e9dafb8">  223</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga0cdbcca639454a4fb65d375090c3c759">  224</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gafd5e1c961f407ce03db636f41197362b">  225</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf463e027ab23b69c7284332941279a68">  226</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga39e3ef1dce46d4204e1a4d6a466eaad6">  227</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gad3137a95074e920e303f664ef639fe77">  228</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga8c6ee306e1a9ced152558eb05247d0b5">  229</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaa4310b76d60b12462c61905c4bfd143b">  230</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga254117e1cbbcdb49386977bbac30437d">  231</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga5da7124c7000de9e042a0bfa9c49d749">  232</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_CHSR : (ADC Offset: 0x18) Channel Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaad0e791db4e685e839c9cce30a82f884">  234</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gae4f1efef69b6c934e954c3f86d262068">  235</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga1eb92d72e0755892f5b866546731fe98">  236</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga0857706cc27446d11102f94e28e44eca">  237</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga2cc2e917fa207ffd86282c5e27eb6a3c">  238</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga2f20a698fbf1b24dd5b47ffc348f09fb">  239</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf0b0e90d8f2b4bf54871d1d55654fdd7">  240</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gad4e168e80469c30f4691e95df62ed4d2">  241</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga693b6d0348fe4e52a0f691d271bcb0eb">  242</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gafc42c8f8314ba4fb1724b20cb6745f96">  243</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga096cf0e2b192414b617b02bee9247bea">  244</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga794e6d3f349209b766ad6ef222c8d893">  245</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga38e4bbd36d96fc82825eed4584c26cf8">  246</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga2a885896436e0dcd06e003f5851dee74">  247</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga37985b713ceb075b9eb75167a70b61e4">  248</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gad6a5d7f514bf0f0b40bf5e22af9190ad">  249</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_LCDR : (ADC Offset: 0x20) Last Converted Data Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaac700b46ed70cddc593fe611459e6658">  251</a></span>&#160;<span class="preprocessor">#define ADC_LCDR_LDATA_Pos 0</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga35855b39820145b6b6a590f37d50e47a">  252</a></span>&#160;<span class="preprocessor">#define ADC_LCDR_LDATA_Msk (0xfffu &lt;&lt; ADC_LCDR_LDATA_Pos) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga9325e64390a3c4141e9e59d8d2a90165">  253</a></span>&#160;<span class="preprocessor">#define ADC_LCDR_CHNB_Pos 12</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga6c63bb970666074200270e8080b45241">  254</a></span>&#160;<span class="preprocessor">#define ADC_LCDR_CHNB_Msk (0xfu &lt;&lt; ADC_LCDR_CHNB_Pos) </span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_IER : (ADC Offset: 0x24) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga4d5d124fc05ea26c468009065e619620">  256</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf1f39c632a827bdf6fabe5cc067ad79f">  257</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga290795d2716ce865e1e448364a0cb9a6">  258</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gacc9a8023f9d7943d94e57b542d1f3079">  259</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga1bcdff6143dd6456b4713dcb71cc3652">  260</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga8cf67b926e1eee740047ab4075359980">  261</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gae5212f986cfb11c9c86e9f55d1f13f78">  262</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gadfdfc96b8ead84c3dce50f7488811647">  263</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaaf39191d2298ac8cc61a662ab501f4b1">  264</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga2777735feda0ec7405f55daa7e4cb81d">  265</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gab6dd9ac9f5ccdc49d03b7a43d1c094ea">  266</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga1b026a7fa2f02026b40c8b2122f4a2df">  267</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga7f188f992fc3b2ec08280f4df4fbfedc">  268</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga2e69ca88e71c0942c023d96cbc5beeab">  269</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga2f84500907cdfe48732d8a78b9fc4bf2">  270</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga96b3ca5c946f0d4325ec75f565e8d7b3">  271</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gac0cd794b80baa104198d920bf3555f3b">  272</a></span>&#160;<span class="preprocessor">#define ADC_IER_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga9cbf25525362696d9e8e2f27c0fb9b10">  273</a></span>&#160;<span class="preprocessor">#define ADC_IER_GOVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaafcb7c97634ee855776929f0f533b0b1">  274</a></span>&#160;<span class="preprocessor">#define ADC_IER_COMPE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga1200781b9677244f0ea885f14754dbf6">  275</a></span>&#160;<span class="preprocessor">#define ADC_IER_ENDRX (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf6ba21186742cf6170d4a67d87b2bed2">  276</a></span>&#160;<span class="preprocessor">#define ADC_IER_RXBUFF (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_IDR : (ADC Offset: 0x28) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gafe224ef8e679784adf86be9bec84598f">  278</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga956e1cee55cfc50584a9467665b7c73b">  279</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga2e50b44e974d7a6ef6bc371a475ae600">  280</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga2660fff78d8ad48d2ebeb813de796040">  281</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga9b529824da4a15ff1968e0de0358fe98">  282</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga2b6e50212726f49ae2404dbf224b23b7">  283</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaa0674d3820e4906eb9c7f82a7afa758b">  284</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gadb71d065ed71b6ccb184f26c57a83cb9">  285</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga27f2c671d6164cf20447326eb3fd22ee">  286</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga0b58b0155b0f1e5344ea7478173c38c2">  287</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga257397a5152287293946114906f197ea">  288</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gacbd6fe5b74337ae2d7b7f6afa0f867be">  289</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gab5301d455f5b0b7193ecde188b32e4a0">  290</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga45cef6c0ee4e58e80f21447c4d4343cf">  291</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gac8fab88b6991bc84726ab7d98375a4b1">  292</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga1df0c2c2a6977220c07d785f39bb3155">  293</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga887c011548f9ad6ddd7b69fec09f11b6">  294</a></span>&#160;<span class="preprocessor">#define ADC_IDR_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga5d1cb808f4a6bd8b2285f850b5d43766">  295</a></span>&#160;<span class="preprocessor">#define ADC_IDR_GOVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga58ca4a2e26729605536d6fe5d1d0449d">  296</a></span>&#160;<span class="preprocessor">#define ADC_IDR_COMPE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga9487c7c7f5b7be1f1c5d9810247bfda8">  297</a></span>&#160;<span class="preprocessor">#define ADC_IDR_ENDRX (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga60cab80d28c7476e6de2974e131666f8">  298</a></span>&#160;<span class="preprocessor">#define ADC_IDR_RXBUFF (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_IMR : (ADC Offset: 0x2C) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gac2ef8fc2eb0fa7e5b7b00bb5efdefe33">  300</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga769f8acc96ec443852b691f34c74abcd">  301</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga426065f713734b23f65c9d122535e8fd">  302</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf012c7f57ea531d37e50e91c673d2f06">  303</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga83df0a86fc36fe4ff48ec0aa8799cfa3">  304</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaef93930c19024b7ba0d9ffca71e6a966">  305</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gab6a0806f28520f9eb5da7a03b8d08731">  306</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga9156ff8ccc592140f30ef564827bdd91">  307</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga4db6bdd70eaf6117b940b7cc2a595900">  308</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gad6b09c5fba2431718a287e2eefbc1015">  309</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga114b0cc990a37d6fc64cf8447b27fe35">  310</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga90683da7c1802696762b537cfcf2c96b">  311</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga07f43e18eba64bb46817c09f22961286">  312</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga9eafce4687263dca1a9fff05718fb354">  313</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga5f551ee20f4cc44b7dd5a81207935f17">  314</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaa08ba31821f3082284085e757e5a7bf6">  315</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gab75525e9869bb730069d85940af17e8b">  316</a></span>&#160;<span class="preprocessor">#define ADC_IMR_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga1f3fa3a1f7cbf465df536170c22ebe41">  317</a></span>&#160;<span class="preprocessor">#define ADC_IMR_GOVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga6e367c9f9b4f05b610835f283f6656b6">  318</a></span>&#160;<span class="preprocessor">#define ADC_IMR_COMPE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gab57c257e73bb78d1f1562aff7b6b8f7f">  319</a></span>&#160;<span class="preprocessor">#define ADC_IMR_ENDRX (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga2e7e36109c2bb96544a5ca8763958d28">  320</a></span>&#160;<span class="preprocessor">#define ADC_IMR_RXBUFF (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_ISR : (ADC Offset: 0x30) Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf1398368c5d84f609487270ed47948d0">  322</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaa22f9eb93d9ae9a37c6dae42c475e036">  323</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga499e40988c331d787537cd9fe8fbaa69">  324</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gacc592bfe3cc2664e3a84e66442834ba3">  325</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga6a445abdb1a81b6c16fc6c5197ff7fb3">  326</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaeebb0b2d81afdc09c98a699157d785cc">  327</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga98a2ea2f761af42f2b2f08c61f9e8333">  328</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga958f7e155cb9dcc679c31c0afb8650af">  329</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gae00dc5decc41ed0e8c95dca09210bf79">  330</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga51d178cefb8d2bf4f8617e87b3e218ab">  331</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gac54e2bf0ed09ce3db7e99dd5897d1b09">  332</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga258ce92dbd4a4207328e7f0a40394607">  333</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaac6b2bebef6537f8dd423cd256971be9">  334</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga66d05867fb7e91a564dd86b1d1458340">  335</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga4737b9f1cdf60c05ae768063c7888fff">  336</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga530f02309cca2fc76e5a8757d2f584c0">  337</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gad7d5544020640eae7ef077e5ed21bd74">  338</a></span>&#160;<span class="preprocessor">#define ADC_ISR_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaadfffc514408f3a7797b80aec4f4d47f">  339</a></span>&#160;<span class="preprocessor">#define ADC_ISR_GOVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf079d7663d79ace968435b4d01e0c047">  340</a></span>&#160;<span class="preprocessor">#define ADC_ISR_COMPE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga44b517dd41138740b432fad586e0d753">  341</a></span>&#160;<span class="preprocessor">#define ADC_ISR_ENDRX (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga5bc5e62fe971f03968a7af14878034db">  342</a></span>&#160;<span class="preprocessor">#define ADC_ISR_RXBUFF (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_OVER : (ADC Offset: 0x3C) Overrun Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga5bee41149ce8a559a7b6c5e54377d9e6">  344</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga8e2d3b4102f22a8857f8ceacfbc4e886">  345</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gae9c7208b27a24ab06714c91183f9ecf0">  346</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gafb572da5cc4aef65538931844374e4e8">  347</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga79956aeab7f01289dfca6cfac21378f4">  348</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga6935de0d9d22f87e2914617d110e4f11">  349</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gacb7ae2876f7734c1a5f3531708327c36">  350</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga6211ab73f4a3197cc38cddff60c2ca30">  351</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga211d3ccb2346dfd1d1ebea3b9a386587">  352</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga60fc0d5ebb36f8f3f98bb1f4ec243115">  353</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga7955d7aed511bf943a8636884f50d612">  354</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga0e517788efde708a6f0b039e15a8d678">  355</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga87b56cda1f7f5727fcfda49843ee9ddf">  356</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga9107f3af1be04bf324fff8b63698e7c4">  357</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga04cb6885a7dd24a820039e7772248725">  358</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf048980205e2733782d47f91c5acdb78">  359</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_EMR : (ADC Offset: 0x40) Extended Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaebde0e9f814ddb1d49c08171b88a27c7">  361</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPMODE_Pos 0</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf703449b82bffcba75e8541b30de5f66">  362</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPMODE_Msk (0x3u &lt;&lt; ADC_EMR_CMPMODE_Pos) </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gafc58dcda34ea80bcfa480520de2acc6c">  363</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_CMPMODE_LOW (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaa06b9f2934fe3ade623c120288b4dd9a">  364</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_CMPMODE_HIGH (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaed95ada714c2c5d63f358138fd969c7e">  365</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_CMPMODE_IN (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga1c4f38f75cfa937cb115de563d9009d3">  366</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_CMPMODE_OUT (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga0c02931e2a2bd314c56ef128c1025fed">  367</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPSEL_Pos 4</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga7a93a367567e2e3ea75ffdfe210cd402">  368</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPSEL_Msk (0xfu &lt;&lt; ADC_EMR_CMPSEL_Pos) </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf867455b09a9359d30823784efc8f12e">  369</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPSEL(value) ((ADC_EMR_CMPSEL_Msk &amp; ((value) &lt;&lt; ADC_EMR_CMPSEL_Pos)))</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga8babbe5c26d6559bdba290bc040296f0">  370</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPALL (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga1096c806bca080288804af1996a3358e">  371</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPFILTER_Pos 12</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gace7472c7408d8a0ac129e2f8d7fbfb72">  372</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPFILTER_Msk (0x3u &lt;&lt; ADC_EMR_CMPFILTER_Pos) </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaef66f43a9fe508dbdc6a64e095962a3c">  373</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPFILTER(value) ((ADC_EMR_CMPFILTER_Msk &amp; ((value) &lt;&lt; ADC_EMR_CMPFILTER_Pos)))</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gacb41b6a01d0d3dddd761c1e0f23a88dc">  374</a></span>&#160;<span class="preprocessor">#define ADC_EMR_TAG (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_CWR : (ADC Offset: 0x44) Compare Window Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gae660f8dcd4b925e02ec8b3c522a2f89d">  376</a></span>&#160;<span class="preprocessor">#define ADC_CWR_LOWTHRES_Pos 0</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gae74a652c0c710b1838a3bd9e41f7a392">  377</a></span>&#160;<span class="preprocessor">#define ADC_CWR_LOWTHRES_Msk (0xfffu &lt;&lt; ADC_CWR_LOWTHRES_Pos) </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga086916197e5182999872b54dea7ab972">  378</a></span>&#160;<span class="preprocessor">#define ADC_CWR_LOWTHRES(value) ((ADC_CWR_LOWTHRES_Msk &amp; ((value) &lt;&lt; ADC_CWR_LOWTHRES_Pos)))</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga7064f47d222832181d93824368baa1ec">  379</a></span>&#160;<span class="preprocessor">#define ADC_CWR_HIGHTHRES_Pos 16</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf5a4a827edbe77a7674af4cbf5a8d9e9">  380</a></span>&#160;<span class="preprocessor">#define ADC_CWR_HIGHTHRES_Msk (0xfffu &lt;&lt; ADC_CWR_HIGHTHRES_Pos) </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga14961ca985129428fc573ff6dc23c825">  381</a></span>&#160;<span class="preprocessor">#define ADC_CWR_HIGHTHRES(value) ((ADC_CWR_HIGHTHRES_Msk &amp; ((value) &lt;&lt; ADC_CWR_HIGHTHRES_Pos)))</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/* -------- ADC_CGR : (ADC Offset: 0x48) Channel Gain Register -------- */</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga111adf6a2cd532a48259f5453c14e7a5">  383</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN0_Pos 0</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga065d1610eb354e330032fad436fa85c8">  384</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN0_Msk (0x3u &lt;&lt; ADC_CGR_GAIN0_Pos) </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga726dfe889783b87a3ce27209ab8243c8">  385</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN0(value) ((ADC_CGR_GAIN0_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN0_Pos)))</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga52307ed6a0fcab58c43805ec1daf8cdf">  386</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN1_Pos 2</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gac6d2ca121c7d2ce1e5db8ced3f6c7b6e">  387</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN1_Msk (0x3u &lt;&lt; ADC_CGR_GAIN1_Pos) </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga9969f7cbf2e93815fe4a8868e2ea3fc3">  388</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN1(value) ((ADC_CGR_GAIN1_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN1_Pos)))</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga26c9599d516e2e2e2257f828e62c0c39">  389</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN2_Pos 4</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga8640bf640ca8dd0f663fd111e50d4a4c">  390</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN2_Msk (0x3u &lt;&lt; ADC_CGR_GAIN2_Pos) </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gafdcba6471174c12662dec5852097b519">  391</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN2(value) ((ADC_CGR_GAIN2_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN2_Pos)))</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga06a8cccc57ce2d7cae4a4f71d39813ae">  392</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN3_Pos 6</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga6412dc8e0f405e19c731e734c2684865">  393</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN3_Msk (0x3u &lt;&lt; ADC_CGR_GAIN3_Pos) </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaa4b283f37e5b05fe206a856253837275">  394</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN3(value) ((ADC_CGR_GAIN3_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN3_Pos)))</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga7b7181103bddb38880c0a8244d7e5894">  395</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN4_Pos 8</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gac13e303f238f6ffaf94551643a956077">  396</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN4_Msk (0x3u &lt;&lt; ADC_CGR_GAIN4_Pos) </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga6c468422af31b2ad74e6f4cbad07a15e">  397</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN4(value) ((ADC_CGR_GAIN4_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN4_Pos)))</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaeb100177a85b7f63bba59cc5bfb443c8">  398</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN5_Pos 10</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga34983fec917863e7a80a95445edfee11">  399</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN5_Msk (0x3u &lt;&lt; ADC_CGR_GAIN5_Pos) </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gab37d491cd82fc5e791846baa332639ea">  400</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN5(value) ((ADC_CGR_GAIN5_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN5_Pos)))</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga5fc02f8304287608ef2eabd52e168e34">  401</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN6_Pos 12</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaca2d2c27899c9813e4f05c7270df9601">  402</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN6_Msk (0x3u &lt;&lt; ADC_CGR_GAIN6_Pos) </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga6d9d18a4e769486880cf16715410dcfe">  403</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN6(value) ((ADC_CGR_GAIN6_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN6_Pos)))</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf2f25f956c9942dc200543ed94ac6801">  404</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN7_Pos 14</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga4b9f57755bb200447ec633ad700a5429">  405</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN7_Msk (0x3u &lt;&lt; ADC_CGR_GAIN7_Pos) </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga6ebd16e5505fea6abbe48208e62eb2a7">  406</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN7(value) ((ADC_CGR_GAIN7_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN7_Pos)))</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga1be58e33b4b939fca7cac30a2b0edd42">  407</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN8_Pos 16</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gab271afe01980ee26496624f48a97ee08">  408</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN8_Msk (0x3u &lt;&lt; ADC_CGR_GAIN8_Pos) </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga23c759054edfd9d20b8de914384a7566">  409</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN8(value) ((ADC_CGR_GAIN8_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN8_Pos)))</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga6636889c9ca35dff497e500c1964edf4">  410</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN9_Pos 18</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga4fea60b47a1910c6186c5755a4e1cbc8">  411</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN9_Msk (0x3u &lt;&lt; ADC_CGR_GAIN9_Pos) </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gad7c2915e5c060824da261c5a53c65bb8">  412</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN9(value) ((ADC_CGR_GAIN9_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN9_Pos)))</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gacff29ed09aee9fffdc50a34c236b6e85">  413</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN10_Pos 20</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf6bc82c0421c3be6648c530b669418e4">  414</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN10_Msk (0x3u &lt;&lt; ADC_CGR_GAIN10_Pos) </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaed241129750b77e7b3b469f8f04c5274">  415</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN10(value) ((ADC_CGR_GAIN10_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN10_Pos)))</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga49ff303ca99eb64067f9b1dfe6da8424">  416</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN11_Pos 22</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga96b485d7d4d034b9596fd48888c2846b">  417</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN11_Msk (0x3u &lt;&lt; ADC_CGR_GAIN11_Pos) </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga18d8e08484b5924fd37708c5bca80c83">  418</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN11(value) ((ADC_CGR_GAIN11_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN11_Pos)))</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf6d070c4f7da1b9f20ec4ed328385fc4">  419</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN12_Pos 24</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga3699723e77ec3f1593c6b1cd94e42027">  420</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN12_Msk (0x3u &lt;&lt; ADC_CGR_GAIN12_Pos) </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga696e74481b74565faf099c79081b46bd">  421</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN12(value) ((ADC_CGR_GAIN12_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN12_Pos)))</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gacbe3b7872ba12749a1106be4a4644039">  422</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN13_Pos 26</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gad55a2828bb245f7f94793076e844a712">  423</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN13_Msk (0x3u &lt;&lt; ADC_CGR_GAIN13_Pos) </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga3edb0c96739bb2b915450ecca87458e5">  424</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN13(value) ((ADC_CGR_GAIN13_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN13_Pos)))</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf675066e35f5ed5477cf8e487d7fa3f1">  425</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN14_Pos 28</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gab048350601443639142b0ef4ab20f267">  426</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN14_Msk (0x3u &lt;&lt; ADC_CGR_GAIN14_Pos) </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga8447c05b285e4d206f1109af7b6f64dc">  427</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN14(value) ((ADC_CGR_GAIN14_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN14_Pos)))</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga441802a4b82c80db3a0ebb9d6dd67ec1">  428</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN15_Pos 30</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga7e7029ca3a1b9e1666bedb2fd4e5861c">  429</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN15_Msk (0x3u &lt;&lt; ADC_CGR_GAIN15_Pos) </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gadf54d998c549ec5e1b742e0f7e994b04">  430</a></span>&#160;<span class="preprocessor">#define ADC_CGR_GAIN15(value) ((ADC_CGR_GAIN15_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN15_Pos)))</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">/* -------- ADC_COR : (ADC Offset: 0x4C) Channel Offset Register -------- */</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga64a87035db317d211b1d983e84686014">  432</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga71045094971e769c282328914c9eaeda">  433</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga0baa08e129109a415a5bc22e2d8c7c3b">  434</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gafd88797c9537290149e702a4f0332477">  435</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaac18f94408aac4b8b8549b03578b99ad">  436</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga39786952cc76bc66f9835c8e1fa3fc79">  437</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga66cbc3840adc8b4395538c2aaecf9a19">  438</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga129e53e682474c545208af7885175a54">  439</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga7ecab4bc925f26ef52b858d750e1f6b5">  440</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga4003b8d635b8b85591467612946e1162">  441</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga80ac4a1f8271da3db67fd44a21ad161a">  442</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga1dc48723bd1d4d51a6e53f1c84421e3b">  443</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gac1879606a9e808ab84db26d1849a1008">  444</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gafd58fd457dd76a43396635c10db082d7">  445</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gae5aa503eb9b51402c1509010d5cae1d1">  446</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gabfa4a6fc3b6679cab64d717463f11eb2">  447</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga15cd34c4519e0f946a0f992560b2f07f">  448</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga502ccd81be30fc4ec4cb77f5db733a1e">  449</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gab1cde6984f10a5599c3c29f9b0f99fd7">  450</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gab704fc3db60e104d110b4f5d08c9438e">  451</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf87775129accf3dd90fa6f46647438c3">  452</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga93f21539e4b073755c4c8ff4503864f1">  453</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gab0dff596e4c989777e9cdf4b8c9e209b">  454</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga729bc3a16a87ec2093e933344769cb89">  455</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gafe9313d1badb7c54d69a9f9a278a64c1">  456</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF8 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga4215fa31c3ad58470d396edf75ffc495">  457</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF9 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga900773049425bd0e4f11d47700bb8d9f">  458</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF10 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga01039bd9bb7bc97bc07ce5e4b1ac7d4d">  459</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF11 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gabc04766241fb334a5813851bc81316e9">  460</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF12 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga60a44f81615b232fefef9707f978ea9e">  461</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF13 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gae83f573336ebad1320bf2cbfbc8120cd">  462</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF14 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga961bb3f19784fc17fedd352ee329f577">  463</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF15 (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_CDR[16] : (ADC Offset: 0x50) Channel Data Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga43000a7d13b369ce8da325bc10393fac">  465</a></span>&#160;<span class="preprocessor">#define ADC_CDR_DATA_Pos 0</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga07047308e332017d78073f835a310a3f">  466</a></span>&#160;<span class="preprocessor">#define ADC_CDR_DATA_Msk (0xfffu &lt;&lt; ADC_CDR_DATA_Pos) </span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_ACR : (ADC Offset: 0x94) Analog Control Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga96c5334bc79c2fd5e41e6f18c6670b11">  468</a></span>&#160;<span class="preprocessor">#define ADC_ACR_TSON (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gae56e7e95e472f5bca0dc08e0ecf7d66b">  469</a></span>&#160;<span class="preprocessor">#define ADC_ACR_IBCTL_Pos 8</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga6a82be1ce289853f22b10d8d33f39938">  470</a></span>&#160;<span class="preprocessor">#define ADC_ACR_IBCTL_Msk (0x3u &lt;&lt; ADC_ACR_IBCTL_Pos) </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gae34c175a591566422584abb6e6178d4e">  471</a></span>&#160;<span class="preprocessor">#define ADC_ACR_IBCTL(value) ((ADC_ACR_IBCTL_Msk &amp; ((value) &lt;&lt; ADC_ACR_IBCTL_Pos)))</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/* -------- ADC_WPMR : (ADC Offset: 0xE4) Write Protect Mode Register -------- */</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga44a7d44b7a8a0e6a73ee208b42336973">  473</a></span>&#160;<span class="preprocessor">#define ADC_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaaaea235997b347ee79db41a539ef3426">  474</a></span>&#160;<span class="preprocessor">#define ADC_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga7ab2320303b87a43a42735f8325578e1">  475</a></span>&#160;<span class="preprocessor">#define ADC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; ADC_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gab88f13b64d6fc97684e5da3fc2924c2a">  476</a></span>&#160;<span class="preprocessor">#define ADC_WPMR_WPKEY(value) ((ADC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; ADC_WPMR_WPKEY_Pos)))</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/* -------- ADC_WPSR : (ADC Offset: 0xE8) Write Protect Status Register -------- */</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gae3a94ad5164df1617fe19b7bac8b769f">  478</a></span>&#160;<span class="preprocessor">#define ADC_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga74a40834a619dbc4e3938462a7a5fcf7">  479</a></span>&#160;<span class="preprocessor">#define ADC_WPSR_WPVSRC_Pos 8</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga958e8881aff49396a051275f59640a7a">  480</a></span>&#160;<span class="preprocessor">#define ADC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; ADC_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_RPR : (ADC Offset: 0x100) Receive Pointer Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga226935b573c4a4664455caf58f8f6fbd">  482</a></span>&#160;<span class="preprocessor">#define ADC_RPR_RXPTR_Pos 0</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gac91d898a78fe2ba1983f7a349ea67fb8">  483</a></span>&#160;<span class="preprocessor">#define ADC_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; ADC_RPR_RXPTR_Pos) </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga17adcb3d190d41eee8dd5d9de43cd739">  484</a></span>&#160;<span class="preprocessor">#define ADC_RPR_RXPTR(value) ((ADC_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; ADC_RPR_RXPTR_Pos)))</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/* -------- ADC_RCR : (ADC Offset: 0x104) Receive Counter Register -------- */</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga794a45dc11ac05bd21b08ecefa4db722">  486</a></span>&#160;<span class="preprocessor">#define ADC_RCR_RXCTR_Pos 0</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gaf7366f04997f1d90fba2c5181cc1cf85">  487</a></span>&#160;<span class="preprocessor">#define ADC_RCR_RXCTR_Msk (0xffffu &lt;&lt; ADC_RCR_RXCTR_Pos) </span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gacaea760a4fa01481c34da05cc672b708">  488</a></span>&#160;<span class="preprocessor">#define ADC_RCR_RXCTR(value) ((ADC_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; ADC_RCR_RXCTR_Pos)))</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">/* -------- ADC_RNPR : (ADC Offset: 0x110) Receive Next Pointer Register -------- */</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga1a42fafe0226164521c044d8e36dfba7">  490</a></span>&#160;<span class="preprocessor">#define ADC_RNPR_RXNPTR_Pos 0</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga947049d632d07d37d6e0e192ee2cf731">  491</a></span>&#160;<span class="preprocessor">#define ADC_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; ADC_RNPR_RXNPTR_Pos) </span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga736ac9384e0084a597c97936ecf6dc71">  492</a></span>&#160;<span class="preprocessor">#define ADC_RNPR_RXNPTR(value) ((ADC_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; ADC_RNPR_RXNPTR_Pos)))</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/* -------- ADC_RNCR : (ADC Offset: 0x114) Receive Next Counter Register -------- */</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga906607b18942cac8f8ceb8364a36cc74">  494</a></span>&#160;<span class="preprocessor">#define ADC_RNCR_RXNCTR_Pos 0</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga3363d76a7a676c2e963d713d8bc28ecb">  495</a></span>&#160;<span class="preprocessor">#define ADC_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; ADC_RNCR_RXNCTR_Pos) </span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga59080c98a37f202139395a222cf6b6c8">  496</a></span>&#160;<span class="preprocessor">#define ADC_RNCR_RXNCTR(value) ((ADC_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; ADC_RNCR_RXNCTR_Pos)))</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">/* -------- ADC_PTCR : (ADC Offset: 0x120) Transfer Control Register -------- */</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga294ddaec33a01827c9d46f22c55a3e47">  498</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gae670050b92e98252d63752b605fe2425">  499</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga2e6878b2587b0b9018801caa94d55c4c">  500</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga5f9f95322f3338a5f042268cc7011ed4">  501</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_PTSR : (ADC Offset: 0x124) Transfer Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#ga6d85a156502d7eebd5856471e1445afd">  503</a></span>&#160;<span class="preprocessor">#define ADC_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___a_d_c.html#gacb9c2eb9b682085787bd67cf087b78a9">  504</a></span>&#160;<span class="preprocessor">#define ADC_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;}</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_ADC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_adc_html_ab731804421b387eb4a97f9d9438f82c0"><div class="ttname"><a href="struct_adc.html#ab731804421b387eb4a97f9d9438f82c0">Adc::ADC_CGR</a></div><div class="ttdeci">RwReg ADC_CGR</div><div class="ttdoc">(Adc Offset: 0x48) Channel Gain Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00064">component_adc.h:64</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00076">samd21e15a.h:76</a></div></div>
<div class="ttc" id="struct_adc_html_ab0889790ba84b994645c6c42a761ef8c"><div class="ttname"><a href="struct_adc.html#ab0889790ba84b994645c6c42a761ef8c">Adc::ADC_RNCR</a></div><div class="ttdeci">RwReg ADC_RNCR</div><div class="ttdoc">(Adc Offset: 0x114) Receive Next Counter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00077">component_adc.h:77</a></div></div>
<div class="ttc" id="struct_adc_html_adeeacb9e0b48b199ee7ff7fcb9859082"><div class="ttname"><a href="struct_adc.html#adeeacb9e0b48b199ee7ff7fcb9859082">Adc::ADC_PTSR</a></div><div class="ttdeci">RoReg ADC_PTSR</div><div class="ttdoc">(Adc Offset: 0x124) Transfer Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00080">component_adc.h:80</a></div></div>
<div class="ttc" id="struct_adc_html_a47dcb691e3b63eec22a95ac82f9d13ac"><div class="ttname"><a href="struct_adc.html#a47dcb691e3b63eec22a95ac82f9d13ac">Adc::ADC_IDR</a></div><div class="ttdeci">WoReg ADC_IDR</div><div class="ttdoc">(Adc Offset: 0x28) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00057">component_adc.h:57</a></div></div>
<div class="ttc" id="struct_adc_html_ab2be392e4a8c7b4cc46e43879f05c650"><div class="ttname"><a href="struct_adc.html#ab2be392e4a8c7b4cc46e43879f05c650">Adc::ADC_SEQR2</a></div><div class="ttdeci">RwReg ADC_SEQR2</div><div class="ttdoc">(Adc Offset: 0x0C) Channel Sequence Register 2 </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00050">component_adc.h:50</a></div></div>
<div class="ttc" id="struct_adc_html_ab9d79b9572517e2444b1dfd74f284475"><div class="ttname"><a href="struct_adc.html#ab9d79b9572517e2444b1dfd74f284475">Adc::ADC_ISR</a></div><div class="ttdeci">RoReg ADC_ISR</div><div class="ttdoc">(Adc Offset: 0x30) Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00059">component_adc.h:59</a></div></div>
<div class="ttc" id="struct_adc_html"><div class="ttname"><a href="struct_adc.html">Adc</a></div><div class="ttdoc">ADC hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00670">adc.h:670</a></div></div>
<div class="ttc" id="struct_adc_html_a647950be8fd89d96794a224d7e408624"><div class="ttname"><a href="struct_adc.html#a647950be8fd89d96794a224d7e408624">Adc::ADC_MR</a></div><div class="ttdeci">RwReg ADC_MR</div><div class="ttdoc">(Adc Offset: 0x04) Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00048">component_adc.h:48</a></div></div>
<div class="ttc" id="struct_adc_html_ad2574a2bbf7f7d7075d431f4b2e4b643"><div class="ttname"><a href="struct_adc.html#ad2574a2bbf7f7d7075d431f4b2e4b643">Adc::ADC_COR</a></div><div class="ttdeci">RwReg ADC_COR</div><div class="ttdoc">(Adc Offset: 0x4C) Channel Offset Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00065">component_adc.h:65</a></div></div>
<div class="ttc" id="struct_adc_html_a2f0a8d51baba5a08542af048d12b4f3b"><div class="ttname"><a href="struct_adc.html#a2f0a8d51baba5a08542af048d12b4f3b">Adc::ADC_CHER</a></div><div class="ttdeci">WoReg ADC_CHER</div><div class="ttdoc">(Adc Offset: 0x10) Channel Enable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00051">component_adc.h:51</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00068">samd21e15a.h:68</a></div></div>
<div class="ttc" id="struct_adc_html_a2a60edbde52dcc7f9b34b2b59bab2ef9"><div class="ttname"><a href="struct_adc.html#a2a60edbde52dcc7f9b34b2b59bab2ef9">Adc::ADC_EMR</a></div><div class="ttdeci">RwReg ADC_EMR</div><div class="ttdoc">(Adc Offset: 0x40) Extended Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00062">component_adc.h:62</a></div></div>
<div class="ttc" id="struct_adc_html_af1cb352376ab86543cd5a9f18db37d2b"><div class="ttname"><a href="struct_adc.html#af1cb352376ab86543cd5a9f18db37d2b">Adc::ADC_WPSR</a></div><div class="ttdeci">RoReg ADC_WPSR</div><div class="ttdoc">(Adc Offset: 0xE8) Write Protect Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00071">component_adc.h:71</a></div></div>
<div class="ttc" id="struct_adc_html_a6e2eaa691144a8c2dc2a25136aa2c971"><div class="ttname"><a href="struct_adc.html#a6e2eaa691144a8c2dc2a25136aa2c971">Adc::ADC_RNPR</a></div><div class="ttdeci">RwReg ADC_RNPR</div><div class="ttdoc">(Adc Offset: 0x110) Receive Next Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00076">component_adc.h:76</a></div></div>
<div class="ttc" id="struct_adc_html_a1584a87b00fd9001321626af169477a3"><div class="ttname"><a href="struct_adc.html#a1584a87b00fd9001321626af169477a3">Adc::ADC_RPR</a></div><div class="ttdeci">RwReg ADC_RPR</div><div class="ttdoc">(Adc Offset: 0x100) Receive Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00073">component_adc.h:73</a></div></div>
<div class="ttc" id="struct_adc_html_abac32c12165e3909fdbfb85c35aa8971"><div class="ttname"><a href="struct_adc.html#abac32c12165e3909fdbfb85c35aa8971">Adc::ADC_CHSR</a></div><div class="ttdeci">RoReg ADC_CHSR</div><div class="ttdoc">(Adc Offset: 0x18) Channel Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00053">component_adc.h:53</a></div></div>
<div class="ttc" id="struct_adc_html_aa5a956e9da3da0b1424a95e9cdf6b211"><div class="ttname"><a href="struct_adc.html#aa5a956e9da3da0b1424a95e9cdf6b211">Adc::ADC_WPMR</a></div><div class="ttdeci">RwReg ADC_WPMR</div><div class="ttdoc">(Adc Offset: 0xE4) Write Protect Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00070">component_adc.h:70</a></div></div>
<div class="ttc" id="struct_adc_html_a884a14c994052713061fc3a6a025b80e"><div class="ttname"><a href="struct_adc.html#a884a14c994052713061fc3a6a025b80e">Adc::ADC_SEQR1</a></div><div class="ttdeci">RwReg ADC_SEQR1</div><div class="ttdoc">(Adc Offset: 0x08) Channel Sequence Register 1 </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00049">component_adc.h:49</a></div></div>
<div class="ttc" id="struct_adc_html_ad51d07dc9cc9517dc1313caf36e52d4c"><div class="ttname"><a href="struct_adc.html#ad51d07dc9cc9517dc1313caf36e52d4c">Adc::ADC_LCDR</a></div><div class="ttdeci">RoReg ADC_LCDR</div><div class="ttdoc">(Adc Offset: 0x20) Last Converted Data Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00055">component_adc.h:55</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00079">samd21e15a.h:79</a></div></div>
<div class="ttc" id="struct_adc_html_a77f2923eaf19cd6d16eb4c16677d5d2e"><div class="ttname"><a href="struct_adc.html#a77f2923eaf19cd6d16eb4c16677d5d2e">Adc::ADC_IER</a></div><div class="ttdeci">WoReg ADC_IER</div><div class="ttdoc">(Adc Offset: 0x24) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00056">component_adc.h:56</a></div></div>
<div class="ttc" id="struct_adc_html_a7092cab61d3def2e9dfb5b6d2e993bf0"><div class="ttname"><a href="struct_adc.html#a7092cab61d3def2e9dfb5b6d2e993bf0">Adc::ADC_CWR</a></div><div class="ttdeci">RwReg ADC_CWR</div><div class="ttdoc">(Adc Offset: 0x44) Compare Window Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00063">component_adc.h:63</a></div></div>
<div class="ttc" id="struct_adc_html_ac2689b1366d40acb86755cee6146293c"><div class="ttname"><a href="struct_adc.html#ac2689b1366d40acb86755cee6146293c">Adc::ADC_IMR</a></div><div class="ttdeci">RoReg ADC_IMR</div><div class="ttdoc">(Adc Offset: 0x2C) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00058">component_adc.h:58</a></div></div>
<div class="ttc" id="struct_adc_html_a4f9bd6602468ac8d92ca0ba844f97dd3"><div class="ttname"><a href="struct_adc.html#a4f9bd6602468ac8d92ca0ba844f97dd3">Adc::ADC_CR</a></div><div class="ttdeci">WoReg ADC_CR</div><div class="ttdoc">(Adc Offset: 0x00) Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00047">component_adc.h:47</a></div></div>
<div class="ttc" id="struct_adc_html_a3820768ab34c9dfb456f2965565a5ab1"><div class="ttname"><a href="struct_adc.html#a3820768ab34c9dfb456f2965565a5ab1">Adc::ADC_CHDR</a></div><div class="ttdeci">WoReg ADC_CHDR</div><div class="ttdoc">(Adc Offset: 0x14) Channel Disable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00052">component_adc.h:52</a></div></div>
<div class="ttc" id="struct_adc_html_aae56f69b6208114e71d5e58a44bc49c5"><div class="ttname"><a href="struct_adc.html#aae56f69b6208114e71d5e58a44bc49c5">Adc::ADC_OVER</a></div><div class="ttdeci">RoReg ADC_OVER</div><div class="ttdoc">(Adc Offset: 0x3C) Overrun Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00061">component_adc.h:61</a></div></div>
<div class="ttc" id="struct_adc_html_a632234b92eee3f2bab3c66f47290a33a"><div class="ttname"><a href="struct_adc.html#a632234b92eee3f2bab3c66f47290a33a">Adc::ADC_RCR</a></div><div class="ttdeci">RwReg ADC_RCR</div><div class="ttdoc">(Adc Offset: 0x104) Receive Counter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00074">component_adc.h:74</a></div></div>
<div class="ttc" id="struct_adc_html_a9937076d153e1387d9055e271477ac0d"><div class="ttname"><a href="struct_adc.html#a9937076d153e1387d9055e271477ac0d">Adc::ADC_PTCR</a></div><div class="ttdeci">WoReg ADC_PTCR</div><div class="ttdoc">(Adc Offset: 0x120) Transfer Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00079">component_adc.h:79</a></div></div>
<div class="ttc" id="struct_adc_html_a221973916878c40aedebe2fe3930dce8"><div class="ttname"><a href="struct_adc.html#a221973916878c40aedebe2fe3930dce8">Adc::ADC_ACR</a></div><div class="ttdeci">RwReg ADC_ACR</div><div class="ttdoc">(Adc Offset: 0x94) Analog Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__adc_8h_source.html#l00068">component_adc.h:68</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
