vendor_name = ModelSim
source_file = 1, //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Test2.mif
source_file = 1, //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SignExtension.v
source_file = 1, //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Shifter.v
source_file = 1, //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SevenSeg.v
source_file = 1, //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v
source_file = 1, //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v
source_file = 1, //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/RegFile.v
source_file = 1, //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Project2.v
source_file = 1, //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Mux4x1.v
source_file = 1, //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Mux2x1.v
source_file = 1, //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/InstMemory.v
source_file = 1, //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/DataMemory.v
source_file = 1, //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/ALU.v
source_file = 1, //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Adder.v
source_file = 1, //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/ClockDivider.v
source_file = 1, //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Sorter2.mif
source_file = 1, //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Test2.hex
source_file = 1, //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/db/Processor.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, //VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/db/altsyncram_7mc1.tdf
design_name = Project2
instance = comp, \alu|Add0~5 , alu|Add0~5, Project2, 1
instance = comp, \alu|Add0~9 , alu|Add0~9, Project2, 1
instance = comp, \alu|Add1~13 , alu|Add1~13, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a0 , dataMem|data_rtl_0|auto_generated|ram_block1a0, Project2, 1
instance = comp, \alu|Add0~17 , alu|Add0~17, Project2, 1
instance = comp, \alu|Add1~21 , alu|Add1~21, Project2, 1
instance = comp, \alu|Add0~29 , alu|Add0~29, Project2, 1
instance = comp, \alu|Add0~33 , alu|Add0~33, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~25 , pc_plus_4_plus_imm_adder|Add0~25, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~37 , pc_plus_4_plus_imm_adder|Add0~37, Project2, 1
instance = comp, \alu|Add0~49 , alu|Add0~49, Project2, 1
instance = comp, \clk_divider|count_100hz[22] , clk_divider|count_100hz[22], Project2, 1
instance = comp, \clk_divider|count_100hz[16] , clk_divider|count_100hz[16], Project2, 1
instance = comp, \clk_divider|count_100hz[15] , clk_divider|count_100hz[15], Project2, 1
instance = comp, \clk_divider|count_100hz[14] , clk_divider|count_100hz[14], Project2, 1
instance = comp, \clk_divider|count_100hz[8] , clk_divider|count_100hz[8], Project2, 1
instance = comp, \clk_divider|count_100hz[1] , clk_divider|count_100hz[1], Project2, 1
instance = comp, \clk_divider|count_100hz[2] , clk_divider|count_100hz[2], Project2, 1
instance = comp, \clk_divider|count_100hz[3] , clk_divider|count_100hz[3], Project2, 1
instance = comp, \clk_divider|count_100hz[0] , clk_divider|count_100hz[0], Project2, 1
instance = comp, \clk_divider|count_100hz[4] , clk_divider|count_100hz[4], Project2, 1
instance = comp, \clk_divider|count_100hz[9] , clk_divider|count_100hz[9], Project2, 1
instance = comp, \clk_divider|count_100hz[5] , clk_divider|count_100hz[5], Project2, 1
instance = comp, \clk_divider|count_100hz[7] , clk_divider|count_100hz[7], Project2, 1
instance = comp, \clk_divider|count_100hz[6] , clk_divider|count_100hz[6], Project2, 1
instance = comp, \clk_divider|count_100hz[10] , clk_divider|count_100hz[10], Project2, 1
instance = comp, \clk_divider|count_100hz[11] , clk_divider|count_100hz[11], Project2, 1
instance = comp, \clk_divider|count_100hz[13] , clk_divider|count_100hz[13], Project2, 1
instance = comp, \clk_divider|count_100hz[12] , clk_divider|count_100hz[12], Project2, 1
instance = comp, \clk_divider|count_100hz[17] , clk_divider|count_100hz[17], Project2, 1
instance = comp, \clk_divider|count_100hz[18] , clk_divider|count_100hz[18], Project2, 1
instance = comp, \clk_divider|count_100hz[19] , clk_divider|count_100hz[19], Project2, 1
instance = comp, \clk_divider|count_100hz[21] , clk_divider|count_100hz[21], Project2, 1
instance = comp, \clk_divider|count_100hz[20] , clk_divider|count_100hz[20], Project2, 1
instance = comp, \clk_divider|count_100hz[23] , clk_divider|count_100hz[23], Project2, 1
instance = comp, \clk_divider|count_100hz[27] , clk_divider|count_100hz[27], Project2, 1
instance = comp, \clk_divider|count_100hz[28] , clk_divider|count_100hz[28], Project2, 1
instance = comp, \clk_divider|count_100hz[24] , clk_divider|count_100hz[24], Project2, 1
instance = comp, \clk_divider|count_100hz[29] , clk_divider|count_100hz[29], Project2, 1
instance = comp, \clk_divider|count_100hz[31] , clk_divider|count_100hz[31], Project2, 1
instance = comp, \clk_divider|count_100hz[30] , clk_divider|count_100hz[30], Project2, 1
instance = comp, \clk_divider|count_100hz[26] , clk_divider|count_100hz[26], Project2, 1
instance = comp, \clk_divider|count_100hz[25] , clk_divider|count_100hz[25], Project2, 1
instance = comp, \alu|Add1~53 , alu|Add1~53, Project2, 1
instance = comp, \alu|Add1~61 , alu|Add1~61, Project2, 1
instance = comp, \alu|Add0~61 , alu|Add0~61, Project2, 1
instance = comp, \alu|Add0~65 , alu|Add0~65, Project2, 1
instance = comp, \alu|Add1~77 , alu|Add1~77, Project2, 1
instance = comp, \alu|Add0~73 , alu|Add0~73, Project2, 1
instance = comp, \alu|Add0~77 , alu|Add0~77, Project2, 1
instance = comp, \alu|Add1~85 , alu|Add1~85, Project2, 1
instance = comp, \alu|Add1~89 , alu|Add1~89, Project2, 1
instance = comp, \alu|Add0~85 , alu|Add0~85, Project2, 1
instance = comp, \alu|Add1~93 , alu|Add1~93, Project2, 1
instance = comp, \alu|Add1~101 , alu|Add1~101, Project2, 1
instance = comp, \alu|Add1~105 , alu|Add1~105, Project2, 1
instance = comp, \alu|Add0~105 , alu|Add0~105, Project2, 1
instance = comp, \alu|Add0~109 , alu|Add0~109, Project2, 1
instance = comp, \alu|Add1~125 , alu|Add1~125, Project2, 1
instance = comp, \alu|Add1~129 , alu|Add1~129, Project2, 1
instance = comp, \alu|Add0~125 , alu|Add0~125, Project2, 1
instance = comp, \clk_divider|Add0~1 , clk_divider|Add0~1, Project2, 1
instance = comp, \clk_divider|Add0~5 , clk_divider|Add0~5, Project2, 1
instance = comp, \clk_divider|Add0~9 , clk_divider|Add0~9, Project2, 1
instance = comp, \clk_divider|Add0~13 , clk_divider|Add0~13, Project2, 1
instance = comp, \clk_divider|Add0~17 , clk_divider|Add0~17, Project2, 1
instance = comp, \clk_divider|Add0~21 , clk_divider|Add0~21, Project2, 1
instance = comp, \clk_divider|Add0~25 , clk_divider|Add0~25, Project2, 1
instance = comp, \clk_divider|Add0~29 , clk_divider|Add0~29, Project2, 1
instance = comp, \clk_divider|Add0~33 , clk_divider|Add0~33, Project2, 1
instance = comp, \clk_divider|Add0~37 , clk_divider|Add0~37, Project2, 1
instance = comp, \clk_divider|Add0~41 , clk_divider|Add0~41, Project2, 1
instance = comp, \clk_divider|Add0~45 , clk_divider|Add0~45, Project2, 1
instance = comp, \clk_divider|Add0~49 , clk_divider|Add0~49, Project2, 1
instance = comp, \clk_divider|Add0~53 , clk_divider|Add0~53, Project2, 1
instance = comp, \clk_divider|Add0~57 , clk_divider|Add0~57, Project2, 1
instance = comp, \clk_divider|Add0~61 , clk_divider|Add0~61, Project2, 1
instance = comp, \clk_divider|Add0~65 , clk_divider|Add0~65, Project2, 1
instance = comp, \clk_divider|Add0~69 , clk_divider|Add0~69, Project2, 1
instance = comp, \clk_divider|Add0~73 , clk_divider|Add0~73, Project2, 1
instance = comp, \clk_divider|Add0~77 , clk_divider|Add0~77, Project2, 1
instance = comp, \clk_divider|Add0~81 , clk_divider|Add0~81, Project2, 1
instance = comp, \clk_divider|Add0~85 , clk_divider|Add0~85, Project2, 1
instance = comp, \clk_divider|Add0~89 , clk_divider|Add0~89, Project2, 1
instance = comp, \clk_divider|Add0~93 , clk_divider|Add0~93, Project2, 1
instance = comp, \clk_divider|Add0~97 , clk_divider|Add0~97, Project2, 1
instance = comp, \clk_divider|Add0~101 , clk_divider|Add0~101, Project2, 1
instance = comp, \clk_divider|Add0~105 , clk_divider|Add0~105, Project2, 1
instance = comp, \clk_divider|Add0~109 , clk_divider|Add0~109, Project2, 1
instance = comp, \clk_divider|Add0~113 , clk_divider|Add0~113, Project2, 1
instance = comp, \clk_divider|Add0~117 , clk_divider|Add0~117, Project2, 1
instance = comp, \clk_divider|Add0~121 , clk_divider|Add0~121, Project2, 1
instance = comp, \clk_divider|Add0~125 , clk_divider|Add0~125, Project2, 1
instance = comp, \pc|dataOut[13] , pc|dataOut[13], Project2, 1
instance = comp, \pc|dataOut[31] , pc|dataOut[31], Project2, 1
instance = comp, \pc|dataOut[15] , pc|dataOut[15], Project2, 1
instance = comp, \pc|dataOut[21] , pc|dataOut[21], Project2, 1
instance = comp, \pc|dataOut[23] , pc|dataOut[23], Project2, 1
instance = comp, \pc|dataOut[27] , pc|dataOut[27], Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~45 , pc_plus_4_plus_imm_adder|Add0~45, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~49 , pc_plus_4_plus_imm_adder|Add0~49, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~53 , pc_plus_4_plus_imm_adder|Add0~53, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~61 , pc_plus_4_plus_imm_adder|Add0~61, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~81 , pc_plus_4_plus_imm_adder|Add0~81, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~85 , pc_plus_4_plus_imm_adder|Add0~85, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~89 , pc_plus_4_plus_imm_adder|Add0~89, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~101 , pc_plus_4_plus_imm_adder|Add0~101, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~109 , pc_plus_4_plus_imm_adder|Add0~109, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~113 , pc_plus_4_plus_imm_adder|Add0~113, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~117 , pc_plus_4_plus_imm_adder|Add0~117, Project2, 1
instance = comp, \reg_file|data[4][0] , reg_file|data[4][0], Project2, 1
instance = comp, \instMem|data~13 , instMem|data~13, Project2, 1
instance = comp, \instMem|data~30 , instMem|data~30, Project2, 1
instance = comp, \reg_file|data[5][0] , reg_file|data[5][0], Project2, 1
instance = comp, \reg_file|Mux63~1 , reg_file|Mux63~1, Project2, 1
instance = comp, \instMem|data~38 , instMem|data~38, Project2, 1
instance = comp, \clk_divider|c0 , clk_divider|c0, Project2, 1
instance = comp, \instMem|data~53 , instMem|data~53, Project2, 1
instance = comp, \instMem|data~60 , instMem|data~60, Project2, 1
instance = comp, \instMem|data~72 , instMem|data~72, Project2, 1
instance = comp, \reg_file|Mux2~3 , reg_file|Mux2~3, Project2, 1
instance = comp, \controller|WideOr5~2 , controller|WideOr5~2, Project2, 1
instance = comp, \instMem|data~73 , instMem|data~73, Project2, 1
instance = comp, \instMem|data~74 , instMem|data~74, Project2, 1
instance = comp, \instMem|data~75 , instMem|data~75, Project2, 1
instance = comp, \controller|WideOr3~0 , controller|WideOr3~0, Project2, 1
instance = comp, \controller|WideOr1~1 , controller|WideOr1~1, Project2, 1
instance = comp, \reg_file|Mux29~1 , reg_file|Mux29~1, Project2, 1
instance = comp, \instMem|data~83 , instMem|data~83, Project2, 1
instance = comp, \reg_file|Mux62~2 , reg_file|Mux62~2, Project2, 1
instance = comp, \reg_file|data[4][3] , reg_file|data[4][3], Project2, 1
instance = comp, \reg_file|data[5][3] , reg_file|data[5][3], Project2, 1
instance = comp, \reg_file|data[6][3] , reg_file|data[6][3], Project2, 1
instance = comp, \reg_file|data[7][3] , reg_file|data[7][3], Project2, 1
instance = comp, \reg_file|Mux60~1 , reg_file|Mux60~1, Project2, 1
instance = comp, \reg_file|data[12][3] , reg_file|data[12][3], Project2, 1
instance = comp, \reg_file|data[5][4] , reg_file|data[5][4], Project2, 1
instance = comp, \reg_file|data[10][4] , reg_file|data[10][4], Project2, 1
instance = comp, \reg_file|data[4][5] , reg_file|data[4][5], Project2, 1
instance = comp, \reg_file|data[5][5] , reg_file|data[5][5], Project2, 1
instance = comp, \reg_file|data[6][5] , reg_file|data[6][5], Project2, 1
instance = comp, \reg_file|data[7][5] , reg_file|data[7][5], Project2, 1
instance = comp, \reg_file|Mux58~1 , reg_file|Mux58~1, Project2, 1
instance = comp, \reg_file|data[1][6] , reg_file|data[1][6], Project2, 1
instance = comp, \reg_file|data[15][6] , reg_file|data[15][6], Project2, 1
instance = comp, \reg_file|Mux57~3 , reg_file|Mux57~3, Project2, 1
instance = comp, \reg_file|data[5][7] , reg_file|data[5][7], Project2, 1
instance = comp, \reg_file|Mux56~1 , reg_file|Mux56~1, Project2, 1
instance = comp, \reg_file|data[10][8] , reg_file|data[10][8], Project2, 1
instance = comp, \reg_file|data[0][9] , reg_file|data[0][9], Project2, 1
instance = comp, \reg_file|Mux54~0 , reg_file|Mux54~0, Project2, 1
instance = comp, \reg_file|data[10][9] , reg_file|data[10][9], Project2, 1
instance = comp, \reg_file|data[12][9] , reg_file|data[12][9], Project2, 1
instance = comp, \reg_file|Mux28~1 , reg_file|Mux28~1, Project2, 1
instance = comp, \pc|dataOut[0] , pc|dataOut[0], Project2, 1
instance = comp, \reg_file|Mux31~0 , reg_file|Mux31~0, Project2, 1
instance = comp, \reg_file|data[4][31] , reg_file|data[4][31], Project2, 1
instance = comp, \reg_file|data[5][31] , reg_file|data[5][31], Project2, 1
instance = comp, \reg_file|Mux0~1 , reg_file|Mux0~1, Project2, 1
instance = comp, \reg_file|data[12][31] , reg_file|data[12][31], Project2, 1
instance = comp, \reg_file|Mux26~1 , reg_file|Mux26~1, Project2, 1
instance = comp, \reg_file|Mux27~2 , reg_file|Mux27~2, Project2, 1
instance = comp, \reg_file|Mux25~1 , reg_file|Mux25~1, Project2, 1
instance = comp, \reg_file|Mux24~0 , reg_file|Mux24~0, Project2, 1
instance = comp, \reg_file|Mux23~2 , reg_file|Mux23~2, Project2, 1
instance = comp, \reg_file|Mux22~3 , reg_file|Mux22~3, Project2, 1
instance = comp, \reg_file|data[8][10] , reg_file|data[8][10], Project2, 1
instance = comp, \reg_file|Mux21~0 , reg_file|Mux21~0, Project2, 1
instance = comp, \reg_file|data[0][12] , reg_file|data[0][12], Project2, 1
instance = comp, \reg_file|Mux18~1 , reg_file|Mux18~1, Project2, 1
instance = comp, \reg_file|data[1][15] , reg_file|data[1][15], Project2, 1
instance = comp, \reg_file|data[9][15] , reg_file|data[9][15], Project2, 1
instance = comp, \reg_file|data[14][17] , reg_file|data[14][17], Project2, 1
instance = comp, \reg_file|data[5][18] , reg_file|data[5][18], Project2, 1
instance = comp, \reg_file|Mux13~1 , reg_file|Mux13~1, Project2, 1
instance = comp, \reg_file|data[12][20] , reg_file|data[12][20], Project2, 1
instance = comp, \reg_file|Mux11~0 , reg_file|Mux11~0, Project2, 1
instance = comp, \reg_file|data[14][20] , reg_file|data[14][20], Project2, 1
instance = comp, \reg_file|data[15][20] , reg_file|data[15][20], Project2, 1
instance = comp, \reg_file|data[8][21] , reg_file|data[8][21], Project2, 1
instance = comp, \reg_file|data[0][23] , reg_file|data[0][23], Project2, 1
instance = comp, \reg_file|Mux8~0 , reg_file|Mux8~0, Project2, 1
instance = comp, \reg_file|data[0][22] , reg_file|data[0][22], Project2, 1
instance = comp, \reg_file|Mux9~0 , reg_file|Mux9~0, Project2, 1
instance = comp, \reg_file|data[1][28] , reg_file|data[1][28], Project2, 1
instance = comp, \reg_file|data[5][28] , reg_file|data[5][28], Project2, 1
instance = comp, \reg_file|data[13][28] , reg_file|data[13][28], Project2, 1
instance = comp, \reg_file|Mux3~1 , reg_file|Mux3~1, Project2, 1
instance = comp, \reg_file|Mux7~0 , reg_file|Mux7~0, Project2, 1
instance = comp, \reg_file|data[2][27] , reg_file|data[2][27], Project2, 1
instance = comp, \reg_file|Mux4~0 , reg_file|Mux4~0, Project2, 1
instance = comp, \reg_file|data[9][27] , reg_file|data[9][27], Project2, 1
instance = comp, \reg_file|Mux1~0 , reg_file|Mux1~0, Project2, 1
instance = comp, \reg_file|Mux32~0 , reg_file|Mux32~0, Project2, 1
instance = comp, \reg_file|Mux43~3 , reg_file|Mux43~3, Project2, 1
instance = comp, \reg_file|Mux42~0 , reg_file|Mux42~0, Project2, 1
instance = comp, \reg_file|Mux45~1 , reg_file|Mux45~1, Project2, 1
instance = comp, \reg_file|Mux44~1 , reg_file|Mux44~1, Project2, 1
instance = comp, \reg_file|Mux48~1 , reg_file|Mux48~1, Project2, 1
instance = comp, \reg_file|Mux51~0 , reg_file|Mux51~0, Project2, 1
instance = comp, \reg_file|Mux53~3 , reg_file|Mux53~3, Project2, 1
instance = comp, \instMem|data~96 , instMem|data~96, Project2, 1
instance = comp, \reg_file|Mux41~0 , reg_file|Mux41~0, Project2, 1
instance = comp, \reg_file|Mux36~2 , reg_file|Mux36~2, Project2, 1
instance = comp, \instMem|data~102 , instMem|data~102, Project2, 1
instance = comp, \alu|Equal0~13 , alu|Equal0~13, Project2, 1
instance = comp, \alu|LessThan1~7 , alu|LessThan1~7, Project2, 1
instance = comp, \alu|LessThan1~14 , alu|LessThan1~14, Project2, 1
instance = comp, \alu|LessThan0~4 , alu|LessThan0~4, Project2, 1
instance = comp, \alu|LessThan0~15 , alu|LessThan0~15, Project2, 1
instance = comp, \alu|LessThan0~16 , alu|LessThan0~16, Project2, 1
instance = comp, \alu|LessThan0~21 , alu|LessThan0~21, Project2, 1
instance = comp, \alu|Mux31~12 , alu|Mux31~12, Project2, 1
instance = comp, \alu|Mux31~17 , alu|Mux31~17, Project2, 1
instance = comp, \rf_wrt_data_mux|out[0]~0 , rf_wrt_data_mux|out[0]~0, Project2, 1
instance = comp, \alu|Mux27~1 , alu|Mux27~1, Project2, 1
instance = comp, \clk_divider|LessThan0~0 , clk_divider|LessThan0~0, Project2, 1
instance = comp, \clk_divider|LessThan0~1 , clk_divider|LessThan0~1, Project2, 1
instance = comp, \clk_divider|LessThan0~2 , clk_divider|LessThan0~2, Project2, 1
instance = comp, \clk_divider|LessThan0~3 , clk_divider|LessThan0~3, Project2, 1
instance = comp, \clk_divider|LessThan0~4 , clk_divider|LessThan0~4, Project2, 1
instance = comp, \clk_divider|LessThan0~5 , clk_divider|LessThan0~5, Project2, 1
instance = comp, \clk_divider|LessThan0~6 , clk_divider|LessThan0~6, Project2, 1
instance = comp, \clk_divider|c0~0 , clk_divider|c0~0, Project2, 1
instance = comp, \dataMem|sw_reg[2] , dataMem|sw_reg[2], Project2, 1
instance = comp, \alu|Mux30~0 , alu|Mux30~0, Project2, 1
instance = comp, \dataMem|key_reg[3] , dataMem|key_reg[3], Project2, 1
instance = comp, \rf_wrt_data_mux|out[3]~19 , rf_wrt_data_mux|out[3]~19, Project2, 1
instance = comp, \pc_mux|out[6]~11 , pc_mux|out[6]~11, Project2, 1
instance = comp, \pc_mux|out[0]~12 , pc_mux|out[0]~12, Project2, 1
instance = comp, \alu|Mux16~0 , alu|Mux16~0, Project2, 1
instance = comp, \alu|Mux16~1 , alu|Mux16~1, Project2, 1
instance = comp, \alu|Mux13~0 , alu|Mux13~0, Project2, 1
instance = comp, \alu|Mux9~1 , alu|Mux9~1, Project2, 1
instance = comp, \dataMem|key_reg[3]~0 , dataMem|key_reg[3]~0, Project2, 1
instance = comp, \clk_divider|LessThan0~7 , clk_divider|LessThan0~7, Project2, 1
instance = comp, \pc_mux|out[13]~16 , pc_mux|out[13]~16, Project2, 1
instance = comp, \pc_mux|out[31]~17 , pc_mux|out[31]~17, Project2, 1
instance = comp, \pc_mux|out[31]~18 , pc_mux|out[31]~18, Project2, 1
instance = comp, \pc_mux|out[15]~20 , pc_mux|out[15]~20, Project2, 1
instance = comp, \pc_mux|out[21]~26 , pc_mux|out[21]~26, Project2, 1
instance = comp, \pc_mux|out[23]~27 , pc_mux|out[23]~27, Project2, 1
instance = comp, \pc_mux|out[23]~28 , pc_mux|out[23]~28, Project2, 1
instance = comp, \pc_mux|out[24]~33 , pc_mux|out[24]~33, Project2, 1
instance = comp, \pc_mux|out[26]~37 , pc_mux|out[26]~37, Project2, 1
instance = comp, \pc_mux|out[27]~39 , pc_mux|out[27]~39, Project2, 1
instance = comp, \pc_mux|out[27]~40 , pc_mux|out[27]~40, Project2, 1
instance = comp, \instMem|data~113 , instMem|data~113, Project2, 1
instance = comp, \instMem|data~128 , instMem|data~128, Project2, 1
instance = comp, \dataMem|key_reg[3]~5 , dataMem|key_reg[3]~5, Project2, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, Project2, 1
instance = comp, \SW[2]~input , SW[2]~input, Project2, 1
instance = comp, \KEY[3]~input , KEY[3]~input, Project2, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, Project2, 1
instance = comp, \reg_file|data[2][27]~feeder , reg_file|data[2][27]~feeder, Project2, 1
instance = comp, \reg_file|data[9][27]~feeder , reg_file|data[9][27]~feeder, Project2, 1
instance = comp, \reg_file|data[1][28]~feeder , reg_file|data[1][28]~feeder, Project2, 1
instance = comp, \reg_file|data[0][22]~feeder , reg_file|data[0][22]~feeder, Project2, 1
instance = comp, \clk_divider|c0~feeder , clk_divider|c0~feeder, Project2, 1
instance = comp, \reg_file|data[10][4]~feeder , reg_file|data[10][4]~feeder, Project2, 1
instance = comp, \reg_file|data[7][5]~feeder , reg_file|data[7][5]~feeder, Project2, 1
instance = comp, \reg_file|data[15][6]~feeder , reg_file|data[15][6]~feeder, Project2, 1
instance = comp, \reg_file|data[10][8]~feeder , reg_file|data[10][8]~feeder, Project2, 1
instance = comp, \reg_file|data[0][9]~feeder , reg_file|data[0][9]~feeder, Project2, 1
instance = comp, \reg_file|data[12][9]~feeder , reg_file|data[12][9]~feeder, Project2, 1
instance = comp, \reg_file|data[8][10]~feeder , reg_file|data[8][10]~feeder, Project2, 1
instance = comp, \reg_file|data[0][12]~feeder , reg_file|data[0][12]~feeder, Project2, 1
instance = comp, \reg_file|data[8][21]~feeder , reg_file|data[8][21]~feeder, Project2, 1
instance = comp, \dataMem|sw_reg[2]~feeder , dataMem|sw_reg[2]~feeder, Project2, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, Project2, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, Project2, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, Project2, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, Project2, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, Project2, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, Project2, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, Project2, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, Project2, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, Project2, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, Project2, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, Project2, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, Project2, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, Project2, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, Project2, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, Project2, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, Project2, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, Project2, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, Project2, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, Project2, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, Project2, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, Project2, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, Project2, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, Project2, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, Project2, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, Project2, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, Project2, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, Project2, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, Project2, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, Project2, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, Project2, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, Project2, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, Project2, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, Project2, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, Project2, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, Project2, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, Project2, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, Project2, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, Project2, 1
instance = comp, \clk_divider|c0~CLKENA0 , clk_divider|c0~CLKENA0, Project2, 1
instance = comp, \pc_plus_4_adder|Add0~29 , pc_plus_4_adder|Add0~29, Project2, 1
instance = comp, \instMem|data~7 , instMem|data~7, Project2, 1
instance = comp, \pc_plus_4_adder|Add0~5 , pc_plus_4_adder|Add0~5, Project2, 1
instance = comp, \pc_plus_4_adder|Add0~33 , pc_plus_4_adder|Add0~33, Project2, 1
instance = comp, \pc_plus_4_adder|Add0~17 , pc_plus_4_adder|Add0~17, Project2, 1
instance = comp, \instMem|data~82 , instMem|data~82, Project2, 1
instance = comp, \instMem|data~81 , instMem|data~81, Project2, 1
instance = comp, \instMem|data~137 , instMem|data~137, Project2, 1
instance = comp, \instMem|data~134 , instMem|data~134, Project2, 1
instance = comp, \instMem|data~135 , instMem|data~135, Project2, 1
instance = comp, \instMem|data~136 , instMem|data~136, Project2, 1
instance = comp, \instMem|data~109 , instMem|data~109, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~5 , pc_plus_4_plus_imm_adder|Add0~5, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~33 , pc_plus_4_plus_imm_adder|Add0~33, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~17 , pc_plus_4_plus_imm_adder|Add0~17, Project2, 1
instance = comp, \instMem|data~12 , instMem|data~12, Project2, 1
instance = comp, \instMem|data~14 , instMem|data~14, Project2, 1
instance = comp, \controller|WideOr0~0 , controller|WideOr0~0, Project2, 1
instance = comp, \instMem|data~112 , instMem|data~112, Project2, 1
instance = comp, \instMem|data~8 , instMem|data~8, Project2, 1
instance = comp, \controller|Equal0~0 , controller|Equal0~0, Project2, 1
instance = comp, \instMem|data~5 , instMem|data~5, Project2, 1
instance = comp, \instMem|data~2 , instMem|data~2, Project2, 1
instance = comp, \instMem|data~3 , instMem|data~3, Project2, 1
instance = comp, \instMem|data~1 , instMem|data~1, Project2, 1
instance = comp, \instMem|data~0 , instMem|data~0, Project2, 1
instance = comp, \instMem|data~4 , instMem|data~4, Project2, 1
instance = comp, \instMem|data~6 , instMem|data~6, Project2, 1
instance = comp, \instMem|data~69 , instMem|data~69, Project2, 1
instance = comp, \instMem|data~67 , instMem|data~67, Project2, 1
instance = comp, \instMem|data~70 , instMem|data~70, Project2, 1
instance = comp, \instMem|data~68 , instMem|data~68, Project2, 1
instance = comp, \instMem|data~71 , instMem|data~71, Project2, 1
instance = comp, \instMem|data~76 , instMem|data~76, Project2, 1
instance = comp, \instMem|data~58 , instMem|data~58, Project2, 1
instance = comp, \instMem|data~57 , instMem|data~57, Project2, 1
instance = comp, \instMem|data~59 , instMem|data~59, Project2, 1
instance = comp, \instMem|data~61 , instMem|data~61, Project2, 1
instance = comp, \instMem|data~62 , instMem|data~62, Project2, 1
instance = comp, \instMem|data~52 , instMem|data~52, Project2, 1
instance = comp, \instMem|data~51 , instMem|data~51, Project2, 1
instance = comp, \instMem|data~54 , instMem|data~54, Project2, 1
instance = comp, \instMem|data~55 , instMem|data~55, Project2, 1
instance = comp, \instMem|data~56 , instMem|data~56, Project2, 1
instance = comp, \controller|WideOr3~1 , controller|WideOr3~1, Project2, 1
instance = comp, \controller|WideOr3~2 , controller|WideOr3~2, Project2, 1
instance = comp, \controller|alu_op[4]~0 , controller|alu_op[4]~0, Project2, 1
instance = comp, \controller|alu_op[4]~1 , controller|alu_op[4]~1, Project2, 1
instance = comp, \instMem|data~77 , instMem|data~77, Project2, 1
instance = comp, \controller|WideOr1~0 , controller|WideOr1~0, Project2, 1
instance = comp, \controller|WideOr1~2 , controller|WideOr1~2, Project2, 1
instance = comp, \controller|WideOr2~1 , controller|WideOr2~1, Project2, 1
instance = comp, \controller|WideOr2~0 , controller|WideOr2~0, Project2, 1
instance = comp, \controller|WideOr2~2 , controller|WideOr2~2, Project2, 1
instance = comp, \alu|Mux19~1 , alu|Mux19~1, Project2, 1
instance = comp, \controller|mem_wrt_en~1 , controller|mem_wrt_en~1, Project2, 1
instance = comp, \rf_wrt_data_mux|out[0]~2 , rf_wrt_data_mux|out[0]~2, Project2, 1
instance = comp, \SW[4]~input , SW[4]~input, Project2, 1
instance = comp, \dataMem|sw_reg[4]~feeder , dataMem|sw_reg[4]~feeder, Project2, 1
instance = comp, \controller|rf_wrt_data_sel[0]~0 , controller|rf_wrt_data_sel[0]~0, Project2, 1
instance = comp, \instMem|data~20 , instMem|data~20, Project2, 1
instance = comp, \instMem|data~18 , instMem|data~18, Project2, 1
instance = comp, \instMem|data~19 , instMem|data~19, Project2, 1
instance = comp, \instMem|data~21 , instMem|data~21, Project2, 1
instance = comp, \instMem|data~16 , instMem|data~16, Project2, 1
instance = comp, \instMem|data~15 , instMem|data~15, Project2, 1
instance = comp, \instMem|data~17 , instMem|data~17, Project2, 1
instance = comp, \controller|rs1[2]~3 , controller|rs1[2]~3, Project2, 1
instance = comp, \KEY[0]~inputCLKENA0 , KEY[0]~inputCLKENA0, Project2, 1
instance = comp, \instMem|data~43 , instMem|data~43, Project2, 1
instance = comp, \instMem|data~42 , instMem|data~42, Project2, 1
instance = comp, \instMem|data~108 , instMem|data~108, Project2, 1
instance = comp, \controller|mem_wrt_en~3 , controller|mem_wrt_en~3, Project2, 1
instance = comp, \controller|WideOr6~0 , controller|WideOr6~0, Project2, 1
instance = comp, \controller|WideOr6~2 , controller|WideOr6~2, Project2, 1
instance = comp, \controller|WideOr6~1 , controller|WideOr6~1, Project2, 1
instance = comp, \instMem|data~107 , instMem|data~107, Project2, 1
instance = comp, \instMem|data~149 , instMem|data~149, Project2, 1
instance = comp, \instMem|data~150 , instMem|data~150, Project2, 1
instance = comp, \instMem|data~151 , instMem|data~151, Project2, 1
instance = comp, \instMem|data~34 , instMem|data~34, Project2, 1
instance = comp, \reg_file|data[6][31]~9 , reg_file|data[6][31]~9, Project2, 1
instance = comp, \reg_file|data[6][2] , reg_file|data[6][2], Project2, 1
instance = comp, \instMem|data~26 , instMem|data~26, Project2, 1
instance = comp, \controller|rs1[3]~0 , controller|rs1[3]~0, Project2, 1
instance = comp, \instMem|data~27 , instMem|data~27, Project2, 1
instance = comp, \reg_file|data[10][31]~10 , reg_file|data[10][31]~10, Project2, 1
instance = comp, \reg_file|data[10][2] , reg_file|data[10][2], Project2, 1
instance = comp, \reg_file|data[14][31]~11 , reg_file|data[14][31]~11, Project2, 1
instance = comp, \reg_file|data[14][2] , reg_file|data[14][2], Project2, 1
instance = comp, \reg_file|Mux29~2 , reg_file|Mux29~2, Project2, 1
instance = comp, \reg_file|data[15][31]~13 , reg_file|data[15][31]~13, Project2, 1
instance = comp, \reg_file|data[7][31]~14 , reg_file|data[7][31]~14, Project2, 1
instance = comp, \reg_file|data[7][2] , reg_file|data[7][2], Project2, 1
instance = comp, \reg_file|data[3][2]~feeder , reg_file|data[3][2]~feeder, Project2, 1
instance = comp, \reg_file|data[3][31]~12 , reg_file|data[3][31]~12, Project2, 1
instance = comp, \reg_file|data[3][2] , reg_file|data[3][2], Project2, 1
instance = comp, \reg_file|data[11][31]~15 , reg_file|data[11][31]~15, Project2, 1
instance = comp, \reg_file|data[11][2] , reg_file|data[11][2], Project2, 1
instance = comp, \instMem|data~29 , instMem|data~29, Project2, 1
instance = comp, \instMem|data~28 , instMem|data~28, Project2, 1
instance = comp, \instMem|data~152 , instMem|data~152, Project2, 1
instance = comp, \controller|rs1[3]~4 , controller|rs1[3]~4, Project2, 1
instance = comp, \reg_file|Mux29~3 , reg_file|Mux29~3, Project2, 1
instance = comp, \instMem|data~36 , instMem|data~36, Project2, 1
instance = comp, \instMem|data~37 , instMem|data~37, Project2, 1
instance = comp, \instMem|data~35 , instMem|data~35, Project2, 1
instance = comp, \instMem|data~145 , instMem|data~145, Project2, 1
instance = comp, \controller|rs1[0]~1 , controller|rs1[0]~1, Project2, 1
instance = comp, \reg_file|data[0][31]~0 , reg_file|data[0][31]~0, Project2, 1
instance = comp, \reg_file|data[0][2] , reg_file|data[0][2], Project2, 1
instance = comp, \reg_file|data[8][31]~2 , reg_file|data[8][31]~2, Project2, 1
instance = comp, \reg_file|data[8][2] , reg_file|data[8][2], Project2, 1
instance = comp, \reg_file|data[4][31]~1 , reg_file|data[4][31]~1, Project2, 1
instance = comp, \reg_file|data[4][2] , reg_file|data[4][2], Project2, 1
instance = comp, \reg_file|data[12][31]~3 , reg_file|data[12][31]~3, Project2, 1
instance = comp, \reg_file|data[12][2] , reg_file|data[12][2], Project2, 1
instance = comp, \reg_file|Mux29~0 , reg_file|Mux29~0, Project2, 1
instance = comp, \reg_file|Mux29~4 , reg_file|Mux29~4, Project2, 1
instance = comp, \alu|Mux29~2 , alu|Mux29~2, Project2, 1
instance = comp, \rf_wrt_data_mux|out[2]~12 , rf_wrt_data_mux|out[2]~12, Project2, 1
instance = comp, \alu|Mux12~1 , alu|Mux12~1, Project2, 1
instance = comp, \alu|Mux12~0 , alu|Mux12~0, Project2, 1
instance = comp, \alu|Mux2~1 , alu|Mux2~1, Project2, 1
instance = comp, \instMem|data~32 , instMem|data~32, Project2, 1
instance = comp, \instMem|data~31 , instMem|data~31, Project2, 1
instance = comp, \instMem|data~33 , instMem|data~33, Project2, 1
instance = comp, \alu_in2_mux|out[29]~1 , alu_in2_mux|out[29]~1, Project2, 1
instance = comp, \reg_file|data[1][31]~4 , reg_file|data[1][31]~4, Project2, 1
instance = comp, \reg_file|data[1][29] , reg_file|data[1][29], Project2, 1
instance = comp, \reg_file|data[2][31]~8 , reg_file|data[2][31]~8, Project2, 1
instance = comp, \reg_file|data[2][29] , reg_file|data[2][29], Project2, 1
instance = comp, \reg_file|data[3][29] , reg_file|data[3][29], Project2, 1
instance = comp, \reg_file|Mux2~0 , reg_file|Mux2~0, Project2, 1
instance = comp, \reg_file|data[7][29] , reg_file|data[7][29], Project2, 1
instance = comp, \reg_file|data[4][29] , reg_file|data[4][29], Project2, 1
instance = comp, \reg_file|data[5][31]~5 , reg_file|data[5][31]~5, Project2, 1
instance = comp, \reg_file|data[5][29] , reg_file|data[5][29], Project2, 1
instance = comp, \reg_file|data[6][29] , reg_file|data[6][29], Project2, 1
instance = comp, \reg_file|Mux2~1 , reg_file|Mux2~1, Project2, 1
instance = comp, \reg_file|data[9][29]~feeder , reg_file|data[9][29]~feeder, Project2, 1
instance = comp, \reg_file|data[9][31]~6 , reg_file|data[9][31]~6, Project2, 1
instance = comp, \reg_file|data[9][29] , reg_file|data[9][29], Project2, 1
instance = comp, \reg_file|data[8][29] , reg_file|data[8][29], Project2, 1
instance = comp, \reg_file|data[10][29]~feeder , reg_file|data[10][29]~feeder, Project2, 1
instance = comp, \reg_file|data[10][29] , reg_file|data[10][29], Project2, 1
instance = comp, \reg_file|Mux2~2 , reg_file|Mux2~2, Project2, 1
instance = comp, \reg_file|Mux2~4 , reg_file|Mux2~4, Project2, 1
instance = comp, \alu|Mux2~2 , alu|Mux2~2, Project2, 1
instance = comp, \alu|Mux2~4 , alu|Mux2~4, Project2, 1
instance = comp, \instMem|data~111 , instMem|data~111, Project2, 1
instance = comp, \instMem|data~92 , instMem|data~92, Project2, 1
instance = comp, \instMem|data~93 , instMem|data~93, Project2, 1
instance = comp, \instMem|data~94 , instMem|data~94, Project2, 1
instance = comp, \controller|WideOr5~0 , controller|WideOr5~0, Project2, 1
instance = comp, \controller|WideOr5~1 , controller|WideOr5~1, Project2, 1
instance = comp, \controller|WideOr5~3 , controller|WideOr5~3, Project2, 1
instance = comp, \controller|WideOr5~4 , controller|WideOr5~4, Project2, 1
instance = comp, \alu|Mux19~5 , alu|Mux19~5, Project2, 1
instance = comp, \reg_file|data[8][12]~feeder , reg_file|data[8][12]~feeder, Project2, 1
instance = comp, \reg_file|data[8][12] , reg_file|data[8][12], Project2, 1
instance = comp, \reg_file|data[4][12] , reg_file|data[4][12], Project2, 1
instance = comp, \reg_file|data[12][12] , reg_file|data[12][12], Project2, 1
instance = comp, \reg_file|Mux19~0 , reg_file|Mux19~0, Project2, 1
instance = comp, \reg_file|data[2][12] , reg_file|data[2][12], Project2, 1
instance = comp, \reg_file|data[14][12] , reg_file|data[14][12], Project2, 1
instance = comp, \reg_file|Mux19~2 , reg_file|Mux19~2, Project2, 1
instance = comp, \reg_file|data[13][31]~7 , reg_file|data[13][31]~7, Project2, 1
instance = comp, \reg_file|data[13][12] , reg_file|data[13][12], Project2, 1
instance = comp, \reg_file|data[9][12]~feeder , reg_file|data[9][12]~feeder, Project2, 1
instance = comp, \reg_file|data[9][12] , reg_file|data[9][12], Project2, 1
instance = comp, \reg_file|data[5][12] , reg_file|data[5][12], Project2, 1
instance = comp, \reg_file|data[1][12] , reg_file|data[1][12], Project2, 1
instance = comp, \reg_file|Mux19~1 , reg_file|Mux19~1, Project2, 1
instance = comp, \reg_file|data[11][12] , reg_file|data[11][12], Project2, 1
instance = comp, \reg_file|data[3][12]~feeder , reg_file|data[3][12]~feeder, Project2, 1
instance = comp, \reg_file|data[3][12] , reg_file|data[3][12], Project2, 1
instance = comp, \KEY[0]~input , KEY[0]~input, Project2, 1
instance = comp, \reg_file|data[15][31]~16 , reg_file|data[15][31]~16, Project2, 1
instance = comp, \reg_file|data[15][31]~17 , reg_file|data[15][31]~17, Project2, 1
instance = comp, \reg_file|data[15][12] , reg_file|data[15][12], Project2, 1
instance = comp, \reg_file|Mux19~3 , reg_file|Mux19~3, Project2, 1
instance = comp, \reg_file|Mux19~4 , reg_file|Mux19~4, Project2, 1
instance = comp, \instMem|data~44 , instMem|data~44, Project2, 1
instance = comp, \instMem|data~114 , instMem|data~114, Project2, 1
instance = comp, \instMem|data~115 , instMem|data~115, Project2, 1
instance = comp, \instMem|data~50 , instMem|data~50, Project2, 1
instance = comp, \controller|rs2[1]~3 , controller|rs2[1]~3, Project2, 1
instance = comp, \reg_file|data[13][8] , reg_file|data[13][8], Project2, 1
instance = comp, \reg_file|data[1][8] , reg_file|data[1][8], Project2, 1
instance = comp, \reg_file|data[5][8] , reg_file|data[5][8], Project2, 1
instance = comp, \reg_file|Mux23~1 , reg_file|Mux23~1, Project2, 1
instance = comp, \reg_file|data[7][8] , reg_file|data[7][8], Project2, 1
instance = comp, \reg_file|data[3][8]~feeder , reg_file|data[3][8]~feeder, Project2, 1
instance = comp, \reg_file|data[3][8] , reg_file|data[3][8], Project2, 1
instance = comp, \reg_file|data[15][8] , reg_file|data[15][8], Project2, 1
instance = comp, \reg_file|data[11][8] , reg_file|data[11][8], Project2, 1
instance = comp, \reg_file|Mux23~3 , reg_file|Mux23~3, Project2, 1
instance = comp, \reg_file|data[0][8] , reg_file|data[0][8], Project2, 1
instance = comp, \reg_file|data[12][8]~feeder , reg_file|data[12][8]~feeder, Project2, 1
instance = comp, \reg_file|data[12][8] , reg_file|data[12][8], Project2, 1
instance = comp, \reg_file|Mux23~0 , reg_file|Mux23~0, Project2, 1
instance = comp, \reg_file|Mux23~4 , reg_file|Mux23~4, Project2, 1
instance = comp, \instMem|data~97 , instMem|data~97, Project2, 1
instance = comp, \instMem|data~98 , instMem|data~98, Project2, 1
instance = comp, \instMem|data~95 , instMem|data~95, Project2, 1
instance = comp, \instMem|data~130 , instMem|data~130, Project2, 1
instance = comp, \instMem|data~125 , instMem|data~125, Project2, 1
instance = comp, \instMem|data~126 , instMem|data~126, Project2, 1
instance = comp, \instMem|data~127 , instMem|data~127, Project2, 1
instance = comp, \instMem|data~129 , instMem|data~129, Project2, 1
instance = comp, \alu_in2_mux|out[8]~17 , alu_in2_mux|out[8]~17, Project2, 1
instance = comp, \alu|Mux23~2 , alu|Mux23~2, Project2, 1
instance = comp, \SW[7]~input , SW[7]~input, Project2, 1
instance = comp, \dataMem|sw_reg[7] , dataMem|sw_reg[7], Project2, 1
instance = comp, \instMem|data~23 , instMem|data~23, Project2, 1
instance = comp, \instMem|data~22 , instMem|data~22, Project2, 1
instance = comp, \instMem|data~24 , instMem|data~24, Project2, 1
instance = comp, \instMem|data~25 , instMem|data~25, Project2, 1
instance = comp, \controller|rs2[2]~0 , controller|rs2[2]~0, Project2, 1
instance = comp, \SW[3]~input , SW[3]~input, Project2, 1
instance = comp, \dataMem|sw_reg[3]~feeder , dataMem|sw_reg[3]~feeder, Project2, 1
instance = comp, \dataMem|sw_reg[3] , dataMem|sw_reg[3], Project2, 1
instance = comp, \reg_file|data[2][3] , reg_file|data[2][3], Project2, 1
instance = comp, \reg_file|data[0][3] , reg_file|data[0][3], Project2, 1
instance = comp, \reg_file|data[3][3] , reg_file|data[3][3], Project2, 1
instance = comp, \reg_file|data[1][3] , reg_file|data[1][3], Project2, 1
instance = comp, \reg_file|Mux28~0 , reg_file|Mux28~0, Project2, 1
instance = comp, \reg_file|data[13][3] , reg_file|data[13][3], Project2, 1
instance = comp, \reg_file|data[15][3] , reg_file|data[15][3], Project2, 1
instance = comp, \reg_file|Mux28~3 , reg_file|Mux28~3, Project2, 1
instance = comp, \reg_file|data[10][3] , reg_file|data[10][3], Project2, 1
instance = comp, \reg_file|data[9][3]~feeder , reg_file|data[9][3]~feeder, Project2, 1
instance = comp, \reg_file|data[9][3] , reg_file|data[9][3], Project2, 1
instance = comp, \reg_file|data[8][3]~feeder , reg_file|data[8][3]~feeder, Project2, 1
instance = comp, \reg_file|data[8][3] , reg_file|data[8][3], Project2, 1
instance = comp, \reg_file|Mux28~2 , reg_file|Mux28~2, Project2, 1
instance = comp, \reg_file|Mux28~4 , reg_file|Mux28~4, Project2, 1
instance = comp, \instMem|data~87 , instMem|data~87, Project2, 1
instance = comp, \instMem|data~88 , instMem|data~88, Project2, 1
instance = comp, \instMem|data~86 , instMem|data~86, Project2, 1
instance = comp, \instMem|data~89 , instMem|data~89, Project2, 1
instance = comp, \alu_in2_mux|out[3]~6 , alu_in2_mux|out[3]~6, Project2, 1
instance = comp, \alu|Mux30~1 , alu|Mux30~1, Project2, 1
instance = comp, \alu|Mux30~2 , alu|Mux30~2, Project2, 1
instance = comp, \pc_mux|out[1]~13 , pc_mux|out[1]~13, Project2, 1
instance = comp, \pc|dataOut[1] , pc|dataOut[1], Project2, 1
instance = comp, \rf_wrt_data_mux|out[1]~16 , rf_wrt_data_mux|out[1]~16, Project2, 1
instance = comp, \SW[1]~input , SW[1]~input, Project2, 1
instance = comp, \dataMem|sw_reg[1] , dataMem|sw_reg[1], Project2, 1
instance = comp, \instMem|data~78 , instMem|data~78, Project2, 1
instance = comp, \instMem|data~79 , instMem|data~79, Project2, 1
instance = comp, \instMem|data~80 , instMem|data~80, Project2, 1
instance = comp, \alu_in2_mux|out[13]~3 , alu_in2_mux|out[13]~3, Project2, 1
instance = comp, \alu_in2_mux|out[0]~0 , alu_in2_mux|out[0]~0, Project2, 1
instance = comp, \reg_file|data[2][13] , reg_file|data[2][13], Project2, 1
instance = comp, \reg_file|data[3][13] , reg_file|data[3][13], Project2, 1
instance = comp, \reg_file|data[0][13] , reg_file|data[0][13], Project2, 1
instance = comp, \reg_file|Mux18~0 , reg_file|Mux18~0, Project2, 1
instance = comp, \reg_file|data[10][13] , reg_file|data[10][13], Project2, 1
instance = comp, \reg_file|data[9][13]~feeder , reg_file|data[9][13]~feeder, Project2, 1
instance = comp, \reg_file|data[9][13] , reg_file|data[9][13], Project2, 1
instance = comp, \reg_file|data[11][13] , reg_file|data[11][13], Project2, 1
instance = comp, \reg_file|data[8][13] , reg_file|data[8][13], Project2, 1
instance = comp, \reg_file|Mux18~2 , reg_file|Mux18~2, Project2, 1
instance = comp, \reg_file|data[12][13] , reg_file|data[12][13], Project2, 1
instance = comp, \reg_file|data[13][13] , reg_file|data[13][13], Project2, 1
instance = comp, \reg_file|data[14][13] , reg_file|data[14][13], Project2, 1
instance = comp, \reg_file|Mux18~3 , reg_file|Mux18~3, Project2, 1
instance = comp, \reg_file|Mux18~4 , reg_file|Mux18~4, Project2, 1
instance = comp, \alu|Add1~17 , alu|Add1~17, Project2, 1
instance = comp, \alu|Add1~57 , alu|Add1~57, Project2, 1
instance = comp, \alu|Mux18~0 , alu|Mux18~0, Project2, 1
instance = comp, \alu|Mux28~1 , alu|Mux28~1, Project2, 1
instance = comp, \alu|Mux28~2 , alu|Mux28~2, Project2, 1
instance = comp, \instMem|data~104 , instMem|data~104, Project2, 1
instance = comp, \instMem|data~105 , instMem|data~105, Project2, 1
instance = comp, \instMem|data~106 , instMem|data~106, Project2, 1
instance = comp, \instMem|data~116 , instMem|data~116, Project2, 1
instance = comp, \SW[5]~input , SW[5]~input, Project2, 1
instance = comp, \dataMem|sw_reg[5] , dataMem|sw_reg[5], Project2, 1
instance = comp, \pc_plus_4_adder|Add0~21 , pc_plus_4_adder|Add0~21, Project2, 1
instance = comp, \controller|rs2[3]~1 , controller|rs2[3]~1, Project2, 1
instance = comp, \SW[6]~input , SW[6]~input, Project2, 1
instance = comp, \dataMem|sw_reg[6] , dataMem|sw_reg[6], Project2, 1
instance = comp, \instMem|data~100 , instMem|data~100, Project2, 1
instance = comp, \instMem|data~99 , instMem|data~99, Project2, 1
instance = comp, \instMem|data~101 , instMem|data~101, Project2, 1
instance = comp, \reg_file|data[11][10] , reg_file|data[11][10], Project2, 1
instance = comp, \reg_file|data[3][10] , reg_file|data[3][10], Project2, 1
instance = comp, \reg_file|data[7][10]~feeder , reg_file|data[7][10]~feeder, Project2, 1
instance = comp, \reg_file|data[7][10] , reg_file|data[7][10], Project2, 1
instance = comp, \reg_file|data[15][10] , reg_file|data[15][10], Project2, 1
instance = comp, \reg_file|Mux21~3 , reg_file|Mux21~3, Project2, 1
instance = comp, \reg_file|data[2][10] , reg_file|data[2][10], Project2, 1
instance = comp, \reg_file|data[14][10] , reg_file|data[14][10], Project2, 1
instance = comp, \reg_file|data[10][10] , reg_file|data[10][10], Project2, 1
instance = comp, \reg_file|data[6][10] , reg_file|data[6][10], Project2, 1
instance = comp, \reg_file|Mux21~2 , reg_file|Mux21~2, Project2, 1
instance = comp, \reg_file|data[1][10] , reg_file|data[1][10], Project2, 1
instance = comp, \reg_file|data[9][10] , reg_file|data[9][10], Project2, 1
instance = comp, \reg_file|Mux21~1 , reg_file|Mux21~1, Project2, 1
instance = comp, \reg_file|Mux21~4 , reg_file|Mux21~4, Project2, 1
instance = comp, \reg_file|data[4][9] , reg_file|data[4][9], Project2, 1
instance = comp, \reg_file|data[5][9] , reg_file|data[5][9], Project2, 1
instance = comp, \reg_file|data[7][9] , reg_file|data[7][9], Project2, 1
instance = comp, \reg_file|Mux22~1 , reg_file|Mux22~1, Project2, 1
instance = comp, \reg_file|data[3][9] , reg_file|data[3][9], Project2, 1
instance = comp, \reg_file|data[1][9] , reg_file|data[1][9], Project2, 1
instance = comp, \reg_file|data[2][9] , reg_file|data[2][9], Project2, 1
instance = comp, \reg_file|Mux22~0 , reg_file|Mux22~0, Project2, 1
instance = comp, \reg_file|data[9][9]~feeder , reg_file|data[9][9]~feeder, Project2, 1
instance = comp, \reg_file|data[9][9] , reg_file|data[9][9], Project2, 1
instance = comp, \reg_file|data[11][9] , reg_file|data[11][9], Project2, 1
instance = comp, \reg_file|Mux22~2 , reg_file|Mux22~2, Project2, 1
instance = comp, \reg_file|Mux22~4 , reg_file|Mux22~4, Project2, 1
instance = comp, \alu|Add1~37 , alu|Add1~37, Project2, 1
instance = comp, \alu|Add1~41 , alu|Add1~41, Project2, 1
instance = comp, \alu|Add1~45 , alu|Add1~45, Project2, 1
instance = comp, \reg_file|data[3][7] , reg_file|data[3][7], Project2, 1
instance = comp, \reg_file|data[2][7]~feeder , reg_file|data[2][7]~feeder, Project2, 1
instance = comp, \reg_file|data[2][7] , reg_file|data[2][7], Project2, 1
instance = comp, \reg_file|data[0][7] , reg_file|data[0][7], Project2, 1
instance = comp, \reg_file|data[1][7] , reg_file|data[1][7], Project2, 1
instance = comp, \reg_file|Mux56~0 , reg_file|Mux56~0, Project2, 1
instance = comp, \reg_file|data[11][7] , reg_file|data[11][7], Project2, 1
instance = comp, \reg_file|data[8][7]~feeder , reg_file|data[8][7]~feeder, Project2, 1
instance = comp, \reg_file|data[8][7] , reg_file|data[8][7], Project2, 1
instance = comp, \reg_file|Mux56~2 , reg_file|Mux56~2, Project2, 1
instance = comp, \reg_file|data[15][7] , reg_file|data[15][7], Project2, 1
instance = comp, \reg_file|data[13][7] , reg_file|data[13][7], Project2, 1
instance = comp, \reg_file|data[14][7]~feeder , reg_file|data[14][7]~feeder, Project2, 1
instance = comp, \reg_file|data[14][7] , reg_file|data[14][7], Project2, 1
instance = comp, \reg_file|Mux56~3 , reg_file|Mux56~3, Project2, 1
instance = comp, \reg_file|Mux56~4 , reg_file|Mux56~4, Project2, 1
instance = comp, \alu_in2_mux|out[7]~20 , alu_in2_mux|out[7]~20, Project2, 1
instance = comp, \reg_file|data[11][6] , reg_file|data[11][6], Project2, 1
instance = comp, \reg_file|data[7][6] , reg_file|data[7][6], Project2, 1
instance = comp, \reg_file|data[3][6]~feeder , reg_file|data[3][6]~feeder, Project2, 1
instance = comp, \reg_file|data[3][6] , reg_file|data[3][6], Project2, 1
instance = comp, \reg_file|Mux25~3 , reg_file|Mux25~3, Project2, 1
instance = comp, \reg_file|data[12][6] , reg_file|data[12][6], Project2, 1
instance = comp, \reg_file|data[4][6] , reg_file|data[4][6], Project2, 1
instance = comp, \reg_file|data[8][6] , reg_file|data[8][6], Project2, 1
instance = comp, \reg_file|data[0][6] , reg_file|data[0][6], Project2, 1
instance = comp, \reg_file|Mux25~0 , reg_file|Mux25~0, Project2, 1
instance = comp, \reg_file|data[2][6]~feeder , reg_file|data[2][6]~feeder, Project2, 1
instance = comp, \reg_file|data[2][6] , reg_file|data[2][6], Project2, 1
instance = comp, \reg_file|data[10][6]~feeder , reg_file|data[10][6]~feeder, Project2, 1
instance = comp, \reg_file|data[10][6] , reg_file|data[10][6], Project2, 1
instance = comp, \reg_file|data[14][6] , reg_file|data[14][6], Project2, 1
instance = comp, \reg_file|Mux25~2 , reg_file|Mux25~2, Project2, 1
instance = comp, \reg_file|Mux25~4 , reg_file|Mux25~4, Project2, 1
instance = comp, \reg_file|data[9][5] , reg_file|data[9][5], Project2, 1
instance = comp, \reg_file|data[8][5] , reg_file|data[8][5], Project2, 1
instance = comp, \reg_file|data[11][5] , reg_file|data[11][5], Project2, 1
instance = comp, \reg_file|data[10][5] , reg_file|data[10][5], Project2, 1
instance = comp, \reg_file|Mux26~2 , reg_file|Mux26~2, Project2, 1
instance = comp, \reg_file|data[0][5] , reg_file|data[0][5], Project2, 1
instance = comp, \reg_file|data[2][5] , reg_file|data[2][5], Project2, 1
instance = comp, \reg_file|data[3][5]~feeder , reg_file|data[3][5]~feeder, Project2, 1
instance = comp, \reg_file|data[3][5] , reg_file|data[3][5], Project2, 1
instance = comp, \reg_file|Mux26~0 , reg_file|Mux26~0, Project2, 1
instance = comp, \reg_file|data[14][5] , reg_file|data[14][5], Project2, 1
instance = comp, \reg_file|data[12][5] , reg_file|data[12][5], Project2, 1
instance = comp, \reg_file|data[15][5] , reg_file|data[15][5], Project2, 1
instance = comp, \reg_file|data[13][5] , reg_file|data[13][5], Project2, 1
instance = comp, \reg_file|Mux26~3 , reg_file|Mux26~3, Project2, 1
instance = comp, \reg_file|Mux26~4 , reg_file|Mux26~4, Project2, 1
instance = comp, \instMem|data~124 , instMem|data~124, Project2, 1
instance = comp, \instMem|data~103 , instMem|data~103, Project2, 1
instance = comp, \instMem|data~120 , instMem|data~120, Project2, 1
instance = comp, \reg_file|data[8][4] , reg_file|data[8][4], Project2, 1
instance = comp, \reg_file|data[4][4]~feeder , reg_file|data[4][4]~feeder, Project2, 1
instance = comp, \reg_file|data[4][4] , reg_file|data[4][4], Project2, 1
instance = comp, \reg_file|data[0][4] , reg_file|data[0][4], Project2, 1
instance = comp, \reg_file|Mux59~0 , reg_file|Mux59~0, Project2, 1
instance = comp, \reg_file|data[2][4] , reg_file|data[2][4], Project2, 1
instance = comp, \reg_file|data[6][4] , reg_file|data[6][4], Project2, 1
instance = comp, \reg_file|data[14][4] , reg_file|data[14][4], Project2, 1
instance = comp, \reg_file|Mux59~2 , reg_file|Mux59~2, Project2, 1
instance = comp, \reg_file|data[9][4] , reg_file|data[9][4], Project2, 1
instance = comp, \reg_file|data[13][4] , reg_file|data[13][4], Project2, 1
instance = comp, \reg_file|data[1][4] , reg_file|data[1][4], Project2, 1
instance = comp, \reg_file|Mux59~1 , reg_file|Mux59~1, Project2, 1
instance = comp, \reg_file|data[7][4] , reg_file|data[7][4], Project2, 1
instance = comp, \reg_file|data[3][4]~feeder , reg_file|data[3][4]~feeder, Project2, 1
instance = comp, \reg_file|data[3][4] , reg_file|data[3][4], Project2, 1
instance = comp, \reg_file|data[15][4] , reg_file|data[15][4], Project2, 1
instance = comp, \reg_file|Mux59~3 , reg_file|Mux59~3, Project2, 1
instance = comp, \reg_file|Mux59~4 , reg_file|Mux59~4, Project2, 1
instance = comp, \alu_in2_mux|out[4]~21 , alu_in2_mux|out[4]~21, Project2, 1
instance = comp, \reg_file|data[7][1]~feeder , reg_file|data[7][1]~feeder, Project2, 1
instance = comp, \reg_file|data[7][1] , reg_file|data[7][1], Project2, 1
instance = comp, \reg_file|data[4][1] , reg_file|data[4][1], Project2, 1
instance = comp, \reg_file|data[5][1] , reg_file|data[5][1], Project2, 1
instance = comp, \reg_file|data[6][1] , reg_file|data[6][1], Project2, 1
instance = comp, \reg_file|Mux62~1 , reg_file|Mux62~1, Project2, 1
instance = comp, \reg_file|data[1][1] , reg_file|data[1][1], Project2, 1
instance = comp, \reg_file|data[0][1] , reg_file|data[0][1], Project2, 1
instance = comp, \reg_file|data[2][1] , reg_file|data[2][1], Project2, 1
instance = comp, \reg_file|Mux62~0 , reg_file|Mux62~0, Project2, 1
instance = comp, \reg_file|data[14][1] , reg_file|data[14][1], Project2, 1
instance = comp, \reg_file|data[15][1]~feeder , reg_file|data[15][1]~feeder, Project2, 1
instance = comp, \reg_file|data[15][1] , reg_file|data[15][1], Project2, 1
instance = comp, \reg_file|data[12][1]~feeder , reg_file|data[12][1]~feeder, Project2, 1
instance = comp, \reg_file|data[12][1] , reg_file|data[12][1], Project2, 1
instance = comp, \reg_file|Mux62~3 , reg_file|Mux62~3, Project2, 1
instance = comp, \reg_file|Mux62~4 , reg_file|Mux62~4, Project2, 1
instance = comp, \instMem|data~90 , instMem|data~90, Project2, 1
instance = comp, \SW[0]~input , SW[0]~input, Project2, 1
instance = comp, \dataMem|sw_reg[0] , dataMem|sw_reg[0], Project2, 1
instance = comp, \rf_wrt_data_mux|out[0]~3 , rf_wrt_data_mux|out[0]~3, Project2, 1
instance = comp, \rf_wrt_data_mux|out[0]~5 , rf_wrt_data_mux|out[0]~5, Project2, 1
instance = comp, \dataMem|key_reg[0]~2 , dataMem|key_reg[0]~2, Project2, 1
instance = comp, \controller|mem_wrt_en~2 , controller|mem_wrt_en~2, Project2, 1
instance = comp, \dataMem|key_reg[3]~1 , dataMem|key_reg[3]~1, Project2, 1
instance = comp, \dataMem|key_reg[0] , dataMem|key_reg[0], Project2, 1
instance = comp, \rf_wrt_data_mux|out[0]~4 , rf_wrt_data_mux|out[0]~4, Project2, 1
instance = comp, \rf_wrt_data_mux|out[0]~6 , rf_wrt_data_mux|out[0]~6, Project2, 1
instance = comp, \reg_file|data[14][0] , reg_file|data[14][0], Project2, 1
instance = comp, \reg_file|data[6][0]~feeder , reg_file|data[6][0]~feeder, Project2, 1
instance = comp, \reg_file|data[6][0] , reg_file|data[6][0], Project2, 1
instance = comp, \reg_file|data[2][0]~feeder , reg_file|data[2][0]~feeder, Project2, 1
instance = comp, \reg_file|data[2][0] , reg_file|data[2][0], Project2, 1
instance = comp, \reg_file|Mux31~2 , reg_file|Mux31~2, Project2, 1
instance = comp, \reg_file|data[1][0] , reg_file|data[1][0], Project2, 1
instance = comp, \reg_file|data[13][0] , reg_file|data[13][0], Project2, 1
instance = comp, \reg_file|data[9][0] , reg_file|data[9][0], Project2, 1
instance = comp, \reg_file|Mux31~1 , reg_file|Mux31~1, Project2, 1
instance = comp, \reg_file|data[3][0] , reg_file|data[3][0], Project2, 1
instance = comp, \reg_file|data[7][0] , reg_file|data[7][0], Project2, 1
instance = comp, \reg_file|data[15][0] , reg_file|data[15][0], Project2, 1
instance = comp, \reg_file|data[11][0]~feeder , reg_file|data[11][0]~feeder, Project2, 1
instance = comp, \reg_file|data[11][0] , reg_file|data[11][0], Project2, 1
instance = comp, \reg_file|Mux31~3 , reg_file|Mux31~3, Project2, 1
instance = comp, \reg_file|Mux31~4 , reg_file|Mux31~4, Project2, 1
instance = comp, \instMem|data~91 , instMem|data~91, Project2, 1
instance = comp, \alu|Add0~13 , alu|Add0~13, Project2, 1
instance = comp, \alu|Add0~21 , alu|Add0~21, Project2, 1
instance = comp, \alu|Add0~25 , alu|Add0~25, Project2, 1
instance = comp, \alu|Add0~37 , alu|Add0~37, Project2, 1
instance = comp, \alu|Add0~41 , alu|Add0~41, Project2, 1
instance = comp, \alu|Add0~45 , alu|Add0~45, Project2, 1
instance = comp, \alu|Mux21~0 , alu|Mux21~0, Project2, 1
instance = comp, \alu|Mux21~1 , alu|Mux21~1, Project2, 1
instance = comp, \alu|Mux21~3 , alu|Mux21~3, Project2, 1
instance = comp, \alu_in2_mux|out[11]~16 , alu_in2_mux|out[11]~16, Project2, 1
instance = comp, \alu|Mux20~2 , alu|Mux20~2, Project2, 1
instance = comp, \alu|Mux20~3 , alu|Mux20~3, Project2, 1
instance = comp, \reg_file|data[11][31] , reg_file|data[11][31], Project2, 1
instance = comp, \reg_file|data[8][31] , reg_file|data[8][31], Project2, 1
instance = comp, \reg_file|Mux0~2 , reg_file|Mux0~2, Project2, 1
instance = comp, \reg_file|data[15][31] , reg_file|data[15][31], Project2, 1
instance = comp, \reg_file|data[13][31] , reg_file|data[13][31], Project2, 1
instance = comp, \reg_file|data[14][31]~feeder , reg_file|data[14][31]~feeder, Project2, 1
instance = comp, \reg_file|data[14][31] , reg_file|data[14][31], Project2, 1
instance = comp, \reg_file|Mux0~3 , reg_file|Mux0~3, Project2, 1
instance = comp, \reg_file|data[2][31] , reg_file|data[2][31], Project2, 1
instance = comp, \reg_file|data[3][31] , reg_file|data[3][31], Project2, 1
instance = comp, \reg_file|data[0][31]~feeder , reg_file|data[0][31]~feeder, Project2, 1
instance = comp, \reg_file|data[0][31] , reg_file|data[0][31], Project2, 1
instance = comp, \reg_file|Mux0~0 , reg_file|Mux0~0, Project2, 1
instance = comp, \reg_file|Mux0~4 , reg_file|Mux0~4, Project2, 1
instance = comp, \reg_file|data[5][30]~feeder , reg_file|data[5][30]~feeder, Project2, 1
instance = comp, \reg_file|data[5][30] , reg_file|data[5][30], Project2, 1
instance = comp, \reg_file|data[13][30] , reg_file|data[13][30], Project2, 1
instance = comp, \reg_file|data[9][30] , reg_file|data[9][30], Project2, 1
instance = comp, \reg_file|Mux1~1 , reg_file|Mux1~1, Project2, 1
instance = comp, \reg_file|data[10][30]~feeder , reg_file|data[10][30]~feeder, Project2, 1
instance = comp, \reg_file|data[10][30] , reg_file|data[10][30], Project2, 1
instance = comp, \reg_file|data[14][30] , reg_file|data[14][30], Project2, 1
instance = comp, \reg_file|data[6][30] , reg_file|data[6][30], Project2, 1
instance = comp, \reg_file|Mux1~2 , reg_file|Mux1~2, Project2, 1
instance = comp, \reg_file|data[3][30] , reg_file|data[3][30], Project2, 1
instance = comp, \reg_file|data[11][30]~feeder , reg_file|data[11][30]~feeder, Project2, 1
instance = comp, \reg_file|data[11][30] , reg_file|data[11][30], Project2, 1
instance = comp, \reg_file|data[7][30]~feeder , reg_file|data[7][30]~feeder, Project2, 1
instance = comp, \reg_file|data[7][30] , reg_file|data[7][30], Project2, 1
instance = comp, \reg_file|Mux1~3 , reg_file|Mux1~3, Project2, 1
instance = comp, \reg_file|Mux1~4 , reg_file|Mux1~4, Project2, 1
instance = comp, \reg_file|data[3][28]~feeder , reg_file|data[3][28]~feeder, Project2, 1
instance = comp, \reg_file|data[3][28] , reg_file|data[3][28], Project2, 1
instance = comp, \reg_file|data[7][28] , reg_file|data[7][28], Project2, 1
instance = comp, \reg_file|data[11][28] , reg_file|data[11][28], Project2, 1
instance = comp, \reg_file|Mux3~3 , reg_file|Mux3~3, Project2, 1
instance = comp, \reg_file|data[2][28] , reg_file|data[2][28], Project2, 1
instance = comp, \reg_file|data[10][28]~feeder , reg_file|data[10][28]~feeder, Project2, 1
instance = comp, \reg_file|data[10][28] , reg_file|data[10][28], Project2, 1
instance = comp, \reg_file|data[6][28] , reg_file|data[6][28], Project2, 1
instance = comp, \reg_file|data[14][28] , reg_file|data[14][28], Project2, 1
instance = comp, \reg_file|Mux3~2 , reg_file|Mux3~2, Project2, 1
instance = comp, \reg_file|data[12][28] , reg_file|data[12][28], Project2, 1
instance = comp, \reg_file|data[8][28] , reg_file|data[8][28], Project2, 1
instance = comp, \reg_file|Mux3~0 , reg_file|Mux3~0, Project2, 1
instance = comp, \reg_file|Mux3~4 , reg_file|Mux3~4, Project2, 1
instance = comp, \reg_file|data[14][27] , reg_file|data[14][27], Project2, 1
instance = comp, \reg_file|data[15][27] , reg_file|data[15][27], Project2, 1
instance = comp, \reg_file|data[12][27] , reg_file|data[12][27], Project2, 1
instance = comp, \reg_file|Mux4~3 , reg_file|Mux4~3, Project2, 1
instance = comp, \reg_file|data[8][27]~feeder , reg_file|data[8][27]~feeder, Project2, 1
instance = comp, \reg_file|data[8][27] , reg_file|data[8][27], Project2, 1
instance = comp, \reg_file|data[11][27]~feeder , reg_file|data[11][27]~feeder, Project2, 1
instance = comp, \reg_file|data[11][27] , reg_file|data[11][27], Project2, 1
instance = comp, \reg_file|data[10][27] , reg_file|data[10][27], Project2, 1
instance = comp, \reg_file|Mux4~2 , reg_file|Mux4~2, Project2, 1
instance = comp, \reg_file|data[4][27] , reg_file|data[4][27], Project2, 1
instance = comp, \reg_file|data[6][27]~feeder , reg_file|data[6][27]~feeder, Project2, 1
instance = comp, \reg_file|data[6][27] , reg_file|data[6][27], Project2, 1
instance = comp, \reg_file|Mux4~1 , reg_file|Mux4~1, Project2, 1
instance = comp, \reg_file|Mux4~4 , reg_file|Mux4~4, Project2, 1
instance = comp, \alu_in2_mux|out[27]~29 , alu_in2_mux|out[27]~29, Project2, 1
instance = comp, \alu|Mux4~1 , alu|Mux4~1, Project2, 1
instance = comp, \alu|Mux4~2 , alu|Mux4~2, Project2, 1
instance = comp, \reg_file|data[8][26]~feeder , reg_file|data[8][26]~feeder, Project2, 1
instance = comp, \reg_file|data[8][26] , reg_file|data[8][26], Project2, 1
instance = comp, \reg_file|data[12][26] , reg_file|data[12][26], Project2, 1
instance = comp, \reg_file|Mux5~0 , reg_file|Mux5~0, Project2, 1
instance = comp, \reg_file|data[11][26] , reg_file|data[11][26], Project2, 1
instance = comp, \reg_file|data[15][26] , reg_file|data[15][26], Project2, 1
instance = comp, \reg_file|data[3][26] , reg_file|data[3][26], Project2, 1
instance = comp, \reg_file|Mux5~3 , reg_file|Mux5~3, Project2, 1
instance = comp, \reg_file|data[6][26] , reg_file|data[6][26], Project2, 1
instance = comp, \reg_file|data[10][26] , reg_file|data[10][26], Project2, 1
instance = comp, \reg_file|data[2][26] , reg_file|data[2][26], Project2, 1
instance = comp, \reg_file|Mux5~2 , reg_file|Mux5~2, Project2, 1
instance = comp, \reg_file|data[9][26]~feeder , reg_file|data[9][26]~feeder, Project2, 1
instance = comp, \reg_file|data[9][26] , reg_file|data[9][26], Project2, 1
instance = comp, \reg_file|data[1][26] , reg_file|data[1][26], Project2, 1
instance = comp, \reg_file|data[5][26] , reg_file|data[5][26], Project2, 1
instance = comp, \reg_file|data[13][26] , reg_file|data[13][26], Project2, 1
instance = comp, \reg_file|Mux5~1 , reg_file|Mux5~1, Project2, 1
instance = comp, \reg_file|Mux5~4 , reg_file|Mux5~4, Project2, 1
instance = comp, \alu|Mux5~1 , alu|Mux5~1, Project2, 1
instance = comp, \alu|Mux5~2 , alu|Mux5~2, Project2, 1
instance = comp, \alu|Mux9~2 , alu|Mux9~2, Project2, 1
instance = comp, \rf_wrt_data_mux|out[12]~8 , rf_wrt_data_mux|out[12]~8, Project2, 1
instance = comp, \reg_file|data[3][14] , reg_file|data[3][14], Project2, 1
instance = comp, \reg_file|data[7][14] , reg_file|data[7][14], Project2, 1
instance = comp, \reg_file|data[15][14]~feeder , reg_file|data[15][14]~feeder, Project2, 1
instance = comp, \reg_file|data[15][14] , reg_file|data[15][14], Project2, 1
instance = comp, \reg_file|Mux17~3 , reg_file|Mux17~3, Project2, 1
instance = comp, \reg_file|data[5][14]~feeder , reg_file|data[5][14]~feeder, Project2, 1
instance = comp, \reg_file|data[5][14] , reg_file|data[5][14], Project2, 1
instance = comp, \reg_file|data[13][14] , reg_file|data[13][14], Project2, 1
instance = comp, \reg_file|data[9][14] , reg_file|data[9][14], Project2, 1
instance = comp, \reg_file|Mux17~1 , reg_file|Mux17~1, Project2, 1
instance = comp, \reg_file|data[12][14] , reg_file|data[12][14], Project2, 1
instance = comp, \reg_file|data[4][14] , reg_file|data[4][14], Project2, 1
instance = comp, \reg_file|data[0][14]~feeder , reg_file|data[0][14]~feeder, Project2, 1
instance = comp, \reg_file|data[0][14] , reg_file|data[0][14], Project2, 1
instance = comp, \reg_file|data[8][14]~feeder , reg_file|data[8][14]~feeder, Project2, 1
instance = comp, \reg_file|data[8][14] , reg_file|data[8][14], Project2, 1
instance = comp, \reg_file|Mux17~0 , reg_file|Mux17~0, Project2, 1
instance = comp, \reg_file|data[14][14] , reg_file|data[14][14], Project2, 1
instance = comp, \reg_file|data[2][14]~feeder , reg_file|data[2][14]~feeder, Project2, 1
instance = comp, \reg_file|data[2][14] , reg_file|data[2][14], Project2, 1
instance = comp, \reg_file|data[6][14] , reg_file|data[6][14], Project2, 1
instance = comp, \reg_file|Mux17~2 , reg_file|Mux17~2, Project2, 1
instance = comp, \reg_file|Mux17~4 , reg_file|Mux17~4, Project2, 1
instance = comp, \alu_in2_mux|out[14]~12 , alu_in2_mux|out[14]~12, Project2, 1
instance = comp, \alu|Mux17~0 , alu|Mux17~0, Project2, 1
instance = comp, \alu|Add0~57 , alu|Add0~57, Project2, 1
instance = comp, \alu|Add0~69 , alu|Add0~69, Project2, 1
instance = comp, \alu|Add1~73 , alu|Add1~73, Project2, 1
instance = comp, \alu|Mux17~1 , alu|Mux17~1, Project2, 1
instance = comp, \alu_in2_mux|out[15]~13 , alu_in2_mux|out[15]~13, Project2, 1
instance = comp, \reg_file|data[2][15] , reg_file|data[2][15], Project2, 1
instance = comp, \reg_file|data[0][15] , reg_file|data[0][15], Project2, 1
instance = comp, \reg_file|data[3][15]~feeder , reg_file|data[3][15]~feeder, Project2, 1
instance = comp, \reg_file|data[3][15] , reg_file|data[3][15], Project2, 1
instance = comp, \reg_file|Mux16~0 , reg_file|Mux16~0, Project2, 1
instance = comp, \reg_file|data[13][15] , reg_file|data[13][15], Project2, 1
instance = comp, \reg_file|data[15][15] , reg_file|data[15][15], Project2, 1
instance = comp, \reg_file|Mux16~3 , reg_file|Mux16~3, Project2, 1
instance = comp, \reg_file|data[5][15] , reg_file|data[5][15], Project2, 1
instance = comp, \reg_file|data[7][15] , reg_file|data[7][15], Project2, 1
instance = comp, \reg_file|data[6][15] , reg_file|data[6][15], Project2, 1
instance = comp, \reg_file|Mux16~1 , reg_file|Mux16~1, Project2, 1
instance = comp, \reg_file|data[10][15] , reg_file|data[10][15], Project2, 1
instance = comp, \reg_file|data[8][15] , reg_file|data[8][15], Project2, 1
instance = comp, \reg_file|data[11][15] , reg_file|data[11][15], Project2, 1
instance = comp, \reg_file|Mux16~2 , reg_file|Mux16~2, Project2, 1
instance = comp, \reg_file|Mux16~4 , reg_file|Mux16~4, Project2, 1
instance = comp, \alu|Mux16~2 , alu|Mux16~2, Project2, 1
instance = comp, \alu|Mux17~2 , alu|Mux17~2, Project2, 1
instance = comp, \pc_plus_4_adder|Add0~1 , pc_plus_4_adder|Add0~1, Project2, 1
instance = comp, \pc_plus_4_adder|Add0~49 , pc_plus_4_adder|Add0~49, Project2, 1
instance = comp, \pc_plus_4_adder|Add0~57 , pc_plus_4_adder|Add0~57, Project2, 1
instance = comp, \instMem|data~110 , instMem|data~110, Project2, 1
instance = comp, \pc_plus_4_adder|Add0~41 , pc_plus_4_adder|Add0~41, Project2, 1
instance = comp, \pc_plus_4_adder|Add0~9 , pc_plus_4_adder|Add0~9, Project2, 1
instance = comp, \pc_plus_4_adder|Add0~13 , pc_plus_4_adder|Add0~13, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~21 , pc_plus_4_plus_imm_adder|Add0~21, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~9 , pc_plus_4_plus_imm_adder|Add0~9, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~13 , pc_plus_4_plus_imm_adder|Add0~13, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~29 , pc_plus_4_plus_imm_adder|Add0~29, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~41 , pc_plus_4_plus_imm_adder|Add0~41, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~1 , pc_plus_4_plus_imm_adder|Add0~1, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~57 , pc_plus_4_plus_imm_adder|Add0~57, Project2, 1
instance = comp, \pc_mux|out[14]~19 , pc_mux|out[14]~19, Project2, 1
instance = comp, \alu|WideOr2~0 , alu|WideOr2~0, Project2, 1
instance = comp, \alu|Selector1~0 , alu|Selector1~0, Project2, 1
instance = comp, \alu|Mux31~1 , alu|Mux31~1, Project2, 1
instance = comp, \alu|Mux31~2 , alu|Mux31~2, Project2, 1
instance = comp, \reg_file|data[5][20] , reg_file|data[5][20], Project2, 1
instance = comp, \reg_file|data[7][20]~feeder , reg_file|data[7][20]~feeder, Project2, 1
instance = comp, \reg_file|data[7][20] , reg_file|data[7][20], Project2, 1
instance = comp, \reg_file|data[4][20] , reg_file|data[4][20], Project2, 1
instance = comp, \reg_file|data[6][20]~feeder , reg_file|data[6][20]~feeder, Project2, 1
instance = comp, \reg_file|data[6][20] , reg_file|data[6][20], Project2, 1
instance = comp, \reg_file|Mux43~1 , reg_file|Mux43~1, Project2, 1
instance = comp, \reg_file|data[8][20]~feeder , reg_file|data[8][20]~feeder, Project2, 1
instance = comp, \reg_file|data[8][20] , reg_file|data[8][20], Project2, 1
instance = comp, \reg_file|data[9][20]~feeder , reg_file|data[9][20]~feeder, Project2, 1
instance = comp, \reg_file|data[9][20] , reg_file|data[9][20], Project2, 1
instance = comp, \reg_file|data[10][20] , reg_file|data[10][20], Project2, 1
instance = comp, \reg_file|data[11][20] , reg_file|data[11][20], Project2, 1
instance = comp, \reg_file|Mux43~2 , reg_file|Mux43~2, Project2, 1
instance = comp, \reg_file|data[3][20] , reg_file|data[3][20], Project2, 1
instance = comp, \reg_file|data[0][20] , reg_file|data[0][20], Project2, 1
instance = comp, \reg_file|data[2][20]~feeder , reg_file|data[2][20]~feeder, Project2, 1
instance = comp, \reg_file|data[2][20] , reg_file|data[2][20], Project2, 1
instance = comp, \reg_file|Mux43~0 , reg_file|Mux43~0, Project2, 1
instance = comp, \reg_file|Mux43~4 , reg_file|Mux43~4, Project2, 1
instance = comp, \pc_plus_4_adder|Add0~85 , pc_plus_4_adder|Add0~85, Project2, 1
instance = comp, \alu_in2_mux|out[21]~25 , alu_in2_mux|out[21]~25, Project2, 1
instance = comp, \alu|Mux10~1 , alu|Mux10~1, Project2, 1
instance = comp, \reg_file|data[3][21]~feeder , reg_file|data[3][21]~feeder, Project2, 1
instance = comp, \reg_file|data[3][21] , reg_file|data[3][21], Project2, 1
instance = comp, \reg_file|data[1][21] , reg_file|data[1][21], Project2, 1
instance = comp, \reg_file|data[0][21] , reg_file|data[0][21], Project2, 1
instance = comp, \reg_file|Mux10~0 , reg_file|Mux10~0, Project2, 1
instance = comp, \reg_file|data[9][21] , reg_file|data[9][21], Project2, 1
instance = comp, \reg_file|data[10][21] , reg_file|data[10][21], Project2, 1
instance = comp, \reg_file|data[11][21] , reg_file|data[11][21], Project2, 1
instance = comp, \reg_file|Mux10~2 , reg_file|Mux10~2, Project2, 1
instance = comp, \reg_file|data[14][21] , reg_file|data[14][21], Project2, 1
instance = comp, \reg_file|data[12][21] , reg_file|data[12][21], Project2, 1
instance = comp, \reg_file|data[13][21] , reg_file|data[13][21], Project2, 1
instance = comp, \reg_file|Mux10~3 , reg_file|Mux10~3, Project2, 1
instance = comp, \reg_file|data[5][21] , reg_file|data[5][21], Project2, 1
instance = comp, \reg_file|data[4][21] , reg_file|data[4][21], Project2, 1
instance = comp, \reg_file|data[6][21] , reg_file|data[6][21], Project2, 1
instance = comp, \reg_file|Mux10~1 , reg_file|Mux10~1, Project2, 1
instance = comp, \reg_file|Mux10~4 , reg_file|Mux10~4, Project2, 1
instance = comp, \reg_file|data[15][19] , reg_file|data[15][19], Project2, 1
instance = comp, \reg_file|data[13][19] , reg_file|data[13][19], Project2, 1
instance = comp, \reg_file|Mux12~3 , reg_file|Mux12~3, Project2, 1
instance = comp, \reg_file|data[5][19]~feeder , reg_file|data[5][19]~feeder, Project2, 1
instance = comp, \reg_file|data[5][19] , reg_file|data[5][19], Project2, 1
instance = comp, \reg_file|data[7][19] , reg_file|data[7][19], Project2, 1
instance = comp, \reg_file|data[6][19] , reg_file|data[6][19], Project2, 1
instance = comp, \reg_file|data[4][19] , reg_file|data[4][19], Project2, 1
instance = comp, \reg_file|Mux12~1 , reg_file|Mux12~1, Project2, 1
instance = comp, \reg_file|data[2][19] , reg_file|data[2][19], Project2, 1
instance = comp, \reg_file|data[3][19] , reg_file|data[3][19], Project2, 1
instance = comp, \reg_file|data[1][19] , reg_file|data[1][19], Project2, 1
instance = comp, \reg_file|Mux12~0 , reg_file|Mux12~0, Project2, 1
instance = comp, \reg_file|data[8][19]~feeder , reg_file|data[8][19]~feeder, Project2, 1
instance = comp, \reg_file|data[8][19] , reg_file|data[8][19], Project2, 1
instance = comp, \reg_file|data[9][19]~feeder , reg_file|data[9][19]~feeder, Project2, 1
instance = comp, \reg_file|data[9][19] , reg_file|data[9][19], Project2, 1
instance = comp, \reg_file|data[10][19]~feeder , reg_file|data[10][19]~feeder, Project2, 1
instance = comp, \reg_file|data[10][19] , reg_file|data[10][19], Project2, 1
instance = comp, \reg_file|data[11][19] , reg_file|data[11][19], Project2, 1
instance = comp, \reg_file|Mux12~2 , reg_file|Mux12~2, Project2, 1
instance = comp, \reg_file|Mux12~4 , reg_file|Mux12~4, Project2, 1
instance = comp, \reg_file|data[12][18] , reg_file|data[12][18], Project2, 1
instance = comp, \reg_file|data[4][18] , reg_file|data[4][18], Project2, 1
instance = comp, \reg_file|data[8][18] , reg_file|data[8][18], Project2, 1
instance = comp, \reg_file|Mux13~0 , reg_file|Mux13~0, Project2, 1
instance = comp, \reg_file|data[11][18] , reg_file|data[11][18], Project2, 1
instance = comp, \reg_file|data[3][18] , reg_file|data[3][18], Project2, 1
instance = comp, \reg_file|data[15][18] , reg_file|data[15][18], Project2, 1
instance = comp, \reg_file|data[7][18]~feeder , reg_file|data[7][18]~feeder, Project2, 1
instance = comp, \reg_file|data[7][18] , reg_file|data[7][18], Project2, 1
instance = comp, \reg_file|Mux13~3 , reg_file|Mux13~3, Project2, 1
instance = comp, \reg_file|data[2][18]~feeder , reg_file|data[2][18]~feeder, Project2, 1
instance = comp, \reg_file|data[2][18] , reg_file|data[2][18], Project2, 1
instance = comp, \reg_file|data[6][18] , reg_file|data[6][18], Project2, 1
instance = comp, \reg_file|data[14][18] , reg_file|data[14][18], Project2, 1
instance = comp, \reg_file|Mux13~2 , reg_file|Mux13~2, Project2, 1
instance = comp, \reg_file|Mux13~4 , reg_file|Mux13~4, Project2, 1
instance = comp, \reg_file|data[13][17] , reg_file|data[13][17], Project2, 1
instance = comp, \reg_file|data[1][17] , reg_file|data[1][17], Project2, 1
instance = comp, \reg_file|data[9][17] , reg_file|data[9][17], Project2, 1
instance = comp, \reg_file|Mux46~1 , reg_file|Mux46~1, Project2, 1
instance = comp, \reg_file|data[4][17] , reg_file|data[4][17], Project2, 1
instance = comp, \reg_file|data[0][17] , reg_file|data[0][17], Project2, 1
instance = comp, \reg_file|data[12][17]~feeder , reg_file|data[12][17]~feeder, Project2, 1
instance = comp, \reg_file|data[12][17] , reg_file|data[12][17], Project2, 1
instance = comp, \reg_file|Mux46~0 , reg_file|Mux46~0, Project2, 1
instance = comp, \reg_file|data[10][17] , reg_file|data[10][17], Project2, 1
instance = comp, \reg_file|data[2][17]~feeder , reg_file|data[2][17]~feeder, Project2, 1
instance = comp, \reg_file|data[2][17] , reg_file|data[2][17], Project2, 1
instance = comp, \reg_file|data[6][17] , reg_file|data[6][17], Project2, 1
instance = comp, \reg_file|Mux46~2 , reg_file|Mux46~2, Project2, 1
instance = comp, \reg_file|data[3][17] , reg_file|data[3][17], Project2, 1
instance = comp, \reg_file|data[7][17] , reg_file|data[7][17], Project2, 1
instance = comp, \reg_file|data[15][17] , reg_file|data[15][17], Project2, 1
instance = comp, \reg_file|Mux46~3 , reg_file|Mux46~3, Project2, 1
instance = comp, \reg_file|Mux46~4 , reg_file|Mux46~4, Project2, 1
instance = comp, \reg_file|data[8][16]~feeder , reg_file|data[8][16]~feeder, Project2, 1
instance = comp, \reg_file|data[8][16] , reg_file|data[8][16], Project2, 1
instance = comp, \alu_in2_mux|out[0]~7 , alu_in2_mux|out[0]~7, Project2, 1
instance = comp, \reg_file|data[1][16]~feeder , reg_file|data[1][16]~feeder, Project2, 1
instance = comp, \reg_file|data[1][16] , reg_file|data[1][16], Project2, 1
instance = comp, \reg_file|data[0][16] , reg_file|data[0][16], Project2, 1
instance = comp, \reg_file|data[2][16] , reg_file|data[2][16], Project2, 1
instance = comp, \reg_file|Mux47~0 , reg_file|Mux47~0, Project2, 1
instance = comp, \reg_file|data[6][16] , reg_file|data[6][16], Project2, 1
instance = comp, \reg_file|data[5][16] , reg_file|data[5][16], Project2, 1
instance = comp, \reg_file|Mux47~1 , reg_file|Mux47~1, Project2, 1
instance = comp, \reg_file|data[9][16]~feeder , reg_file|data[9][16]~feeder, Project2, 1
instance = comp, \reg_file|data[9][16] , reg_file|data[9][16], Project2, 1
instance = comp, \reg_file|data[11][16] , reg_file|data[11][16], Project2, 1
instance = comp, \reg_file|Mux47~2 , reg_file|Mux47~2, Project2, 1
instance = comp, \reg_file|data[12][16] , reg_file|data[12][16], Project2, 1
instance = comp, \reg_file|data[13][16]~feeder , reg_file|data[13][16]~feeder, Project2, 1
instance = comp, \reg_file|data[13][16] , reg_file|data[13][16], Project2, 1
instance = comp, \reg_file|data[15][16] , reg_file|data[15][16], Project2, 1
instance = comp, \reg_file|Mux47~3 , reg_file|Mux47~3, Project2, 1
instance = comp, \reg_file|Mux47~4 , reg_file|Mux47~4, Project2, 1
instance = comp, \alu_in2_mux|out[16]~10 , alu_in2_mux|out[16]~10, Project2, 1
instance = comp, \alu|Add0~81 , alu|Add0~81, Project2, 1
instance = comp, \alu|Mux15~0 , alu|Mux15~0, Project2, 1
instance = comp, \alu|Mux15~1 , alu|Mux15~1, Project2, 1
instance = comp, \alu|Mux15~2 , alu|Mux15~2, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~69 , pc_plus_4_plus_imm_adder|Add0~69, Project2, 1
instance = comp, \pc_mux|out[16]~22 , pc_mux|out[16]~22, Project2, 1
instance = comp, \pc|dataOut[16] , pc|dataOut[16], Project2, 1
instance = comp, \pc_plus_4_adder|Add0~61 , pc_plus_4_adder|Add0~61, Project2, 1
instance = comp, \pc_plus_4_adder|Add0~69 , pc_plus_4_adder|Add0~69, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a12 , dataMem|data_rtl_0|auto_generated|ram_block1a12, Project2, 1
instance = comp, \rf_wrt_data_mux|out[16]~40 , rf_wrt_data_mux|out[16]~40, Project2, 1
instance = comp, \reg_file|data[4][16] , reg_file|data[4][16], Project2, 1
instance = comp, \reg_file|Mux15~0 , reg_file|Mux15~0, Project2, 1
instance = comp, \reg_file|data[7][16] , reg_file|data[7][16], Project2, 1
instance = comp, \reg_file|data[3][16] , reg_file|data[3][16], Project2, 1
instance = comp, \reg_file|Mux15~3 , reg_file|Mux15~3, Project2, 1
instance = comp, \reg_file|Mux15~1 , reg_file|Mux15~1, Project2, 1
instance = comp, \reg_file|data[14][16] , reg_file|data[14][16], Project2, 1
instance = comp, \reg_file|data[10][16] , reg_file|data[10][16], Project2, 1
instance = comp, \reg_file|Mux15~2 , reg_file|Mux15~2, Project2, 1
instance = comp, \reg_file|Mux15~4 , reg_file|Mux15~4, Project2, 1
instance = comp, \alu|Add0~89 , alu|Add0~89, Project2, 1
instance = comp, \alu|Add0~93 , alu|Add0~93, Project2, 1
instance = comp, \alu|Add0~97 , alu|Add0~97, Project2, 1
instance = comp, \alu|Mux10~0 , alu|Mux10~0, Project2, 1
instance = comp, \alu|Mux10~2 , alu|Mux10~2, Project2, 1
instance = comp, \reg_file|data[5][23] , reg_file|data[5][23], Project2, 1
instance = comp, \reg_file|data[6][23] , reg_file|data[6][23], Project2, 1
instance = comp, \reg_file|data[7][23] , reg_file|data[7][23], Project2, 1
instance = comp, \reg_file|Mux8~1 , reg_file|Mux8~1, Project2, 1
instance = comp, \reg_file|data[11][23] , reg_file|data[11][23], Project2, 1
instance = comp, \reg_file|data[10][23]~feeder , reg_file|data[10][23]~feeder, Project2, 1
instance = comp, \reg_file|data[10][23] , reg_file|data[10][23], Project2, 1
instance = comp, \reg_file|data[9][23]~feeder , reg_file|data[9][23]~feeder, Project2, 1
instance = comp, \reg_file|data[9][23] , reg_file|data[9][23], Project2, 1
instance = comp, \reg_file|Mux8~2 , reg_file|Mux8~2, Project2, 1
instance = comp, \reg_file|data[12][23] , reg_file|data[12][23], Project2, 1
instance = comp, \reg_file|data[13][23] , reg_file|data[13][23], Project2, 1
instance = comp, \reg_file|Mux8~3 , reg_file|Mux8~3, Project2, 1
instance = comp, \reg_file|Mux8~4 , reg_file|Mux8~4, Project2, 1
instance = comp, \reg_file|data[12][22] , reg_file|data[12][22], Project2, 1
instance = comp, \reg_file|data[13][22]~feeder , reg_file|data[13][22]~feeder, Project2, 1
instance = comp, \reg_file|data[13][22] , reg_file|data[13][22], Project2, 1
instance = comp, \reg_file|data[14][22] , reg_file|data[14][22], Project2, 1
instance = comp, \reg_file|data[15][22] , reg_file|data[15][22], Project2, 1
instance = comp, \reg_file|Mux41~3 , reg_file|Mux41~3, Project2, 1
instance = comp, \reg_file|data[8][22] , reg_file|data[8][22], Project2, 1
instance = comp, \reg_file|data[9][22]~feeder , reg_file|data[9][22]~feeder, Project2, 1
instance = comp, \reg_file|data[9][22] , reg_file|data[9][22], Project2, 1
instance = comp, \reg_file|data[10][22] , reg_file|data[10][22], Project2, 1
instance = comp, \reg_file|Mux41~2 , reg_file|Mux41~2, Project2, 1
instance = comp, \reg_file|data[7][22]~feeder , reg_file|data[7][22]~feeder, Project2, 1
instance = comp, \reg_file|data[7][22] , reg_file|data[7][22], Project2, 1
instance = comp, \reg_file|data[4][22]~feeder , reg_file|data[4][22]~feeder, Project2, 1
instance = comp, \reg_file|data[4][22] , reg_file|data[4][22], Project2, 1
instance = comp, \reg_file|data[6][22] , reg_file|data[6][22], Project2, 1
instance = comp, \reg_file|Mux41~1 , reg_file|Mux41~1, Project2, 1
instance = comp, \reg_file|Mux41~4 , reg_file|Mux41~4, Project2, 1
instance = comp, \alu|Add1~81 , alu|Add1~81, Project2, 1
instance = comp, \alu|Add1~97 , alu|Add1~97, Project2, 1
instance = comp, \alu|Add1~109 , alu|Add1~109, Project2, 1
instance = comp, \alu_in2_mux|out[22]~26 , alu_in2_mux|out[22]~26, Project2, 1
instance = comp, \alu|Mux9~0 , alu|Mux9~0, Project2, 1
instance = comp, \reg_file|data[1][24]~feeder , reg_file|data[1][24]~feeder, Project2, 1
instance = comp, \reg_file|data[1][24] , reg_file|data[1][24], Project2, 1
instance = comp, \reg_file|data[3][24]~feeder , reg_file|data[3][24]~feeder, Project2, 1
instance = comp, \reg_file|data[3][24] , reg_file|data[3][24], Project2, 1
instance = comp, \reg_file|data[0][24]~feeder , reg_file|data[0][24]~feeder, Project2, 1
instance = comp, \reg_file|data[0][24] , reg_file|data[0][24], Project2, 1
instance = comp, \reg_file|data[2][24] , reg_file|data[2][24], Project2, 1
instance = comp, \reg_file|Mux39~0 , reg_file|Mux39~0, Project2, 1
instance = comp, \reg_file|data[12][24]~feeder , reg_file|data[12][24]~feeder, Project2, 1
instance = comp, \reg_file|data[12][24] , reg_file|data[12][24], Project2, 1
instance = comp, \reg_file|data[14][24] , reg_file|data[14][24], Project2, 1
instance = comp, \reg_file|data[15][24] , reg_file|data[15][24], Project2, 1
instance = comp, \reg_file|Mux39~3 , reg_file|Mux39~3, Project2, 1
instance = comp, \reg_file|data[8][24]~feeder , reg_file|data[8][24]~feeder, Project2, 1
instance = comp, \reg_file|data[8][24] , reg_file|data[8][24], Project2, 1
instance = comp, \reg_file|data[10][24]~feeder , reg_file|data[10][24]~feeder, Project2, 1
instance = comp, \reg_file|data[10][24] , reg_file|data[10][24], Project2, 1
instance = comp, \reg_file|data[11][24]~feeder , reg_file|data[11][24]~feeder, Project2, 1
instance = comp, \reg_file|data[11][24] , reg_file|data[11][24], Project2, 1
instance = comp, \reg_file|Mux39~2 , reg_file|Mux39~2, Project2, 1
instance = comp, \reg_file|data[7][24] , reg_file|data[7][24], Project2, 1
instance = comp, \reg_file|data[6][24] , reg_file|data[6][24], Project2, 1
instance = comp, \reg_file|data[4][24] , reg_file|data[4][24], Project2, 1
instance = comp, \reg_file|Mux39~1 , reg_file|Mux39~1, Project2, 1
instance = comp, \reg_file|Mux39~4 , reg_file|Mux39~4, Project2, 1
instance = comp, \reg_file|data[4][25]~feeder , reg_file|data[4][25]~feeder, Project2, 1
instance = comp, \reg_file|data[4][25] , reg_file|data[4][25], Project2, 1
instance = comp, \reg_file|data[3][25] , reg_file|data[3][25], Project2, 1
instance = comp, \reg_file|data[1][25] , reg_file|data[1][25], Project2, 1
instance = comp, \reg_file|data[2][25] , reg_file|data[2][25], Project2, 1
instance = comp, \reg_file|Mux6~0 , reg_file|Mux6~0, Project2, 1
instance = comp, \reg_file|data[6][25] , reg_file|data[6][25], Project2, 1
instance = comp, \reg_file|data[5][25] , reg_file|data[5][25], Project2, 1
instance = comp, \reg_file|Mux6~1 , reg_file|Mux6~1, Project2, 1
instance = comp, \reg_file|data[9][25]~feeder , reg_file|data[9][25]~feeder, Project2, 1
instance = comp, \reg_file|data[9][25] , reg_file|data[9][25], Project2, 1
instance = comp, \reg_file|data[11][25] , reg_file|data[11][25], Project2, 1
instance = comp, \reg_file|Mux6~2 , reg_file|Mux6~2, Project2, 1
instance = comp, \reg_file|data[14][25] , reg_file|data[14][25], Project2, 1
instance = comp, \reg_file|data[15][25] , reg_file|data[15][25], Project2, 1
instance = comp, \reg_file|data[12][25] , reg_file|data[12][25], Project2, 1
instance = comp, \reg_file|data[13][25] , reg_file|data[13][25], Project2, 1
instance = comp, \reg_file|Mux6~3 , reg_file|Mux6~3, Project2, 1
instance = comp, \reg_file|Mux6~4 , reg_file|Mux6~4, Project2, 1
instance = comp, \alu_in2_mux|out[25]~27 , alu_in2_mux|out[25]~27, Project2, 1
instance = comp, \alu|Mux6~1 , alu|Mux6~1, Project2, 1
instance = comp, \alu|Mux6~2 , alu|Mux6~2, Project2, 1
instance = comp, \alu|Add0~101 , alu|Add0~101, Project2, 1
instance = comp, \alu|Add0~113 , alu|Add0~113, Project2, 1
instance = comp, \alu|Add1~113 , alu|Add1~113, Project2, 1
instance = comp, \alu|Add1~117 , alu|Add1~117, Project2, 1
instance = comp, \alu|Mux6~0 , alu|Mux6~0, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a22 , dataMem|data_rtl_0|auto_generated|ram_block1a22, Project2, 1
instance = comp, \rf_wrt_data_mux|out[25]~57 , rf_wrt_data_mux|out[25]~57, Project2, 1
instance = comp, \reg_file|data[8][25] , reg_file|data[8][25], Project2, 1
instance = comp, \reg_file|data[0][25]~feeder , reg_file|data[0][25]~feeder, Project2, 1
instance = comp, \reg_file|data[0][25] , reg_file|data[0][25], Project2, 1
instance = comp, \reg_file|Mux38~0 , reg_file|Mux38~0, Project2, 1
instance = comp, \reg_file|data[7][25]~feeder , reg_file|data[7][25]~feeder, Project2, 1
instance = comp, \reg_file|data[7][25] , reg_file|data[7][25], Project2, 1
instance = comp, \reg_file|Mux38~3 , reg_file|Mux38~3, Project2, 1
instance = comp, \reg_file|data[10][25]~feeder , reg_file|data[10][25]~feeder, Project2, 1
instance = comp, \reg_file|data[10][25] , reg_file|data[10][25], Project2, 1
instance = comp, \reg_file|Mux38~2 , reg_file|Mux38~2, Project2, 1
instance = comp, \reg_file|Mux38~1 , reg_file|Mux38~1, Project2, 1
instance = comp, \reg_file|Mux38~4 , reg_file|Mux38~4, Project2, 1
instance = comp, \rf_wrt_data_mux|out[22]~69 , rf_wrt_data_mux|out[22]~69, Project2, 1
instance = comp, \reg_file|data[2][22]~feeder , reg_file|data[2][22]~feeder, Project2, 1
instance = comp, \reg_file|data[2][22] , reg_file|data[2][22], Project2, 1
instance = comp, \reg_file|Mux9~2 , reg_file|Mux9~2, Project2, 1
instance = comp, \reg_file|data[5][22] , reg_file|data[5][22], Project2, 1
instance = comp, \reg_file|data[1][22]~feeder , reg_file|data[1][22]~feeder, Project2, 1
instance = comp, \reg_file|data[1][22] , reg_file|data[1][22], Project2, 1
instance = comp, \reg_file|Mux9~1 , reg_file|Mux9~1, Project2, 1
instance = comp, \reg_file|data[11][22]~feeder , reg_file|data[11][22]~feeder, Project2, 1
instance = comp, \reg_file|data[11][22] , reg_file|data[11][22], Project2, 1
instance = comp, \reg_file|data[3][22]~feeder , reg_file|data[3][22]~feeder, Project2, 1
instance = comp, \reg_file|data[3][22] , reg_file|data[3][22], Project2, 1
instance = comp, \reg_file|Mux9~3 , reg_file|Mux9~3, Project2, 1
instance = comp, \reg_file|Mux9~4 , reg_file|Mux9~4, Project2, 1
instance = comp, \alu_in2_mux|out[23]~34 , alu_in2_mux|out[23]~34, Project2, 1
instance = comp, \alu|Mux8~0 , alu|Mux8~0, Project2, 1
instance = comp, \pc_plus_4_adder|Add0~89 , pc_plus_4_adder|Add0~89, Project2, 1
instance = comp, \alu|Mux8~1 , alu|Mux8~1, Project2, 1
instance = comp, \alu|Mux8~2 , alu|Mux8~2, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a18 , dataMem|data_rtl_0|auto_generated|ram_block1a18, Project2, 1
instance = comp, \rf_wrt_data_mux|out[23]~73 , rf_wrt_data_mux|out[23]~73, Project2, 1
instance = comp, \reg_file|data[15][23] , reg_file|data[15][23], Project2, 1
instance = comp, \reg_file|data[3][23] , reg_file|data[3][23], Project2, 1
instance = comp, \reg_file|Mux40~3 , reg_file|Mux40~3, Project2, 1
instance = comp, \reg_file|data[8][23] , reg_file|data[8][23], Project2, 1
instance = comp, \reg_file|data[4][23]~feeder , reg_file|data[4][23]~feeder, Project2, 1
instance = comp, \reg_file|data[4][23] , reg_file|data[4][23], Project2, 1
instance = comp, \reg_file|Mux40~0 , reg_file|Mux40~0, Project2, 1
instance = comp, \reg_file|data[1][23] , reg_file|data[1][23], Project2, 1
instance = comp, \reg_file|Mux40~1 , reg_file|Mux40~1, Project2, 1
instance = comp, \reg_file|data[2][23] , reg_file|data[2][23], Project2, 1
instance = comp, \reg_file|data[14][23] , reg_file|data[14][23], Project2, 1
instance = comp, \reg_file|Mux40~2 , reg_file|Mux40~2, Project2, 1
instance = comp, \reg_file|Mux40~4 , reg_file|Mux40~4, Project2, 1
instance = comp, \rf_wrt_data_mux|out[21]~44 , rf_wrt_data_mux|out[21]~44, Project2, 1
instance = comp, \reg_file|data[2][21] , reg_file|data[2][21], Project2, 1
instance = comp, \reg_file|Mux42~2 , reg_file|Mux42~2, Project2, 1
instance = comp, \reg_file|Mux42~1 , reg_file|Mux42~1, Project2, 1
instance = comp, \reg_file|data[15][21] , reg_file|data[15][21], Project2, 1
instance = comp, \reg_file|data[7][21] , reg_file|data[7][21], Project2, 1
instance = comp, \reg_file|Mux42~3 , reg_file|Mux42~3, Project2, 1
instance = comp, \reg_file|Mux42~4 , reg_file|Mux42~4, Project2, 1
instance = comp, \alu_in2_mux|out[19]~33 , alu_in2_mux|out[19]~33, Project2, 1
instance = comp, \alu|Mux12~2 , alu|Mux12~2, Project2, 1
instance = comp, \alu|Mux12~3 , alu|Mux12~3, Project2, 1
instance = comp, \alu|Mux12~4 , alu|Mux12~4, Project2, 1
instance = comp, \rf_wrt_data_mux|out[19]~42 , rf_wrt_data_mux|out[19]~42, Project2, 1
instance = comp, \reg_file|data[12][19] , reg_file|data[12][19], Project2, 1
instance = comp, \reg_file|data[0][19] , reg_file|data[0][19], Project2, 1
instance = comp, \reg_file|Mux44~0 , reg_file|Mux44~0, Project2, 1
instance = comp, \reg_file|Mux44~3 , reg_file|Mux44~3, Project2, 1
instance = comp, \reg_file|data[14][19] , reg_file|data[14][19], Project2, 1
instance = comp, \reg_file|Mux44~2 , reg_file|Mux44~2, Project2, 1
instance = comp, \reg_file|Mux44~4 , reg_file|Mux44~4, Project2, 1
instance = comp, \rf_wrt_data_mux|out[18]~41 , rf_wrt_data_mux|out[18]~41, Project2, 1
instance = comp, \reg_file|data[0][18] , reg_file|data[0][18], Project2, 1
instance = comp, \reg_file|data[1][18] , reg_file|data[1][18], Project2, 1
instance = comp, \reg_file|Mux45~0 , reg_file|Mux45~0, Project2, 1
instance = comp, \reg_file|data[10][18] , reg_file|data[10][18], Project2, 1
instance = comp, \reg_file|data[9][18] , reg_file|data[9][18], Project2, 1
instance = comp, \reg_file|Mux45~2 , reg_file|Mux45~2, Project2, 1
instance = comp, \reg_file|data[13][18] , reg_file|data[13][18], Project2, 1
instance = comp, \reg_file|Mux45~3 , reg_file|Mux45~3, Project2, 1
instance = comp, \reg_file|Mux45~4 , reg_file|Mux45~4, Project2, 1
instance = comp, \alu_in2_mux|out[20]~24 , alu_in2_mux|out[20]~24, Project2, 1
instance = comp, \alu|Mux11~1 , alu|Mux11~1, Project2, 1
instance = comp, \alu|Mux11~0 , alu|Mux11~0, Project2, 1
instance = comp, \alu|Mux11~2 , alu|Mux11~2, Project2, 1
instance = comp, \rf_wrt_data_mux|out[20]~43 , rf_wrt_data_mux|out[20]~43, Project2, 1
instance = comp, \reg_file|data[1][20] , reg_file|data[1][20], Project2, 1
instance = comp, \reg_file|data[13][20] , reg_file|data[13][20], Project2, 1
instance = comp, \reg_file|Mux11~1 , reg_file|Mux11~1, Project2, 1
instance = comp, \reg_file|Mux11~3 , reg_file|Mux11~3, Project2, 1
instance = comp, \reg_file|Mux11~2 , reg_file|Mux11~2, Project2, 1
instance = comp, \reg_file|Mux11~4 , reg_file|Mux11~4, Project2, 1
instance = comp, \alu|Mux31~4 , alu|Mux31~4, Project2, 1
instance = comp, \alu|Mux31~5 , alu|Mux31~5, Project2, 1
instance = comp, \alu|Mux31~6 , alu|Mux31~6, Project2, 1
instance = comp, \alu|Mux31~3 , alu|Mux31~3, Project2, 1
instance = comp, \alu|Mux31~7 , alu|Mux31~7, Project2, 1
instance = comp, \alu|Mux31~19 , alu|Mux31~19, Project2, 1
instance = comp, \alu|Mux31~0 , alu|Mux31~0, Project2, 1
instance = comp, \alu|Mux31~8 , alu|Mux31~8, Project2, 1
instance = comp, \alu|Mux31~11 , alu|Mux31~11, Project2, 1
instance = comp, \alu_in2_mux|out[31]~9 , alu_in2_mux|out[31]~9, Project2, 1
instance = comp, \alu_in2_mux|out[30]~8 , alu_in2_mux|out[30]~8, Project2, 1
instance = comp, \alu|Equal0~0 , alu|Equal0~0, Project2, 1
instance = comp, \alu_in2_mux|out[28]~30 , alu_in2_mux|out[28]~30, Project2, 1
instance = comp, \alu|LessThan1~21 , alu|LessThan1~21, Project2, 1
instance = comp, \alu|LessThan0~0 , alu|LessThan0~0, Project2, 1
instance = comp, \alu|Equal0~6 , alu|Equal0~6, Project2, 1
instance = comp, \alu|Equal0~7 , alu|Equal0~7, Project2, 1
instance = comp, \alu|Equal0~5 , alu|Equal0~5, Project2, 1
instance = comp, \alu|LessThan0~2 , alu|LessThan0~2, Project2, 1
instance = comp, \alu_in2_mux|out[24]~31 , alu_in2_mux|out[24]~31, Project2, 1
instance = comp, \alu|LessThan1~22 , alu|LessThan1~22, Project2, 1
instance = comp, \alu|Equal0~8 , alu|Equal0~8, Project2, 1
instance = comp, \alu|LessThan1~23 , alu|LessThan1~23, Project2, 1
instance = comp, \alu|LessThan1~20 , alu|LessThan1~20, Project2, 1
instance = comp, \alu|LessThan1~24 , alu|LessThan1~24, Project2, 1
instance = comp, \alu|LessThan1~25 , alu|LessThan1~25, Project2, 1
instance = comp, \alu|Equal0~4 , alu|Equal0~4, Project2, 1
instance = comp, \alu|Equal0~9 , alu|Equal0~9, Project2, 1
instance = comp, \alu|Equal0~1 , alu|Equal0~1, Project2, 1
instance = comp, \alu|Equal0~2 , alu|Equal0~2, Project2, 1
instance = comp, \alu|LessThan1~3 , alu|LessThan1~3, Project2, 1
instance = comp, \alu|Equal0~3 , alu|Equal0~3, Project2, 1
instance = comp, \alu|LessThan0~1 , alu|LessThan0~1, Project2, 1
instance = comp, \alu|Equal0~10 , alu|Equal0~10, Project2, 1
instance = comp, \alu|Equal0~11 , alu|Equal0~11, Project2, 1
instance = comp, \alu|Equal0~12 , alu|Equal0~12, Project2, 1
instance = comp, \alu|Equal0~14 , alu|Equal0~14, Project2, 1
instance = comp, \alu|Mux31~9 , alu|Mux31~9, Project2, 1
instance = comp, \alu|Mux31~10 , alu|Mux31~10, Project2, 1
instance = comp, \alu|Mux31~14 , alu|Mux31~14, Project2, 1
instance = comp, \alu|Mux31~15 , alu|Mux31~15, Project2, 1
instance = comp, \alu|LessThan1~16 , alu|LessThan1~16, Project2, 1
instance = comp, \alu|LessThan1~17 , alu|LessThan1~17, Project2, 1
instance = comp, \alu|LessThan1~13 , alu|LessThan1~13, Project2, 1
instance = comp, \alu|LessThan1~1 , alu|LessThan1~1, Project2, 1
instance = comp, \alu|LessThan1~0 , alu|LessThan1~0, Project2, 1
instance = comp, \alu|LessThan1~15 , alu|LessThan1~15, Project2, 1
instance = comp, \alu_in2_mux|out[17]~11 , alu_in2_mux|out[17]~11, Project2, 1
instance = comp, \alu|LessThan1~2 , alu|LessThan1~2, Project2, 1
instance = comp, \alu|LessThan1~18 , alu|LessThan1~18, Project2, 1
instance = comp, \alu_in2_mux|out[1]~23 , alu_in2_mux|out[1]~23, Project2, 1
instance = comp, \alu|LessThan1~4 , alu|LessThan1~4, Project2, 1
instance = comp, \alu|LessThan1~5 , alu|LessThan1~5, Project2, 1
instance = comp, \alu|LessThan1~6 , alu|LessThan1~6, Project2, 1
instance = comp, \alu|LessThan1~9 , alu|LessThan1~9, Project2, 1
instance = comp, \alu|LessThan1~8 , alu|LessThan1~8, Project2, 1
instance = comp, \alu|LessThan1~10 , alu|LessThan1~10, Project2, 1
instance = comp, \alu|LessThan1~11 , alu|LessThan1~11, Project2, 1
instance = comp, \alu|LessThan1~12 , alu|LessThan1~12, Project2, 1
instance = comp, \alu|LessThan1~19 , alu|LessThan1~19, Project2, 1
instance = comp, \alu|Mux31~16 , alu|Mux31~16, Project2, 1
instance = comp, \alu|LessThan0~24 , alu|LessThan0~24, Project2, 1
instance = comp, \alu|Mux19~2 , alu|Mux19~2, Project2, 1
instance = comp, \alu|LessThan0~22 , alu|LessThan0~22, Project2, 1
instance = comp, \alu|LessThan0~20 , alu|LessThan0~20, Project2, 1
instance = comp, \alu|LessThan0~19 , alu|LessThan0~19, Project2, 1
instance = comp, \alu|LessThan0~23 , alu|LessThan0~23, Project2, 1
instance = comp, \alu|LessThan0~13 , alu|LessThan0~13, Project2, 1
instance = comp, \alu|LessThan0~14 , alu|LessThan0~14, Project2, 1
instance = comp, \alu|LessThan0~12 , alu|LessThan0~12, Project2, 1
instance = comp, \alu|LessThan0~17 , alu|LessThan0~17, Project2, 1
instance = comp, \alu|LessThan0~8 , alu|LessThan0~8, Project2, 1
instance = comp, \alu|LessThan0~7 , alu|LessThan0~7, Project2, 1
instance = comp, \alu|LessThan0~6 , alu|LessThan0~6, Project2, 1
instance = comp, \alu|LessThan0~9 , alu|LessThan0~9, Project2, 1
instance = comp, \alu|LessThan0~3 , alu|LessThan0~3, Project2, 1
instance = comp, \alu|LessThan0~5 , alu|LessThan0~5, Project2, 1
instance = comp, \alu|LessThan0~10 , alu|LessThan0~10, Project2, 1
instance = comp, \alu|LessThan0~11 , alu|LessThan0~11, Project2, 1
instance = comp, \alu|LessThan0~18 , alu|LessThan0~18, Project2, 1
instance = comp, \alu|Mux31~13 , alu|Mux31~13, Project2, 1
instance = comp, \alu|Mux31~18 , alu|Mux31~18, Project2, 1
instance = comp, \alu|Selector1~1 , alu|Selector1~1, Project2, 1
instance = comp, \alu|branch_result , alu|branch_result, Project2, 1
instance = comp, \controller|WideOr4~1 , controller|WideOr4~1, Project2, 1
instance = comp, \pc|dataOut[28]~0 , pc|dataOut[28]~0, Project2, 1
instance = comp, \pc|dataOut[14] , pc|dataOut[14], Project2, 1
instance = comp, \rf_wrt_data_mux|out[15]~38 , rf_wrt_data_mux|out[15]~38, Project2, 1
instance = comp, \reg_file|data[12][15] , reg_file|data[12][15], Project2, 1
instance = comp, \reg_file|data[4][15]~feeder , reg_file|data[4][15]~feeder, Project2, 1
instance = comp, \reg_file|data[4][15] , reg_file|data[4][15], Project2, 1
instance = comp, \reg_file|Mux48~0 , reg_file|Mux48~0, Project2, 1
instance = comp, \reg_file|Mux48~3 , reg_file|Mux48~3, Project2, 1
instance = comp, \reg_file|data[14][15] , reg_file|data[14][15], Project2, 1
instance = comp, \reg_file|Mux48~2 , reg_file|Mux48~2, Project2, 1
instance = comp, \reg_file|Mux48~4 , reg_file|Mux48~4, Project2, 1
instance = comp, \rf_wrt_data_mux|out[14]~37 , rf_wrt_data_mux|out[14]~37, Project2, 1
instance = comp, \reg_file|data[11][14] , reg_file|data[11][14], Project2, 1
instance = comp, \reg_file|data[10][14] , reg_file|data[10][14], Project2, 1
instance = comp, \reg_file|Mux49~2 , reg_file|Mux49~2, Project2, 1
instance = comp, \reg_file|data[1][14] , reg_file|data[1][14], Project2, 1
instance = comp, \reg_file|Mux49~0 , reg_file|Mux49~0, Project2, 1
instance = comp, \reg_file|Mux49~3 , reg_file|Mux49~3, Project2, 1
instance = comp, \reg_file|Mux49~1 , reg_file|Mux49~1, Project2, 1
instance = comp, \reg_file|Mux49~4 , reg_file|Mux49~4, Project2, 1
instance = comp, \rf_wrt_data_mux|out[17]~39 , rf_wrt_data_mux|out[17]~39, Project2, 1
instance = comp, \reg_file|data[5][17] , reg_file|data[5][17], Project2, 1
instance = comp, \reg_file|Mux14~1 , reg_file|Mux14~1, Project2, 1
instance = comp, \reg_file|Mux14~3 , reg_file|Mux14~3, Project2, 1
instance = comp, \reg_file|data[11][17] , reg_file|data[11][17], Project2, 1
instance = comp, \reg_file|data[8][17] , reg_file|data[8][17], Project2, 1
instance = comp, \reg_file|Mux14~2 , reg_file|Mux14~2, Project2, 1
instance = comp, \reg_file|Mux14~0 , reg_file|Mux14~0, Project2, 1
instance = comp, \reg_file|Mux14~4 , reg_file|Mux14~4, Project2, 1
instance = comp, \alu|Mux14~0 , alu|Mux14~0, Project2, 1
instance = comp, \alu|Mux14~1 , alu|Mux14~1, Project2, 1
instance = comp, \alu|Mux14~2 , alu|Mux14~2, Project2, 1
instance = comp, \pc_plus_4_adder|Add0~65 , pc_plus_4_adder|Add0~65, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~65 , pc_plus_4_plus_imm_adder|Add0~65, Project2, 1
instance = comp, \pc_mux|out[17]~21 , pc_mux|out[17]~21, Project2, 1
instance = comp, \pc|dataOut[17] , pc|dataOut[17], Project2, 1
instance = comp, \pc_plus_4_adder|Add0~73 , pc_plus_4_adder|Add0~73, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~73 , pc_plus_4_plus_imm_adder|Add0~73, Project2, 1
instance = comp, \alu_in2_mux|out[18]~32 , alu_in2_mux|out[18]~32, Project2, 1
instance = comp, \alu|Mux13~1 , alu|Mux13~1, Project2, 1
instance = comp, \alu|Mux13~2 , alu|Mux13~2, Project2, 1
instance = comp, \pc_mux|out[18]~23 , pc_mux|out[18]~23, Project2, 1
instance = comp, \pc|dataOut[18] , pc|dataOut[18], Project2, 1
instance = comp, \pc_plus_4_adder|Add0~77 , pc_plus_4_adder|Add0~77, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~77 , pc_plus_4_plus_imm_adder|Add0~77, Project2, 1
instance = comp, \pc_mux|out[19]~24 , pc_mux|out[19]~24, Project2, 1
instance = comp, \pc|dataOut[19] , pc|dataOut[19], Project2, 1
instance = comp, \pc_plus_4_adder|Add0~81 , pc_plus_4_adder|Add0~81, Project2, 1
instance = comp, \pc_mux|out[20]~25 , pc_mux|out[20]~25, Project2, 1
instance = comp, \pc|dataOut[20] , pc|dataOut[20], Project2, 1
instance = comp, \pc_plus_4_adder|Add0~93 , pc_plus_4_adder|Add0~93, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~93 , pc_plus_4_plus_imm_adder|Add0~93, Project2, 1
instance = comp, \pc_mux|out[22]~29 , pc_mux|out[22]~29, Project2, 1
instance = comp, \pc_mux|out[22]~30 , pc_mux|out[22]~30, Project2, 1
instance = comp, \pc|dataOut[22] , pc|dataOut[22], Project2, 1
instance = comp, \pc_plus_4_adder|Add0~101 , pc_plus_4_adder|Add0~101, Project2, 1
instance = comp, \alu|Mux7~0 , alu|Mux7~0, Project2, 1
instance = comp, \rf_wrt_data_mux|out[24]~61 , rf_wrt_data_mux|out[24]~61, Project2, 1
instance = comp, \reg_file|data[13][24]~feeder , reg_file|data[13][24]~feeder, Project2, 1
instance = comp, \reg_file|data[13][24] , reg_file|data[13][24], Project2, 1
instance = comp, \reg_file|data[5][24] , reg_file|data[5][24], Project2, 1
instance = comp, \reg_file|data[9][24] , reg_file|data[9][24], Project2, 1
instance = comp, \reg_file|Mux7~1 , reg_file|Mux7~1, Project2, 1
instance = comp, \reg_file|Mux7~2 , reg_file|Mux7~2, Project2, 1
instance = comp, \reg_file|Mux7~3 , reg_file|Mux7~3, Project2, 1
instance = comp, \reg_file|Mux7~4 , reg_file|Mux7~4, Project2, 1
instance = comp, \alu|Mux7~1 , alu|Mux7~1, Project2, 1
instance = comp, \alu|Mux7~2 , alu|Mux7~2, Project2, 1
instance = comp, \pc_mux|out[24]~34 , pc_mux|out[24]~34, Project2, 1
instance = comp, \pc|dataOut[24] , pc|dataOut[24], Project2, 1
instance = comp, \pc_plus_4_adder|Add0~105 , pc_plus_4_adder|Add0~105, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~105 , pc_plus_4_plus_imm_adder|Add0~105, Project2, 1
instance = comp, \pc_mux|out[25]~35 , pc_mux|out[25]~35, Project2, 1
instance = comp, \pc_mux|out[25]~36 , pc_mux|out[25]~36, Project2, 1
instance = comp, \pc|dataOut[25] , pc|dataOut[25], Project2, 1
instance = comp, \pc_plus_4_adder|Add0~109 , pc_plus_4_adder|Add0~109, Project2, 1
instance = comp, \rf_wrt_data_mux|out[26]~53 , rf_wrt_data_mux|out[26]~53, Project2, 1
instance = comp, \reg_file|data[4][26] , reg_file|data[4][26], Project2, 1
instance = comp, \reg_file|data[7][26] , reg_file|data[7][26], Project2, 1
instance = comp, \reg_file|Mux37~1 , reg_file|Mux37~1, Project2, 1
instance = comp, \reg_file|data[14][26] , reg_file|data[14][26], Project2, 1
instance = comp, \reg_file|Mux37~3 , reg_file|Mux37~3, Project2, 1
instance = comp, \reg_file|Mux37~2 , reg_file|Mux37~2, Project2, 1
instance = comp, \reg_file|data[0][26] , reg_file|data[0][26], Project2, 1
instance = comp, \reg_file|Mux37~0 , reg_file|Mux37~0, Project2, 1
instance = comp, \reg_file|Mux37~4 , reg_file|Mux37~4, Project2, 1
instance = comp, \alu_in2_mux|out[26]~28 , alu_in2_mux|out[26]~28, Project2, 1
instance = comp, \alu|Add1~121 , alu|Add1~121, Project2, 1
instance = comp, \alu|Add0~117 , alu|Add0~117, Project2, 1
instance = comp, \alu|Mux5~0 , alu|Mux5~0, Project2, 1
instance = comp, \pc_mux|out[26]~38 , pc_mux|out[26]~38, Project2, 1
instance = comp, \pc|dataOut[26] , pc|dataOut[26], Project2, 1
instance = comp, \pc_plus_4_adder|Add0~113 , pc_plus_4_adder|Add0~113, Project2, 1
instance = comp, \alu|Add0~121 , alu|Add0~121, Project2, 1
instance = comp, \alu|Mux4~0 , alu|Mux4~0, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a27 , dataMem|data_rtl_0|auto_generated|ram_block1a27, Project2, 1
instance = comp, \rf_wrt_data_mux|out[27]~49 , rf_wrt_data_mux|out[27]~49, Project2, 1
instance = comp, \reg_file|data[5][27]~feeder , reg_file|data[5][27]~feeder, Project2, 1
instance = comp, \reg_file|data[5][27] , reg_file|data[5][27], Project2, 1
instance = comp, \reg_file|data[1][27] , reg_file|data[1][27], Project2, 1
instance = comp, \reg_file|data[13][27] , reg_file|data[13][27], Project2, 1
instance = comp, \reg_file|Mux36~1 , reg_file|Mux36~1, Project2, 1
instance = comp, \reg_file|data[0][27] , reg_file|data[0][27], Project2, 1
instance = comp, \reg_file|Mux36~0 , reg_file|Mux36~0, Project2, 1
instance = comp, \reg_file|data[7][27]~feeder , reg_file|data[7][27]~feeder, Project2, 1
instance = comp, \reg_file|data[7][27] , reg_file|data[7][27], Project2, 1
instance = comp, \reg_file|data[3][27] , reg_file|data[3][27], Project2, 1
instance = comp, \reg_file|Mux36~3 , reg_file|Mux36~3, Project2, 1
instance = comp, \reg_file|Mux36~4 , reg_file|Mux36~4, Project2, 1
instance = comp, \alu|Add0~53 , alu|Add0~53, Project2, 1
instance = comp, \alu|Mux3~0 , alu|Mux3~0, Project2, 1
instance = comp, \rf_wrt_data_mux|out[28]~65 , rf_wrt_data_mux|out[28]~65, Project2, 1
instance = comp, \reg_file|data[0][28] , reg_file|data[0][28], Project2, 1
instance = comp, \reg_file|Mux35~0 , reg_file|Mux35~0, Project2, 1
instance = comp, \reg_file|data[15][28] , reg_file|data[15][28], Project2, 1
instance = comp, \reg_file|Mux35~3 , reg_file|Mux35~3, Project2, 1
instance = comp, \reg_file|data[4][28] , reg_file|data[4][28], Project2, 1
instance = comp, \reg_file|Mux35~1 , reg_file|Mux35~1, Project2, 1
instance = comp, \reg_file|data[9][28] , reg_file|data[9][28], Project2, 1
instance = comp, \reg_file|Mux35~2 , reg_file|Mux35~2, Project2, 1
instance = comp, \reg_file|Mux35~4 , reg_file|Mux35~4, Project2, 1
instance = comp, \alu|Add0~1 , alu|Add0~1, Project2, 1
instance = comp, \alu|Mux1~0 , alu|Mux1~0, Project2, 1
instance = comp, \alu|Mux1~1 , alu|Mux1~1, Project2, 1
instance = comp, \alu|Mux1~2 , alu|Mux1~2, Project2, 1
instance = comp, \pc_mux|out[30]~41 , pc_mux|out[30]~41, Project2, 1
instance = comp, \pc_mux|out[30]~42 , pc_mux|out[30]~42, Project2, 1
instance = comp, \pc|dataOut[30] , pc|dataOut[30], Project2, 1
instance = comp, \pc_plus_4_adder|Add0~97 , pc_plus_4_adder|Add0~97, Project2, 1
instance = comp, \pc_plus_4_adder|Add0~45 , pc_plus_4_adder|Add0~45, Project2, 1
instance = comp, \pc_plus_4_adder|Add0~117 , pc_plus_4_adder|Add0~117, Project2, 1
instance = comp, \rf_wrt_data_mux|out[30]~45 , rf_wrt_data_mux|out[30]~45, Project2, 1
instance = comp, \reg_file|data[4][30]~feeder , reg_file|data[4][30]~feeder, Project2, 1
instance = comp, \reg_file|data[4][30] , reg_file|data[4][30], Project2, 1
instance = comp, \reg_file|Mux33~1 , reg_file|Mux33~1, Project2, 1
instance = comp, \reg_file|data[2][30] , reg_file|data[2][30], Project2, 1
instance = comp, \reg_file|data[1][30] , reg_file|data[1][30], Project2, 1
instance = comp, \reg_file|data[0][30] , reg_file|data[0][30], Project2, 1
instance = comp, \reg_file|Mux33~0 , reg_file|Mux33~0, Project2, 1
instance = comp, \reg_file|data[15][30] , reg_file|data[15][30], Project2, 1
instance = comp, \reg_file|data[12][30] , reg_file|data[12][30], Project2, 1
instance = comp, \reg_file|Mux33~3 , reg_file|Mux33~3, Project2, 1
instance = comp, \reg_file|data[8][30] , reg_file|data[8][30], Project2, 1
instance = comp, \reg_file|Mux33~2 , reg_file|Mux33~2, Project2, 1
instance = comp, \reg_file|Mux33~4 , reg_file|Mux33~4, Project2, 1
instance = comp, \alu|Add1~1 , alu|Add1~1, Project2, 1
instance = comp, \alu|Add1~69 , alu|Add1~69, Project2, 1
instance = comp, \alu|Mux0~0 , alu|Mux0~0, Project2, 1
instance = comp, \pc_plus_4_adder|Add0~53 , pc_plus_4_adder|Add0~53, Project2, 1
instance = comp, \alu|Mux0~1 , alu|Mux0~1, Project2, 1
instance = comp, \alu|Mux0~2 , alu|Mux0~2, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a8 , dataMem|data_rtl_0|auto_generated|ram_block1a8, Project2, 1
instance = comp, \rf_wrt_data_mux|out[31]~77 , rf_wrt_data_mux|out[31]~77, Project2, 1
instance = comp, \reg_file|data[9][31] , reg_file|data[9][31], Project2, 1
instance = comp, \reg_file|data[1][31] , reg_file|data[1][31], Project2, 1
instance = comp, \reg_file|Mux32~1 , reg_file|Mux32~1, Project2, 1
instance = comp, \reg_file|data[7][31] , reg_file|data[7][31], Project2, 1
instance = comp, \reg_file|Mux32~3 , reg_file|Mux32~3, Project2, 1
instance = comp, \reg_file|data[6][31] , reg_file|data[6][31], Project2, 1
instance = comp, \reg_file|data[10][31] , reg_file|data[10][31], Project2, 1
instance = comp, \reg_file|Mux32~2 , reg_file|Mux32~2, Project2, 1
instance = comp, \reg_file|Mux32~4 , reg_file|Mux32~4, Project2, 1
instance = comp, \rf_wrt_data_mux|out[9]~32 , rf_wrt_data_mux|out[9]~32, Project2, 1
instance = comp, \SW[9]~input , SW[9]~input, Project2, 1
instance = comp, \dataMem|sw_reg[9]~feeder , dataMem|sw_reg[9]~feeder, Project2, 1
instance = comp, \dataMem|sw_reg[9] , dataMem|sw_reg[9], Project2, 1
instance = comp, \rf_wrt_data_mux|out[9]~33 , rf_wrt_data_mux|out[9]~33, Project2, 1
instance = comp, \reg_file|data[8][9]~feeder , reg_file|data[8][9]~feeder, Project2, 1
instance = comp, \reg_file|data[8][9] , reg_file|data[8][9], Project2, 1
instance = comp, \reg_file|Mux54~2 , reg_file|Mux54~2, Project2, 1
instance = comp, \reg_file|data[6][9] , reg_file|data[6][9], Project2, 1
instance = comp, \reg_file|Mux54~1 , reg_file|Mux54~1, Project2, 1
instance = comp, \reg_file|data[13][9] , reg_file|data[13][9], Project2, 1
instance = comp, \reg_file|data[15][9] , reg_file|data[15][9], Project2, 1
instance = comp, \reg_file|data[14][9]~feeder , reg_file|data[14][9]~feeder, Project2, 1
instance = comp, \reg_file|data[14][9] , reg_file|data[14][9], Project2, 1
instance = comp, \reg_file|Mux54~3 , reg_file|Mux54~3, Project2, 1
instance = comp, \reg_file|Mux54~4 , reg_file|Mux54~4, Project2, 1
instance = comp, \alu_in2_mux|out[9]~18 , alu_in2_mux|out[9]~18, Project2, 1
instance = comp, \alu|Mux22~2 , alu|Mux22~2, Project2, 1
instance = comp, \alu|Mux22~0 , alu|Mux22~0, Project2, 1
instance = comp, \alu|Mux22~1 , alu|Mux22~1, Project2, 1
instance = comp, \alu|Mux22~3 , alu|Mux22~3, Project2, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a3 , dataMem|data_rtl_0|auto_generated|ram_block1a3, Project2, 1
instance = comp, \rf_wrt_data_mux|out[6]~26 , rf_wrt_data_mux|out[6]~26, Project2, 1
instance = comp, \rf_wrt_data_mux|out[6]~27 , rf_wrt_data_mux|out[6]~27, Project2, 1
instance = comp, \reg_file|data[6][6] , reg_file|data[6][6], Project2, 1
instance = comp, \reg_file|Mux57~2 , reg_file|Mux57~2, Project2, 1
instance = comp, \reg_file|data[13][6] , reg_file|data[13][6], Project2, 1
instance = comp, \reg_file|data[5][6]~feeder , reg_file|data[5][6]~feeder, Project2, 1
instance = comp, \reg_file|data[5][6] , reg_file|data[5][6], Project2, 1
instance = comp, \reg_file|data[9][6]~feeder , reg_file|data[9][6]~feeder, Project2, 1
instance = comp, \reg_file|data[9][6] , reg_file|data[9][6], Project2, 1
instance = comp, \reg_file|Mux57~1 , reg_file|Mux57~1, Project2, 1
instance = comp, \reg_file|Mux57~0 , reg_file|Mux57~0, Project2, 1
instance = comp, \reg_file|Mux57~4 , reg_file|Mux57~4, Project2, 1
instance = comp, \alu_in2_mux|out[6]~19 , alu_in2_mux|out[6]~19, Project2, 1
instance = comp, \alu|Mux25~1 , alu|Mux25~1, Project2, 1
instance = comp, \alu|Mux25~0 , alu|Mux25~0, Project2, 1
instance = comp, \alu|Mux25~2 , alu|Mux25~2, Project2, 1
instance = comp, \rf_wrt_data_mux|out[5]~24 , rf_wrt_data_mux|out[5]~24, Project2, 1
instance = comp, \rf_wrt_data_mux|out[5]~25 , rf_wrt_data_mux|out[5]~25, Project2, 1
instance = comp, \reg_file|data[1][5] , reg_file|data[1][5], Project2, 1
instance = comp, \reg_file|Mux58~0 , reg_file|Mux58~0, Project2, 1
instance = comp, \reg_file|Mux58~2 , reg_file|Mux58~2, Project2, 1
instance = comp, \reg_file|Mux58~3 , reg_file|Mux58~3, Project2, 1
instance = comp, \reg_file|Mux58~4 , reg_file|Mux58~4, Project2, 1
instance = comp, \alu_in2_mux|out[5]~22 , alu_in2_mux|out[5]~22, Project2, 1
instance = comp, \alu|Mux26~1 , alu|Mux26~1, Project2, 1
instance = comp, \alu|Add1~9 , alu|Add1~9, Project2, 1
instance = comp, \alu|Add1~29 , alu|Add1~29, Project2, 1
instance = comp, \alu|Add1~33 , alu|Add1~33, Project2, 1
instance = comp, \alu|Mux26~0 , alu|Mux26~0, Project2, 1
instance = comp, \alu|Mux26~2 , alu|Mux26~2, Project2, 1
instance = comp, \rf_wrt_data_mux|out[10]~35 , rf_wrt_data_mux|out[10]~35, Project2, 1
instance = comp, \reg_file|data[5][10]~feeder , reg_file|data[5][10]~feeder, Project2, 1
instance = comp, \reg_file|data[5][10] , reg_file|data[5][10], Project2, 1
instance = comp, \reg_file|data[13][10] , reg_file|data[13][10], Project2, 1
instance = comp, \reg_file|Mux53~1 , reg_file|Mux53~1, Project2, 1
instance = comp, \reg_file|Mux53~2 , reg_file|Mux53~2, Project2, 1
instance = comp, \reg_file|data[0][10] , reg_file|data[0][10], Project2, 1
instance = comp, \reg_file|data[4][10]~feeder , reg_file|data[4][10]~feeder, Project2, 1
instance = comp, \reg_file|data[4][10] , reg_file|data[4][10], Project2, 1
instance = comp, \reg_file|data[12][10] , reg_file|data[12][10], Project2, 1
instance = comp, \reg_file|Mux53~0 , reg_file|Mux53~0, Project2, 1
instance = comp, \reg_file|Mux53~4 , reg_file|Mux53~4, Project2, 1
instance = comp, \alu_in2_mux|out[10]~15 , alu_in2_mux|out[10]~15, Project2, 1
instance = comp, \alu|Mux18~1 , alu|Mux18~1, Project2, 1
instance = comp, \alu|Mux18~2 , alu|Mux18~2, Project2, 1
instance = comp, \rf_wrt_data_mux|out[13]~9 , rf_wrt_data_mux|out[13]~9, Project2, 1
instance = comp, \reg_file|data[1][13] , reg_file|data[1][13], Project2, 1
instance = comp, \reg_file|Mux50~0 , reg_file|Mux50~0, Project2, 1
instance = comp, \reg_file|data[7][13] , reg_file|data[7][13], Project2, 1
instance = comp, \reg_file|data[5][13] , reg_file|data[5][13], Project2, 1
instance = comp, \reg_file|data[4][13] , reg_file|data[4][13], Project2, 1
instance = comp, \reg_file|data[6][13] , reg_file|data[6][13], Project2, 1
instance = comp, \reg_file|Mux50~1 , reg_file|Mux50~1, Project2, 1
instance = comp, \reg_file|Mux50~2 , reg_file|Mux50~2, Project2, 1
instance = comp, \reg_file|data[15][13] , reg_file|data[15][13], Project2, 1
instance = comp, \reg_file|Mux50~3 , reg_file|Mux50~3, Project2, 1
instance = comp, \reg_file|Mux50~4 , reg_file|Mux50~4, Project2, 1
instance = comp, \alu_in2_mux|out[13]~4 , alu_in2_mux|out[13]~4, Project2, 1
instance = comp, \alu|Mux2~3 , alu|Mux2~3, Project2, 1
instance = comp, \KEY[1]~input , KEY[1]~input, Project2, 1
instance = comp, \dataMem|key_reg[1]~4 , dataMem|key_reg[1]~4, Project2, 1
instance = comp, \dataMem|key_reg[1] , dataMem|key_reg[1], Project2, 1
instance = comp, \rf_wrt_data_mux|out[1]~15 , rf_wrt_data_mux|out[1]~15, Project2, 1
instance = comp, \rf_wrt_data_mux|out[1]~14 , rf_wrt_data_mux|out[1]~14, Project2, 1
instance = comp, \rf_wrt_data_mux|out[1]~17 , rf_wrt_data_mux|out[1]~17, Project2, 1
instance = comp, \reg_file|data[3][1] , reg_file|data[3][1], Project2, 1
instance = comp, \reg_file|Mux30~0 , reg_file|Mux30~0, Project2, 1
instance = comp, \reg_file|data[11][1] , reg_file|data[11][1], Project2, 1
instance = comp, \reg_file|data[10][1] , reg_file|data[10][1], Project2, 1
instance = comp, \reg_file|data[9][1] , reg_file|data[9][1], Project2, 1
instance = comp, \reg_file|data[8][1] , reg_file|data[8][1], Project2, 1
instance = comp, \reg_file|Mux30~2 , reg_file|Mux30~2, Project2, 1
instance = comp, \reg_file|data[13][1]~feeder , reg_file|data[13][1]~feeder, Project2, 1
instance = comp, \reg_file|data[13][1] , reg_file|data[13][1], Project2, 1
instance = comp, \reg_file|Mux30~3 , reg_file|Mux30~3, Project2, 1
instance = comp, \reg_file|Mux30~1 , reg_file|Mux30~1, Project2, 1
instance = comp, \reg_file|Mux30~4 , reg_file|Mux30~4, Project2, 1
instance = comp, \alu|Add1~66 , alu|Add1~66, Project2, 1
instance = comp, \alu|Add1~5 , alu|Add1~5, Project2, 1
instance = comp, \alu|Mux28~0 , alu|Mux28~0, Project2, 1
instance = comp, \rf_wrt_data_mux|out[3]~20 , rf_wrt_data_mux|out[3]~20, Project2, 1
instance = comp, \rf_wrt_data_mux|out[3]~18 , rf_wrt_data_mux|out[3]~18, Project2, 1
instance = comp, \rf_wrt_data_mux|out[3]~21 , rf_wrt_data_mux|out[3]~21, Project2, 1
instance = comp, \reg_file|data[14][3] , reg_file|data[14][3], Project2, 1
instance = comp, \reg_file|Mux60~3 , reg_file|Mux60~3, Project2, 1
instance = comp, \reg_file|data[11][3] , reg_file|data[11][3], Project2, 1
instance = comp, \reg_file|Mux60~2 , reg_file|Mux60~2, Project2, 1
instance = comp, \reg_file|Mux60~0 , reg_file|Mux60~0, Project2, 1
instance = comp, \reg_file|Mux60~4 , reg_file|Mux60~4, Project2, 1
instance = comp, \rf_wrt_data_mux|out[7]~28 , rf_wrt_data_mux|out[7]~28, Project2, 1
instance = comp, \rf_wrt_data_mux|out[7]~29 , rf_wrt_data_mux|out[7]~29, Project2, 1
instance = comp, \reg_file|data[9][7]~feeder , reg_file|data[9][7]~feeder, Project2, 1
instance = comp, \reg_file|data[9][7] , reg_file|data[9][7], Project2, 1
instance = comp, \reg_file|data[10][7] , reg_file|data[10][7], Project2, 1
instance = comp, \reg_file|Mux24~2 , reg_file|Mux24~2, Project2, 1
instance = comp, \reg_file|data[7][7]~feeder , reg_file|data[7][7]~feeder, Project2, 1
instance = comp, \reg_file|data[7][7] , reg_file|data[7][7], Project2, 1
instance = comp, \reg_file|data[4][7] , reg_file|data[4][7], Project2, 1
instance = comp, \reg_file|data[6][7] , reg_file|data[6][7], Project2, 1
instance = comp, \reg_file|Mux24~1 , reg_file|Mux24~1, Project2, 1
instance = comp, \reg_file|data[12][7]~feeder , reg_file|data[12][7]~feeder, Project2, 1
instance = comp, \reg_file|data[12][7] , reg_file|data[12][7], Project2, 1
instance = comp, \reg_file|Mux24~3 , reg_file|Mux24~3, Project2, 1
instance = comp, \reg_file|Mux24~4 , reg_file|Mux24~4, Project2, 1
instance = comp, \alu|Add1~25 , alu|Add1~25, Project2, 1
instance = comp, \alu|Mux23~0 , alu|Mux23~0, Project2, 1
instance = comp, \alu|Mux23~1 , alu|Mux23~1, Project2, 1
instance = comp, \alu|Mux23~3 , alu|Mux23~3, Project2, 1
instance = comp, \SW[8]~input , SW[8]~input, Project2, 1
instance = comp, \dataMem|sw_reg[8] , dataMem|sw_reg[8], Project2, 1
instance = comp, \rf_wrt_data_mux|out[8]~30 , rf_wrt_data_mux|out[8]~30, Project2, 1
instance = comp, \rf_wrt_data_mux|out[8]~31 , rf_wrt_data_mux|out[8]~31, Project2, 1
instance = comp, \reg_file|data[4][8]~feeder , reg_file|data[4][8]~feeder, Project2, 1
instance = comp, \reg_file|data[4][8] , reg_file|data[4][8], Project2, 1
instance = comp, \reg_file|data[8][8] , reg_file|data[8][8], Project2, 1
instance = comp, \reg_file|Mux55~0 , reg_file|Mux55~0, Project2, 1
instance = comp, \reg_file|data[9][8] , reg_file|data[9][8], Project2, 1
instance = comp, \reg_file|Mux55~1 , reg_file|Mux55~1, Project2, 1
instance = comp, \reg_file|Mux55~3 , reg_file|Mux55~3, Project2, 1
instance = comp, \reg_file|data[2][8] , reg_file|data[2][8], Project2, 1
instance = comp, \reg_file|data[14][8]~feeder , reg_file|data[14][8]~feeder, Project2, 1
instance = comp, \reg_file|data[14][8] , reg_file|data[14][8], Project2, 1
instance = comp, \reg_file|data[6][8]~feeder , reg_file|data[6][8]~feeder, Project2, 1
instance = comp, \reg_file|data[6][8] , reg_file|data[6][8], Project2, 1
instance = comp, \reg_file|Mux55~2 , reg_file|Mux55~2, Project2, 1
instance = comp, \reg_file|Mux55~4 , reg_file|Mux55~4, Project2, 1
instance = comp, \rf_wrt_data_mux|out[11]~34 , rf_wrt_data_mux|out[11]~34, Project2, 1
instance = comp, \reg_file|data[4][11]~feeder , reg_file|data[4][11]~feeder, Project2, 1
instance = comp, \reg_file|data[4][11] , reg_file|data[4][11], Project2, 1
instance = comp, \reg_file|data[5][11] , reg_file|data[5][11], Project2, 1
instance = comp, \reg_file|data[6][11] , reg_file|data[6][11], Project2, 1
instance = comp, \reg_file|data[7][11] , reg_file|data[7][11], Project2, 1
instance = comp, \reg_file|Mux52~1 , reg_file|Mux52~1, Project2, 1
instance = comp, \reg_file|data[9][11] , reg_file|data[9][11], Project2, 1
instance = comp, \reg_file|data[8][11]~feeder , reg_file|data[8][11]~feeder, Project2, 1
instance = comp, \reg_file|data[8][11] , reg_file|data[8][11], Project2, 1
instance = comp, \reg_file|data[11][11] , reg_file|data[11][11], Project2, 1
instance = comp, \reg_file|data[10][11]~feeder , reg_file|data[10][11]~feeder, Project2, 1
instance = comp, \reg_file|data[10][11] , reg_file|data[10][11], Project2, 1
instance = comp, \reg_file|Mux52~2 , reg_file|Mux52~2, Project2, 1
instance = comp, \reg_file|data[1][11] , reg_file|data[1][11], Project2, 1
instance = comp, \reg_file|data[3][11] , reg_file|data[3][11], Project2, 1
instance = comp, \reg_file|data[0][11]~feeder , reg_file|data[0][11]~feeder, Project2, 1
instance = comp, \reg_file|data[0][11] , reg_file|data[0][11], Project2, 1
instance = comp, \reg_file|Mux52~0 , reg_file|Mux52~0, Project2, 1
instance = comp, \reg_file|data[13][11]~feeder , reg_file|data[13][11]~feeder, Project2, 1
instance = comp, \reg_file|data[13][11] , reg_file|data[13][11], Project2, 1
instance = comp, \reg_file|data[12][11] , reg_file|data[12][11], Project2, 1
instance = comp, \reg_file|data[15][11] , reg_file|data[15][11], Project2, 1
instance = comp, \reg_file|data[14][11]~feeder , reg_file|data[14][11]~feeder, Project2, 1
instance = comp, \reg_file|data[14][11] , reg_file|data[14][11], Project2, 1
instance = comp, \reg_file|Mux52~3 , reg_file|Mux52~3, Project2, 1
instance = comp, \reg_file|Mux52~4 , reg_file|Mux52~4, Project2, 1
instance = comp, \alu|Add1~49 , alu|Add1~49, Project2, 1
instance = comp, \alu|Mux19~3 , alu|Mux19~3, Project2, 1
instance = comp, \alu|Mux19~4 , alu|Mux19~4, Project2, 1
instance = comp, \alu|Mux19~6 , alu|Mux19~6, Project2, 1
instance = comp, \rf_wrt_data_mux|out[12]~36 , rf_wrt_data_mux|out[12]~36, Project2, 1
instance = comp, \reg_file|data[10][12] , reg_file|data[10][12], Project2, 1
instance = comp, \reg_file|data[6][12] , reg_file|data[6][12], Project2, 1
instance = comp, \reg_file|Mux51~2 , reg_file|Mux51~2, Project2, 1
instance = comp, \reg_file|data[7][12] , reg_file|data[7][12], Project2, 1
instance = comp, \reg_file|Mux51~3 , reg_file|Mux51~3, Project2, 1
instance = comp, \reg_file|Mux51~1 , reg_file|Mux51~1, Project2, 1
instance = comp, \reg_file|Mux51~4 , reg_file|Mux51~4, Project2, 1
instance = comp, \alu_in2_mux|out[12]~14 , alu_in2_mux|out[12]~14, Project2, 1
instance = comp, \alu|Mux3~1 , alu|Mux3~1, Project2, 1
instance = comp, \alu|Mux3~2 , alu|Mux3~2, Project2, 1
instance = comp, \pc_plus_4_plus_imm_adder|Add0~97 , pc_plus_4_plus_imm_adder|Add0~97, Project2, 1
instance = comp, \pc_mux|out[28]~31 , pc_mux|out[28]~31, Project2, 1
instance = comp, \pc_mux|out[28]~32 , pc_mux|out[28]~32, Project2, 1
instance = comp, \pc|dataOut[28] , pc|dataOut[28], Project2, 1
instance = comp, \pc_mux|out[29]~14 , pc_mux|out[29]~14, Project2, 1
instance = comp, \pc_mux|out[29]~15 , pc_mux|out[29]~15, Project2, 1
instance = comp, \pc|dataOut[29] , pc|dataOut[29], Project2, 1
instance = comp, \rf_wrt_data_mux|out[29]~7 , rf_wrt_data_mux|out[29]~7, Project2, 1
instance = comp, \reg_file|data[0][29] , reg_file|data[0][29], Project2, 1
instance = comp, \reg_file|data[12][29] , reg_file|data[12][29], Project2, 1
instance = comp, \reg_file|Mux34~0 , reg_file|Mux34~0, Project2, 1
instance = comp, \reg_file|data[11][29] , reg_file|data[11][29], Project2, 1
instance = comp, \reg_file|data[15][29]~feeder , reg_file|data[15][29]~feeder, Project2, 1
instance = comp, \reg_file|data[15][29] , reg_file|data[15][29], Project2, 1
instance = comp, \reg_file|Mux34~3 , reg_file|Mux34~3, Project2, 1
instance = comp, \reg_file|data[14][29] , reg_file|data[14][29], Project2, 1
instance = comp, \reg_file|Mux34~2 , reg_file|Mux34~2, Project2, 1
instance = comp, \reg_file|data[13][29] , reg_file|data[13][29], Project2, 1
instance = comp, \reg_file|Mux34~1 , reg_file|Mux34~1, Project2, 1
instance = comp, \reg_file|Mux34~4 , reg_file|Mux34~4, Project2, 1
instance = comp, \alu_in2_mux|out[29]~2 , alu_in2_mux|out[29]~2, Project2, 1
instance = comp, \alu|Mux2~0 , alu|Mux2~0, Project2, 1
instance = comp, \rf_wrt_data_mux|out[0]~1 , rf_wrt_data_mux|out[0]~1, Project2, 1
instance = comp, \rf_wrt_data_mux|out[2]~10 , rf_wrt_data_mux|out[2]~10, Project2, 1
instance = comp, \KEY[2]~input , KEY[2]~input, Project2, 1
instance = comp, \dataMem|key_reg[2]~3 , dataMem|key_reg[2]~3, Project2, 1
instance = comp, \dataMem|key_reg[2] , dataMem|key_reg[2], Project2, 1
instance = comp, \rf_wrt_data_mux|out[2]~11 , rf_wrt_data_mux|out[2]~11, Project2, 1
instance = comp, \rf_wrt_data_mux|out[2]~13 , rf_wrt_data_mux|out[2]~13, Project2, 1
instance = comp, \reg_file|data[2][2] , reg_file|data[2][2], Project2, 1
instance = comp, \reg_file|Mux61~2 , reg_file|Mux61~2, Project2, 1
instance = comp, \reg_file|data[9][2] , reg_file|data[9][2], Project2, 1
instance = comp, \reg_file|data[1][2] , reg_file|data[1][2], Project2, 1
instance = comp, \reg_file|data[5][2] , reg_file|data[5][2], Project2, 1
instance = comp, \reg_file|data[13][2] , reg_file|data[13][2], Project2, 1
instance = comp, \reg_file|Mux61~1 , reg_file|Mux61~1, Project2, 1
instance = comp, \reg_file|Mux61~0 , reg_file|Mux61~0, Project2, 1
instance = comp, \reg_file|data[15][2]~feeder , reg_file|data[15][2]~feeder, Project2, 1
instance = comp, \reg_file|data[15][2] , reg_file|data[15][2], Project2, 1
instance = comp, \reg_file|Mux61~3 , reg_file|Mux61~3, Project2, 1
instance = comp, \reg_file|Mux61~4 , reg_file|Mux61~4, Project2, 1
instance = comp, \alu_in2_mux|out[2]~5 , alu_in2_mux|out[2]~5, Project2, 1
instance = comp, \alu|Mux29~0 , alu|Mux29~0, Project2, 1
instance = comp, \alu|Mux29~3 , alu|Mux29~3, Project2, 1
instance = comp, \dataMem|sw_reg[9]~0 , dataMem|sw_reg[9]~0, Project2, 1
instance = comp, \dataMem|sw_reg[4] , dataMem|sw_reg[4], Project2, 1
instance = comp, \rf_wrt_data_mux|out[4]~22 , rf_wrt_data_mux|out[4]~22, Project2, 1
instance = comp, \rf_wrt_data_mux|out[4]~23 , rf_wrt_data_mux|out[4]~23, Project2, 1
instance = comp, \reg_file|data[12][4] , reg_file|data[12][4], Project2, 1
instance = comp, \reg_file|Mux27~0 , reg_file|Mux27~0, Project2, 1
instance = comp, \reg_file|Mux27~1 , reg_file|Mux27~1, Project2, 1
instance = comp, \reg_file|data[11][4] , reg_file|data[11][4], Project2, 1
instance = comp, \reg_file|Mux27~3 , reg_file|Mux27~3, Project2, 1
instance = comp, \reg_file|Mux27~4 , reg_file|Mux27~4, Project2, 1
instance = comp, \alu|Mux27~0 , alu|Mux27~0, Project2, 1
instance = comp, \alu|Mux27~2 , alu|Mux27~2, Project2, 1
instance = comp, \pc_mux|out[4]~4 , pc_mux|out[4]~4, Project2, 1
instance = comp, \pc|dataOut[4] , pc|dataOut[4], Project2, 1
instance = comp, \pc_mux|out[6]~2 , pc_mux|out[6]~2, Project2, 1
instance = comp, \pc|dataOut[6] , pc|dataOut[6], Project2, 1
instance = comp, \instMem|data~10 , instMem|data~10, Project2, 1
instance = comp, \instMem|data~9 , instMem|data~9, Project2, 1
instance = comp, \instMem|data~11 , instMem|data~11, Project2, 1
instance = comp, \controller|mem_wrt_en~0 , controller|mem_wrt_en~0, Project2, 1
instance = comp, \controller|pc_sel[1]~0 , controller|pc_sel[1]~0, Project2, 1
instance = comp, \controller|WideOr4~0 , controller|WideOr4~0, Project2, 1
instance = comp, \pc_mux|Equal0~0 , pc_mux|Equal0~0, Project2, 1
instance = comp, \pc_mux|out[3]~8 , pc_mux|out[3]~8, Project2, 1
instance = comp, \pc|dataOut[3] , pc|dataOut[3], Project2, 1
instance = comp, \instMem|data~84 , instMem|data~84, Project2, 1
instance = comp, \instMem|data~85 , instMem|data~85, Project2, 1
instance = comp, \pc_mux|out[2]~1 , pc_mux|out[2]~1, Project2, 1
instance = comp, \pc|dataOut[2] , pc|dataOut[2], Project2, 1
instance = comp, \instMem|data~48 , instMem|data~48, Project2, 1
instance = comp, \instMem|data~46 , instMem|data~46, Project2, 1
instance = comp, \instMem|data~47 , instMem|data~47, Project2, 1
instance = comp, \instMem|data~45 , instMem|data~45, Project2, 1
instance = comp, \instMem|data~49 , instMem|data~49, Project2, 1
instance = comp, \controller|rs1[1]~2 , controller|rs1[1]~2, Project2, 1
instance = comp, \reg_file|Mux20~1 , reg_file|Mux20~1, Project2, 1
instance = comp, \reg_file|Mux20~3 , reg_file|Mux20~3, Project2, 1
instance = comp, \reg_file|Mux20~2 , reg_file|Mux20~2, Project2, 1
instance = comp, \reg_file|data[2][11]~feeder , reg_file|data[2][11]~feeder, Project2, 1
instance = comp, \reg_file|data[2][11] , reg_file|data[2][11], Project2, 1
instance = comp, \reg_file|Mux20~0 , reg_file|Mux20~0, Project2, 1
instance = comp, \reg_file|Mux20~4 , reg_file|Mux20~4, Project2, 1
instance = comp, \alu|Mux20~0 , alu|Mux20~0, Project2, 1
instance = comp, \alu|Mux20~1 , alu|Mux20~1, Project2, 1
instance = comp, \pc_mux|out[11]~10 , pc_mux|out[11]~10, Project2, 1
instance = comp, \pc|dataOut[11] , pc|dataOut[11], Project2, 1
instance = comp, \pc_mux|out[9]~7 , pc_mux|out[9]~7, Project2, 1
instance = comp, \pc|dataOut[9] , pc|dataOut[9], Project2, 1
instance = comp, \instMem|data~65 , instMem|data~65, Project2, 1
instance = comp, \instMem|data~66 , instMem|data~66, Project2, 1
instance = comp, \instMem|data~64 , instMem|data~64, Project2, 1
instance = comp, \instMem|data~63 , instMem|data~63, Project2, 1
instance = comp, \instMem|data~141 , instMem|data~141, Project2, 1
instance = comp, \controller|WideOr0~2 , controller|WideOr0~2, Project2, 1
instance = comp, \controller|WideOr0~1 , controller|WideOr0~1, Project2, 1
instance = comp, \controller|WideOr0~3 , controller|WideOr0~3, Project2, 1
instance = comp, \alu|Mux19~0 , alu|Mux19~0, Project2, 1
instance = comp, \alu|Mux29~1 , alu|Mux29~1, Project2, 1
instance = comp, \alu|Mux24~1 , alu|Mux24~1, Project2, 1
instance = comp, \alu|Mux24~0 , alu|Mux24~0, Project2, 1
instance = comp, \alu|Mux24~2 , alu|Mux24~2, Project2, 1
instance = comp, \pc_mux|out[7]~3 , pc_mux|out[7]~3, Project2, 1
instance = comp, \pc|dataOut[7] , pc|dataOut[7], Project2, 1
instance = comp, \pc_plus_4_adder|Add0~25 , pc_plus_4_adder|Add0~25, Project2, 1
instance = comp, \pc_mux|out[8]~6 , pc_mux|out[8]~6, Project2, 1
instance = comp, \pc|dataOut[8] , pc|dataOut[8], Project2, 1
instance = comp, \pc_plus_4_adder|Add0~37 , pc_plus_4_adder|Add0~37, Project2, 1
instance = comp, \alu|Mux21~2 , alu|Mux21~2, Project2, 1
instance = comp, \pc_mux|out[10]~9 , pc_mux|out[10]~9, Project2, 1
instance = comp, \pc|dataOut[10] , pc|dataOut[10], Project2, 1
instance = comp, \pc_mux|out[12]~0 , pc_mux|out[12]~0, Project2, 1
instance = comp, \pc|dataOut[12] , pc|dataOut[12], Project2, 1
instance = comp, \controller|Equal0~1 , controller|Equal0~1, Project2, 1
instance = comp, \pc_mux|Equal0~1 , pc_mux|Equal0~1, Project2, 1
instance = comp, \pc_mux|out[5]~5 , pc_mux|out[5]~5, Project2, 1
instance = comp, \pc|dataOut[5] , pc|dataOut[5], Project2, 1
instance = comp, \instMem|data~39 , instMem|data~39, Project2, 1
instance = comp, \instMem|data~40 , instMem|data~40, Project2, 1
instance = comp, \instMem|data~41 , instMem|data~41, Project2, 1
instance = comp, \controller|rs2[0]~2 , controller|rs2[0]~2, Project2, 1
instance = comp, \reg_file|data[10][0] , reg_file|data[10][0], Project2, 1
instance = comp, \reg_file|Mux63~2 , reg_file|Mux63~2, Project2, 1
instance = comp, \reg_file|Mux63~3 , reg_file|Mux63~3, Project2, 1
instance = comp, \reg_file|data[8][0] , reg_file|data[8][0], Project2, 1
instance = comp, \reg_file|data[0][0] , reg_file|data[0][0], Project2, 1
instance = comp, \reg_file|data[12][0] , reg_file|data[12][0], Project2, 1
instance = comp, \reg_file|Mux63~0 , reg_file|Mux63~0, Project2, 1
instance = comp, \reg_file|Mux63~4 , reg_file|Mux63~4, Project2, 1
instance = comp, \dataMem|ledr[0]~0 , dataMem|ledr[0]~0, Project2, 1
instance = comp, \dataMem|ledr[0] , dataMem|ledr[0], Project2, 1
instance = comp, \dataMem|ledr[1] , dataMem|ledr[1], Project2, 1
instance = comp, \dataMem|ledr[2] , dataMem|ledr[2], Project2, 1
instance = comp, \dataMem|ledr[3] , dataMem|ledr[3], Project2, 1
instance = comp, \dataMem|ledr[4] , dataMem|ledr[4], Project2, 1
instance = comp, \dataMem|ledr[5] , dataMem|ledr[5], Project2, 1
instance = comp, \dataMem|ledr[6] , dataMem|ledr[6], Project2, 1
instance = comp, \dataMem|ledr[7] , dataMem|ledr[7], Project2, 1
instance = comp, \dataMem|ledr[8] , dataMem|ledr[8], Project2, 1
instance = comp, \dataMem|ledr[9] , dataMem|ledr[9], Project2, 1
instance = comp, \dataMem|hex[3]~0 , dataMem|hex[3]~0, Project2, 1
instance = comp, \dataMem|hex[2] , dataMem|hex[2], Project2, 1
instance = comp, \dataMem|hex[1] , dataMem|hex[1], Project2, 1
instance = comp, \dataMem|hex[3] , dataMem|hex[3], Project2, 1
instance = comp, \dataMem|hex[0] , dataMem|hex[0], Project2, 1
instance = comp, \ss0|dOut[0]~0 , ss0|dOut[0]~0, Project2, 1
instance = comp, \ss0|dOut[1]~1 , ss0|dOut[1]~1, Project2, 1
instance = comp, \ss0|dOut[2]~2 , ss0|dOut[2]~2, Project2, 1
instance = comp, \ss0|dOut[3]~3 , ss0|dOut[3]~3, Project2, 1
instance = comp, \ss0|dOut[4]~4 , ss0|dOut[4]~4, Project2, 1
instance = comp, \ss0|dOut[5]~5 , ss0|dOut[5]~5, Project2, 1
instance = comp, \ss0|dOut[6]~6 , ss0|dOut[6]~6, Project2, 1
instance = comp, \reset_sim~input , reset_sim~input, Project2, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Project2, 1
