/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [22:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 4'h0;
    else _00_ <= in_data[14:11];
  assign celloutsig_0_5z = { celloutsig_0_2z[6:1], celloutsig_0_2z } == { celloutsig_0_1z[3:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_9z = celloutsig_1_3z[10:2] || { in_data[127:120], celloutsig_1_8z };
  assign celloutsig_0_0z = in_data[14:12] < in_data[21:19];
  assign celloutsig_0_3z = in_data[16:14] < { celloutsig_0_2z[1:0], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[129:106] < in_data[178:155];
  assign celloutsig_1_1z = { in_data[143:141], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } < in_data[191:186];
  assign celloutsig_1_8z = celloutsig_1_6z[8:0] < celloutsig_1_3z[8:0];
  assign celloutsig_1_7z = celloutsig_1_6z[14:2] % { 1'h1, celloutsig_1_6z[13:3], in_data[96] };
  assign celloutsig_1_18z = celloutsig_1_6z[8:6] % { 1'h1, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_1_2z = in_data[149] ? { in_data[115:96], 2'h3, celloutsig_1_0z } : { in_data[135:114], 1'h1 };
  assign celloutsig_1_3z = celloutsig_1_1z ? { celloutsig_1_2z[8:1], 1'h1, celloutsig_1_0z, celloutsig_1_0z } : { celloutsig_1_2z[12:3], 1'h0 };
  assign celloutsig_0_1z = celloutsig_0_0z ? { in_data[71:66], 1'h1 } : { in_data[84:82], 4'h0 };
  assign celloutsig_1_4z = in_data[166:164] != celloutsig_1_3z[5:3];
  assign celloutsig_1_6z = - in_data[149:135];
  assign celloutsig_0_2z = - { in_data[10], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_6z = { celloutsig_0_1z[6:1], celloutsig_0_1z[5:0], celloutsig_0_5z } !== { celloutsig_0_5z, _00_, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_7z = | in_data[88:57];
  assign celloutsig_1_19z = in_data[112:104] ~^ { celloutsig_1_7z[9:4], celloutsig_1_18z };
  assign { out_data[130:128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
