{
  "high_level":{
    "base_part_number":"TPS92520-Q1",
    "device_type":6,
    "manufacturer":"Texas Instruments",
    "packages":[
      "HTSSOP-32"
    ],
    "part_numbers":{
      "TPS92520QDADRQ1":{
        "options":{
          "DeviceMarking":"TPS92520Q",
          "EcoPlan":"RoHS & Green NIPDAU",
          "MSLPeakTemp":"Level-3-260C-168 HR",
          "OperatingTemperatureCelsius":"-40 to 125",
          "PackageDrawing":"DAD",
          "PackageType":"HTSSOP",
          "Pins":"32",
          "Status":"ACTIVE"
        }
      },
      "TPS92520QDAPRQ1":{
        "options":{
          "DeviceMarking":"TPS92520Q",
          "EcoPlan":"RoHS & Green NIPDAU",
          "MSLPeakTemp":"Level-3-260C-168 HR",
          "OperatingTemperatureCelsius":"-40 to 125",
          "PackageDrawing":"DAP",
          "PackageType":"HTSSOP",
          "Pins":"32",
          "Status":"ACTIVE"
        }
      }
    },
    "serial_busses":[
      0
    ]
  },
  "pins":{
    "BST1":{
      "description":"Supply input for high-side MOSFET gate drive circuit. Connect a ceramic capacitor between BSTx and SWx pins. An internal diode is connected between V5D and BSTx. (DAP pin: 19). Quiescent current I_Q(xBST): 200uA min, 250uA typ, 300uA max. Bootstrap UVLO V_BSTx(UV) falling: 2.60V min, 2.95V typ, 3.30V max; Hysteresis: 120mV min, 184mV typ, 250mV max.",
      "direction":"INPUT",
      "input_voltage":{
        "max":70.0,
        "min":-0.3,
        "units":"V"
      },
      "name":"BST1",
      "pin_id":"30",
      "type":"POWER"
    },
    "BST2":{
      "description":"Supply input for high-side MOSFET gate drive circuit. Connect a ceramic capacitor between BSTx and SWx pins. An internal diode is connected between V5D and BSTx. (DAP pin: 30). Quiescent current I_Q(xBST): 200uA min, 250uA typ, 300uA max. Bootstrap UVLO V_BSTx(UV) falling: 2.60V min, 2.95V typ, 3.30V max; Hysteresis: 120mV min, 184mV typ, 250mV max.",
      "direction":"INPUT",
      "input_voltage":{
        "max":70.0,
        "min":-0.3,
        "units":"V"
      },
      "name":"BST2",
      "pin_id":"19",
      "type":"POWER"
    },
    "COMP1":{
      "description":"Output of internal transconductance error amplifier. Connect an integral compensation network to ensure stability. (DAP pin: 16). Abs Max Voltage: -0.3V to 5.5V. Transconductance g_M: 450 uA/V typ. Source/Sink Current I_COMPx: 45 uA typ. Leakage I_COMPx(LKG): 2.5 nA max. Startup Threshold V_COMPx(ST): 2.45V typ (rising). Over-Voltage Threshold V_COMPx(OV): 3.0V min, 3.2V typ (rising).",
      "direction":"BIDIRECTIONAL",
      "name":"COMP1",
      "pin_id":"1",
      "type":"ANALOG"
    },
    "COMP2":{
      "description":"Output of internal transconductance error amplifier. Connect an integral compensation network to ensure stability. (DAP pin: 1). Abs Max Voltage: -0.3V to 5.5V. Transconductance g_M: 450 uA/V typ. Source/Sink Current I_COMPx: 45 uA typ. Leakage I_COMPx(LKG): 2.5 nA max. Startup Threshold V_COMPx(ST): 2.45V typ (rising). Over-Voltage Threshold V_COMPx(OV): 3.0V min, 3.2V typ (rising).",
      "direction":"BIDIRECTIONAL",
      "name":"COMP2",
      "pin_id":"16",
      "type":"ANALOG"
    },
    "CSN1":{
      "description":"Negative input (\u2013) of internal rail-to-rail transconductance error amplifier. Connect directly to the negative node of the LED current sense resistor, Rcs. (DAP pin: 17). Abs Max Voltage to GND: -0.5V to 65V. Abs Max Current (GND to CSNx, <10us): 430mA. Common mode range: 0V to (VINx - 0.5V).",
      "direction":"INPUT",
      "name":"CSN1",
      "pin_id":"32",
      "type":"ANALOG"
    },
    "CSN2":{
      "description":"Negative input (\u2013) of internal rail-to-rail transconductance error amplifier. Connect directly to the negative node of the LED current sense resistor, Rcs. (DAP pin: 32). Abs Max Voltage to GND: -0.5V to 65V. Abs Max Current (GND to CSNx, <10us): 430mA. Common mode range: 0V to (VINx - 0.5V).",
      "direction":"INPUT",
      "name":"CSN2",
      "pin_id":"17",
      "type":"ANALOG"
    },
    "CSP1":{
      "description":"Positive input (+) of internal rail-to-rail transconductance error amplifier. Connect directly to the positive node of the LED current sense resistor, Rcs. (DAP pin: 18). Abs Max Voltage to GND: -0.5V to 65V. Abs Max Voltage (CSPx to CSNx): -0.5V to 0.5V. Abs Max Current (GND to CSPx, <10us): 430mA. Output short circuit detection V_CSPx(SHT) rising: 2.65V typ. Recommended Slew Rate dv/dt_CSP: 5 V/us max.",
      "direction":"INPUT",
      "name":"CSP1",
      "pin_id":"31",
      "type":"ANALOG"
    },
    "CSP2":{
      "description":"Positive input (+) of internal rail-to-rail transconductance error amplifier. Connect directly to the positive node of the LED current sense resistor, Rcs. (DAP pin: 31). Abs Max Voltage to GND: -0.5V to 65V. Abs Max Voltage (CSPx to CSNx): -0.5V to 0.5V. Abs Max Current (GND to CSPx, <10us): 430mA. Output short circuit detection V_CSPx(SHT) rising: 2.65V typ. Recommended Slew Rate dv/dt_CSP: 5 V/us max.",
      "direction":"INPUT",
      "name":"CSP2",
      "pin_id":"18",
      "type":"ANALOG"
    },
    "FLT":{
      "description":"Open-drain fault indicator. Connect to V5D with a resistor to create an active low fault signal output. (DAP pin: 22).",
      "direction":"OUTPUT",
      "name":"FLT",
      "output_type":"OPEN_DRAIN",
      "output_voltage":{
        "max":5.5,
        "min":-0.3,
        "units":"V"
      },
      "pin_id":"27",
      "polarity":"ACTIVE_LOW",
      "type":"DIGITAL"
    },
    "GND":{
      "description":"Signal ground. Return for the internal voltage reference and analog circuits. Connect to circuit ground to complete return path. (DAP pins: [7, 10])",
      "direction":"INPUT",
      "name":"GND",
      "pin_id":"[7, 10]",
      "type":"POWER"
    },
    "LHI":{
      "description":"Limp-home and standalone mode LED current reference set point. The voltage can be used instead of SPI registers to set LED current. The operation is configured through the LHCFG1 register. Setting voltage below 148 mV disables both channels and setting the voltage above 200 mV enables both channels. (DAP pin: 23). Abs Max Voltage: -0.3V to 5.5V. Source current I_LHI: 8uA min, 10uA typ, 12uA max. Shutdown threshold V_LHI(SD) rising: 174mV min, 200mV typ, 227mV max; falling: 119mV min, 148mV typ, 176mV max.",
      "direction":"INPUT",
      "name":"LHI",
      "pin_id":"26",
      "type":"ANALOG"
    },
    "MISO":{
      "description":"Open-drain SPI slave data output. Connect a 4.7-k\u03a9 resistor to V5D digital supply voltage. (DAP pin: 26). R_DS-MISO: 50 Ohm typ (at 10mA).",
      "direction":"OUTPUT",
      "name":"MISO",
      "output_type":"OPEN_DRAIN",
      "output_voltage":{
        "max":5.5,
        "min":-0.3,
        "units":"V"
      },
      "pin_id":"23",
      "type":"DIGITAL",
      "vol":{
        "max":0.5,
        "units":"V"
      }
    },
    "MOSI":{
      "description":"SPI slave data input. (DAP pin: 27)",
      "direction":"INPUT",
      "input_voltage":{
        "max":5.5,
        "min":-0.3,
        "units":"V"
      },
      "name":"MOSI",
      "pin_id":"22",
      "type":"DIGITAL",
      "vih":{
        "min":1.8,
        "units":"V"
      },
      "vil":{
        "max":0.8,
        "units":"V"
      }
    },
    "PGND":{
      "description":"Ground returns for low-side MOSFETs. (DAP pins: [3, 4, 13, 14])",
      "direction":"INPUT",
      "name":"PGND",
      "pin_id":"[3, 4, 13, 14]",
      "type":"POWER"
    },
    "SCK":{
      "description":"SPI clock input. (DAP pin: 25)",
      "direction":"INPUT",
      "input_voltage":{
        "max":5.5,
        "min":-0.3,
        "units":"V"
      },
      "name":"SCK",
      "pin_id":"24",
      "type":"DIGITAL",
      "vih":{
        "min":1.8,
        "units":"V"
      },
      "vil":{
        "max":0.8,
        "units":"V"
      }
    },
    "SSN":{
      "description":"SPI chip select input. (DAP pin: 24)",
      "direction":"INPUT",
      "input_voltage":{
        "max":5.5,
        "min":-0.3,
        "units":"V"
      },
      "name":"SSN",
      "pin_id":"25",
      "type":"DIGITAL",
      "vih":{
        "min":1.8,
        "units":"V"
      },
      "vil":{
        "max":0.8,
        "units":"V"
      }
    },
    "SW1":{
      "description":"Switching output of the regulator. Internally connected to both power MOSFETs. Connect to the power inductor. (DAP pins: [20, 21])",
      "direction":"OUTPUT",
      "name":"SW1",
      "output_current":{
        "max":1.6,
        "units":"A"
      },
      "output_voltage":{
        "max":65.0,
        "min":-3.5,
        "units":"V"
      },
      "pin_id":"[28, 29]",
      "type":"POWER"
    },
    "SW2":{
      "description":"Switching output of the regulator. Internally connected to both power MOSFETs. Connect to the power inductor. (DAP pins: [28, 29])",
      "direction":"OUTPUT",
      "name":"SW2",
      "output_current":{
        "max":1.6,
        "units":"A"
      },
      "output_voltage":{
        "max":65.0,
        "min":-3.5,
        "units":"V"
      },
      "pin_id":"[20, 21]",
      "type":"POWER"
    },
    "UDIM1":{
      "description":"Undervoltage lockout and external PWM dimming input. Connect to VIN through a resistor divider to implement input undervoltage protection. Diode couple external PWM signal to enable dimming. Do not float. (DAP pin: 15). UDIM source current (UVLO hysteresis) I_UDIMx(UVLO): 8uA min, 10uA typ, 12uA max.",
      "direction":"INPUT",
      "input_voltage":{
        "max":60.0,
        "min":-0.3,
        "units":"V"
      },
      "name":"UDIM1",
      "pin_id":"2",
      "type":"DIGITAL",
      "vih":{
        "max":1.27,
        "nom":1.22,
        "units":"V"
      },
      "vil":{
        "min":1.075,
        "nom":1.12,
        "units":"V"
      }
    },
    "UDIM2":{
      "description":"Undervoltage lockout and external PWM dimming input. Connect to VIN through a resistor divider to implement input undervoltage protection. Diode couple external PWM signal to enable dimming. Do not float. (DAP pin: 2). UDIM source current (UVLO hysteresis) I_UDIMx(UVLO): 8uA min, 10uA typ, 12uA max.",
      "direction":"INPUT",
      "input_voltage":{
        "max":60.0,
        "min":-0.3,
        "units":"V"
      },
      "name":"UDIM2",
      "pin_id":"15",
      "type":"DIGITAL",
      "vih":{
        "max":1.27,
        "nom":1.22,
        "units":"V"
      },
      "vil":{
        "min":1.075,
        "nom":1.12,
        "units":"V"
      }
    },
    "V5A":{
      "description":"Analog supply voltage. Locally decouple to GND using a 100-nF to 1-\u00b5F ceramic capacitor located close to the controller. (DAP pin: 8). UVLO V_V5D,A(UVLO) rising: 4.10V typ, 4.26V max; falling: 3.84V min, 4.00V typ. Standby current I_V5A(STBY): 4mA typ, 5mA max. Sleep current I_V5A(SLEEP): 16nA typ, 300nA max.",
      "direction":"INPUT",
      "input_voltage":{
        "max":5.3,
        "min":4.5,
        "nom":5.0,
        "units":"V"
      },
      "name":"V5A",
      "pin_id":"9",
      "type":"POWER"
    },
    "V5D":{
      "description":"Digital supply voltage. Locally decouple to GND using a 2.2-\u00b5F to 4.7-\u00b5F ceramic capacitor located close to the controller. (DAP pin: 9). UVLO V_V5D,A(UVLO) rising: 4.10V typ, 4.26V max; falling: 3.84V min, 4.00V typ. Standby current I_V5D(STBY): 0.9mA typ, 1.3mA max. Sleep current I_V5D(SLEEP): 17uA typ, 24uA max. Switching current I_V5D(SW): 12mA typ, 20mA max (f_SW=1MHz).",
      "direction":"INPUT",
      "input_voltage":{
        "max":5.3,
        "min":4.5,
        "nom":5.0,
        "units":"V"
      },
      "name":"V5D",
      "pin_id":"8",
      "type":"POWER"
    },
    "VIN1":{
      "description":"Power inputs and connections to high-side MOSFET drain node. Connect to the power supply and bypass capacitors CIN. The path from the VIN pin to high frequency bypass CIN and PGND must be as short as possible. (DAP pins: [11, 12]). Sleep current I_VINx(SLEEP): 2uA typ, 4uA max (VINx=15V).",
      "direction":"INPUT",
      "input_voltage":{
        "max":63.0,
        "min":4.5,
        "units":"V"
      },
      "name":"VIN1",
      "pin_id":"[5, 6]",
      "type":"POWER"
    },
    "VIN2":{
      "description":"Power inputs and connections to high-side MOSFET drain node. Connect to the power supply and bypass capacitors CIN. The path from the VIN pin to high frequency bypass CIN and PGND must be as short as possible. (DAP pins: [5, 6]). Sleep current I_VINx(SLEEP): 2uA typ, 4uA max (VINx=15V).",
      "direction":"INPUT",
      "input_voltage":{
        "max":63.0,
        "min":4.5,
        "units":"V"
      },
      "name":"VIN2",
      "pin_id":"[11, 12]",
      "type":"POWER"
    }
  },
  "serial_bus":{
    "fields":[
      {
        "description":"Reset open-drain fault output if there are no active faults in the system. Note that this bit is write-only. Any reads of this register return 0 in the FPINRST bit location. 0 = Do not care, 1 = Reset open-drain fault output.",
        "name":"FPINRST",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":7,
            "register_address":0
          }
        ]
      },
      {
        "description":"PWM phase shift setting for internal PWM generator.",
        "digital_physical_map":{
          "0":"180\u00b0 phase shift between internally generated PWM signals",
          "1":"0\u00b0 phase shift between internally generated PWM signals"
        },
        "name":"PWMPH",
        "register_location":[
          {
            "reg_end_bit":6,
            "reg_start_bit":6,
            "register_address":0
          }
        ]
      },
      {
        "description":"Software limp-home mode. The limp-home mode can be activated by writing to the register. The bit is also set high in case of communication failure. The bit has to be written to zero to return to normal operation.",
        "digital_physical_map":{
          "0":"Normal Operation",
          "1":"Operation in limp-home state"
        },
        "name":"LHSW",
        "register_location":[
          {
            "reg_end_bit":5,
            "reg_start_bit":5,
            "register_address":0
          }
        ]
      },
      {
        "description":"Communication watch dog timer enable.",
        "digital_physical_map":{
          "0":"Disable communication watch dog timer",
          "1":"Enable communication watch dog timer"
        },
        "name":"CMWEN",
        "register_location":[
          {
            "reg_end_bit":4,
            "reg_start_bit":4,
            "register_address":0
          }
        ]
      },
      {
        "description":"This bit is used to enable internal PWM generator function for channel 2.",
        "digital_physical_map":{
          "0":"LED current duty cycle of channel 2 controlled by the external signal connected to UDIM2 input",
          "1":"LED current duty cycle of channel 2 controlled by the internal PWM generator (registers PWMDIV and CH2PWM). UDIM2 input must be above V_UDIM2(UVLO)."
        },
        "name":"CH2INTPWM",
        "register_location":[
          {
            "reg_end_bit":3,
            "reg_start_bit":3,
            "register_address":0
          }
        ]
      },
      {
        "description":"CH2 enable. This bit controls the operation of channel 2.",
        "digital_physical_map":{
          "0":"Disable LED channel 2",
          "1":"Enable LED channel 2"
        },
        "name":"CH2EN",
        "register_location":[
          {
            "reg_end_bit":2,
            "reg_start_bit":2,
            "register_address":0
          }
        ]
      },
      {
        "description":"This bit is used to enable internal PWM generator function for channel 1.",
        "digital_physical_map":{
          "0":"LED current duty cycle of channel 1 controlled by external signal connected to UDIM1 input",
          "1":"LED current duty cycle of channel 1 controlled by internal PWM generator (registers PWMDIV and CH1PWM). UDIM1 input must be above V_UDIM1(UVLO)."
        },
        "name":"CH1INTPWM",
        "register_location":[
          {
            "reg_end_bit":1,
            "reg_start_bit":1,
            "register_address":0
          }
        ]
      },
      {
        "description":"CH1 enable. This bit controls the operation of channel 1.",
        "digital_physical_map":{
          "0":"Disable LED channel 1",
          "1":"Enable LED channel 1"
        },
        "name":"CH1EN",
        "register_location":[
          {
            "reg_end_bit":0,
            "reg_start_bit":0,
            "register_address":0
          }
        ]
      },
      {
        "description":"IFT sets the counter limit for the fault timer.",
        "digital_physical_map":{
          "0":"3.6 ms fault timer",
          "1":"7.2 ms fault timer",
          "2":"14.4 ms fault timer",
          "3":"28.8 ms fault timer"
        },
        "name":"IFT",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":6,
            "register_address":1
          }
        ]
      },
      {
        "description":"Channel 2 thermal shutdown fault response.",
        "digital_physical_map":{
          "0":"Channel 2 auto-restarts based on internal temperature hysteresis.",
          "1":"Channel 2 is latched off; CH2EN bit is reset and channel 2 is disabled until the CH2EN bit is programmed high by SPI command."
        },
        "name":"CH2TSFL",
        "register_location":[
          {
            "reg_end_bit":5,
            "reg_start_bit":5,
            "register_address":1
          }
        ]
      },
      {
        "description":"Channel 2 high-side FET current limit fault response.",
        "digital_physical_map":{
          "0":"Channel 2 auto-restarts after the ILIM fault timer has expired.",
          "1":"Channel 2 is latched off; CH2EN bit is reset and channel 2 is disabled until the CH2EN bit is programmed high by SPI command."
        },
        "name":"CH2HSILIMFL",
        "register_location":[
          {
            "reg_end_bit":4,
            "reg_start_bit":4,
            "register_address":1
          }
        ]
      },
      {
        "description":"Channel 2 low-side FET current limit fault response.",
        "digital_physical_map":{
          "0":"Channel 2 auto-restarts after the ILIM fault timer has expired.",
          "1":"Channel 2 is latched off; CH2EN bit is reset and channel 2 is disabled until the CH2EN bit is programmed high by SPI command."
        },
        "name":"CH2LSILIMFL",
        "register_location":[
          {
            "reg_end_bit":3,
            "reg_start_bit":3,
            "register_address":1
          }
        ]
      },
      {
        "description":"Channel 1 thermal shutdown fault response.",
        "digital_physical_map":{
          "0":"Channel 1 auto-restarts based on internal temperature hysteresis.",
          "1":"Channel 1 is latched off; CH1EN bit is reset and channel 1 is disabled until the CH1EN bit is programmed high by SPI command."
        },
        "name":"CH1TSFL",
        "register_location":[
          {
            "reg_end_bit":2,
            "reg_start_bit":2,
            "register_address":1
          }
        ]
      },
      {
        "description":"Channel 1 high side FET current limit fault response.",
        "digital_physical_map":{
          "0":"Channel 1 auto-restarts after the ILIM fault timer has expired.",
          "1":"Channel 1 is latched off; CH1EN bit is reset and channel 1 is disabled until the CH1EN bit is programmed high by SPI command."
        },
        "name":"CH1HSILIMFL",
        "register_location":[
          {
            "reg_end_bit":1,
            "reg_start_bit":1,
            "register_address":1
          }
        ]
      },
      {
        "description":"Channel 1 low side FET current limit fault response.",
        "digital_physical_map":{
          "0":"Channel 1 auto-restarts after the ILIM fault timer has expired.",
          "1":"Channel 1 is latched off; CH1EN bit is reset and channel 1 is disabled until the CH1EN bit is programmed high by SPI command."
        },
        "name":"CH1LSILIMFL",
        "register_location":[
          {
            "reg_end_bit":0,
            "reg_start_bit":0,
            "register_address":1
          }
        ]
      },
      {
        "description":"Reserved bits.",
        "name":"RESERVED_0x02_7_4",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":4,
            "register_address":2
          }
        ],
        "reserved":true
      },
      {
        "description":"Mapping of CMWTAP bits to the tap points for communication watchdog timer.",
        "digital_physical_map":{
          "0":"Tap point set to bit 16 corresponding to 6.1 ms (typical) watch dog period.",
          "1":"Tap point set to bit 17 corresponding to 12.1 ms (typical) watch dog period.",
          "10":"Tap point set to bit 24 corresponding to 1.52 s (typical) watchdog period.",
          "11":"Tap point set to bit 24 corresponding to 1.52 s (typical) watchdog period.",
          "12":"Tap point set to bit 24 corresponding to 1.52 s (typical) watchdog period.",
          "13":"Tap point set to bit 24 corresponding to 1.52 s (typical) watchdog period.",
          "14":"Tap point set to bit 24 corresponding to 1.52 s (typical) watchdog period.",
          "15":"Tap point set to bit 24 corresponding to 1.52 s (typical) watchdog period.",
          "2":"Tap point set to bit 18 corresponding to 24.3 ms (typical) watch dog period.",
          "3":"Tap point set to bit 19 corresponding to 48.5 ms (typical) watch dog period.",
          "4":"Tap point set to bit 20 corresponding to 97.1 ms (typical) watch dog period.",
          "5":"Tap point set to bit 21 corresponding to 194.2 ms (typical) watch dog period.",
          "6":"Tap point set to bit 22 corresponding to 388.3 ms (typical) watch dog period.",
          "7":"Tap point set to bit 23 corresponding to 776.7 ms (typical) watch dog period.",
          "8":"Tap point set to bit 24 corresponding to 1.52 s (typical) watchdog period.",
          "9":"Tap point set to bit 24 corresponding to 1.52 s (typical) watchdog period."
        },
        "name":"CMWTAP",
        "register_location":[
          {
            "reg_end_bit":3,
            "reg_start_bit":0,
            "register_address":2
          }
        ]
      },
      {
        "description":"Indicates low-side switch current limit fault on channel 2. Low-side switch current is greater than 1.5 A (typical).",
        "name":"CH2LSILIM",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":7,
            "register_address":3
          }
        ]
      },
      {
        "description":"Indicates high-side switch current limit fault on channel 2. High-side switch current is greater than 2.7 A (typical).",
        "name":"CH2HSILIM",
        "register_location":[
          {
            "reg_end_bit":6,
            "reg_start_bit":6,
            "register_address":3
          }
        ]
      },
      {
        "description":"Indicates output short circuit fault on channel 2. CSP pin voltage is below 2.45 V.",
        "name":"CH2SHORT",
        "register_location":[
          {
            "reg_end_bit":5,
            "reg_start_bit":5,
            "register_address":3
          }
        ]
      },
      {
        "description":"Indicates overvoltage condition on COMP2 pin. COMP2 pin voltage is greater than 3.2 V.",
        "name":"CH2COMPOV",
        "register_location":[
          {
            "reg_end_bit":4,
            "reg_start_bit":4,
            "register_address":3
          }
        ]
      },
      {
        "description":"Indicates low-side switch current limit fault on channel 1. Low-side switch current is greater than 1.5 A (typical).",
        "name":"CH1LSILIM",
        "register_location":[
          {
            "reg_end_bit":3,
            "reg_start_bit":3,
            "register_address":3
          }
        ]
      },
      {
        "description":"Indicates high-side switch current limit fault on channel 1. High-side switch current is greater than 2.7 A (typical).",
        "name":"CH1HSILIM",
        "register_location":[
          {
            "reg_end_bit":2,
            "reg_start_bit":2,
            "register_address":3
          }
        ]
      },
      {
        "description":"Indicates output short circuit fault on channel 1. CSP pin voltage is below 2.45 V.",
        "name":"CH1SHORT",
        "register_location":[
          {
            "reg_end_bit":1,
            "reg_start_bit":1,
            "register_address":3
          }
        ]
      },
      {
        "description":"Indicates overvoltage condition on COMP1 pin. COMP1 pin voltage is greater than 3.2 V.",
        "name":"CH1COMPOV",
        "register_location":[
          {
            "reg_end_bit":0,
            "reg_start_bit":0,
            "register_address":3
          }
        ]
      },
      {
        "description":"Reserved bits.",
        "name":"RESERVED_0x04_7_6",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":6,
            "register_address":4
          }
        ],
        "reserved":true
      },
      {
        "description":"Indicates overtemperature thermal protection for channel 2. The channel automatically restarts when the bit is cleared to 0.",
        "name":"CH2TP",
        "register_location":[
          {
            "reg_end_bit":5,
            "reg_start_bit":5,
            "register_address":4
          }
        ]
      },
      {
        "description":"Indicates bootstrap undervoltage fault condition on channel 2. BST2 pin voltage is less than 2.95 V.",
        "name":"CH2BSTUV",
        "register_location":[
          {
            "reg_end_bit":4,
            "reg_start_bit":4,
            "register_address":4
          }
        ]
      },
      {
        "description":"Indicates channel 2 operation at maximum duty cycle.",
        "name":"CH2TOFFMIN",
        "register_location":[
          {
            "reg_end_bit":3,
            "reg_start_bit":3,
            "register_address":4
          }
        ]
      },
      {
        "description":"Indicates overtemperature thermal protection for channel 1. The channel automatically restarts when the bit is cleared to 0.",
        "name":"CH1TP",
        "register_location":[
          {
            "reg_end_bit":2,
            "reg_start_bit":2,
            "register_address":4
          }
        ]
      },
      {
        "description":"Indicates bootstrap undervoltage fault condition on channel 1. BST1 pin voltage is less than 2.95 V.",
        "name":"CH1BSTUV",
        "register_location":[
          {
            "reg_end_bit":1,
            "reg_start_bit":1,
            "register_address":4
          }
        ]
      },
      {
        "description":"Indicates channel 1 operation at maximum duty cycle.",
        "name":"CH1TOFFMIN",
        "register_location":[
          {
            "reg_end_bit":0,
            "reg_start_bit":0,
            "register_address":4
          }
        ]
      },
      {
        "description":"Indicates standalone mode. This bit can be cleared by issuing the RESET or DETECT command.",
        "name":"STANDALONE",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":7,
            "register_address":5
          }
        ]
      },
      {
        "description":"Indicates V5A undervoltage fault condition.",
        "name":"V5AUV",
        "register_location":[
          {
            "reg_end_bit":6,
            "reg_start_bit":6,
            "register_address":5
          }
        ]
      },
      {
        "description":"Indicates the number of times the communication watchdog timer has expired.",
        "digital_physical_map":{
          "0":"Default (normal operation)",
          "1":"Watchdog has expired 1 time.",
          "2":"Watchdog has expired 2 times.",
          "3":"Watchdog has expired 3 times. Device transitions into limp-home mode."
        },
        "name":"CMWTO",
        "register_location":[
          {
            "reg_end_bit":5,
            "reg_start_bit":4,
            "register_address":5
          }
        ]
      },
      {
        "description":"Indicates overtemperature thermal warning.",
        "name":"TW",
        "register_location":[
          {
            "reg_end_bit":3,
            "reg_start_bit":3,
            "register_address":5
          }
        ]
      },
      {
        "description":"Power cycle bit is set at power up and is considered a fault. The PC bit must be cleared before the channels can be enabled.",
        "name":"PC",
        "register_location":[
          {
            "reg_end_bit":2,
            "reg_start_bit":2,
            "register_address":5
          }
        ]
      },
      {
        "description":"Logic OR of the fault bits for channel 2 excluding over temperature thermal warning.",
        "name":"CH2STATUS",
        "register_location":[
          {
            "reg_end_bit":1,
            "reg_start_bit":1,
            "register_address":5
          }
        ]
      },
      {
        "description":"Logic OR of the fault bits for channel 1 excluding over temperature thermal warning.",
        "name":"CH1STATUS",
        "register_location":[
          {
            "reg_end_bit":0,
            "reg_start_bit":0,
            "register_address":5
          }
        ]
      },
      {
        "description":"Sets the Thermal Warning (TW) bit when the most significant 8 bits of the ADC reading of the TEMP value (TEMP[9:2]) exceed the programmed value. Implicit TEMP[1:0] are 0 for this comparison. Default 0x8A (138) corresponds to 125\u00b0C. Actual temperature calculation: T_J_warning = 0.7168 * (TWLMT_value * 4) - 271.51 \u00b0C.",
        "name":"TWLMT",
        "register_location":[
          {
            "field_end_bit":9,
            "field_start_bit":2,
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":6
          }
        ]
      },
      {
        "description":"Reserved bits.",
        "name":"RESERVED_0x07_7_2",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":2,
            "register_address":7
          }
        ],
        "reserved":true
      },
      {
        "description":"Device sleep mode. The low-power sleep mode can be activated by writing to the register.",
        "digital_physical_map":{
          "0":"Exit sleep mode and return to normal operation (SLEEP OFF).",
          "1":"Enter sleep mode (SLEEP ON).",
          "2":"No effect",
          "3":"No effect"
        },
        "name":"SLEEP",
        "register_location":[
          {
            "reg_end_bit":1,
            "reg_start_bit":0,
            "register_address":7
          }
        ]
      },
      {
        "description":"Reserved bits.",
        "name":"RESERVED_0x08_7_2",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":2,
            "register_address":8
          }
        ],
        "reserved":true
      },
      {
        "description":"Channel 1 analog current control (10-bit). Sets the reference for LED current regulation. I_LED = (V_DAC(FS) * CH1IADJ[9:0]) / (1024 * 14 * R_CS). V_DAC(FS) typ 2.45V.",
        "digital_physical_map":{
          "-1":"I_LED = (2.45 * VALUE) / (14336 * R_CS) A, where VALUE is the 10-bit CH1IADJ value and R_CS is in Ohms."
        },
        "name":"CH1IADJ",
        "register_location":[
          {
            "field_end_bit":1,
            "field_start_bit":0,
            "reg_end_bit":1,
            "reg_start_bit":0,
            "register_address":8
          },
          {
            "field_end_bit":9,
            "field_start_bit":2,
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":9
          }
        ]
      },
      {
        "description":"Reserved bits.",
        "name":"RESERVED_0x0A_7_2",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":2,
            "register_address":10
          }
        ],
        "reserved":true
      },
      {
        "description":"Channel 2 analog current control (10-bit). Sets the reference for LED current regulation. I_LED = (V_DAC(FS) * CH2IADJ[9:0]) / (1024 * 14 * R_CS). V_DAC(FS) typ 2.45V.",
        "digital_physical_map":{
          "-1":"I_LED = (2.45 * VALUE) / (14336 * R_CS) A, where VALUE is the 10-bit CH2IADJ value and R_CS is in Ohms."
        },
        "name":"CH2IADJ",
        "register_location":[
          {
            "field_end_bit":1,
            "field_start_bit":0,
            "reg_end_bit":1,
            "reg_start_bit":0,
            "register_address":10
          },
          {
            "field_end_bit":9,
            "field_start_bit":2,
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":11
          }
        ]
      },
      {
        "description":"Reserved bits.",
        "name":"RESERVED_0x0C_7_3",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":3,
            "register_address":12
          }
        ],
        "reserved":true
      },
      {
        "description":"This 3-bit value selects the clock divider for the internal PWM generator. The PWM clock is derived based on typical oscillator frequency of 10.8 MHz. PWM_FREQ = (10.8 MHz / Div_Factor) / 1024.",
        "digital_physical_map":{
          "0":"Divide oscillator clock by 7 (f_PWM = 1507 Hz)",
          "1":"Divide oscillator clock by 8 (f_PWM = 1318 Hz)",
          "2":"Divide oscillator clock by 10 (f_PWM = 1055 Hz)",
          "3":"Divide oscillator clock by 12 (f_PWM = 879 Hz)",
          "4":"Divide oscillator clock by 16 (f_PWM = 659 Hz)",
          "5":"Divide oscillator clock by 24 (f_PWM = 439 Hz)",
          "6":"Divide oscillator clock by 49 (f_PWM = 215 Hz)",
          "7":"Divide oscillator clock by 98 (f_PWM = 108 Hz)"
        },
        "name":"PWMDIV",
        "register_location":[
          {
            "reg_end_bit":2,
            "reg_start_bit":0,
            "register_address":12
          }
        ]
      },
      {
        "description":"Channel 1 PWM width control (10-bit). Sets the duty cycle for the internal PWM generator for channel 1. Duty Cycle = CH1PWM / 1024.",
        "name":"CH1PWM",
        "register_location":[
          {
            "field_end_bit":7,
            "field_start_bit":0,
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":13
          },
          {
            "field_end_bit":9,
            "field_start_bit":8,
            "reg_end_bit":1,
            "reg_start_bit":0,
            "register_address":14
          }
        ]
      },
      {
        "description":"Reserved bits.",
        "name":"RESERVED_0x0E_7_2",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":2,
            "register_address":14
          }
        ],
        "reserved":true
      },
      {
        "description":"Channel 2 PWM width control (10-bit). Sets the duty cycle for the internal PWM generator for channel 2. Duty Cycle = CH2PWM / 1024.",
        "name":"CH2PWM",
        "register_location":[
          {
            "field_end_bit":7,
            "field_start_bit":0,
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":15
          },
          {
            "field_end_bit":9,
            "field_start_bit":8,
            "reg_end_bit":1,
            "reg_start_bit":0,
            "register_address":16
          }
        ]
      },
      {
        "description":"Reserved bits.",
        "name":"RESERVED_0x10_7_2",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":2,
            "register_address":16
          }
        ],
        "reserved":true
      },
      {
        "description":"Reserved bits.",
        "name":"RESERVED_0x11_7_6",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":6,
            "register_address":17
          }
        ],
        "reserved":true
      },
      {
        "description":"Channel 1 on-time control (6-bit). The pseudo-fixed switching frequency for channel 1 is set by writing to this register. Default value (7) is set to ensure 437-kHz switching frequency. See Table 8-1 for mappings. Theoretical f_SW = (CH1TON[5:0] + 1) / (4e-8 * (CH1TON[5:0] + 1) + 18e-6) Hz.",
        "digital_physical_map":{
          "19":"1.064 MHz",
          "3":"220 kHz",
          "31":"1.66 MHz",
          "43":"2.23 MHz",
          "7":"437 kHz"
        },
        "name":"CH1TON",
        "register_location":[
          {
            "reg_end_bit":5,
            "reg_start_bit":0,
            "register_address":17
          }
        ]
      },
      {
        "description":"Reserved bits.",
        "name":"RESERVED_0x12_7_6",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":6,
            "register_address":18
          }
        ],
        "reserved":true
      },
      {
        "description":"Channel 2 on-time control (6-bit). The pseudo-fixed switching frequency for channel 2 is set by writing to this register. Default value (7) is set to ensure 437-kHz switching frequency. See Table 8-1 for mappings. Theoretical f_SW = (CH2TON[5:0] + 1) / (4e-8 * (CH2TON[5:0] + 1) + 18e-6) Hz.",
        "digital_physical_map":{
          "19":"1.064 MHz",
          "3":"220 kHz",
          "31":"1.66 MHz",
          "43":"2.23 MHz",
          "7":"437 kHz"
        },
        "name":"CH2TON",
        "register_location":[
          {
            "reg_end_bit":5,
            "reg_start_bit":0,
            "register_address":18
          }
        ]
      },
      {
        "description":"ADC measurement of the drain voltage node for channel 1 (VIN1). The VIN1 pin voltage is internally attenuated by 0.037. Conversion ratio: 65V / 255 counts. VIN1_voltage = CH1VIN_ADC_value * (65/255) V.",
        "digital_physical_map":{
          "-1":"VIN1_voltage = VALUE * 0.2549 V, where VALUE is the 8-bit register value."
        },
        "name":"CH1VIN_ADC",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":19
          }
        ]
      },
      {
        "description":"ADC measurement of the CSN1 node for channel 1. The CSN1 pin voltage is internally attenuated by 0.037. Conversion ratio: 65V / 255 counts. CSN1_voltage = CH1VLED_ADC_value * (65/255) V.",
        "digital_physical_map":{
          "-1":"CSN1_voltage = VALUE * 0.2549 V, where VALUE is the 8-bit register value."
        },
        "name":"CH1VLED_ADC",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":20
          }
        ]
      },
      {
        "description":"ADC measurement of the CSN1 node for channel 1 before falling edge of PWM signal. Same conversion as CH1VLED_ADC.",
        "digital_physical_map":{
          "-1":"CSN1_voltage_ON = VALUE * 0.2549 V, where VALUE is the 8-bit register value."
        },
        "name":"CH1VLEDON_ADC",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":21
          }
        ]
      },
      {
        "description":"ADC measurement of the CSN1 node for channel 1 before rising edge of PWM signal. Same conversion as CH1VLED_ADC.",
        "digital_physical_map":{
          "-1":"CSN1_voltage_OFF = VALUE * 0.2549 V, where VALUE is the 8-bit register value."
        },
        "name":"CH1VLEDOFF_ADC",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":22
          }
        ]
      },
      {
        "description":"ADC measurement of the drain voltage node for channel 2 (VIN2). The VIN2 pin voltage is internally attenuated by 0.037. Conversion ratio: 65V / 255 counts. VIN2_voltage = CH2VIN_ADC_value * (65/255) V.",
        "digital_physical_map":{
          "-1":"VIN2_voltage = VALUE * 0.2549 V, where VALUE is the 8-bit register value."
        },
        "name":"CH2VIN_ADC",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":23
          }
        ]
      },
      {
        "description":"ADC measurement of the CSN2 node for channel 2. The CSN2 pin voltage is internally attenuated by 0.037. Conversion ratio: 65V / 255 counts. CSN2_voltage = CH2VLED_ADC_value * (65/255) V.",
        "digital_physical_map":{
          "-1":"CSN2_voltage = VALUE * 0.2549 V, where VALUE is the 8-bit register value."
        },
        "name":"CH2VLED_ADC",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":24
          }
        ]
      },
      {
        "description":"ADC measurement of the CSN2 node for channel 2 before falling edge of PWM signal. Same conversion as CH2VLED_ADC.",
        "digital_physical_map":{
          "-1":"CSN2_voltage_ON = VALUE * 0.2549 V, where VALUE is the 8-bit register value."
        },
        "name":"CH2VLEDON_ADC",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":25
          }
        ]
      },
      {
        "description":"ADC measurement of the CSN2 node for channel 2 before rising edge of PWM signal. Same conversion as CH2VLED_ADC.",
        "digital_physical_map":{
          "-1":"CSN2_voltage_OFF = VALUE * 0.2549 V, where VALUE is the 8-bit register value."
        },
        "name":"CH2VLEDOFF_ADC",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":26
          }
        ]
      },
      {
        "description":"Reserved bits.",
        "name":"RESERVED_0x1B_7_2",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":2,
            "register_address":27
          }
        ],
        "reserved":true
      },
      {
        "description":"ADC measurement of the junction temperature (10-bit). Equation: T_J = 0.7168 * TEMP_ADC_value - 271.51 \u00b0C.",
        "digital_physical_map":{
          "-1":"T_J = 0.7168 * VALUE - 271.51 \u00b0C, where VALUE is the 10-bit TEMP_ADC value."
        },
        "name":"TEMP_ADC",
        "register_location":[
          {
            "field_end_bit":1,
            "field_start_bit":0,
            "reg_end_bit":1,
            "reg_start_bit":0,
            "register_address":27
          },
          {
            "field_end_bit":9,
            "field_start_bit":2,
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":28
          }
        ]
      },
      {
        "description":"ADC measurement of the 5-V bias supply (V5D). The V5D pin voltage is internally attenuated by 0.45. Conversion ratio: 5.33V / 255 counts. V5D_voltage = V5D_ADC_value * (5.33/255) V.",
        "digital_physical_map":{
          "-1":"V5D_voltage = VALUE * 0.0209 V, where VALUE is the 8-bit register value."
        },
        "name":"V5D_ADC",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":29
          }
        ]
      },
      {
        "description":"PWM phase shift setting for internal PWM generator in limp-home mode.",
        "digital_physical_map":{
          "0":"180\u00b0 phase shift between internally-generated PWM signals",
          "1":"0\u00b0 phase shift between internally generated PWM signals"
        },
        "name":"LHPWMPH",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":7,
            "register_address":30
          }
        ]
      },
      {
        "description":"Selects between internal or external current reference set point in limp-home mode.",
        "digital_physical_map":{
          "0":"Use internal LHxIADJ register as the CHxIADJ setting in limp-home mode.",
          "1":"Use external LHI reference as the CHxIADJ setting in limp-home mode."
        },
        "name":"LHEXTIADJ",
        "register_location":[
          {
            "reg_end_bit":6,
            "reg_start_bit":6,
            "register_address":30
          }
        ]
      },
      {
        "description":"Set channel 2 PWM duty cycle to 100% in limp-home mode.",
        "digital_physical_map":{
          "0":"LED current duty cycle based on internal or external command",
          "1":"LED current duty cycle set to 100%"
        },
        "name":"LH2100DC",
        "register_location":[
          {
            "reg_end_bit":5,
            "reg_start_bit":5,
            "register_address":30
          }
        ]
      },
      {
        "description":"Enable internal PWM generator function for channel 2 in limp-home mode.",
        "digital_physical_map":{
          "0":"LED current duty cycle of channel 2 controlled by an external signal connected to UDIM2 input",
          "1":"LED current duty cycle of channel 2 controlled by an internal PWM generator (registers PWMDIV and LH2PWM). UDIM2 input must be above V_UDIM2(UVLO) threshold."
        },
        "name":"LH2INTPWM",
        "register_location":[
          {
            "reg_end_bit":4,
            "reg_start_bit":4,
            "register_address":30
          }
        ]
      },
      {
        "description":"Channel 2 enable in limp-home mode.",
        "digital_physical_map":{
          "0":"Disable LED channel 2.",
          "1":"Enable LED channel 2."
        },
        "name":"LH2EN",
        "register_location":[
          {
            "reg_end_bit":3,
            "reg_start_bit":3,
            "register_address":30
          }
        ]
      },
      {
        "description":"Set channel 1 PWM duty cycle to 100% in limp-home mode.",
        "digital_physical_map":{
          "0":"LED current duty cycle based on internal or external command",
          "1":"LED current duty cycle set to 100%"
        },
        "name":"LH1100DC",
        "register_location":[
          {
            "reg_end_bit":2,
            "reg_start_bit":2,
            "register_address":30
          }
        ]
      },
      {
        "description":"Enable internal PWM generator function for channel 1 in limp-home mode.",
        "digital_physical_map":{
          "0":"LED current duty cycle of channel 1 controlled by external signal connected to UDIM1 input",
          "1":"LED current duty cycle of channel 1 controlled by internal PWM generator (registers PWMDIV and LH1PWM). UDIM1 input must be above V_UDIM1(UVLO) threshold."
        },
        "name":"LH1INTPWM",
        "register_location":[
          {
            "reg_end_bit":1,
            "reg_start_bit":1,
            "register_address":30
          }
        ]
      },
      {
        "description":"Channel 1 enable in limp-home mode.",
        "digital_physical_map":{
          "0":"Disable LED channel 1.",
          "1":"Enable LED channel 1."
        },
        "name":"LH1EN",
        "register_location":[
          {
            "reg_end_bit":0,
            "reg_start_bit":0,
            "register_address":30
          }
        ]
      },
      {
        "description":"LHIFT sets the counter limit for the ILIM fault timer in limp-home mode.",
        "digital_physical_map":{
          "0":"3.6 ms fault timer",
          "1":"7.2 ms fault timer",
          "2":"14.4 ms fault timer",
          "3":"28.8 ms fault timer"
        },
        "name":"LHIFT",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":6,
            "register_address":31
          }
        ]
      },
      {
        "description":"Channel 2 thermal shutdown fault response in limp-home mode.",
        "name":"LH2TSFL",
        "register_location":[
          {
            "reg_end_bit":5,
            "reg_start_bit":5,
            "register_address":31
          }
        ]
      },
      {
        "description":"Channel 2 high-side FET current limit fault response in limp-home mode.",
        "name":"LH2HSILIMFL",
        "register_location":[
          {
            "reg_end_bit":4,
            "reg_start_bit":4,
            "register_address":31
          }
        ]
      },
      {
        "description":"Channel 2 low-side FET current limit fault response in limp-home mode.",
        "name":"LH2LSILIMFL",
        "register_location":[
          {
            "reg_end_bit":3,
            "reg_start_bit":3,
            "register_address":31
          }
        ]
      },
      {
        "description":"Channel 1 thermal shutdown fault response in limp-home mode.",
        "name":"LH1TSFL",
        "register_location":[
          {
            "reg_end_bit":2,
            "reg_start_bit":2,
            "register_address":31
          }
        ]
      },
      {
        "description":"Channel 1 high-side FET current limit fault response in limp-home mode.",
        "name":"LH1HSILIMFL",
        "register_location":[
          {
            "reg_end_bit":1,
            "reg_start_bit":1,
            "register_address":31
          }
        ]
      },
      {
        "description":"Channel 1 low-side FET current limit fault response in limp-home mode.",
        "name":"LH1LSILIMFL",
        "register_location":[
          {
            "reg_end_bit":0,
            "reg_start_bit":0,
            "register_address":31
          }
        ]
      },
      {
        "description":"Reserved bits.",
        "name":"RESERVED_0x20_7_2",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":2,
            "register_address":32
          }
        ],
        "reserved":true
      },
      {
        "description":"External current reference set point in limp-home mode (10-bit ADC measurement of LHI pin voltage). Resolution: 2.45V / 1023 counts. LHI_voltage = LHI_ADC_value * (2.45/1023) V.",
        "digital_physical_map":{
          "-1":"LHI_voltage = VALUE * 0.002395 V, where VALUE is the 10-bit LHI_ADC value."
        },
        "name":"LHI_ADC",
        "register_location":[
          {
            "field_end_bit":1,
            "field_start_bit":0,
            "reg_end_bit":1,
            "reg_start_bit":0,
            "register_address":32
          },
          {
            "field_end_bit":9,
            "field_start_bit":2,
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":33
          }
        ]
      },
      {
        "description":"Reserved bits.",
        "name":"RESERVED_0x22_7_2",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":2,
            "register_address":34
          }
        ],
        "reserved":true
      },
      {
        "description":"Filtered ADC measurement of LHI input (10-bit). This register is only updated when LHIFILTH is read. LHIFILTH must always be read first. Same conversion as LHI_ADC.",
        "digital_physical_map":{
          "-1":"LHIFILT_voltage = VALUE * 0.002395 V, where VALUE is the 10-bit LHIFILT_ADC value."
        },
        "name":"LHIFILT_ADC",
        "register_location":[
          {
            "field_end_bit":1,
            "field_start_bit":0,
            "reg_end_bit":1,
            "reg_start_bit":0,
            "register_address":34
          },
          {
            "field_end_bit":9,
            "field_start_bit":2,
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":35
          }
        ]
      },
      {
        "description":"Reserved bits.",
        "name":"RESERVED_0x24_7_2",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":2,
            "register_address":36
          }
        ],
        "reserved":true
      },
      {
        "description":"Channel 1 analog current control in limp-home mode (10-bit). Same conversion as CH1IADJ.",
        "digital_physical_map":{
          "-1":"I_LED = (2.45 * VALUE) / (14336 * R_CS) A, where VALUE is the 10-bit LH1IADJ value and R_CS is in Ohms."
        },
        "name":"LH1IADJ",
        "register_location":[
          {
            "field_end_bit":1,
            "field_start_bit":0,
            "reg_end_bit":1,
            "reg_start_bit":0,
            "register_address":36
          },
          {
            "field_end_bit":9,
            "field_start_bit":2,
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":37
          }
        ]
      },
      {
        "description":"Reserved bits.",
        "name":"RESERVED_0x26_7_2",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":2,
            "register_address":38
          }
        ],
        "reserved":true
      },
      {
        "description":"Channel 2 analog current control in limp-home mode (10-bit). Same conversion as CH2IADJ.",
        "digital_physical_map":{
          "-1":"I_LED = (2.45 * VALUE) / (14336 * R_CS) A, where VALUE is the 10-bit LH2IADJ value and R_CS is in Ohms."
        },
        "name":"LH2IADJ",
        "register_location":[
          {
            "field_end_bit":1,
            "field_start_bit":0,
            "reg_end_bit":1,
            "reg_start_bit":0,
            "register_address":38
          },
          {
            "field_end_bit":9,
            "field_start_bit":2,
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":39
          }
        ]
      },
      {
        "description":"Channel 1 PWM width control in limp-home mode (10-bit). Duty Cycle = LH1PWM / 1024.",
        "name":"LH1PWM",
        "register_location":[
          {
            "field_end_bit":7,
            "field_start_bit":0,
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":40
          },
          {
            "field_end_bit":9,
            "field_start_bit":8,
            "reg_end_bit":1,
            "reg_start_bit":0,
            "register_address":41
          }
        ]
      },
      {
        "description":"Reserved bits.",
        "name":"RESERVED_0x29_7_2",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":2,
            "register_address":41
          }
        ],
        "reserved":true
      },
      {
        "description":"Channel 2 PWM width control in limp-home mode (10-bit). Duty Cycle = LH2PWM / 1024.",
        "name":"LH2PWM",
        "register_location":[
          {
            "field_end_bit":7,
            "field_start_bit":0,
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":42
          },
          {
            "field_end_bit":9,
            "field_start_bit":8,
            "reg_end_bit":1,
            "reg_start_bit":0,
            "register_address":43
          }
        ]
      },
      {
        "description":"Reserved bits.",
        "name":"RESERVED_0x2B_7_2",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":2,
            "register_address":43
          }
        ],
        "reserved":true
      },
      {
        "description":"Reserved bits.",
        "name":"RESERVED_0x2C_7_6",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":6,
            "register_address":44
          }
        ],
        "reserved":true
      },
      {
        "description":"Channel 1 on-time control in limp-home mode (6-bit). Same mapping as CH1TON.",
        "digital_physical_map":{
          "19":"1.064 MHz",
          "3":"220 kHz",
          "31":"1.66 MHz",
          "43":"2.23 MHz",
          "7":"437 kHz"
        },
        "name":"LH1TON",
        "register_location":[
          {
            "reg_end_bit":5,
            "reg_start_bit":0,
            "register_address":44
          }
        ]
      },
      {
        "description":"Reserved bits.",
        "name":"RESERVED_0x2D_7_6",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":6,
            "register_address":45
          }
        ],
        "reserved":true
      },
      {
        "description":"Channel 2 on-time control in limp-home mode (6-bit). Same mapping as CH2TON.",
        "digital_physical_map":{
          "19":"1.064 MHz",
          "3":"220 kHz",
          "31":"1.66 MHz",
          "43":"2.23 MHz",
          "7":"437 kHz"
        },
        "name":"LH2TON",
        "register_location":[
          {
            "reg_end_bit":5,
            "reg_start_bit":0,
            "register_address":45
          }
        ]
      },
      {
        "description":"Write 0xC3 to reset all writable registers to default values and return channel enable state machines to LOAD state (watchdog disabled). Write 0xD4 to reset all writable registers to default values and return channel enable state machines to DETECT state (watchdog enabled, after clearing CMWTO bits in STATUS3). This register is write-only.",
        "name":"RESET_CMD",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":46
          }
        ]
      }
    ],
    "registers":{
      "0":{
        "address":0,
        "bit_width":8,
        "init_value":16,
        "name":"SYSCFG1"
      },
      "1":{
        "address":1,
        "bit_width":8,
        "init_value":0,
        "name":"SYSCFG2"
      },
      "10":{
        "address":10,
        "bit_width":8,
        "init_value":0,
        "name":"CH2IADJL"
      },
      "11":{
        "address":11,
        "bit_width":8,
        "init_value":0,
        "name":"CH2IADJH"
      },
      "12":{
        "address":12,
        "bit_width":8,
        "init_value":4,
        "name":"PWMDIV"
      },
      "13":{
        "address":13,
        "bit_width":8,
        "init_value":0,
        "name":"CH1PWML"
      },
      "14":{
        "address":14,
        "bit_width":8,
        "init_value":0,
        "name":"CH1PWMH"
      },
      "15":{
        "address":15,
        "bit_width":8,
        "init_value":0,
        "name":"CH2PWML"
      },
      "16":{
        "address":16,
        "bit_width":8,
        "init_value":0,
        "name":"CH2PWMH"
      },
      "17":{
        "address":17,
        "bit_width":8,
        "init_value":7,
        "name":"CH1TON"
      },
      "18":{
        "address":18,
        "bit_width":8,
        "init_value":7,
        "name":"CH2TON"
      },
      "19":{
        "address":19,
        "bit_width":8,
        "init_value":0,
        "name":"CH1VIN",
        "read_only":true
      },
      "2":{
        "address":2,
        "bit_width":8,
        "init_value":8,
        "name":"CMWTAP"
      },
      "20":{
        "address":20,
        "bit_width":8,
        "init_value":0,
        "name":"CH1VLED",
        "read_only":true
      },
      "21":{
        "address":21,
        "bit_width":8,
        "init_value":0,
        "name":"CH1VLEDON",
        "read_only":true
      },
      "22":{
        "address":22,
        "bit_width":8,
        "init_value":0,
        "name":"CH1VLEDOFF",
        "read_only":true
      },
      "23":{
        "address":23,
        "bit_width":8,
        "init_value":0,
        "name":"CH2VIN",
        "read_only":true
      },
      "24":{
        "address":24,
        "bit_width":8,
        "init_value":0,
        "name":"CH2VLED",
        "read_only":true
      },
      "25":{
        "address":25,
        "bit_width":8,
        "init_value":0,
        "name":"CH2VLEDON",
        "read_only":true
      },
      "26":{
        "address":26,
        "bit_width":8,
        "init_value":0,
        "name":"CH2VLEDOFF",
        "read_only":true
      },
      "27":{
        "address":27,
        "bit_width":8,
        "init_value":0,
        "name":"TEMPL",
        "read_only":true
      },
      "28":{
        "address":28,
        "bit_width":8,
        "init_value":0,
        "name":"TEMPH",
        "read_only":true
      },
      "29":{
        "address":29,
        "bit_width":8,
        "init_value":0,
        "name":"V5D",
        "read_only":true
      },
      "3":{
        "address":3,
        "bit_width":8,
        "init_value":0,
        "name":"STATUS1",
        "read_only":true
      },
      "30":{
        "address":30,
        "bit_width":8,
        "init_value":0,
        "name":"LHCFG1"
      },
      "31":{
        "address":31,
        "bit_width":8,
        "init_value":0,
        "name":"LHCFG2"
      },
      "32":{
        "address":32,
        "bit_width":8,
        "init_value":0,
        "name":"LHIL",
        "read_only":true
      },
      "33":{
        "address":33,
        "bit_width":8,
        "init_value":0,
        "name":"LHIH",
        "read_only":true
      },
      "34":{
        "address":34,
        "bit_width":8,
        "init_value":0,
        "name":"LHIFILTL",
        "read_only":true
      },
      "35":{
        "address":35,
        "bit_width":8,
        "init_value":0,
        "name":"LHIFILTH",
        "read_only":true
      },
      "36":{
        "address":36,
        "bit_width":8,
        "init_value":0,
        "name":"LH1IADJL"
      },
      "37":{
        "address":37,
        "bit_width":8,
        "init_value":0,
        "name":"LH1IADJH"
      },
      "38":{
        "address":38,
        "bit_width":8,
        "init_value":0,
        "name":"LH2IADJL"
      },
      "39":{
        "address":39,
        "bit_width":8,
        "init_value":0,
        "name":"LH2IADJH"
      },
      "4":{
        "address":4,
        "bit_width":8,
        "init_value":0,
        "name":"STATUS2",
        "read_only":true
      },
      "40":{
        "address":40,
        "bit_width":8,
        "init_value":0,
        "name":"LHCH1PWML"
      },
      "41":{
        "address":41,
        "bit_width":8,
        "init_value":0,
        "name":"LHCH1PWMH"
      },
      "42":{
        "address":42,
        "bit_width":8,
        "init_value":0,
        "name":"LHCH2PWML"
      },
      "43":{
        "address":43,
        "bit_width":8,
        "init_value":0,
        "name":"LHCH2PWMH"
      },
      "44":{
        "address":44,
        "bit_width":8,
        "init_value":7,
        "name":"LH1TON"
      },
      "45":{
        "address":45,
        "bit_width":8,
        "init_value":7,
        "name":"LH2TON"
      },
      "46":{
        "address":46,
        "bit_width":8,
        "init_value":0,
        "name":"RESET"
      },
      "5":{
        "address":5,
        "bit_width":8,
        "init_value":4,
        "name":"STATUS3",
        "read_only":true
      },
      "6":{
        "address":6,
        "bit_width":8,
        "init_value":138,
        "name":"TWLMT"
      },
      "7":{
        "address":7,
        "bit_width":8,
        "init_value":0,
        "name":"SLEEP"
      },
      "8":{
        "address":8,
        "bit_width":8,
        "init_value":0,
        "name":"CH1IADJL"
      },
      "9":{
        "address":9,
        "bit_width":8,
        "init_value":0,
        "name":"CH1IADJH"
      }
    }
  }
}
