Info: Starting: Create HDL design files for synthesis
Info: qsys-generate H:\juanjm2_git\micArray\Working_Code\de1_soc_GHRD\float.qsys --synthesis=VERILOG --output-directory=H:\juanjm2_git\micArray\Working_Code\de1_soc_GHRD\float\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading de1_soc_GHRD/float.qsys
Progress: Reading input file
Progress: Adding nios_custom_instr_floating_point_2_0 [altera_nios_custom_instr_floating_point_2 17.1]
Progress: Parameterizing module nios_custom_instr_floating_point_2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: float: Generating float "float" for QUARTUS_SYNTH
Info: nios_custom_instr_floating_point_2_0: "float" instantiated altera_nios_custom_instr_floating_point_2 "nios_custom_instr_floating_point_2_0"
Info: fpci_combi: "nios_custom_instr_floating_point_2_0" instantiated altera_nios_custom_instr_floating_point_2_combi "fpci_combi"
Info: fpci_multi: "nios_custom_instr_floating_point_2_0" instantiated altera_nios_custom_instr_floating_point_2_multi "fpci_multi"
Info: float: Done "float" with 4 modules, 21 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
