QuestaSim-64 qrun 2024.3_1 Utility 2024.10 Oct 17 2024
Start time: 23:47:20 on Jan 19,2025
qrun -batch -access=rw+/. -timescale 1ns/1ns -mfcu design.sv testbench.sv -voptargs="+acc=npr" -do " run -all; exit" 
Creating library 'qrun.out/work'.
QuestaSim-64 vlog 2024.3_1 Compiler 2024.10 Oct 17 2024
Start time: 23:47:20 on Jan 19,2025
vlog -timescale 1ns/1ns -mfcu design.sv testbench.sv -work qrun.out/work -statslog qrun.out/stats_log -writesessionid "+qrun.out/top_dus" -csession=incr 
-- Compiling package design_sv_unit
** Warning: design.sv(8): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
-- Compiling module tb_adder

Top level modules:
	tb_adder
End time: 23:47:20 on Jan 19,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
QuestaSim-64 vopt 2024.3_1 Compiler 2024.10 Oct 17 2024
** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
Start time: 23:47:20 on Jan 19,2025
vopt -access=rw+/. -timescale 1ns/1ns -mfcu "+acc=npr" -findtoplevels qrun.out/work+1+ -work qrun.out/work -statslog qrun.out/stats_log -csession=incr -o qrun_opt -csessionid=2 

Top level modules:
	tb_adder

Analyzing design...
-- Loading module tb_adder
Optimizing 2 design-units (inlining 0/1 module instances):
-- Optimizing package design_sv_unit(fast)
** Warning: design.sv(8): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
-- Optimizing module tb_adder(fast)
Optimized design name is qrun_opt
End time: 23:47:21 on Jan 19,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 2
# vsim -batch -lib qrun.out/work -do " run -all; exit" -statslog qrun.out/stats_log qrun_opt -appendlog -l qrun.log 
# Start time: 23:47:21 on Jan 19,2025
# //  Questa Sim-64
# //  Version 2024.3_1 linux_x86_64 Oct 17 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.design_sv_unit(fast)
# Loading work.tb_adder(fast)
# 
# run -all
# PASS: 3 + 4 = 7
# PASS: reset operation complete--- of a= 0000 -- b= 0000
# PASS: -2 - 3 = -5
# PASS: reset operation complete--- of a= 0000 -- b= 0000
# PASS: ~ of 1000 = 7
# PASS: -6 + -5 = -11
# PASS: -4 + 0 = -4
# PASS: reset operation complete--- of a= 0000 -- b= 0000
# PASS: reset operation complete--- of a= 0000 -- b= 0000
# PASS: -2 - 1 = -3
# PASS: ~ of 1001 = 6
# PASS: -6 + -8 = -14
# PASS: reset operation complete--- of a= 0000 -- b= 0000
# PASS: reset operation complete--- of a= 0000 -- b= 0000
# PASS: reset operation complete--- of a= 0000 -- b= 0000
# PASS: ~ of 0011 = -4
# PASS: reset operation complete--- of a= 0000 -- b= 0000
# PASS: reset operation complete--- of a= 0000 -- b= 0000
# PASS: reset operation complete--- of a= 0000 -- b= 0000
# PASS: reset operation complete--- of a= 0000 -- b= 0000
# Running Directed Tests...
# PASS: ~ of 0110 = -7
# Ending Directed Tests...
# exit
# End time: 23:47:22 on Jan 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
End time: 23:47:22 on Jan 19,2025, Elapsed time: 0:00:02
*** Summary *********************************************
    qrun: Errors:   0, Warnings:   0
    vlog: Errors:   0, Warnings:   1
    vopt: Errors:   0, Warnings:   2
    vsim: Errors:   0, Warnings:   0
  Totals: Errors:   0, Warnings:   3
