$date
	Thu May  1 15:04:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FIFO_tb $end
$var wire 1 ! wfull $end
$var wire 1 " wclk $end
$var wire 1 # rempty $end
$var wire 8 $ rdata [7:0] $end
$var wire 1 % rclk $end
$var parameter 32 & ASIZE $end
$var parameter 35 ' DEPTH $end
$var parameter 32 ( DSIZE $end
$var reg 1 ) clk $end
$var reg 1 * en_r $end
$var reg 1 + en_w $end
$var reg 1 , rinc $end
$var reg 1 - rrst_n $end
$var reg 8 . wdata [7:0] $end
$var reg 1 / winc $end
$var reg 1 0 wrst_n $end
$var integer 32 1 i [31:0] $end
$var integer 32 2 seed [31:0] $end
$scope module cg $end
$var wire 1 ) clk $end
$var wire 1 * en_r $end
$var wire 1 + en_w $end
$var wire 1 3 read $end
$var wire 1 % read_clock $end
$var wire 1 4 write $end
$var wire 1 " write_clock $end
$upscope $end
$scope module fifo $end
$var wire 1 % rclk $end
$var wire 1 , rinc $end
$var wire 1 - rrst_n $end
$var wire 1 " wclk $end
$var wire 8 5 wdata [7:0] $end
$var wire 1 / winc $end
$var wire 1 0 wrst_n $end
$var wire 4 6 wq2_rptr [3:0] $end
$var wire 4 7 wptr [3:0] $end
$var wire 1 ! wfull $end
$var wire 3 8 waddr [2:0] $end
$var wire 4 9 rq2_wptr [3:0] $end
$var wire 4 : rptr [3:0] $end
$var wire 1 # rempty $end
$var wire 8 ; rdata [7:0] $end
$var wire 3 < raddr [2:0] $end
$var parameter 32 = ASIZE $end
$var parameter 32 > DSIZE $end
$scope module fifomem $end
$var wire 8 ? rdata [7:0] $end
$var wire 1 " wclk $end
$var wire 1 / wclk_en $end
$var wire 8 @ wdata [7:0] $end
$var wire 1 ! wfull $end
$var wire 3 A waddr [2:0] $end
$var wire 3 B raddr [2:0] $end
$var parameter 32 C ADDR_SIZE $end
$var parameter 32 D DATA_SIZE $end
$var parameter 35 E DEPTH $end
$upscope $end
$scope module rptr_empty $end
$var wire 1 % rclk $end
$var wire 4 F rgray_next [3:0] $end
$var wire 1 , rinc $end
$var wire 1 - rrst_n $end
$var wire 4 G rq2_wptr [3:0] $end
$var wire 1 H rempty_val $end
$var wire 4 I rbin_next [3:0] $end
$var wire 3 J raddr [2:0] $end
$var parameter 32 K ADDR_SIZE $end
$var reg 4 L rbin [3:0] $end
$var reg 1 # rempty $end
$var reg 4 M rptr [3:0] $end
$upscope $end
$scope module sync_r2w $end
$var wire 1 " clk $end
$var wire 4 N din [3:0] $end
$var wire 1 0 rst_n $end
$var parameter 33 O SIZE $end
$var reg 4 P q1 [3:0] $end
$var reg 4 Q q2 [3:0] $end
$upscope $end
$scope module sync_w2r $end
$var wire 1 % clk $end
$var wire 1 - rst_n $end
$var wire 4 R din [3:0] $end
$var parameter 33 S SIZE $end
$var reg 4 T q1 [3:0] $end
$var reg 4 U q2 [3:0] $end
$upscope $end
$scope module wptr_full $end
$var wire 1 " wclk $end
$var wire 4 V wgray_next [3:0] $end
$var wire 1 / winc $end
$var wire 4 W wq2_rptr [3:0] $end
$var wire 1 0 wrst_n $end
$var wire 1 X wfull_val $end
$var wire 4 Y wbin_next [3:0] $end
$var wire 3 Z waddr [2:0] $end
$var parameter 32 [ ADDR_SIZE $end
$var reg 4 \ wbin [3:0] $end
$var reg 1 ! wfull $end
$var reg 4 ] wptr [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 [
b100 S
b100 O
b11 K
b1000 E
b1000 D
b11 C
b1000 >
b11 =
b1000 (
b1000 '
b11 &
$end
#0
$dumpvars
bx ]
bx \
bx Z
bx Y
xX
bx W
bx V
bx U
bx T
bx R
bx Q
bx P
bx N
bx M
bx L
bx J
bx I
xH
bx G
bx F
bx B
bx A
b0 @
bx ?
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
b0 5
04
03
b1 2
b0 1
10
0/
b0 .
1-
0,
0+
0*
0)
0%
bx $
x#
0"
x!
$end
#5000
1)
#10000
0)
#15000
1)
#20000
1H
0X
b0 <
b0 B
b0 J
b0 F
b0 8
b0 A
b0 Z
b0 V
b0 9
b0 G
b0 U
b0 T
b0 I
b0 L
b0 :
b0 M
b0 N
1#
b0 6
b0 Q
b0 W
b0 P
b0 Y
b0 \
b0 7
b0 R
b0 ]
0!
0)
0-
00
#25000
1)
#30000
0)
#35000
1)
#40000
b1 V
b1 Y
0)
1/
b10000110111001110 2
1,
1*
1+
1-
10
#45000
b1 8
b1 A
b1 Z
b11 V
b0 $
b0 ;
b0 ?
b10 Y
b1 \
b1 7
b1 R
b1 ]
1"
14
1%
13
1)
#50000
b1 V
0"
04
0%
03
b1 Y
0)
0/
#55000
b1 T
1"
14
1%
13
1)
#60000
b11 V
0"
04
0%
03
b10 Y
0)
1/
b111000 .
b111000 5
b111000 @
b11100010110011000001111110111 2
b1 1
#65000
b10 8
b10 A
b10 Z
b10 V
b11 Y
b10 \
b11 7
b11 R
b11 ]
0H
b1 9
b1 G
b1 U
1"
14
1%
13
1)
#70000
b11 V
0"
04
0%
03
b10 Y
0)
0/
#75000
1H
b1 F
b1 I
b11 T
0#
1"
14
1%
13
1)
#80000
b10 V
0"
04
0%
03
b11 Y
0)
1/
b10000110 .
b10000110 5
b10000110 @
b11000011010110010011011111001100 2
b10 1
#85000
b11 8
b11 A
b11 Z
b110 V
b111000 $
b111000 ;
b111000 ?
b1 <
b1 B
b1 J
b1 F
b100 Y
b11 \
b10 7
b10 R
b10 ]
1#
b1 I
b1 L
b1 :
b1 M
b1 N
0H
b11 9
b11 G
b11 U
1"
14
1%
13
1)
#90000
b10 V
0"
04
0%
03
b11 Y
0)
0/
#95000
1H
b11 F
b10 I
b1 P
b10 T
0#
1"
14
1%
13
1)
#100000
b110 V
0"
04
0%
03
b100 Y
0)
1/
b1011100 .
b1011100 5
b1011100 @
b101110000100110000101001011101 2
b11 1
#105000
b100 8
b100 A
b100 Z
b111 V
b10000110 $
b10000110 ;
b10000110 ?
b10 <
b10 B
b10 J
b11 F
b101 Y
b100 \
b110 7
b110 R
b110 ]
b1 6
b1 Q
b1 W
1#
b10 I
b10 L
b11 :
b11 M
b11 N
0H
b10 9
b10 G
b10 U
1"
14
1%
13
1)
#110000
b110 V
0"
04
0%
03
b100 Y
0)
0/
#115000
1H
b10 F
b11 I
b11 P
b110 T
0#
1"
14
1%
13
1)
#120000
b111 V
0"
04
0%
03
b101 Y
0)
1/
b11001110 .
b11001110 5
b11001110 @
b11100111001000110000010101111010 2
b100 1
#125000
b101 8
b101 A
b101 Z
b101 V
b1011100 $
b1011100 ;
b1011100 ?
b11 <
b11 B
b11 J
b10 F
b110 Y
b101 \
b111 7
b111 R
b111 ]
b11 6
b11 Q
b11 W
1#
b11 I
b11 L
b10 :
b10 M
b10 N
0H
b110 9
b110 G
b110 U
1"
14
1%
13
1)
#130000
b111 V
0"
04
0%
03
b101 Y
0)
0/
#135000
1H
b110 F
b100 I
b10 P
b111 T
0#
1"
14
1%
13
1)
#140000
b101 V
0"
04
0%
03
b110 Y
0)
1/
b11000111 .
b11000111 5
b11000111 @
b11100011110011001001010010110011 2
b101 1
#145000
b110 8
b110 A
b110 Z
b100 V
b11001110 $
b11001110 ;
b11001110 ?
b100 <
b100 B
b100 J
b110 F
b111 Y
b110 \
b101 7
b101 R
b101 ]
b10 6
b10 Q
b10 W
1#
b100 I
b100 L
b110 :
b110 M
b110 N
0H
b111 9
b111 G
b111 U
1"
14
1%
13
1)
#150000
b101 V
0"
04
0%
03
b110 Y
0)
0/
#155000
1H
b111 F
b101 I
b110 P
b101 T
0#
1"
14
1%
13
1)
#160000
b100 V
0"
04
0%
03
b111 Y
0)
1/
b11000110 .
b11000110 5
b11000110 @
b1100011000100110010101001011000 2
b110 1
#165000
b111 8
b111 A
b111 Z
b1100 V
b11000111 $
b11000111 ;
b11000111 ?
b101 <
b101 B
b101 J
b111 F
b1000 Y
b111 \
b100 7
b100 R
b100 ]
b110 6
b110 Q
b110 W
1#
b101 I
b101 L
b111 :
b111 M
b111 N
0H
b101 9
b101 G
b101 U
1"
14
1%
13
1)
#170000
b100 V
0"
04
0%
03
b111 Y
0)
0/
#175000
1H
b101 F
b110 I
b111 P
b100 T
0#
1"
14
1%
13
1)
#180000
b1100 V
0"
04
0%
03
b1000 Y
0)
1/
b11110011 .
b11110011 5
b11110011 @
b1111001110101110110000001111001 2
b111 1
#185000
b0 8
b0 A
b0 Z
b1101 V
b11000110 $
b11000110 ;
b11000110 ?
b110 <
b110 B
b110 J
b101 F
b1001 Y
b1000 \
b1100 7
b1100 R
b1100 ]
b111 6
b111 Q
b111 W
1#
b110 I
b110 L
b101 :
b101 M
b101 N
0H
b100 9
b100 G
b100 U
1"
14
1%
13
1)
#190000
b1100 V
0"
04
0%
03
b1000 Y
0)
0/
#195000
1H
b100 F
b111 I
b101 P
b1100 T
0#
1"
14
1%
13
1)
#200000
b1101 V
0"
04
0%
03
b1001 Y
0)
1/
b11000011 .
b11000011 5
b11000011 @
b11100001110101110110010111100110 2
b1000 1
#205000
b1 8
b1 A
b1 Z
b1111 V
b11110011 $
b11110011 ;
b11110011 ?
b111 <
b111 B
b111 J
b100 F
b1010 Y
b1001 \
b1101 7
b1101 R
b1101 ]
b101 6
b101 Q
b101 W
1#
b111 I
b111 L
b100 :
b100 M
b100 N
0H
b1100 9
b1100 G
b1100 U
1"
14
1%
13
1)
#210000
b1101 V
0"
04
0%
03
b1001 Y
0)
0/
#215000
1H
b1100 F
b1000 I
b100 P
b1101 T
0#
1"
14
1%
13
1)
#220000
b1111 V
0"
04
0%
03
b1010 Y
0)
1/
b1011111 .
b1011111 5
b1011111 @
b101111100011110100011100101111 2
b1001 1
#225000
b10 8
b10 A
b10 Z
b1110 V
b11000011 $
b11000011 ;
b11000011 ?
b0 <
b0 B
b0 J
b1100 F
b1011 Y
b1010 \
b1111 7
b1111 R
b1111 ]
b100 6
b100 Q
b100 W
1#
b1000 I
b1000 L
b1100 :
b1100 M
b1100 N
0H
b1101 9
b1101 G
b1101 U
1"
14
1%
13
1)
#230000
b1111 V
0"
04
0%
03
b1010 Y
0)
0/
#235000
1H
b1101 F
b1001 I
b1100 P
b1111 T
0#
1"
14
1%
13
1)
#240000
b1110 V
0H
b1100 F
0"
04
b1011 Y
0%
03
b1000 I
0)
b1000111 .
b1000111 5
b1000111 @
b10100011100010000110001110100100 2
1/
0*
0,
b0 1
#245000
b11 8
b11 A
b11 Z
b1010 V
b1100 Y
b1011 \
b1110 7
b1110 R
b1110 ]
b1100 6
b1100 Q
b1100 W
1"
14
1)
#250000
0"
04
0)
b10001001 .
b10001001 5
b10001001 @
b1000100111010110001111001010101 2
b1 1
#255000
b100 8
b100 A
b100 Z
b1011 V
b1101 Y
b1100 \
b1010 7
b1010 R
b1010 ]
1"
14
1)
#260000
0"
04
0)
b1111110 .
b1111110 5
b1111110 @
b111111001001101001101100010010 2
b10 1
#265000
b101 8
b101 A
b101 Z
b1001 V
b1110 Y
b1101 \
b1011 7
b1011 R
b1011 ]
1"
14
1)
#270000
0"
04
0)
b1000101 .
b1000101 5
b1000101 @
b100010110111000001011101101011 2
b11 1
#275000
b110 8
b110 A
b110 Z
b1000 V
b1111 Y
b1110 \
b1001 7
b1001 R
b1001 ]
1"
14
1)
#280000
0"
04
0)
b1011101 .
b1011101 5
b1011101 @
b101110110110100010111110110000 2
b100 1
#285000
1X
b111 8
b111 A
b111 Z
b0 V
b0 Y
b1111 \
b1000 7
b1000 R
b1000 ]
1"
14
1)
#290000
0"
04
0)
b10010001 .
b10010001 5
b10010001 @
b11001000110101000001111111110001 2
b101 1
#295000
b0 8
b0 A
b0 Z
1X
b0 V
b0 Y
b0 \
b0 7
b0 R
b0 ]
1!
1"
14
1)
#300000
0"
04
0)
b1101110 .
b1101110 5
b1101110 @
b10110111011011011101000011111110 2
b110 1
#305000
1"
14
1)
#310000
0"
04
0)
b10001111 .
b10001111 5
b10001111 @
b1000111100010110100000101100111 2
b111 1
#315000
1"
14
1)
#320000
0"
04
0)
b111100 .
b111100 5
b111100 @
b10011110001111001001101001111100 2
b1000 1
#325000
1"
14
1)
#330000
0"
04
0)
b11001001 .
b11001001 5
b11001001 @
b1100100110111000000000101001101 2
b1001 1
#335000
1"
14
1)
#340000
0"
04
0)
b11100011 .
b11100011 5
b11100011 @
b11110001100010101111001110101010 2
b1010 1
#345000
1"
14
1)
#350000
1H
b1101 F
b1001 I
0"
04
0)
1,
1*
0+
0/
b0 1
#355000
b1011111 $
b1011111 ;
b1011111 ?
b1 <
b1 B
b1 J
b1101 F
1#
b1001 I
b1001 L
b1101 :
b1101 M
b1101 N
0H
b1111 9
b1111 G
b1111 U
b0 T
1%
13
1)
#360000
0%
03
0)
#365000
b1111 F
b1010 I
b0 9
b0 G
b0 U
0#
1%
13
1)
#370000
0%
03
0)
b1 1
#375000
b1000111 $
b1000111 ;
b1000111 ?
b10 <
b10 B
b10 J
b1110 F
b1011 I
b1010 L
b1111 :
b1111 M
b1111 N
1%
13
1)
#380000
0%
03
0)
#385000
b10001001 $
b10001001 ;
b10001001 ?
b11 <
b11 B
b11 J
b1010 F
b1100 I
b1011 L
b1110 :
b1110 M
b1110 N
1%
13
1)
#390000
0%
03
0)
b10 1
#395000
b1111110 $
b1111110 ;
b1111110 ?
b100 <
b100 B
b100 J
b1011 F
b1101 I
b1100 L
b1010 :
b1010 M
b1010 N
1%
13
1)
#400000
0%
03
0)
#405000
b1000101 $
b1000101 ;
b1000101 ?
b101 <
b101 B
b101 J
b1001 F
b1110 I
b1101 L
b1011 :
b1011 M
b1011 N
1%
13
1)
#410000
0%
03
0)
b11 1
#415000
b1011101 $
b1011101 ;
b1011101 ?
b110 <
b110 B
b110 J
b1000 F
b1111 I
b1110 L
b1001 :
b1001 M
b1001 N
1%
13
1)
#420000
0%
03
0)
#425000
1H
b10010001 $
b10010001 ;
b10010001 ?
b111 <
b111 B
b111 J
b0 F
b0 I
b1111 L
b1000 :
b1000 M
b1000 N
1%
13
1)
#430000
0%
03
0)
b100 1
#435000
b11000011 $
b11000011 ;
b11000011 ?
b0 <
b0 B
b0 J
1H
b0 F
1#
b0 I
b0 L
b0 :
b0 M
b0 N
1%
13
1)
#440000
0%
03
0)
#445000
1%
13
1)
#450000
0%
03
0)
b101 1
#455000
1%
13
1)
#460000
0%
03
0)
#465000
1%
13
1)
#470000
0%
03
0)
b110 1
#475000
1%
13
1)
#480000
0%
03
0)
#485000
1%
13
1)
#490000
0%
03
0)
b111 1
#495000
1%
13
1)
#500000
0%
03
0)
#505000
1%
13
1)
#510000
0%
03
0)
b1000 1
#515000
1%
13
1)
#520000
0%
03
0)
#525000
1%
13
1)
#530000
0%
03
0)
b1001 1
#535000
1%
13
1)
#540000
0%
03
0)
#545000
1%
13
1)
#550000
0%
03
0)
b1010 1
#555000
1%
13
1)
#560000
0%
03
0)
#565000
1%
13
1)
#570000
0%
03
0)
0*
0,
b1011 1
