
*** Running vivado
    with args -log top_xdma_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_xdma_0_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_xdma_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2601.594 ; gain = 0.023 ; free physical = 5734 ; free virtual = 7884
Command: synth_design -top top_xdma_0_0 -part xc7a100tlfgg484-2L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100tl'
INFO: [Device 21-403] Loading part xc7a100tlfgg484-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 227048
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/xdma_v4_1_vl_rfs.sv:45133]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/xdma_v4_1_vl_rfs.sv:45134]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:01:47 . Memory (MB): peak = 2601.594 ; gain = 0.000 ; free physical = 5873 ; free virtual = 7845
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/synth/top_xdma_0_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_core_top' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:60]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_rq_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_axis_rq_if.svh:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_rq_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_axis_rq_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_cc_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_axis_cc_if.svh:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_cc_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_axis_cc_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_rc_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_axis_rc_if.svh:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 75 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_rc_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_axis_rc_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_cq_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_axis_cq_if.svh:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 85 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_cq_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_axis_cq_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_misc_output_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_misc_output_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_misc_output_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_misc_output_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_misc_input_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_misc_input_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_misc_input_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_misc_input_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_gic_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_gic_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_gic_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_gic_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_fabric_output_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_fabric_output_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_fabric_output_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_fabric_output_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_fabric_input_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_fabric_input_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_fabric_input_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_fabric_input_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_4Bx2048_4Bwe_ram_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_4Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_4Bx2048_4Bwe_ram_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_4Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_16Bx2048_4Bwe_ram_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_16Bx2048_4Bwe_ram_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_16Bx2048_4Bwe_ram_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_16Bx2048_4Bwe_ram_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_2Bx2048_ram_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_2Bx2048_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_2Bx2048_ram_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_2Bx2048_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_8Bx2048_4Bwe_ram_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_8Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_8Bx2048_4Bwe_ram_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_8Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_dsc_in_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_dsc_in_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_dsc_in_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_dsc_in_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_dsc_out_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_dsc_out_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_dsc_out_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_dsc_out_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx2048_32Bwe_ram_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx2048_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx2048_32Bwe_ram_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx2048_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx1024_32Bwe_ram_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx1024_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx1024_32Bwe_ram_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx1024_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_17_GenericFIFOAsync' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_17_GenericFIFOAsync' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_17_GenericFIFOAsync__parameterized0' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_17_GenericFIFOAsync__parameterized0' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_17_GenericFIFOHead' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_17_GenericFIFOHead' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_17_GenericFIFO' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_17_GenericFIFO' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_17_GenericFIFOAsync__parameterized1' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_17_GenericFIFOAsync__parameterized1' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_17_GenericFIFOHead__parameterized0' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_17_GenericFIFOHead__parameterized0' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_17_GenericFIFO__parameterized0' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_17_GenericFIFO__parameterized0' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_17_GenericFIFOHead__parameterized1' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_17_GenericFIFOHead__parameterized1' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_17_GenericFIFOHead__parameterized2' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_17_GenericFIFOHead__parameterized2' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_17_GenericFIFOHead__parameterized3' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_17_GenericFIFOHead__parameterized3' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_17_GenericFIFO__parameterized1' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_17_GenericFIFO__parameterized1' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_17_GenericFIFOAsync__parameterized2' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_17_GenericFIFOAsync__parameterized2' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_17_GenericFIFOAsync__parameterized3' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_17_GenericFIFOAsync__parameterized3' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_17_GenericFIFO__parameterized2' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_17_GenericFIFO__parameterized2' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_17_GenericFIFOHead2' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:927]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_17_GenericFIFOHead2' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:927]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_17_GenericFIFO__parameterized3' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_17_GenericFIFO__parameterized3' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_17_GenericFIFO__parameterized4' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_17_GenericFIFO__parameterized4' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:495]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:495]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:495]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (0#1) [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tuser_2' has an internal driver [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:4941]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tuser_3' has an internal driver [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:4942]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tkeep_2' has an internal driver [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:4943]
WARNING: [Synth 8-6104] Input port 's_axis_c2h_tkeep_3' has an internal driver [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:4944]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_to_pcie3_wrapper' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_pcie2_to_pcie3_wrapper.sv:58]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_axi_stream_intf' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_axi_stream_intf.sv:58]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_rx_demux' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_rx_demux.sv:78]
INFO: [Synth 8-638] synthesizing module 'pcie2_fifo_generator_dma_cpl' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_3/synth/pcie2_fifo_generator_dma_cpl.vhd:79]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 22 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x72 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 95 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 64 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 6 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 45 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 62 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_4' declared at '/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/e6d5/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38271' bound to instance 'U0' of component 'fifo_generator_v13_1_4' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_3/synth/pcie2_fifo_generator_dma_cpl.vhd:557]
INFO: [Synth 8-256] done synthesizing module 'pcie2_fifo_generator_dma_cpl' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_3/synth/pcie2_fifo_generator_dma_cpl.vhd:79]
INFO: [Synth 8-638] synthesizing module 'pcie2_fifo_generator_tgt_brdg' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_4/synth/pcie2_fifo_generator_tgt_brdg.vhd:79]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 22 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 2 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x72 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 95 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 4 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 9 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 14 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_4' declared at '/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/e6d5/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38271' bound to instance 'U0' of component 'fifo_generator_v13_1_4' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_4/synth/pcie2_fifo_generator_tgt_brdg.vhd:557]
INFO: [Synth 8-256] done synthesizing module 'pcie2_fifo_generator_tgt_brdg' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_4/synth/pcie2_fifo_generator_tgt_brdg.vhd:79]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_rx_destraddler' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_rx_destraddler.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_rx_destraddler' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_rx_destraddler.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_rx_demux' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_rx_demux.sv:78]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_tx_mux' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_tx_mux.sv:77]
INFO: [Synth 8-226] default block is never used [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_tx_mux.sv:164]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_tx_mux' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_tx_mux.sv:77]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_dma_req' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_req.sv:76]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_req.sv:215]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_dma_req' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_req.sv:76]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_dma_cpl' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_cpl.sv:76]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_cpl.sv:199]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_dma_cpl' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_cpl.sv:76]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_tgt_req' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_tgt_req.sv:76]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_tgt_req.sv:196]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_tgt_req' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_tgt_req.sv:76]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_tgt_cpl' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_tgt_cpl.sv:77]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_tgt_cpl.sv:174]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_tgt_cpl' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_tgt_cpl.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_axi_stream_intf' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_axi_stream_intf.sv:58]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_cfg_sideband' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_cfg_sideband' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:58]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/synth/top_xdma_0_0_pcie2_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_pcie2_top' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie2_top.v:58]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_core_top' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_core_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (0#1) [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_pcie_top' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_top.v:61]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_axi_basic_top' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_axi_basic_rx' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_rx.v:69]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_axi_basic_rx_pipeline' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_rx_pipeline.v:69]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_axi_basic_rx_pipeline' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_rx_pipeline.v:69]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_axi_basic_rx_null_gen' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_rx_null_gen.v:70]
INFO: [Synth 8-226] default block is never used [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_rx_null_gen.v:252]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_axi_basic_rx_null_gen' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_rx_null_gen.v:70]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_axi_basic_rx' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_rx.v:69]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_axi_basic_tx' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_tx.v:69]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_axi_basic_tx_thrtl_ctl' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_tx_thrtl_ctl.v:70]
INFO: [Synth 8-226] default block is never used [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_tx_thrtl_ctl.v:572]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_axi_basic_tx_thrtl_ctl' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_tx_thrtl_ctl.v:70]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_axi_basic_tx_pipeline' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_tx_pipeline.v:70]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_axi_basic_tx_pipeline' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_tx_pipeline.v:70]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_axi_basic_tx' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_tx.v:69]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_axi_basic_top' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_pcie_7x' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_7x.v:62]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_pcie_bram_top_7x' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_bram_top_7x.v:71]
WARNING: [Synth 8-639] system function call 'time' not supported [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_bram_top_7x.v:138]
INFO: [Synth 8-251] [1'b0]  ROWS_TX 1 COLS_TX 4 [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_bram_top_7x.v:138]
WARNING: [Synth 8-639] system function call 'time' not supported [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_bram_top_7x.v:139]
INFO: [Synth 8-251] [1'b0]  ROWS_RX 1 COLS_RX 4 [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_bram_top_7x.v:139]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_pcie_brams_7x' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_brams_7x.v:64]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_pcie_bram_7x' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_bram_7x.v:62]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO' [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1' [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/scripts/rt/data/unisim_comp.v:103900]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1' (0#1) [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/scripts/rt/data/unisim_comp.v:103900]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO' (0#1) [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_pcie_bram_7x' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_bram_7x.v:62]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_pcie_brams_7x' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_brams_7x.v:64]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_pcie_bram_top_7x' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_bram_top_7x.v:71]
INFO: [Synth 8-6157] synthesizing module 'PCIE_2_1' [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/scripts/rt/data/unisim_comp.v:84722]
INFO: [Synth 8-6155] done synthesizing module 'PCIE_2_1' (0#1) [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/scripts/rt/data/unisim_comp.v:84722]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_pcie_7x' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_7x.v:62]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_pcie_pipe_pipeline' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_pipe_pipeline.v:62]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_pcie_pipe_lane' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_pipe_lane.v:62]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_pcie_pipe_lane' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_pipe_lane.v:62]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_pcie_pipe_misc' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_pipe_misc.v:62]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_pcie_pipe_misc' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_pipe_misc.v:62]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_pcie_pipe_pipeline' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_pipe_pipeline.v:62]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_pcie_top' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pcie_top.v:61]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_gt_top' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_gt_top.v:61]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x.v:190]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x.v:61]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_pipe_wrapper' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pipe_wrapper.v:155]
INFO: [Synth 8-6157] synthesizing module 'top_xdma_0_0_pcie2_ip_pipe_clock' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pipe_clock.v:66]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCTRL' (0#1) [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1143]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_pipe_clock' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pipe_clock.v:66]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_gtp_pipe_reset' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_gtp_pipe_reset.v:66]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_qpll_reset' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_qpll_reset.v:65]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_gtp_pipe_rate' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_gtp_pipe_rate.v:66]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_gtp_pipe_drp' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_gtp_pipe_drp.v:66]
INFO: [Synth 8-226] default block is never used [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pipe_eq.v:401]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_rxeq_scan' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_rxeq_scan.v:65]
INFO: [Synth 8-6155] done synthesizing module 'top_xdma_0_0_pcie2_ip_pipe_eq' (0#1) [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pipe_eq.v:66]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pipe_user.v:353]
WARNING: [Synth 8-7071] port 'pipe_debug_0' of module 'top_xdma_0_0_pcie2_ip_pcie2_top' is unconnected for instance 'inst' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/synth/top_xdma_0_0_pcie2_ip.v:757]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_xdma_0_0_pcie2_ip_pcie2_top' has 295 connections declared, but only 294 given [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/synth/top_xdma_0_0_pcie2_ip.v:757]
WARNING: [Synth 8-7071] port 'cfg_mgmt_do' of module 'top_xdma_0_0_pcie2_ip' is unconnected for instance 'pcie2_ip_i' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_pcie2_to_pcie3_wrapper.sv:955]
WARNING: [Synth 8-7071] port 'cfg_mgmt_rd_wr_done' of module 'top_xdma_0_0_pcie2_ip' is unconnected for instance 'pcie2_ip_i' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_pcie2_to_pcie3_wrapper.sv:955]
WARNING: [Synth 8-7071] port 'cfg_mgmt_di' of module 'top_xdma_0_0_pcie2_ip' is unconnected for instance 'pcie2_ip_i' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_pcie2_to_pcie3_wrapper.sv:955]
WARNING: [Synth 8-7071] port 'cfg_mgmt_byte_en' of module 'top_xdma_0_0_pcie2_ip' is unconnected for instance 'pcie2_ip_i' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_pcie2_to_pcie3_wrapper.sv:955]
WARNING: [Synth 8-7071] port 'cfg_mgmt_dwaddr' of module 'top_xdma_0_0_pcie2_ip' is unconnected for instance 'pcie2_ip_i' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_pcie2_to_pcie3_wrapper.sv:955]
WARNING: [Synth 8-7071] port 'cfg_mgmt_wr_en' of module 'top_xdma_0_0_pcie2_ip' is unconnected for instance 'pcie2_ip_i' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_pcie2_to_pcie3_wrapper.sv:955]
WARNING: [Synth 8-7071] port 'cfg_mgmt_rd_en' of module 'top_xdma_0_0_pcie2_ip' is unconnected for instance 'pcie2_ip_i' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_pcie2_to_pcie3_wrapper.sv:955]
WARNING: [Synth 8-7071] port 'cfg_mgmt_wr_readonly' of module 'top_xdma_0_0_pcie2_ip' is unconnected for instance 'pcie2_ip_i' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_pcie2_to_pcie3_wrapper.sv:955]
WARNING: [Synth 8-7071] port 'cfg_mgmt_wr_rw1c_as_rw' of module 'top_xdma_0_0_pcie2_ip' is unconnected for instance 'pcie2_ip_i' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_pcie2_to_pcie3_wrapper.sv:955]
WARNING: [Synth 8-7023] instance 'pcie2_ip_i' of module 'top_xdma_0_0_pcie2_ip' has 156 connections declared, but only 147 given [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_pcie2_to_pcie3_wrapper.sv:955]
WARNING: [Synth 8-7071] port 'pipe_tx0_rcvr_det' of module 'top_xdma_0_0_core_top' is unconnected for instance 'inst' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/synth/top_xdma_0_0.sv:597]
WARNING: [Synth 8-7071] port 'pipe_clk' of module 'top_xdma_0_0_core_top' is unconnected for instance 'inst' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/synth/top_xdma_0_0.sv:597]
WARNING: [Synth 8-7071] port 'sys_clk_bufg' of module 'top_xdma_0_0_core_top' is unconnected for instance 'inst' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/synth/top_xdma_0_0.sv:597]
WARNING: [Synth 8-7071] port 'pipe_tx0_powerdown' of module 'top_xdma_0_0_core_top' is unconnected for instance 'inst' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/synth/top_xdma_0_0.sv:597]
WARNING: [Synth 8-7071] port 'cfg_fc_vc_sel' of module 'top_xdma_0_0_core_top' is unconnected for instance 'inst' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/synth/top_xdma_0_0.sv:597]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_xdma_0_0_core_top' has 1299 connections declared, but only 1294 given [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/synth/top_xdma_0_0.sv:597]
WARNING: [Synth 8-6014] Unused sequential element wlengthback_ff_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element wrreqChnlIdq_ff_reg was removed. 
WARNING: [Synth 8-5858] RAM axi_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  axi_rcp_cpl_reg 
WARNING: [Synth 8-5858] RAM wb_req_pay_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  wb_req_pay_reg 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-5858] RAM chn_tar_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  chn_tar_req_reg 
WARNING: [Synth 8-6014] Unused sequential element rrq_dadr_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_dadr_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-5858] RAM chn_tar_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  chn_tar_req_reg 
WARNING: [Synth 8-5858] RAM dsc_ch_dat_to_wr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  dsc_ch_dat_to_wr_reg 
WARNING: [Synth 8-5858] RAM dsc_ch_dat_to_rd_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  dsc_ch_dat_to_rd_reg 
WARNING: [Synth 8-6014] Unused sequential element m_axi_awcacheq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_reqidq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_barq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_arcacheissueq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_reqidq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_arlenpendq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_barq_reg was removed. 
WARNING: [Synth 8-4767] Trying to implement RAM 'MemArray_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "MemArray_reg" dissolved into registers
WARNING: [Synth 8-5858] RAM rreq_head_info_ff_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  rreq_head_info_ff_reg 
WARNING: [Synth 8-6014] Unused sequential element tag_rrq_usr_ofst_mem_even_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tag_rrq_usr_ofst_mem_odd_reg was removed. 
WARNING: [Synth 8-5856] 3D RAM pf_bar_mask_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pf_bar_mask_reg 
WARNING: [Synth 8-5858] RAM c2h_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  c2h_reg_reg 
WARNING: [Synth 8-5858] RAM h2c_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  h2c_reg_reg 
WARNING: [Synth 8-5858] RAM axi_rrq_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  axi_rrq_reg_reg 
WARNING: [Synth 8-5858] RAM axi_wrq_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  axi_wrq_reg_reg 
WARNING: [Synth 8-5858] RAM s_axis_c2h_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  s_axis_c2h_tpkt_reg 
WARNING: [Synth 8-5858] RAM s_axis_c2h_xdma_pktin_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  s_axis_c2h_xdma_pktin_tpkt_reg 
WARNING: [Synth 8-5858] RAM s_axis_c2h_multq_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  s_axis_c2h_multq_tpkt_reg 
WARNING: [Synth 8-5858] RAM m_axis_h2c_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  m_axis_h2c_tpkt_reg 
WARNING: [Synth 8-5858] RAM dsc_multq_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  dsc_multq_rcp_cpl_reg 
WARNING: [Synth 8-5858] RAM wbk_multq_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  wbk_multq_wcp_cpl_reg 
WARNING: [Synth 8-5858] RAM h2c_dat_bram_in_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  h2c_dat_bram_in_reg 
WARNING: [Synth 8-5858] RAM c2h_dat_bram_in_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  c2h_dat_bram_in_reg 
WARNING: [Synth 8-5858] RAM c2h_dsc_byp_data_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  c2h_dsc_byp_data_reg 
WARNING: [Synth 8-5858] RAM h2c_dsc_byp_data_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  h2c_dsc_byp_data_reg 
WARNING: [Synth 8-5856] 3D RAM pf_bar_base_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pf_bar_base_reg 
WARNING: [Synth 8-5856] 3D RAM pf_bar_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pf_bar_cache_reg 
WARNING: [Synth 8-5858] RAM aximm_rrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  aximm_rrq_req_reg 
WARNING: [Synth 8-5858] RAM axist_rrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  axist_rrq_req_reg 
WARNING: [Synth 8-5858] RAM dsc_multq_axi_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  dsc_multq_axi_rcp_cpl_reg 
WARNING: [Synth 8-5858] RAM c2h_xdma_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  c2h_xdma_rcp_cpl_reg 
WARNING: [Synth 8-5858] RAM c2h_multq_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  c2h_multq_rcp_cpl_reg 
WARNING: [Synth 8-5858] RAM axist_wrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  axist_wrq_req_reg 
WARNING: [Synth 8-5858] RAM aximm_wrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  aximm_wrq_req_reg 
WARNING: [Synth 8-5858] RAM axist_wpl_dat_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  axist_wpl_dat_reg 
WARNING: [Synth 8-5858] RAM aximm_wpl_dat_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  aximm_wpl_dat_reg 
WARNING: [Synth 8-5858] RAM h2c_xdma_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  h2c_xdma_wcp_cpl_reg 
WARNING: [Synth 8-5858] RAM h2c_multq_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  h2c_multq_wcp_cpl_reg 
WARNING: [Synth 8-5858] RAM wbk_multq_axi_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  wbk_multq_axi_wcp_cpl_reg 
WARNING: [Synth 8-5858] RAM pcie_rrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pcie_rrq_req_reg 
WARNING: [Synth 8-5858] RAM dsc_multq_pcie_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  dsc_multq_pcie_rcp_cpl_reg 
WARNING: [Synth 8-5858] RAM h2c_xdma_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  h2c_xdma_rcp_cpl_reg 
WARNING: [Synth 8-5858] RAM h2c_multq_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  h2c_multq_rcp_cpl_reg 
WARNING: [Synth 8-5858] RAM pcie_wrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pcie_wrq_req_reg 
WARNING: [Synth 8-5858] RAM pcie_wpl_dat_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pcie_wpl_dat_reg 
WARNING: [Synth 8-5858] RAM c2h_xdma_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  c2h_xdma_wcp_cpl_reg 
WARNING: [Synth 8-5858] RAM c2h_multq_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  c2h_multq_wcp_cpl_reg 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element tx_64.req_ep_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_req.sv:201]
WARNING: [Synth 8-6014] Unused sequential element tx_64.req_rid_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_req.sv:202]
WARNING: [Synth 8-6014] Unused sequential element tx_64.req_tag_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_req.sv:203]
WARNING: [Synth 8-6014] Unused sequential element tx_64.req_cid_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_req.sv:204]
WARNING: [Synth 8-6014] Unused sequential element tx_64.req_tc_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_req.sv:205]
WARNING: [Synth 8-6014] Unused sequential element tx_64.req_attr_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_req.sv:206]
WARNING: [Synth 8-6014] Unused sequential element rc_64.wr_td_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_cpl.sv:183]
WARNING: [Synth 8-6014] Unused sequential element rc_64.wr_rid_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_cpl.sv:187]
WARNING: [Synth 8-6014] Unused sequential element rc_64.wr_be_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_cpl.sv:190]
WARNING: [Synth 8-6014] Unused sequential element rc_64.wr_addr_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_cpl.sv:191]
WARNING: [Synth 8-6014] Unused sequential element wr_data_reg_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_cpl.sv:161]
WARNING: [Synth 8-6014] Unused sequential element tx_64.req_id_en_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_tgt_req.sv:173]
WARNING: [Synth 8-6014] Unused sequential element tx_64.req_ep_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_tgt_req.sv:180]
WARNING: [Synth 8-6014] Unused sequential element tx_64.req_lbe_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_tgt_req.sv:187]
WARNING: [Synth 8-6014] Unused sequential element tx_64.compl_cid_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_tgt_cpl.sv:166]
WARNING: [Synth 8-6014] Unused sequential element tx_64.compl_tc_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_tgt_cpl.sv:167]
WARNING: [Synth 8-6014] Unused sequential element tx_64.compl_attr_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_tgt_cpl.sv:168]
WARNING: [Synth 8-6014] Unused sequential element tx_64.compl_ecrc_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_tgt_cpl.sv:169]
WARNING: [Synth 8-3848] Net pcie_rq_tag in module/entity top_xdma_0_0_axi_stream_intf does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_axi_stream_intf.sv:145]
WARNING: [Synth 8-3848] Net pcie_rq_tag_vld in module/entity top_xdma_0_0_axi_stream_intf does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_axi_stream_intf.sv:146]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tx_tlast_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:752]
WARNING: [Synth 8-3848] Net g2ip_pl_transmit_hot_rst in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:252]
WARNING: [Synth 8-3848] Net g2ip_pl_downstream_deemph_source in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:253]
WARNING: [Synth 8-3848] Net cfg_function_power_state in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:273]
WARNING: [Synth 8-3848] Net cfg_link_power_state in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:274]
WARNING: [Synth 8-3848] Net cfg_ltssm_state in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:283]
WARNING: [Synth 8-3848] Net cfg_dpa_substate_change in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:285]
WARNING: [Synth 8-3848] Net cfg_obff_enable in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:286]
WARNING: [Synth 8-3848] Net cfg_pl_status_change in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:287]
WARNING: [Synth 8-3848] Net cfg_msg_received in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:289]
WARNING: [Synth 8-3848] Net cfg_msg_received_data in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:290]
WARNING: [Synth 8-3848] Net cfg_msg_received_type in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:291]
WARNING: [Synth 8-3848] Net cfg_msg_transmit_done in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:296]
WARNING: [Synth 8-3848] Net cfg_per_func_status_data in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:307]
WARNING: [Synth 8-3848] Net cfg_per_function_update_done in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:310]
WARNING: [Synth 8-3848] Net cfg_power_state_change_interrupt in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:314]
WARNING: [Synth 8-3848] Net cfg_ext_read_received in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:320]
WARNING: [Synth 8-3848] Net cfg_ext_write_received in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:321]
WARNING: [Synth 8-3848] Net cfg_ext_register_number in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:322]
WARNING: [Synth 8-3848] Net cfg_ext_function_number in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:323]
WARNING: [Synth 8-3848] Net cfg_ext_write_data in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:324]
WARNING: [Synth 8-3848] Net cfg_ext_write_byte_enable in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:325]
WARNING: [Synth 8-3848] Net cfg_interrupt_msi_mask_update in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:340]
WARNING: [Synth 8-3848] Net cfg_interrupt_msi_data in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:341]
WARNING: [Synth 8-3848] Net cfg_interrupt_msi_vf_enable in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:353]
WARNING: [Synth 8-3848] Net cfg_vf_status in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:354]
WARNING: [Synth 8-3848] Net cfg_vf_power_state in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:355]
WARNING: [Synth 8-3848] Net cfg_tph_requester_enable in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:356]
WARNING: [Synth 8-3848] Net cfg_tph_st_mode in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:357]
WARNING: [Synth 8-3848] Net cfg_vf_tph_requester_enable in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:358]
WARNING: [Synth 8-3848] Net cfg_vf_tph_st_mode in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:359]
WARNING: [Synth 8-3848] Net cfg_flr_in_process in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:360]
WARNING: [Synth 8-3848] Net cfg_vf_flr_in_process in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:361]
WARNING: [Synth 8-3848] Net cfg_hot_reset_out in module/entity top_xdma_0_0_cfg_sideband does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_cfg_sideband.sv:366]
WARNING: [Synth 8-6014] Unused sequential element trn_rdllp_src_rdy_d_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_tx_thrtl_ctl.v:420]
WARNING: [Synth 8-6014] Unused sequential element reg_tlast_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_tx_thrtl_ctl.v:654]
WARNING: [Synth 8-6014] Unused sequential element flush_axi_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_axi_basic_tx_pipeline.v:527]
WARNING: [Synth 8-6014] Unused sequential element reg_eios_detected_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x.v:134]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp0_q_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x.v:143]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp1_q_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x.v:144]
WARNING: [Synth 8-6014] Unused sequential element pclk_sel_slave_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pipe_clock.v:589]
WARNING: [Synth 8-6014] Unused sequential element gen3_rdy_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pipe_user.v:561]
WARNING: [Synth 8-6014] Unused sequential element rxsync_fsm_disable.rxsync_done_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip_pipe_sync.v:612]
WARNING: [Synth 8-6014] Unused sequential element sys_rst_lock_reg_reg was removed.  [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:4049]
WARNING: [Synth 8-3848] Net gt_drp_clk in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2407]
WARNING: [Synth 8-3848] Net cfg_interrupt_msix_enable_int in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:3803]
WARNING: [Synth 8-3848] Net m_axis_h2c_tuser_2 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2547]
WARNING: [Synth 8-3848] Net m_axis_h2c_tkeep_2 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2548]
WARNING: [Synth 8-3848] Net m_axis_h2c_tuser_3 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2554]
WARNING: [Synth 8-3848] Net m_axis_h2c_tkeep_3 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2555]
WARNING: [Synth 8-3848] Net c2h_sts_0 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2698]
WARNING: [Synth 8-3848] Net h2c_sts_0 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2699]
WARNING: [Synth 8-3848] Net c2h_sts_1 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2702]
WARNING: [Synth 8-3848] Net h2c_sts_1 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2703]
WARNING: [Synth 8-3848] Net c2h_sts_2 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2706]
WARNING: [Synth 8-3848] Net h2c_sts_2 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2707]
WARNING: [Synth 8-3848] Net c2h_sts_3 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2710]
WARNING: [Synth 8-3848] Net h2c_sts_3 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2711]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_128_0 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2336]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_ext_16_0 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2337]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_128_1 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2338]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_ext_16_1 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2339]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_128_2 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2340]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_ext_16_2 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2341]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_128_3 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2342]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_ext_16_3 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2343]
WARNING: [Synth 8-3848] Net pipe_debug_inject_tx_status in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2344]
WARNING: [Synth 8-3848] Net pipe_debug_inject_rx_status in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2345]
WARNING: [Synth 8-3848] Net pipe_rxprbserr in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2946]
WARNING: [Synth 8-3848] Net pipe_rst_fsm in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2948]
WARNING: [Synth 8-3848] Net pipe_qrst_fsm in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2949]
WARNING: [Synth 8-3848] Net pipe_rate_fsm in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2950]
WARNING: [Synth 8-3848] Net pipe_sync_fsm_tx in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2951]
WARNING: [Synth 8-3848] Net pipe_sync_fsm_rx in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2952]
WARNING: [Synth 8-3848] Net pipe_drp_fsm in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2953]
WARNING: [Synth 8-3848] Net pipe_rst_idle in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2954]
WARNING: [Synth 8-3848] Net pipe_qrst_idle in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2955]
WARNING: [Synth 8-3848] Net pipe_rate_idle in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2956]
WARNING: [Synth 8-3848] Net pipe_eyescandataerror in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2957]
WARNING: [Synth 8-3848] Net pipe_rxstatus in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2958]
WARNING: [Synth 8-3848] Net pipe_dmonitorout in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2959]
WARNING: [Synth 8-3848] Net pipe_cpll_lock in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2960]
WARNING: [Synth 8-3848] Net pipe_qpll_lock in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2961]
WARNING: [Synth 8-3848] Net pipe_rxpmaresetdone in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2962]
WARNING: [Synth 8-3848] Net pipe_rxbufstatus in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2963]
WARNING: [Synth 8-3848] Net pipe_txphaligndone in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2964]
WARNING: [Synth 8-3848] Net pipe_txphinitdone in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2965]
WARNING: [Synth 8-3848] Net pipe_txdlysresetdone in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2966]
WARNING: [Synth 8-3848] Net pipe_rxphaligndone in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2967]
WARNING: [Synth 8-3848] Net pipe_rxdlysresetdone in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2968]
WARNING: [Synth 8-3848] Net pipe_rxsyncdone in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2969]
WARNING: [Synth 8-3848] Net pipe_rxdisperr in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2970]
WARNING: [Synth 8-3848] Net pipe_rxnotintable in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2971]
WARNING: [Synth 8-3848] Net pipe_rxcommadet in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2972]
WARNING: [Synth 8-3848] Net gt_ch_drp_rdy in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2973]
WARNING: [Synth 8-3848] Net pipe_debug_0 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2974]
WARNING: [Synth 8-3848] Net pipe_debug_1 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2975]
WARNING: [Synth 8-3848] Net pipe_debug_2 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2976]
WARNING: [Synth 8-3848] Net pipe_debug_3 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2977]
WARNING: [Synth 8-3848] Net pipe_debug_4 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2978]
WARNING: [Synth 8-3848] Net pipe_debug_5 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2979]
WARNING: [Synth 8-3848] Net pipe_debug_6 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2980]
WARNING: [Synth 8-3848] Net pipe_debug_7 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2981]
WARNING: [Synth 8-3848] Net pipe_debug_8 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2982]
WARNING: [Synth 8-3848] Net pipe_debug_9 in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2983]
WARNING: [Synth 8-3848] Net pipe_debug in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2984]
WARNING: [Synth 8-3848] Net gt_txelecidle in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:2999]
WARNING: [Synth 8-3848] Net gt_txresetdone in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:3000]
WARNING: [Synth 8-3848] Net gt_rxresetdone in module/entity top_xdma_0_0_core_top does not have driver. [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_core_top.sv:3001]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port GT_RXDISPERR[7] in module top_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[6] in module top_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[5] in module top_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[4] in module top_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[7] in module top_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[6] in module top_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[5] in module top_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[4] in module top_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXCHBONDO[4] in module top_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_GEN3 in module top_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RX_CONVERGE in module top_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_GTREFCLK0 in module top_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_CPLLPD in module top_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_CPLLRESET in module top_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDFELPMRESET in module top_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXCHBONDI[4] in module top_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_CLK in module top_xdma_0_0_pcie2_ip_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[3] in module top_xdma_0_0_pcie2_ip_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[2] in module top_xdma_0_0_pcie2_ip_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[1] in module top_xdma_0_0_pcie2_ip_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[0] in module top_xdma_0_0_pcie2_ip_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLLOCK_OUT[1] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLOUTCLK_OUT[1] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLOUTREFCLK_OUT[1] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLRESET[1] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_PCLK_IN in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXUSRCLK_IN in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[3] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[2] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[1] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[0] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_DCLK_IN in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_USERCLK1_IN in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_USERCLK2_IN in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_OOBCLK_IN in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_MMCM_LOCK_IN in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[11] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[10] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[9] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[8] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[7] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[6] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[5] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[4] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[3] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[2] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[1] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[0] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[17] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[16] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[15] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[14] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[13] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[12] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[11] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[10] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[9] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[8] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[7] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[6] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[5] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[4] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[3] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[2] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[1] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[0] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[1] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[0] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[1] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[0] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[1] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[0] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[1] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[0] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[1] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[0] in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_JTAG_EN in module top_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PLM_IN_RS in module top_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx_reset in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx4_polarity in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_compliance in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_char_is_k[1] in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_char_is_k[0] in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[15] in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[14] in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[13] in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[12] in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[11] in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[10] in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[9] in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[8] in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[7] in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[6] in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[5] in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[4] in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[3] in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[2] in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[1] in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[0] in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_elec_idle in module top_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:02:15 . Memory (MB): peak = 2979.688 ; gain = 378.094 ; free physical = 6709 ; free virtual = 7714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:02:17 . Memory (MB): peak = 2979.688 ; gain = 378.094 ; free physical = 6737 ; free virtual = 7743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:02:17 . Memory (MB): peak = 2979.688 ; gain = 378.094 ; free physical = 6737 ; free virtual = 7743
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2979.688 ; gain = 0.000 ; free physical = 7464 ; free virtual = 8533
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/synth/top_xdma_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/synth/top_xdma_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_4/pcie2_fifo_generator_tgt_brdg.xdc] for cell 'inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/top_xdma_0_0_axi_stream_intf_i/top_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0'
Finished Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_4/pcie2_fifo_generator_tgt_brdg.xdc] for cell 'inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/top_xdma_0_0_axi_stream_intf_i/top_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0'
Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_3/pcie2_fifo_generator_dma_cpl.xdc] for cell 'inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/top_xdma_0_0_axi_stream_intf_i/top_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0'
Finished Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_3/pcie2_fifo_generator_dma_cpl.xdc] for cell 'inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/top_xdma_0_0_axi_stream_intf_i/top_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0'
Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc] for cell 'inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst'
Finished Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc] for cell 'inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/ip_0/source/top_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_xdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_xdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/top_xdma_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/top_xdma_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/source/top_xdma_0_0_pcie3_7vx_ip.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/source/top_xdma_0_0_pcie3_7vx_ip.xdc] for cell 'inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.runs/top_xdma_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.runs/top_xdma_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.runs/top_xdma_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_xdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_xdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/phy_lnk_up_cdc' of design 'preSynthElab_1' [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/phy_lnk_up_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/pl_received_hot_rst_cdc' of design 'preSynthElab_1' [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/pl_received_hot_rst_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_xdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_xdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nickorlow/vivado/inst_22.01/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_xdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_xdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 21 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3103.500 ; gain = 0.000 ; free physical = 7783 ; free virtual = 8867
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3106.469 ; gain = 2.969 ; free physical = 7787 ; free virtual = 8871
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:02:41 . Memory (MB): peak = 3106.469 ; gain = 504.875 ; free physical = 12234 ; free virtual = 13380
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'transfer_SM_reg' in module 'top_xdma_0_0_tx_mux'
INFO: [Synth 8-802] inferred FSM for state register 'tx_64.state_reg' in module 'top_xdma_0_0_dma_req'
INFO: [Synth 8-802] inferred FSM for state register 'tx_64.state_reg' in module 'top_xdma_0_0_tgt_req'
INFO: [Synth 8-802] inferred FSM for state register 'tx_64.state_reg' in module 'top_xdma_0_0_tgt_cpl'
INFO: [Synth 8-802] inferred FSM for state register 'reg_state_eios_det_reg' in module 'top_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'top_xdma_0_0_pcie2_ip_gtp_pipe_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'top_xdma_0_0_pcie2_ip_qpll_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'top_xdma_0_0_pcie2_ip_gtp_pipe_rate'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'top_xdma_0_0_pcie2_ip_rxeq_scan'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'top_xdma_0_0_pcie2_ip_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'top_xdma_0_0_pcie2_ip_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'top_xdma_0_0_pcie2_ip_qpll_drp'
INFO: [Synth 8-802] inferred FSM for state register 'resetovrd.fsm_reg' in module 'top_xdma_0_0_pcie2_ip_pipe_user'
INFO: [Synth 8-802] inferred FSM for state register 'txsync_fsm.fsm_tx_reg' in module 'top_xdma_0_0_pcie2_ip_pipe_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WDATASM_START |                               00 |                               00
            WDATASM_IDLE |                               01 |                               01
        WDATASM_DATAXFER |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrdatasm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_17_axi_mm_master_omulti_wr_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRRD_IDLE |                              000 |                              000
             WRRD_MEMREQ |                              001 |                              001
          WRRD_MEMREQ2ND |                              010 |                              010
          WRRD_MEMWRDATA |                              011 |                              100
           WRRD_MEMRDREQ |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'memreqsm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_17_axi_str_masterbr_wrrd_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              MCPL_START |                               00 |                               00
          MCPL_CRTDATBT1 |                               01 |                               01
          MCPL_CRTDATBT2 |                               10 |                               10
           MCPL_DATAXFER |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpldtlpSm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_17_axi_str_masterbr_rdtlp_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WRLITESM_IDLE |                               00 |                               00
    WRLITESM_PCIETLPINFO |                               01 |                               01
         WRLITESM_WRDATA |                               10 |                               10
         WRLITESM_WAITWR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrlitesm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_17_axi_mm_master_wr_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WDATASM_START |                               00 |                               00
            WDATASM_IDLE |                               01 |                               01
        WDATASM_DATAXFER |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrdatasm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_17_axi_mm_master_wr_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RDLITE_IDLE |                               00 |                               00
      RDLITE_PCIETLPINFO |                               01 |                               01
        RDLITE_WAITRDCPL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdliteSM_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_17_axi_mm_master_rd_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              sm_mr_idle |                             0001 |                             0001
                sm_mr_ld |                             0010 |                             0010
              sm_mr_wait |                             0100 |                             0100
               sm_mr_cpl |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tar_sm_mr_cur_reg' in module 'xdma_v4_1_17_vul_tar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        S_INTR_ISSUE_RST |                        000000001 |                             0000
       S_INTR_ISSUE_IDLE |                        000000010 |                             0001
      S_INTR_ISSUE_ADDRL |                        000000100 |                             0010
      S_INTR_ISSUE_ADDRH |                        000001000 |                             0011
       S_INTR_ISSUE_DATA |                        000010000 |                             0100
     S_INTR_ISSUE_VECCON |                        000100000 |                             0101
        S_INTR_ISSUE_VLD |                        001000000 |                             0110
       S_INTR_ISSUE_SEND |                        010000000 |                             0111
       S_INTR_ISSUE_WAIT |                        100000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'intr_issue_state_reg' using encoding 'one-hot' in module 'xdma_v4_1_17_pcie_userapp_tgt_intr_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                              000 | 00000000000000000000000000000000
                  sm_arb |                              001 | 00000000000000000000000000000001
                  sm_vec |                              010 | 00000000000000000000000000000010
              sm_irq_set |                              011 | 00000000000000000000000000000011
                  sm_irq |                              100 | 00000000000000000000000000000100
              sm_irq_clr |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clk_sm_cur_reg' using encoding 'sequential' in module 'xdma_v4_1_17_vul_irq'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft__parameterized0', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               00 |                               00
                  SM_TGT |                               01 |                               10
                 SM_MSIX |                               10 |                               11
                  SM_REQ |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'transfer_SM_reg' using encoding 'sequential' in module 'top_xdma_0_0_tx_mux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                              000 |                              000
              TX_DW0_DW1 |                              001 |                              001
                 TX_DATA |                              010 |                              010
               TX_DATA_N |                              011 |                              011
                  TX_NEW |                              100 |                              101
                 TX_WAIT |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_64.state_reg' using encoding 'sequential' in module 'top_xdma_0_0_dma_req'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                               00 |                              000
              RX_DW0_DW1 |                               01 |                              001
                  RX_DW2 |                               10 |                              010
                 RX_WAIT |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_64.state_reg' using encoding 'sequential' in module 'top_xdma_0_0_tgt_req'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                               00 |                              000
              TX_DW0_DW1 |                               01 |                              001
                  TX_DW2 |                               10 |                              010
                 TX_WAIT |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_64.state_reg' using encoding 'sequential' in module 'top_xdma_0_0_tgt_cpl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            EIOS_DET_IDL |                            00001 |                            00001
        EIOS_DET_NO_STR0 |                            00010 |                            00010
           EIOS_DET_STR0 |                            00100 |                            00100
           EIOS_DET_STR1 |                            01000 |                            01000
           EIOS_DET_DONE |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'reg_state_eios_det_reg' in module 'top_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_CFG_WAIT |                  000000000000001 |                            00001
            FSM_PLLRESET |                  001000000000000 |                            00010
       FSM_DRP_X16_START |                  000001000000000 |                            00011
        FSM_DRP_X16_DONE |                  000010000000000 |                            00100
             FSM_PLLLOCK |                  000000100000000 |                            00101
             FSM_GTRESET |                  000000001000000 |                            00110
    FSM_RXPMARESETDONE_1 |                  000000000000100 |                            00111
    FSM_RXPMARESETDONE_2 |                  000000000001000 |                            01000
       FSM_DRP_X20_START |                  000000000010000 |                            01001
        FSM_DRP_X20_DONE |                  000000000100000 |                            01010
           FSM_MMCM_LOCK |                  100000000000000 |                            01011
           FSM_RESETDONE |                  010000000000000 |                            01100
        FSM_TXSYNC_START |                  000100000000000 |                            01101
         FSM_TXSYNC_DONE |                  000000010000000 |                            01110
                FSM_IDLE |                  000000000000010 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'top_xdma_0_0_pcie2_ip_gtp_pipe_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FSM_WAIT_LOCK |                         00000001 |                             0010
           FSM_MMCM_LOCK |                         00000010 |                             0011
       FSM_DRP_START_NOM |                         00000100 |                             0100
        FSM_DRP_DONE_NOM |                         00001000 |                             0101
            FSM_QPLLLOCK |                         00010000 |                             0110
        FSM_QPLL_PDRESET |                         00100000 |                             1011
             FSM_QPLL_PD |                         01000000 |                             1100
                FSM_IDLE |                         10000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'top_xdma_0_0_pcie2_ip_qpll_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                    0000000010000 |                             0000
         FSM_TXDATA_WAIT |                    0000100000000 |                             0001
            FSM_PCLK_SEL |                    0000000001000 |                             0010
       FSM_DRP_X16_START |                    0000000000001 |                             0011
        FSM_DRP_X16_DONE |                    0000000000010 |                             0100
            FSM_RATE_SEL |                    0000000000100 |                             0101
      FSM_RXPMARESETDONE |                    1000000000000 |                             0110
       FSM_DRP_X20_START |                    0001000000000 |                             0111
        FSM_DRP_X20_DONE |                    0010000000000 |                             1000
           FSM_RATE_DONE |                    0100000000000 |                             1001
        FSM_TXSYNC_START |                    0000010000000 |                             1010
         FSM_TXSYNC_DONE |                    0000001000000 |                             1011
                FSM_DONE |                    0000000100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'top_xdma_0_0_pcie2_ip_gtp_pipe_rate'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
*
                FSM_IDLE |                            00010 |                             0001
              FSM_PRESET |                            00100 |                             0010
            FSM_CONVERGE |                            01000 |                             0100
     FSM_NEW_TXCOEFF_REQ |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'top_xdma_0_0_pcie2_ip_rxeq_scan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                           000000
*
           FSM_TXEQ_IDLE |                              001 |                           000001
         FSM_TXEQ_PRESET |                              010 |                           000010
        FSM_TXEQ_TXCOEFF |                              011 |                           000100
          FSM_TXEQ_REMAP |                              100 |                           001000
          FSM_TXEQ_QUERY |                              101 |                           010000
           FSM_TXEQ_DONE |                              110 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'sequential' in module 'top_xdma_0_0_pcie2_ip_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
           FSM_RXEQ_IDLE |                          0000010 |                           000001
         FSM_RXEQ_PRESET |                          0000100 |                           000010
        FSM_RXEQ_TXCOEFF |                          0001000 |                           000100
             FSM_RXEQ_LF |                          0010000 |                           001000
FSM_RXEQ_NEW_TXCOEFF_REQ |                          0100000 |                           010000
           FSM_RXEQ_DONE |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'one-hot' in module 'top_xdma_0_0_pcie2_ip_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                FSM_IDLE |                        000000001 |                        000000001
                FSM_LOAD |                        000000010 |                        000000010
                FSM_READ |                        000000100 |                        000000100
                FSM_RRDY |                        000001000 |                        000001000
               FSM_WRITE |                        000010000 |                        000010000
                FSM_WRDY |                        000100000 |                        000100000
                FSM_DONE |                        001000000 |                        001000000
           FSM_QPLLRESET |                        010000000 |                        010000000
            FSM_QPLLLOCK |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'top_xdma_0_0_pcie2_ip_qpll_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                             0010 |                               00
           FSM_RESETOVRD |                             1000 |                               01
          FSM_RESET_INIT |                             0100 |                               10
               FSM_RESET |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'resetovrd.fsm_reg' using encoding 'one-hot' in module 'top_xdma_0_0_pcie2_ip_pipe_user'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
         FSM_TXSYNC_IDLE |                          0000010 |                           000001
           FSM_MMCM_LOCK |                          0000100 |                           000010
        FSM_TXSYNC_START |                          0001000 |                           000100
        FSM_TXPHINITDONE |                          0010000 |                           001000
        FSM_TXSYNC_DONE1 |                          0100000 |                           010000
        FSM_TXSYNC_DONE2 |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txsync_fsm.fsm_tx_reg' using encoding 'one-hot' in module 'top_xdma_0_0_pcie2_ip_pipe_sync'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:21 ; elapsed = 00:03:03 . Memory (MB): peak = 3106.469 ; gain = 504.875 ; free physical = 10351 ; free virtual = 12224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   2 Input   40 Bit       Adders := 12    
	   2 Input   32 Bit       Adders := 17    
	   3 Input   28 Bit       Adders := 4     
	   2 Input   26 Bit       Adders := 4     
	   2 Input   25 Bit       Adders := 12    
	   2 Input   22 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 3     
	   3 Input   13 Bit       Adders := 10    
	   2 Input   13 Bit       Adders := 15    
	   2 Input   12 Bit       Adders := 13    
	   3 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 14    
	   3 Input   11 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 48    
	   3 Input   10 Bit       Adders := 4     
	   4 Input   10 Bit       Adders := 4     
	   6 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 19    
	   2 Input    8 Bit       Adders := 35    
	   3 Input    8 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 17    
	   3 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 21    
	   3 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 48    
	   2 Input    4 Bit       Adders := 58    
	   5 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 108   
	   2 Input    2 Bit       Adders := 70    
	   2 Input    1 Bit       Adders := 7     
+---XORs : 
	   2 Input      5 Bit         XORs := 8     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 3     
	   2 Input      2 Bit         XORs := 7     
	   2 Input      1 Bit         XORs := 41    
+---XORs : 
	                8 Bit    Wide XORs := 8     
+---Registers : 
	              512 Bit    Registers := 2     
	              159 Bit    Registers := 4     
	              142 Bit    Registers := 5     
	              137 Bit    Registers := 3     
	              128 Bit    Registers := 12    
	              127 Bit    Registers := 2     
	              123 Bit    Registers := 1     
	              122 Bit    Registers := 1     
	              121 Bit    Registers := 5     
	              114 Bit    Registers := 1     
	              113 Bit    Registers := 1     
	              112 Bit    Registers := 4     
	              104 Bit    Registers := 1     
	               96 Bit    Registers := 7     
	               95 Bit    Registers := 3     
	               80 Bit    Registers := 8     
	               72 Bit    Registers := 2     
	               64 Bit    Registers := 104   
	               59 Bit    Registers := 1     
	               36 Bit    Registers := 32    
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 113   
	               28 Bit    Registers := 13    
	               25 Bit    Registers := 12    
	               22 Bit    Registers := 7     
	               19 Bit    Registers := 6     
	               18 Bit    Registers := 32    
	               16 Bit    Registers := 52    
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 54    
	               12 Bit    Registers := 14    
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 64    
	                9 Bit    Registers := 36    
	                8 Bit    Registers := 118   
	                7 Bit    Registers := 41    
	                6 Bit    Registers := 96    
	                5 Bit    Registers := 99    
	                4 Bit    Registers := 250   
	                3 Bit    Registers := 204   
	                2 Bit    Registers := 199   
	                1 Bit    Registers := 1663  
+---RAMs : 
	              80K Bit	(1024 X 80 bit)          RAMs := 1     
	              64K Bit	(1024 X 64 bit)          RAMs := 1     
	              36K Bit	(512 X 72 bit)          RAMs := 1     
	              32K Bit	(1024 X 32 bit)          RAMs := 5     
	              20K Bit	(256 X 80 bit)          RAMs := 1     
	              18K Bit	(512 X 36 bit)          RAMs := 16    
	              18K Bit	(256 X 72 bit)          RAMs := 1     
	              16K Bit	(1024 X 16 bit)          RAMs := 1     
	              16K Bit	(256 X 64 bit)          RAMs := 1     
	               5K Bit	(64 X 80 bit)          RAMs := 2     
	               4K Bit	(128 X 32 bit)          RAMs := 1     
	               4K Bit	(64 X 64 bit)          RAMs := 2     
	               2K Bit	(32 X 64 bit)          RAMs := 2     
	             1024 Bit	(16 X 64 bit)          RAMs := 4     
	               1K Bit	(8 X 142 bit)          RAMs := 1     
	              608 Bit	(32 X 19 bit)          RAMs := 2     
	              576 Bit	(8 X 72 bit)          RAMs := 1     
	              576 Bit	(64 X 9 bit)          RAMs := 1     
	              416 Bit	(32 X 13 bit)          RAMs := 2     
	              320 Bit	(32 X 10 bit)          RAMs := 2     
	              256 Bit	(4 X 64 bit)          RAMs := 1     
	              208 Bit	(16 X 13 bit)          RAMs := 2     
	              160 Bit	(16 X 10 bit)          RAMs := 2     
	              128 Bit	(16 X 8 bit)          RAMs := 1     
	              120 Bit	(15 X 8 bit)          RAMs := 1     
	               96 Bit	(32 X 3 bit)          RAMs := 4     
	               80 Bit	(8 X 10 bit)          RAMs := 1     
	               48 Bit	(16 X 3 bit)          RAMs := 4     
	               40 Bit	(4 X 10 bit)          RAMs := 1     
	               32 Bit	(4 X 8 bit)          RAMs := 1     
	               32 Bit	(2 X 16 bit)          RAMs := 1     
	               30 Bit	(15 X 2 bit)          RAMs := 1     
	               16 Bit	(4 X 4 bit)          RAMs := 2     
	               16 Bit	(2 X 8 bit)          RAMs := 1     
	               15 Bit	(15 X 1 bit)          RAMs := 1     
	               12 Bit	(4 X 3 bit)          RAMs := 2     
	                8 Bit	(4 X 2 bit)          RAMs := 1     
	                4 Bit	(2 X 2 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 19    
	   2 Input  159 Bit        Muxes := 4     
	   2 Input  142 Bit        Muxes := 3     
	   4 Input  142 Bit        Muxes := 1     
	   2 Input  137 Bit        Muxes := 32    
	   2 Input  128 Bit        Muxes := 24    
	   4 Input  128 Bit        Muxes := 1     
	   2 Input  127 Bit        Muxes := 1     
	   2 Input  123 Bit        Muxes := 1     
	   2 Input  122 Bit        Muxes := 1     
	   2 Input  121 Bit        Muxes := 5     
	   2 Input  114 Bit        Muxes := 1     
	   2 Input  113 Bit        Muxes := 1     
	   2 Input  112 Bit        Muxes := 4     
	   2 Input   96 Bit        Muxes := 7     
	   4 Input   96 Bit        Muxes := 2     
	   2 Input   85 Bit        Muxes := 3     
	   4 Input   85 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 2     
	   5 Input   75 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 127   
	   4 Input   64 Bit        Muxes := 13    
	   9 Input   64 Bit        Muxes := 1     
	   6 Input   64 Bit        Muxes := 2     
	   2 Input   60 Bit        Muxes := 1     
	   4 Input   52 Bit        Muxes := 12    
	   2 Input   52 Bit        Muxes := 14    
	   2 Input   41 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 1     
	   3 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 54    
	  15 Input   32 Bit        Muxes := 4     
	   8 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	   9 Input   32 Bit        Muxes := 2     
	  16 Input   32 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 40    
	  15 Input   23 Bit        Muxes := 4     
	   2 Input   22 Bit        Muxes := 7     
	   5 Input   22 Bit        Muxes := 4     
	   2 Input   19 Bit        Muxes := 6     
	   7 Input   19 Bit        Muxes := 4     
	   2 Input   18 Bit        Muxes := 12    
	  24 Input   18 Bit        Muxes := 4     
	   7 Input   18 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 24    
	   5 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 14    
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 95    
	  13 Input   13 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 8     
	   6 Input   12 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 1     
	   7 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 6     
	   4 Input   11 Bit        Muxes := 3     
	   3 Input   11 Bit        Muxes := 1     
	   6 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 128   
	   4 Input   10 Bit        Muxes := 5     
	   7 Input   10 Bit        Muxes := 1     
	   9 Input   10 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 34    
	   9 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 2     
	   4 Input    9 Bit        Muxes := 4     
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 150   
	   3 Input    8 Bit        Muxes := 9     
	   4 Input    8 Bit        Muxes := 15    
	   5 Input    8 Bit        Muxes := 6     
	   9 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 10    
	   8 Input    7 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 121   
	   4 Input    7 Bit        Muxes := 8     
	   7 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 55    
	   4 Input    6 Bit        Muxes := 5     
	   7 Input    6 Bit        Muxes := 12    
	   8 Input    6 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 14    
	   2 Input    5 Bit        Muxes := 125   
	   5 Input    5 Bit        Muxes := 5     
	  32 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 4     
	  15 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 138   
	  21 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 21    
	   3 Input    4 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 195   
	   9 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 5     
	  12 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 22    
	  21 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 9     
	   6 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 12    
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 257   
	  14 Input    2 Bit        Muxes := 4     
	   6 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 23    
	   4 Input    2 Bit        Muxes := 20    
	   5 Input    2 Bit        Muxes := 6     
	   7 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 1354  
	   8 Input    1 Bit        Muxes := 27    
	   9 Input    1 Bit        Muxes := 21    
	  21 Input    1 Bit        Muxes := 4     
	  14 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 41    
	   4 Input    1 Bit        Muxes := 112   
	   5 Input    1 Bit        Muxes := 59    
	  18 Input    1 Bit        Muxes := 17    
	   6 Input    1 Bit        Muxes := 34    
	   7 Input    1 Bit        Muxes := 72    
	  15 Input    1 Bit        Muxes := 3     
	  13 Input    1 Bit        Muxes := 4     
	  10 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[3] )
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg_rep[0]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg_rep[1]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg_rep[2]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg_rep[3]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[6] )
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg_rep[0]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg_rep[1]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg_rep[2]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg_rep[3]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\rrq_dsc_bt_adj_902_reg[1] )
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[0]' (FDR) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[1]' (FDR) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[2]' (FDR) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[3]' (FDR) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\rrq_dsc_bt_adj_902_reg[1] )
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[0]' (FDR) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[1]' (FDR) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[2]' (FDR) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[3]' (FDR) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_nn1_reg[0] )
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[8]' (FDR) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[4]' (FDR) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[5]' (FDR) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[6]' (FDR) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[7]' (FDR) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[3]' (FDR) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[2]' (FDR) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[1]' (FDR) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[0]' (FDR) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[8]' (FDR) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[4]' (FDR) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[5]' (FDR) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[6]' (FDR) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[7]' (FDR) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[3]' (FDR) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[2]' (FDR) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[1]' (FDR) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[0]' (FDR) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /dat_fifo_dbe_nn1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /dat_fifo_dbe_nn1_reg)
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[0]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[24]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[24]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[25]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[25]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[26]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[26]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[27]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[27]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[28]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[28]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[29]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[29]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[30]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[30]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[31] )
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[0]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[24]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[24]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[25]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[25]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[26]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[26]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[27]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[27]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[28]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[28]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[29]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[29]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[30]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[30]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[31] )
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/sts_nn1_reg[6]' (FDR) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/ctl_run_nn2_reg'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/sts_nn1_reg[6]' (FDR) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/ctl_run_nn2_reg'
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_4/MemArray_reg_0_3_120_120 from module xdma_v4_1_17_GenericFIFOHead__parameterized1__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_4/MemArray_reg_0_3_36_41 from module xdma_v4_1_17_GenericFIFOHead__parameterized1__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_4/MemArray_reg_0_3_0_5 from module xdma_v4_1_17_GenericFIFOHead__parameterized1__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_4/MemArray_reg_0_3_120_120 from module xdma_v4_1_17_GenericFIFOHead__parameterized1__2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_4/MemArray_reg_0_3_36_41 from module xdma_v4_1_17_GenericFIFOHead__parameterized1__2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_4/MemArray_reg_0_3_0_5 from module xdma_v4_1_17_GenericFIFOHead__parameterized1__2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/i_4/MemArray_reg_0_3_30_35 from module xdma_v4_1_17_GenericFIFOHead__parameterized3__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/i_4/MemArray_reg_0_3_24_29 from module xdma_v4_1_17_GenericFIFOHead__parameterized3__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/i_4/MemArray_reg_0_3_30_35 from module xdma_v4_1_17_GenericFIFOHead__parameterized3__2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/i_4/MemArray_reg_0_3_24_29 from module xdma_v4_1_17_GenericFIFOHead__parameterized3__2 due to constant propagation
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_mrs_dst_nn1_reg[0]' (FDR) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_radr_nn1_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dsc_mrs_dst_nn1_reg[0]' (FDR) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dsc_radr_nn1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cfg_dbe_all_reg)
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[6]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[7]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[22]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[22]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[23]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[23]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[24]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[24]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[25]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[25]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[26]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[26]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[27]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[27]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[28]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[28]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[29]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[29]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[30]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[30]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[31]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[32]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[32]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[33]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[33]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[34]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[34]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[35]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[35]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[42]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[42]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[43]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[43]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[44]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[44]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[45]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO/\Head_reg[45] )
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[6]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[7]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[22]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[22]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[23]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[23]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[24]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[24]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[25]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[25]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[26]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[26]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[27]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[27]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[28]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[28]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[29]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[29]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[30]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[30]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[31]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[32]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[32]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[33]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[33]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[34]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[34]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[35]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[35]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[42]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[42]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[43]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[43]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[44]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[44]' (FDRE) to 'gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[45]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /WRQ_FIFO/\Head_reg[45] )
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[0]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[1]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[2]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[3]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[4]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[5]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[6]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[7]' (FDRE) to 'gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head_reg[32]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO/\Head_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /RRQ_FIFO/\Head_reg[120] )
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_4/MemArray_reg_0_3_36_41 from module xdma_v4_1_17_GenericFIFOHead__parameterized1__1 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\rrq_dsc_bt_adj_902_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\rrq_dsc_bt_adj_902_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_4/MemArray_reg_0_3_120_120 from module xdma_v4_1_17_GenericFIFOHead__parameterized1__3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_4/MemArray_reg_0_3_36_41 from module xdma_v4_1_17_GenericFIFOHead__parameterized1__3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_4/MemArray_reg_0_3_0_5 from module xdma_v4_1_17_GenericFIFOHead__parameterized1__3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_4/MemArray_reg_0_3_120_120 from module xdma_v4_1_17_GenericFIFOHead__parameterized1__4 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_4/MemArray_reg_0_3_36_41 from module xdma_v4_1_17_GenericFIFOHead__parameterized1__4 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_4/MemArray_reg_0_3_0_5 from module xdma_v4_1_17_GenericFIFOHead__parameterized1__4 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/i_4/MemArray_reg_0_3_30_35 from module xdma_v4_1_17_GenericFIFOHead__parameterized3__3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/i_4/MemArray_reg_0_3_24_29 from module xdma_v4_1_17_GenericFIFOHead__parameterized3__3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/i_4/MemArray_reg_0_3_30_35 from module xdma_v4_1_17_GenericFIFOHead__parameterized3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/i_4/MemArray_reg_0_3_24_29 from module xdma_v4_1_17_GenericFIFOHead__parameterized3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_4/MemArray_reg_0_3_36_41 from module xdma_v4_1_17_GenericFIFOHead__parameterized1__3 due to constant propagation
INFO: [Synth 8-4471] merging register 'ch_arb_ch_nn1_reg[1:0]' into 'ch_arb_ch_nn1_reg[1:0]' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/xdma_v4_1_vl_rfs.sv:16430]
INFO: [Synth 8-4471] merging register 'rrq_head_adr_nn1_reg[63:0]' into 'rrq_head_adr_nn1_reg[63:0]' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/xdma_v4_1_vl_rfs.sv:16137]
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance dsc_eng.DSC/RRQ_FIFO/i_4/MemArray_reg_0_3_120_120 from module xdma_v4_1_17_GenericFIFOHead__parameterized1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dsc_eng.DSC/RRQ_FIFO/i_4/MemArray_reg_0_3_54_59 from module xdma_v4_1_17_GenericFIFOHead__parameterized1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dsc_eng.DSC/RRQ_FIFO/i_4/MemArray_reg_0_3_48_53 from module xdma_v4_1_17_GenericFIFOHead__parameterized1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dsc_eng.DSC/RRQ_FIFO/i_4/MemArray_reg_0_3_36_41 from module xdma_v4_1_17_GenericFIFOHead__parameterized1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dsc_eng.DSC/RRQ_FIFO/i_4/MemArray_reg_0_3_0_5 from module xdma_v4_1_17_GenericFIFOHead__parameterized1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dsc_eng.DSC/RRQ_FIFO/i_4/MemArray_reg_0_3_54_59 from module xdma_v4_1_17_GenericFIFOHead__parameterized1 due to constant propagation
INFO: [Synth 8-5544] ROM "cplLenMid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addrmask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'rdata_idx_ff_reg[3:0]' into 'rdata_idx_ff_reg[3:0]' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/xdma_v4_1_vl_rfs.sv:24184]
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/i_6/i_0/m_axi_funcq_reg_0_3_6_7 from module extram__18 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/i_6/i_0/m_axi_funcq_reg_0_3_0_5 from module extram__18 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/i_34/m_axi_funcq_reg_0_1_6_7 from module xdma_v4_1_17_axi_mm_master_rd_br_v due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/i_34/m_axi_funcq_reg_0_1_0_5 from module xdma_v4_1_17_axi_mm_master_rd_br_v due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/__21/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfuncq_reg_0_7_6_7 from module xdma_v4_1_17_axi4mm_bridge_top due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/__21/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfuncq_reg_0_7_0_5 from module xdma_v4_1_17_axi4mm_bridge_top due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/i_6/i_0/m_axi_funcq_reg_0_3_0_5 from module extram__18 due to constant propagation
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory
INFO: [Synth 8-4471] merging register 'wtlp_srcbyte_off_501_reg[5:0]' into 'wtlp_srcbyte_off_501_reg[5:0]' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/xdma_v4_1_vl_rfs.sv:31358]
INFO: [Synth 8-4471] merging register 'wtlp_srcbyte_off_502_reg[5:0]' into 'wtlp_srcbyte_off_502_reg[5:0]' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/xdma_v4_1_vl_rfs.sv:31359]
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/i_33/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_66_71 from module xdma_v4_1_17_dma_aximm due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/__10/axi4mm_axi_mm_master_rd/m_axi_arprotissueq_reg_0_15_0_2 from module xdma_v4_1_17_dma_aximm due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/i_18/m_axi_awprotq_reg_0_15_0_2 from module xdma_v4_1_17_axi_mm_master_omulti_wr_v due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/i_4/wrrsp_ChnlIdq_reg_0_15_6_7 from module xdma_v4_1_17_axi_mm_master_omulti_wr_v due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/i_33/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_66_71 from module xdma_v4_1_17_dma_aximm due to constant propagation
INFO: [Synth 8-4471] merging register 'wtlp_aabyte_off_501_reg[5:0]' into 'wtlp_aabyte_off_501_reg[5:0]' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/xdma_v4_1_vl_rfs.sv:13949]
INFO: [Synth 8-4471] merging register 'wtlp_aabyte_off_502_reg[5:0]' into 'wtlp_aabyte_off_502_reg[5:0]' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/xdma_v4_1_vl_rfs.sv:13950]
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dw_tlp_2_sop_ch_reg[3:0]' into 'dw_tlp_2_sop_ch_reg[3:0]' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ipshared/8cd6/hdl/xdma_v4_1_vl_rfs.sv:34306]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (WB_DAT_FIFO/DataOut_reg[33]) is unused and will be removed from module xdma_v4_1_17_dma_wb_eng.
INFO: [Synth 8-4471] merging register 'rc_64.wr_len_reg[9:0]' into 'rc_64.wr_len_reg[9:0]' [/home/nickorlow/vivado/hello_world_dma/hello_world_dma.gen/sources_1/bd/top/ip/top_xdma_0_0/xdma_v4_1/hdl/verilog/top_xdma_0_0_dma_cpl.sv:186]
INFO: [Synth 8-5544] ROM "qpll_drp_i/addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design top_xdma_0_0_core_top__GC0 has port cfg_current_speed_o[2] driven by constant 0
WARNING: [Synth 8-3917] design top_xdma_0_0_core_top__GC0 has port cfg_function_status[7] driven by constant 0
WARNING: [Synth 8-3917] design top_xdma_0_0_core_top__GC0 has port cfg_function_status[6] driven by constant 0
WARNING: [Synth 8-3917] design top_xdma_0_0_core_top__GC0 has port cfg_function_status[5] driven by constant 0
WARNING: [Synth 8-3917] design top_xdma_0_0_core_top__GC0 has port cfg_function_status[4] driven by constant 0
WARNING: [Synth 8-3917] design top_xdma_0_0_core_top__GC0 has port cfg_interrupt_msi_enable[1] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_sw_ctxt_ram[0].SW_CTXT_RAM/the_bram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_sw_ctxt_ram[1].SW_CTXT_RAM/the_bram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_sw_ctxt_ram[2].SW_CTXT_RAM/the_bram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_sw_ctxt_ram[3].SW_CTXT_RAM/the_bram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM HW_CTXT_RAM/the_bram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DSC_CRD_RCV_RAM/the_bram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM C2H_PCIE_DSC_CPLI_RAM/the_bram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM C2H_PCIE_DSC_CPLD_RAM/the_bram_reg to conserve power
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[7]) is unused and will be removed from module top_xdma_0_0_pcie2_ip_pipe_wrapper.
INFO: [Synth 8-3332] Sequential element (qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[6]) is unused and will be removed from module top_xdma_0_0_pcie2_ip_pipe_wrapper.
INFO: [Synth 8-3332] Sequential element (qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[5]) is unused and will be removed from module top_xdma_0_0_pcie2_ip_pipe_wrapper.
INFO: [Synth 8-3332] Sequential element (qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[4]) is unused and will be removed from module top_xdma_0_0_pcie2_ip_pipe_wrapper.
INFO: [Synth 8-3332] Sequential element (qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[3]) is unused and will be removed from module top_xdma_0_0_pcie2_ip_pipe_wrapper.
INFO: [Synth 8-3332] Sequential element (pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module top_xdma_0_0_pcie2_ip_pipe_wrapper.
INFO: [Synth 8-3332] Sequential element (pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module top_xdma_0_0_pcie2_ip_pipe_wrapper.
INFO: [Synth 8-3332] Sequential element (pipe_lane[0].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module top_xdma_0_0_pcie2_ip_pipe_wrapper.
INFO: [Synth 8-3332] Sequential element (pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module top_xdma_0_0_pcie2_ip_pipe_wrapper.
INFO: [Synth 8-3332] Sequential element (pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module top_xdma_0_0_pcie2_ip_pipe_wrapper.
INFO: [Synth 8-3332] Sequential element (pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module top_xdma_0_0_pcie2_ip_pipe_wrapper.
INFO: [Synth 8-3332] Sequential element (pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module top_xdma_0_0_pcie2_ip_pipe_wrapper.
INFO: [Synth 8-3332] Sequential element (pipe_lane[2].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module top_xdma_0_0_pcie2_ip_pipe_wrapper.
INFO: [Synth 8-3332] Sequential element (pipe_lane[2].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module top_xdma_0_0_pcie2_ip_pipe_wrapper.
INFO: [Synth 8-3332] Sequential element (pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module top_xdma_0_0_pcie2_ip_pipe_wrapper.
INFO: [Synth 8-3332] Sequential element (pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module top_xdma_0_0_pcie2_ip_pipe_wrapper.
INFO: [Synth 8-3332] Sequential element (pipe_lane[3].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module top_xdma_0_0_pcie2_ip_pipe_wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:04:02 . Memory (MB): peak = 3106.469 ; gain = 504.875 ; free physical = 6169 ; free virtual = 8210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                     | RTL Object                                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                        | rrq_wadr_nn1_reg                                                        | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                        | rrq_dadr_nn1_reg                                                        | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                        | rrq_wadr_nn1_reg                                                        | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                        | rrq_dadr_nn1_reg                                                        | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                        | rrq_wadr_nn1_reg                                                        | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                        | rrq_wadr_nn1_reg                                                        | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|base                                                                                                            | IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dma_pcie_req/dma_pcie_rc                                                                                        | u_mem_rc/the_bram_reg                                                   | 8 x 142(READ_FIRST)    | W |   | 8 x 142(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|ram_top                                                                                                         | gen_sw_ctxt_ram[0].SW_CTXT_RAM/the_bram_reg                             | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top                                                                                                         | gen_sw_ctxt_ram[1].SW_CTXT_RAM/the_bram_reg                             | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top                                                                                                         | gen_sw_ctxt_ram[2].SW_CTXT_RAM/the_bram_reg                             | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top                                                                                                         | gen_sw_ctxt_ram[3].SW_CTXT_RAM/the_bram_reg                             | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_h2c_bram.H2C_DAT1_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_h2c_bram.H2C_DAT1_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_h2c_bram.H2C_DAT2_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_h2c_bram.H2C_DAT2_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_h2c_bram.H2C_DAT3_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_h2c_bram.H2C_DAT3_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_c2h_bram.C2H_DAT1_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_c2h_bram.C2H_DAT1_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_c2h_bram.C2H_DAT2_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_c2h_bram.C2H_DAT2_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_c2h_bram.C2H_DAT3_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_c2h_bram.C2H_DAT3_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0:                                                                                | gen_wr_a.gen_word_narrow.mem_reg                                        | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top                                                                                                         | HW_CTXT_RAM/the_bram_reg                                                | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top                                                                                                         | DSC_CRD_RCV_RAM/the_bram_reg                                            | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top                                                                                                         | H2C_PCIE_DSC_CPLI_RAM/the_bram_reg                                      | 256 x 80(READ_FIRST)   | W |   | 256 x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|ram_top                                                                                                         | H2C_PCIE_DSC_CPLD_RAM/the_bram_reg                                      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top                                                                                                         | C2H_PCIE_DSC_CPLI_RAM/the_bram_reg                                      | 1 K x 80(READ_FIRST)   | W |   | 1 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|ram_top                                                                                                         | C2H_PCIE_DSC_CPLD_RAM/the_bram_reg                                      | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|ram_top                                                                                                         | H2C_AXI_DSC_CPLI_RAM/the_bram_reg                                       | 64 x 80(READ_FIRST)    | W |   | 64 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|ram_top                                                                                                         | H2C_AXI_DSC_CPLD_RAM/the_bram_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ram_top                                                                                                         | C2H_AXI_DSC_CPLI_RAM/the_bram_reg                                       | 64 x 80(READ_FIRST)    | W |   | 64 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|ram_top                                                                                                         | C2H_AXI_DSC_CPLD_RAM/the_bram_reg                                       | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized1:                                                                                | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                          | RTL Object                                                                               | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 8 x 159              | RAM32M x 27    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 4 x 112              | RAM32M x 19    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rrq_bt_len_nn1_reg                                                                       | Implied        | 16 x 10              | RAM32M x 2     | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rcp_rcv_lba_101_reg                                                                      | Implied        | 16 x 3               | RAM32M x 1     | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rrq_len_nn1_reg                                                                          | Implied        | 16 x 13              | RAM32M x 3     | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rcp_rcv_amt_101_reg                                                                      | Implied        | 16 x 10              | RAM16X1D x 10  | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rrq_wfba_nn1_reg                                                                         | Implied        | 16 x 3               | RAM32M x 1     | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 8 x 159              | RAM32M x 27    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 4 x 112              | RAM32M x 19    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rrq_bt_len_nn1_reg                                                                       | Implied        | 16 x 10              | RAM32M x 2     | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rcp_rcv_lba_101_reg                                                                      | Implied        | 16 x 3               | RAM32M x 1     | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rrq_len_nn1_reg                                                                          | Implied        | 16 x 13              | RAM32M x 3     | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rcp_rcv_amt_101_reg                                                                      | Implied        | 16 x 10              | RAM16X1D x 10  | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rrq_wfba_nn1_reg                                                                         | Implied        | 16 x 3               | RAM32M x 1     | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 8 x 159              | RAM32M x 27    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 4 x 112              | RAM32M x 19    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rrq_bt_len_nn1_reg                                                                       | Implied        | 32 x 10              | RAM32M x 2     | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rcp_rcv_lba_101_reg                                                                      | Implied        | 32 x 3               | RAM32M x 1     | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rrq_len_nn1_reg                                                                          | Implied        | 32 x 13              | RAM32M x 3     | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rrq_wfba_nn1_reg                                                                         | Implied        | 32 x 3               | RAM32M x 1     | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rcp_rcv_amt_101_reg                                                                      | Implied        | 32 x 10              | RAM32X1D x 10  | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 8 x 159              | RAM32M x 27    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 4 x 112              | RAM32M x 19    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rrq_bt_len_nn1_reg                                                                       | Implied        | 32 x 10              | RAM32M x 2     | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rcp_rcv_lba_101_reg                                                                      | Implied        | 32 x 3               | RAM32M x 1     | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rrq_len_nn1_reg                                                                          | Implied        | 32 x 13              | RAM32M x 3     | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rrq_wfba_nn1_reg                                                                         | Implied        | 32 x 3               | RAM32M x 1     | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rcp_rcv_amt_101_reg                                                                      | Implied        | 32 x 10              | RAM32X1D x 10  | 
|\dsc_eng.DSC /RRQ_FIFO                                                                                               | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21    | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfbeq_reg           | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg      | Implied        | 8 x 12               | RAM32M x 2     | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg        | Implied        | 8 x 10               | RAM32M x 2     | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpstatuscodeq_reg    | User Attribute | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplbeq_reg           | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg     | Implied        | 8 x 1                | RAM16X1D x 1   | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg         | Implied        | 8 x 16               | RAM32M x 3     | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg           | Implied        | 8 x 8                | RAM32M x 2     | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptcq_reg            | Implied        | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpattrq_reg          | Implied        | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_awfirstdwbestq_reg                                                                 | Implied        | 4 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_awdwlenq_reg                                                                       | Implied        | 4 x 10               | RAM32M x 2     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_awlastdwbestq_reg                                                                  | Implied        | 4 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_awaddrq_reg                                                                        | Implied        | 4 x 64               | RAM32M x 11    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_bardecq_reg                                                                        | Implied        | 4 x 2                | RAM16X1D x 4   | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_awsizeq_reg                                                                        | Implied        | 4 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_awprotq_reg                                                                        | Implied        | 4 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_awdwlenstq_reg                                                                     | Implied        | 4 x 8                | RAM32M x 2     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_awaddrstq_reg                                                                      | Implied        | 4 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_awaddrlststq_reg                                                                   | Implied        | 4 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                        | m_axi_araddrissueq_reg                                                                   | User Attribute | 2 x 64               | RAM32M x 11    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                        | m_axi_bardecq_reg                                                                        | Implied        | 2 x 2                | RAM16X1D x 4   | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                        | m_axi_ardwlenissueq_reg                                                                  | User Attribute | 2 x 10               | RAM32M x 2     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                        | m_axi_arsizeissueq_reg                                                                   | User Attribute | 2 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                        | m_axi_arprotissueq_reg                                                                   | User Attribute | 2 x 3                | RAM32M x 1     | 
|base                                                                                                                 | usr_axilt_slv/REQ_FIFO/MemArray_reg                                                      | User Attribute | 4 x 41               | RAM32M x 7     | 
|base                                                                                                                 | cq_axilt_slv/REQ_FIFO/MemArray_reg                                                       | User Attribute | 4 x 41               | RAM32M x 7     | 
|base                                                                                                                 | usr_axilt_slv/DAT_FIFO/MemArray_reg                                                      | User Attribute | 4 x 36               | RAM32M x 6     | 
|base                                                                                                                 | cq_axilt_slv/DAT_FIFO/MemArray_reg                                                       | User Attribute | 4 x 36               | RAM32M x 6     | 
|\dma_enable.aximm.dma_aximm                                                                                          | axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg                                           | User Attribute | 4 x 122              | RAM32M x 21    | 
|\dma_enable.aximm.dma_aximm                                                                                          | axi4mm_axi_mm_master_rd/rrsp_ChnlIdq_reg                                                 | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.aximm.dma_aximm                                                                                          | axi4mm_axi_mm_master_rd/m_axi_archnlIdIssueq_reg                                         | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.aximm.dma_aximm                                                                                          | axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg                                           | User Attribute | 16 x 64              | RAM32M x 11    | 
|\dma_enable.aximm.dma_aximm                                                                                          | axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg                                            | User Attribute | 16 x 8               | RAM32M x 2     | 
|\dma_enable.aximm.dma_aximm                                                                                          | axi4mm_axi_mm_master_rd/m_axi_arsizeissueq_reg                                           | User Attribute | 16 x 3               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm                                                                                          | axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg                                          | Implied        | 2 x 9                | RAM16X1S x 9   | 
|\dma_enable.aximm.dma_aximm                                                                                          | axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg                                                 | Implied        | 8 x 64               | RAM32M x 12    | 
|\dma_enable.aximm.dma_aximm                                                                                          | axi4mm_axi_mm_master_rd/rdreqIdq_ff_reg                                                  | Implied        | 2 x 8                | RAM16X1S x 8   | 
|\dma_enable.aximm.dma_aximm                                                                                          | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                                           | User Attribute | 4 x 113              | RAM32M x 19    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr/WPL_FIFO                                                        | MemArray_reg                                                                             | User Attribute | 16 x 35              | RAM32M x 6     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO                                                   | MemArray_reg                                                                             | User Attribute | 8 x 72               | RAM32M x 12    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                                                 | wrrsp_ChnlIdq_reg                                                                        | User Attribute | 16 x 1               | RAM32M x 2     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                                                 | m_axi_awaddrq_reg                                                                        | User Attribute | 16 x 64              | RAM32M x 11    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                                                 | m_axi_ChnlIdq_reg                                                                        | User Attribute | 16 x 1               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                                                 | m_axi_awlenq_reg                                                                         | Implied        | 16 x 8               | RAM32M x 2     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                                                 | m_axi_awsizeq_reg                                                                        | User Attribute | 16 x 3               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                                                 | m_axi_wlenq_reg                                                                          | Implied        | 16 x 8               | RAM32M x 2     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                                                 | m_axi_waddrfirstq_reg                                                                    | User Attribute | 16 x 6               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                                                 | m_axi_waddrlastq_reg                                                                     | User Attribute | 16 x 6               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                                                 | brespLastq_ff_reg                                                                        | Implied        | 2 x 16               | RAM16X1D x 16  | 
|dma_pcie_req/TAG_FIFO_EVEN                                                                                           | MemArray_reg                                                                             | User Attribute | 32 x 5               | RAM32M x 1     | 
|dma_pcie_req/TAG_FIFO_ODD                                                                                            | MemArray_reg                                                                             | User Attribute | 32 x 5               | RAM32M x 1     | 
|dma_pcie_req/axidma_rrq_arb                                                                                          | Fifowhead.fifoInfo/MemArray_reg                                                          | User Attribute | 4 x 123              | RAM32M x 21    | 
|dma_pcie_req/axidma_wrq_arb                                                                                          | Fifowhead.fifoInfo/MemArray_reg                                                          | User Attribute | 4 x 114              | RAM32M x 19    | 
|dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO                                                                               | MemArray_reg                                                                             | User Attribute | 8 x 72               | RAM32M x 12    | 
|dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO                                                                               | MemArray_reg                                                                             | User Attribute | 8 x 104              | RAM32M x 18    | 
|dma_pcie_req/dma_pcie_rq                                                                                             | wcp_chn_q_reg                                                                            | Implied        | 16 x 2               | RAM16X1D x 2   | 
|dma_pcie_req/dma_pcie_rq                                                                                             | wcp_eor_q_reg                                                                            | Implied        | 16 x 1               | RAM16X1D x 1   | 
|dma_pcie_req/dma_pcie_rq                                                                                             | wcp_rid_q_reg                                                                            | Implied        | 16 x 8               | RAM32M x 2     | 
|dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch                                                                           | genblk_buf_dist_ram.pfch_dt_buf_reg                                                      | User Attribute | 4 x 142              | RAM32M x 24    | 
|dma_pcie_req/dma_pcie_rc                                                                                             | tag_rrq_chn_info_mem_odd_reg                                                             | Implied        | 32 x 19              | RAM32M x 4     | 
|dma_pcie_req/dma_pcie_rc                                                                                             | tag_rrq_chn_info_mem_even_reg                                                            | Implied        | 32 x 19              | RAM32M x 4     | 
|dma_pcie_req/dma_pcie_rc                                                                                             | tag_did_conti_val_reg                                                                    | Implied        | 64 x 9               | RAM64X1S x 9   | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                                                   | axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg                                            | User Attribute | 4 x 34               | RAM32M x 6     | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                                                   | WB_CHNL_FIFO/MemArray_reg                                                                | User Attribute | 4 x 2                | RAM16X1D x 2   | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                                                   | WB_DAT_FIFO/MemArray_reg                                                                 | User Attribute | 4 x 32               | RAM32M x 6     | 
|\top_xdma_0_0_pcie2_to_pcie3_wrapper_i/top_xdma_0_0_axi_stream_intf_i /top_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0 | inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 95              | RAM32M x 16    | 
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:04:10 . Memory (MB): peak = 3106.469 ; gain = 504.875 ; free physical = 5873 ; free virtual = 7969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (IRQ_INST/msix_internal_xdma.msix_ctl/FSM_onehot_intr_issue_state_reg[8]) is unused and will be removed from module xdma_v4_1_17_dma_base.
WARNING: [Synth 8-3332] Sequential element (IRQ_INST/msix_internal_xdma.msix_ctl/FSM_onehot_intr_issue_state_reg[0]) is unused and will be removed from module xdma_v4_1_17_dma_base.
WARNING: [Synth 8-3332] Sequential element (IRQ_INST/msix_internal_xdma.msix_ctl/FSM_onehot_intr_issue_state_reg[3]) is unused and will be removed from module xdma_v4_1_17_dma_base.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:04:33 . Memory (MB): peak = 3106.469 ; gain = 504.875 ; free physical = 6083 ; free virtual = 8168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                     | RTL Object                                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                        | rrq_wadr_nn1_reg                                                        | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                        | rrq_wadr_nn1_reg                                                        | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                        | rrq_wadr_nn1_reg                                                        | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                        | rrq_wadr_nn1_reg                                                        | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|base                                                                                                            | IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dma_pcie_req/dma_pcie_rc                                                                                        | u_mem_rc/the_bram_reg                                                   | 8 x 142(READ_FIRST)    | W |   | 8 x 142(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|ram_top/\gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_h2c_bram.H2C_DAT1_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_h2c_bram.H2C_DAT1_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_c2h_bram.C2H_DAT1_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_c2h_bram.C2H_DAT1_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0:                                                                                | gen_wr_a.gen_word_narrow.mem_reg                                        | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top                                                                                                         | C2H_PCIE_DSC_CPLD_RAM/the_bram_reg                                      | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|xpm_memory_base__parameterized1:                                                                                | gen_wr_a.gen_word_narrow.mem_reg                                        | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                          | RTL Object                                                                               | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 8 x 159              | RAM32M x 27    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 4 x 112              | RAM32M x 19    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rrq_bt_len_nn1_reg                                                                       | Implied        | 16 x 10              | RAM32M x 2     | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rcp_rcv_lba_101_reg                                                                      | Implied        | 16 x 3               | RAM32M x 1     | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rrq_len_nn1_reg                                                                          | Implied        | 16 x 13              | RAM32M x 3     | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rcp_rcv_amt_101_reg                                                                      | Implied        | 16 x 10              | RAM16X1D x 10  | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rrq_wfba_nn1_reg                                                                         | Implied        | 16 x 3               | RAM32M x 1     | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 8 x 159              | RAM32M x 27    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 4 x 112              | RAM32M x 19    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rrq_bt_len_nn1_reg                                                                       | Implied        | 16 x 10              | RAM32M x 2     | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rcp_rcv_lba_101_reg                                                                      | Implied        | 16 x 3               | RAM32M x 1     | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rrq_len_nn1_reg                                                                          | Implied        | 16 x 13              | RAM32M x 3     | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rcp_rcv_amt_101_reg                                                                      | Implied        | 16 x 10              | RAM16X1D x 10  | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rrq_wfba_nn1_reg                                                                         | Implied        | 16 x 3               | RAM32M x 1     | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 8 x 159              | RAM32M x 27    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 4 x 112              | RAM32M x 19    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rrq_bt_len_nn1_reg                                                                       | Implied        | 32 x 10              | RAM32M x 2     | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rcp_rcv_lba_101_reg                                                                      | Implied        | 32 x 3               | RAM32M x 1     | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rrq_len_nn1_reg                                                                          | Implied        | 32 x 13              | RAM32M x 3     | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rrq_wfba_nn1_reg                                                                         | Implied        | 32 x 3               | RAM32M x 1     | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                             | rcp_rcv_amt_101_reg                                                                      | Implied        | 32 x 10              | RAM32X1D x 10  | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 8 x 159              | RAM32M x 27    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 4 x 112              | RAM32M x 19    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                                                   | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rrq_bt_len_nn1_reg                                                                       | Implied        | 32 x 10              | RAM32M x 2     | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rcp_rcv_lba_101_reg                                                                      | Implied        | 32 x 3               | RAM32M x 1     | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rrq_len_nn1_reg                                                                          | Implied        | 32 x 13              | RAM32M x 3     | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rrq_wfba_nn1_reg                                                                         | Implied        | 32 x 3               | RAM32M x 1     | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                             | rcp_rcv_amt_101_reg                                                                      | Implied        | 32 x 10              | RAM32X1D x 10  | 
|\dsc_eng.DSC /RRQ_FIFO                                                                                               | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21    | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfbeq_reg           | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg      | Implied        | 8 x 12               | RAM32M x 2     | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg        | Implied        | 8 x 10               | RAM32M x 2     | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpstatuscodeq_reg    | User Attribute | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplbeq_reg           | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg     | Implied        | 8 x 1                | RAM16X1D x 1   | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg         | Implied        | 8 x 16               | RAM32M x 3     | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg           | Implied        | 8 x 8                | RAM32M x 2     | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptcq_reg            | Implied        | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                                                               | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpattrq_reg          | Implied        | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_awfirstdwbestq_reg                                                                 | Implied        | 4 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_awdwlenq_reg                                                                       | Implied        | 4 x 10               | RAM32M x 2     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_awlastdwbestq_reg                                                                  | Implied        | 4 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_awaddrq_reg                                                                        | Implied        | 4 x 64               | RAM32M x 11    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_bardecq_reg                                                                        | Implied        | 4 x 2                | RAM16X1D x 4   | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_awsizeq_reg                                                                        | Implied        | 4 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_awprotq_reg                                                                        | Implied        | 4 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_awdwlenstq_reg                                                                     | Implied        | 4 x 8                | RAM32M x 2     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_awaddrstq_reg                                                                      | Implied        | 4 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                   | m_axi_awaddrlststq_reg                                                                   | Implied        | 4 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                        | m_axi_araddrissueq_reg                                                                   | User Attribute | 2 x 64               | RAM32M x 11    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                        | m_axi_bardecq_reg                                                                        | Implied        | 2 x 2                | RAM16X1D x 4   | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                        | m_axi_ardwlenissueq_reg                                                                  | User Attribute | 2 x 10               | RAM32M x 2     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                        | m_axi_arsizeissueq_reg                                                                   | User Attribute | 2 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                        | m_axi_arprotissueq_reg                                                                   | User Attribute | 2 x 3                | RAM32M x 1     | 
|base                                                                                                                 | usr_axilt_slv/REQ_FIFO/MemArray_reg                                                      | User Attribute | 4 x 41               | RAM32M x 7     | 
|base                                                                                                                 | cq_axilt_slv/REQ_FIFO/MemArray_reg                                                       | User Attribute | 4 x 41               | RAM32M x 7     | 
|base                                                                                                                 | usr_axilt_slv/DAT_FIFO/MemArray_reg                                                      | User Attribute | 4 x 36               | RAM32M x 6     | 
|base                                                                                                                 | cq_axilt_slv/DAT_FIFO/MemArray_reg                                                       | User Attribute | 4 x 36               | RAM32M x 6     | 
|\dma_enable.aximm.dma_aximm                                                                                          | axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg                                           | User Attribute | 4 x 122              | RAM32M x 21    | 
|\dma_enable.aximm.dma_aximm                                                                                          | axi4mm_axi_mm_master_rd/rrsp_ChnlIdq_reg                                                 | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.aximm.dma_aximm                                                                                          | axi4mm_axi_mm_master_rd/m_axi_archnlIdIssueq_reg                                         | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.aximm.dma_aximm                                                                                          | axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg                                           | User Attribute | 16 x 64              | RAM32M x 11    | 
|\dma_enable.aximm.dma_aximm                                                                                          | axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg                                            | User Attribute | 16 x 8               | RAM32M x 2     | 
|\dma_enable.aximm.dma_aximm                                                                                          | axi4mm_axi_mm_master_rd/m_axi_arsizeissueq_reg                                           | User Attribute | 16 x 3               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm                                                                                          | axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg                                          | Implied        | 2 x 9                | RAM16X1S x 9   | 
|\dma_enable.aximm.dma_aximm                                                                                          | axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg                                                 | Implied        | 8 x 64               | RAM32M x 12    | 
|\dma_enable.aximm.dma_aximm                                                                                          | axi4mm_axi_mm_master_rd/rdreqIdq_ff_reg                                                  | Implied        | 2 x 8                | RAM16X1S x 8   | 
|\dma_enable.aximm.dma_aximm                                                                                          | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                                           | User Attribute | 4 x 113              | RAM32M x 19    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr/WPL_FIFO                                                        | MemArray_reg                                                                             | User Attribute | 16 x 35              | RAM32M x 6     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO                                                   | MemArray_reg                                                                             | User Attribute | 8 x 72               | RAM32M x 12    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                                                 | wrrsp_ChnlIdq_reg                                                                        | User Attribute | 16 x 1               | RAM32M x 2     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                                                 | m_axi_awaddrq_reg                                                                        | User Attribute | 16 x 64              | RAM32M x 11    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                                                 | m_axi_ChnlIdq_reg                                                                        | User Attribute | 16 x 1               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                                                 | m_axi_awlenq_reg                                                                         | Implied        | 16 x 8               | RAM32M x 2     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                                                 | m_axi_awsizeq_reg                                                                        | User Attribute | 16 x 3               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                                                 | m_axi_wlenq_reg                                                                          | Implied        | 16 x 8               | RAM32M x 2     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                                                 | m_axi_waddrfirstq_reg                                                                    | User Attribute | 16 x 6               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                                                 | m_axi_waddrlastq_reg                                                                     | User Attribute | 16 x 6               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                                                 | brespLastq_ff_reg                                                                        | Implied        | 2 x 16               | RAM16X1D x 16  | 
|dma_pcie_req/TAG_FIFO_EVEN                                                                                           | MemArray_reg                                                                             | User Attribute | 32 x 5               | RAM32M x 1     | 
|dma_pcie_req/TAG_FIFO_ODD                                                                                            | MemArray_reg                                                                             | User Attribute | 32 x 5               | RAM32M x 1     | 
|dma_pcie_req/axidma_rrq_arb                                                                                          | Fifowhead.fifoInfo/MemArray_reg                                                          | User Attribute | 4 x 123              | RAM32M x 21    | 
|dma_pcie_req/axidma_wrq_arb                                                                                          | Fifowhead.fifoInfo/MemArray_reg                                                          | User Attribute | 4 x 114              | RAM32M x 19    | 
|dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO                                                                               | MemArray_reg                                                                             | User Attribute | 8 x 72               | RAM32M x 12    | 
|dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO                                                                               | MemArray_reg                                                                             | User Attribute | 8 x 104              | RAM32M x 18    | 
|dma_pcie_req/dma_pcie_rq                                                                                             | wcp_chn_q_reg                                                                            | Implied        | 16 x 2               | RAM16X1D x 2   | 
|dma_pcie_req/dma_pcie_rq                                                                                             | wcp_eor_q_reg                                                                            | Implied        | 16 x 1               | RAM16X1D x 1   | 
|dma_pcie_req/dma_pcie_rq                                                                                             | wcp_rid_q_reg                                                                            | Implied        | 16 x 8               | RAM32M x 2     | 
|dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch                                                                           | genblk_buf_dist_ram.pfch_dt_buf_reg                                                      | User Attribute | 4 x 142              | RAM32M x 24    | 
|dma_pcie_req/dma_pcie_rc                                                                                             | tag_rrq_chn_info_mem_odd_reg                                                             | Implied        | 32 x 19              | RAM32M x 4     | 
|dma_pcie_req/dma_pcie_rc                                                                                             | tag_rrq_chn_info_mem_even_reg                                                            | Implied        | 32 x 19              | RAM32M x 4     | 
|dma_pcie_req/dma_pcie_rc                                                                                             | tag_did_conti_val_reg                                                                    | Implied        | 64 x 9               | RAM64X1S x 9   | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                                                   | axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg                                            | User Attribute | 4 x 34               | RAM32M x 6     | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                                                   | WB_CHNL_FIFO/MemArray_reg                                                                | User Attribute | 4 x 2                | RAM16X1D x 2   | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                                                   | WB_DAT_FIFO/MemArray_reg                                                                 | User Attribute | 4 x 32               | RAM32M x 6     | 
|\top_xdma_0_0_pcie2_to_pcie3_wrapper_i/top_xdma_0_0_axi_stream_intf_i /top_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0 | inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 95              | RAM32M x 16    | 
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/udma_wrapper/dma_topi_2/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_15_0_2 from module xdma_v4_1_17_vul_rdwr_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_15_0_2 from module xdma_v4_1_17_vul_rdwr_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_15_0_2 from module xdma_v4_1_17_vul_rdwr_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_31_0_2 from module xdma_v4_1_17_vul_rdwr__parameterized0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_31_0_2 from module xdma_v4_1_17_vul_rdwr__parameterized0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_31_0_2 from module xdma_v4_1_17_vul_rdwr__parameterized0_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_topi_4/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_24_29 from module xdma_v4_1_17_udma_top__GCB2_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_topi_4/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_DAT_FIFO/MemArray_reg_0_3_24_29 from module xdma_v4_1_17_udma_top__GCB2_tempName due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:27 ; elapsed = 00:04:48 . Memory (MB): peak = 3106.469 ; gain = 504.875 ; free physical = 6039 ; free virtual = 8196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin sys_clk_ce_out_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin msix_enable_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_awuser_inferred:in0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_awuser_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_awuser_inferred:in0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_aruser_inferred:in0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_aruser_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_aruser_inferred:in0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_read_received_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_received_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_function_number_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_function_number_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_function_number_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_function_number_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_function_number_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_function_number_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_function_number_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_function_number_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_byte_enable_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_byte_enable_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_byte_enable_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_byte_enable_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:37 ; elapsed = 00:04:58 . Memory (MB): peak = 3106.469 ; gain = 504.875 ; free physical = 5681 ; free virtual = 7941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:37 ; elapsed = 00:04:58 . Memory (MB): peak = 3106.469 ; gain = 504.875 ; free physical = 5681 ; free virtual = 7941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:44 ; elapsed = 00:05:06 . Memory (MB): peak = 3106.469 ; gain = 504.875 ; free physical = 6109 ; free virtual = 8368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:44 ; elapsed = 00:05:06 . Memory (MB): peak = 3106.469 ; gain = 504.875 ; free physical = 6109 ; free virtual = 8368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:45 ; elapsed = 00:05:07 . Memory (MB): peak = 3106.469 ; gain = 504.875 ; free physical = 6112 ; free virtual = 8372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:45 ; elapsed = 00:05:07 . Memory (MB): peak = 3106.469 ; gain = 504.875 ; free physical = 6111 ; free virtual = 8371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                     | RTL Name                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xdma_v4_1_17_udma_wrapper       | dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_wpl_wen_503_reg                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xdma_v4_1_17_udma_wrapper       | dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_hdr_ld_502_reg                                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_xdma_0_0_pcie2_ip_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|top_xdma_0_0_pcie2_ip_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|top_xdma_0_0_pcie2_ip_pcie2_top | inst/ltssm_reg2_reg[5]                                                                                                                            | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     3|
|2     |BUFGCTRL      |     1|
|3     |CARRY4        |   903|
|4     |GTPE2_CHANNEL |     4|
|5     |GTPE2_COMMON  |     1|
|6     |LUT1          |  1462|
|7     |LUT2          |  1893|
|8     |LUT3          |  4331|
|9     |LUT4          |  3124|
|10    |LUT5          |  3273|
|11    |LUT6          |  6251|
|12    |MMCME2_ADV    |     1|
|13    |MUXF7         |   189|
|14    |MUXF8         |    17|
|15    |PCIE_2        |     1|
|16    |RAM16X1D      |    50|
|17    |RAM16X1S      |    13|
|18    |RAM32M        |   527|
|19    |RAM32X1D      |    33|
|20    |RAM64X1S      |     9|
|21    |RAMB18E1      |     9|
|23    |RAMB36E1      |    20|
|30    |SRL16E        |     8|
|31    |SRLC32E       |     7|
|32    |FDCE          |    57|
|33    |FDPE          |    94|
|34    |FDRE          | 20219|
|35    |FDSE          |   213|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:46 ; elapsed = 00:05:07 . Memory (MB): peak = 3106.469 ; gain = 504.875 ; free physical = 6111 ; free virtual = 8371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27528 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:32 ; elapsed = 00:04:54 . Memory (MB): peak = 3106.469 ; gain = 378.094 ; free physical = 11117 ; free virtual = 13377
Synthesis Optimization Complete : Time (s): cpu = 00:02:52 ; elapsed = 00:05:11 . Memory (MB): peak = 3106.469 ; gain = 504.875 ; free physical = 11147 ; free virtual = 13382
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3106.469 ; gain = 0.000 ; free physical = 11137 ; free virtual = 13372
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/top_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 1771 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3130.480 ; gain = 0.000 ; free physical = 11076 ; free virtual = 13310
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 632 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 50 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 527 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 33 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

Synth Design complete, checksum: 2bd0d034
INFO: [Common 17-83] Releasing license: Synthesis
680 Infos, 396 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:05 ; elapsed = 00:05:25 . Memory (MB): peak = 3130.480 ; gain = 528.887 ; free physical = 11419 ; free virtual = 13653
INFO: [Common 17-1381] The checkpoint '/home/nickorlow/vivado/hello_world_dma/hello_world_dma.runs/top_xdma_0_0_synth_1/top_xdma_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_xdma_0_0, cache-ID = d86a665de0dcbae9
INFO: [Coretcl 2-1174] Renamed 187 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nickorlow/vivado/hello_world_dma/hello_world_dma.runs/top_xdma_0_0_synth_1/top_xdma_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_xdma_0_0_utilization_synth.rpt -pb top_xdma_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 12:01:52 2025...
