# compile vhdl design source files
vhdl xil_defaultlib  "../../../Lab-ArqI.srcs/sources_1/new/P1b.vhd"
vhdl xil_defaultlib  "../../../Lab-ArqI.srcs/sim_1/new/P1b_TB.vhd"
