# CMOS-NAND-Gate-Cadence-Virtuoso-Design-Layout
Transistor-level CMOS NAND gate designed and verified in **Cadence Virtuoso**. Includes schematic, generated symbol, layout, testbench, DRC/LVS verification, and functional validation through transient simulation
