 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 13:12:43 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: in_b[25] (input port clocked by clk)
  Endpoint: mac_out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_unit           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  in_b[25] (in)                           0.000      0.000 r
  U549/ZN (OR2_X2)                        0.043      0.043 r
  U585/ZN (NAND2_X1)                      0.038      0.081 f
  U560/ZN (OAI211_X2)                     0.078      0.159 r
  U555/ZN (NAND3_X1)                      0.041      0.200 f
  U517/ZN (AND3_X1)                       0.044      0.244 f
  U607/ZN (XNOR2_X1)                      0.063      0.308 f
  U615/ZN (INV_X1)                        0.039      0.347 r
  U467/ZN (NAND2_X1)                      0.040      0.387 f
  U571/Z (BUF_X1)                         0.048      0.435 f
  U672/ZN (AND2_X1)                       0.049      0.484 f
  U673/ZN (AOI22_X1)                      0.061      0.545 r
  U507/ZN (AND4_X1)                       0.074      0.619 r
  U689/ZN (OAI21_X1)                      0.039      0.658 f
  U474/ZN (NAND2_X1)                      0.052      0.710 r
  U737/Z (MUX2_X1)                        0.093      0.803 f
  U745/ZN (NAND2_X1)                      0.044      0.848 r
  U753/ZN (INV_X1)                        0.032      0.880 f
  U754/ZN (AOI21_X2)                      0.076      0.956 r
  U759/ZN (XNOR2_X1)                      0.092      1.048 r
  U534/ZN (AND2_X2)                       0.108      1.155 r
  U933/ZN (AOI22_X1)                      0.048      1.203 f
  U934/ZN (AND2_X1)                       0.045      1.248 f
  U536/ZN (OR2_X1)                        0.054      1.302 f
  U935/ZN (OAI211_X1)                     0.044      1.345 r
  U936/ZN (NOR2_X1)                       0.038      1.383 f
  U937/ZN (NOR2_X1)                       0.064      1.447 r
  U938/ZN (NAND2_X1)                      0.035      1.483 f
  U946/ZN (OAI21_X1)                      0.057      1.540 r
  U981/ZN (AOI21_X1)                      0.042      1.582 f
  U1023/ZN (OAI21_X1)                     0.059      1.641 r
  U389/ZN (AND2_X2)                       0.059      1.699 r
  U1024/Z (CLKBUF_X2)                     0.070      1.770 r
  U1060/ZN (NAND2_X1)                     0.040      1.810 f
  U1061/ZN (NAND2_X1)                     0.027      1.837 r
  mac_out[0] (out)                        0.002      1.839 r
  data arrival time                                  1.839

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  -----------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -1.839
  -----------------------------------------------------------
  slack (VIOLATED)                                  -1.839


1
