/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [8:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_5z | celloutsig_1_6z);
  assign celloutsig_0_3z = ~((_00_ | in_data[67]) & _01_);
  assign celloutsig_1_0z = ~((in_data[100] | in_data[114]) & in_data[110]);
  assign celloutsig_1_6z = ~((in_data[141] | celloutsig_1_5z) & in_data[111]);
  assign celloutsig_1_16z = ~((celloutsig_1_9z | celloutsig_1_5z) & celloutsig_1_11z);
  assign celloutsig_0_4z = ~((celloutsig_0_1z | in_data[16]) & (_01_ | celloutsig_0_2z));
  assign celloutsig_1_1z = in_data[163] ^ celloutsig_1_0z;
  assign celloutsig_1_9z = ~(celloutsig_1_0z ^ celloutsig_1_7z[1]);
  assign celloutsig_1_2z = in_data[148:141] + { in_data[143:141], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_10z[1:0], celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_11z } + { celloutsig_1_1z, celloutsig_1_2z };
  reg [3:0] _13_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _13_ <= 4'h0;
    else _13_ <= in_data[6:3];
  assign { _02_[3], _00_, _01_, _02_[0] } = _13_;
  assign celloutsig_1_12z = { celloutsig_1_3z[11:4], celloutsig_1_10z, celloutsig_1_0z } & { in_data[152:146], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z } / { 1'h1, celloutsig_1_3z[13:9], in_data[96] };
  assign celloutsig_1_4z = celloutsig_1_3z[5:4] == { celloutsig_1_3z[11], celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_9z, celloutsig_1_10z } <= { celloutsig_1_12z[4:2], celloutsig_1_4z };
  assign celloutsig_0_2z = in_data[86:84] < { _02_[3], _00_, _01_ };
  assign celloutsig_1_5z = celloutsig_1_4z & ~(celloutsig_1_3z[14]);
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z } % { 1'h1, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_1_3z = - in_data[126:111];
  assign celloutsig_1_19z = ~ { celloutsig_1_14z, celloutsig_1_10z };
  assign celloutsig_0_5z = | { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_8z = ~((celloutsig_1_7z[4] & celloutsig_1_4z) | celloutsig_1_4z);
  assign celloutsig_0_1z = ~((in_data[31] & _02_[0]) | _00_);
  assign _02_[2:1] = { _00_, _01_ };
  assign { out_data[136:128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
