// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "karastuba_mul_ADD_SU_1.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic karastuba_mul_ADD_SU_1::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic karastuba_mul_ADD_SU_1::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_state1 = "1";
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_pp0_stage1 = "100";
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_state6 = "1000";
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_pp1_stage0 = "10000";
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_state12 = "100000";
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_state13 = "1000000";
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_pp2_stage0 = "10000000";
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_pp2_stage1 = "100000000";
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_state18 = "1000000000";
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_pp3_stage0 = "10000000000";
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_pp3_stage1 = "100000000000";
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_state23 = "1000000000000";
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_state24 = "10000000000000";
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_state25 = "100000000000000";
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_state26 = "1000000000000000";
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_state27 = "10000000000000000";
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_state28 = "100000000000000000";
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_pp4_stage0 = "1000000000000000000";
const sc_lv<20> karastuba_mul_ADD_SU_1::ap_ST_fsm_state32 = "10000000000000000000";
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool karastuba_mul_ADD_SU_1::ap_const_boolean_1 = true;
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_8 = "1000";
const bool karastuba_mul_ADD_SU_1::ap_const_boolean_0 = false;
const sc_lv<1> karastuba_mul_ADD_SU_1::ap_const_lv1_0 = "0";
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_B = "1011";
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_12 = "10010";
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_1 = "1";
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_2 = "10";
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_3 = "11";
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_4 = "100";
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_5 = "101";
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_6 = "110";
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_7 = "111";
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_9 = "1001";
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_A = "1010";
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_C = "1100";
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_10 = "10000";
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_11 = "10001";
const sc_lv<1> karastuba_mul_ADD_SU_1::ap_const_lv1_1 = "1";
const sc_lv<2> karastuba_mul_ADD_SU_1::ap_const_lv2_0 = "00";
const sc_lv<6> karastuba_mul_ADD_SU_1::ap_const_lv6_0 = "000000";
const sc_lv<7> karastuba_mul_ADD_SU_1::ap_const_lv7_20 = "100000";
const sc_lv<7> karastuba_mul_ADD_SU_1::ap_const_lv7_0 = "0000000";
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_13 = "10011";
const sc_lv<6> karastuba_mul_ADD_SU_1::ap_const_lv6_20 = "100000";
const sc_lv<6> karastuba_mul_ADD_SU_1::ap_const_lv6_1 = "1";
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_40 = "1000000";
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_41 = "1000001";
const sc_lv<65> karastuba_mul_ADD_SU_1::ap_const_lv65_1FFFFFFFFFFFFFFFF = "11111111111111111111111111111111111111111111111111111111111111111";
const sc_lv<65> karastuba_mul_ADD_SU_1::ap_const_lv65_0 = "00000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<64> karastuba_mul_ADD_SU_1::ap_const_lv64_FFFFFFFFFFFFFFFF = "1111111111111111111111111111111111111111111111111111111111111111";
const sc_lv<64> karastuba_mul_ADD_SU_1::ap_const_lv64_0 = "0000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<32> karastuba_mul_ADD_SU_1::ap_const_lv32_FFFFFFFF = "11111111111111111111111111111111";
const sc_lv<7> karastuba_mul_ADD_SU_1::ap_const_lv7_1 = "1";
const sc_lv<7> karastuba_mul_ADD_SU_1::ap_const_lv7_40 = "1000000";

karastuba_mul_ADD_SU_1::karastuba_mul_ADD_SU_1(sc_module_name name) : sc_module(name), mVcdFile(0) {
    add2_digits_data_V_U = new karastuba_mul_ADDrcU("add2_digits_data_V_U");
    add2_digits_data_V_U->clk(ap_clk);
    add2_digits_data_V_U->reset(ap_rst);
    add2_digits_data_V_U->address0(add2_digits_data_V_address0);
    add2_digits_data_V_U->ce0(add2_digits_data_V_ce0);
    add2_digits_data_V_U->we0(add2_digits_data_V_we0);
    add2_digits_data_V_U->d0(add_ln209_6_reg_891);
    add2_digits_data_V_U->q0(add2_digits_data_V_q0);
    z1_digits_data_V_U = new karastuba_mul_ADDrcU("z1_digits_data_V_U");
    z1_digits_data_V_U->clk(ap_clk);
    z1_digits_data_V_U->reset(ap_rst);
    z1_digits_data_V_U->address0(z1_digits_data_V_address0);
    z1_digits_data_V_U->ce0(z1_digits_data_V_ce0);
    z1_digits_data_V_U->we0(z1_digits_data_V_we0);
    z1_digits_data_V_U->d0(add_ln700_21_reg_951);
    z1_digits_data_V_U->q0(z1_digits_data_V_q0);
    p_res_digits_data_V_U = new karastuba_mul_ADDNgs("p_res_digits_data_V_U");
    p_res_digits_data_V_U->clk(ap_clk);
    p_res_digits_data_V_U->reset(ap_rst);
    p_res_digits_data_V_U->address0(p_res_digits_data_V_address0);
    p_res_digits_data_V_U->ce0(p_res_digits_data_V_ce0);
    p_res_digits_data_V_U->we0(p_res_digits_data_V_we0);
    p_res_digits_data_V_U->d0(p_res_digits_data_V_d0);
    p_res_digits_data_V_U->q0(p_res_digits_data_V_q0);
    grp_CAT_I_I_I_O_1_fu_428 = new CAT_I_I_I_O_1("grp_CAT_I_I_I_O_1_fu_428");
    grp_CAT_I_I_I_O_1_fu_428->ap_clk(ap_clk);
    grp_CAT_I_I_I_O_1_fu_428->ap_rst(ap_rst);
    grp_CAT_I_I_I_O_1_fu_428->ap_start(grp_CAT_I_I_I_O_1_fu_428_ap_start);
    grp_CAT_I_I_I_O_1_fu_428->ap_done(grp_CAT_I_I_I_O_1_fu_428_ap_done);
    grp_CAT_I_I_I_O_1_fu_428->ap_idle(grp_CAT_I_I_I_O_1_fu_428_ap_idle);
    grp_CAT_I_I_I_O_1_fu_428->ap_ready(grp_CAT_I_I_I_O_1_fu_428_ap_ready);
    grp_CAT_I_I_I_O_1_fu_428->x0_digits_data_V_address0(grp_CAT_I_I_I_O_1_fu_428_x0_digits_data_V_address0);
    grp_CAT_I_I_I_O_1_fu_428->x0_digits_data_V_ce0(grp_CAT_I_I_I_O_1_fu_428_x0_digits_data_V_ce0);
    grp_CAT_I_I_I_O_1_fu_428->x0_digits_data_V_q0(z0_digits_data_V_q0);
    grp_CAT_I_I_I_O_1_fu_428->x1_tmp_bits_read(z1_tmp_bits_reg_956);
    grp_CAT_I_I_I_O_1_fu_428->x1_digits_data_V_address0(grp_CAT_I_I_I_O_1_fu_428_x1_digits_data_V_address0);
    grp_CAT_I_I_I_O_1_fu_428->x1_digits_data_V_ce0(grp_CAT_I_I_I_O_1_fu_428_x1_digits_data_V_ce0);
    grp_CAT_I_I_I_O_1_fu_428->x1_digits_data_V_q0(z1_digits_data_V_q0);
    grp_CAT_I_I_I_O_1_fu_428->x2_digits_data_V_address0(grp_CAT_I_I_I_O_1_fu_428_x2_digits_data_V_address0);
    grp_CAT_I_I_I_O_1_fu_428->x2_digits_data_V_ce0(grp_CAT_I_I_I_O_1_fu_428_x2_digits_data_V_ce0);
    grp_CAT_I_I_I_O_1_fu_428->x2_digits_data_V_q0(z2_digits_data_V_q0);
    grp_CAT_I_I_I_O_1_fu_428->w_digits_data_V_address0(grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_address0);
    grp_CAT_I_I_I_O_1_fu_428->w_digits_data_V_ce0(grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_ce0);
    grp_CAT_I_I_I_O_1_fu_428->w_digits_data_V_we0(grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_we0);
    grp_CAT_I_I_I_O_1_fu_428->w_digits_data_V_d0(grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_d0);
    grp_CAT_I_I_I_O_1_fu_428->w_digits_data_V_q0(p_res_digits_data_V_q0);
    karastuba_mul_mulsc4_U80 = new karastuba_mul_mulsc4<1,5,32,32,32>("karastuba_mul_mulsc4_U80");
    karastuba_mul_mulsc4_U80->clk(ap_clk);
    karastuba_mul_mulsc4_U80->reset(ap_rst);
    karastuba_mul_mulsc4_U80->din0(lhs_tmp_bits_read);
    karastuba_mul_mulsc4_U80->din1(rhs_tmp_bits_read);
    karastuba_mul_mulsc4_U80->ce(ap_var_for_const0);
    karastuba_mul_mulsc4_U80->dout(grp_fu_793_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add2_digits_data_V_address0);
    sensitive << ( zext_ln59_reg_859_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( zext_ln81_fu_537_p1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_add2_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_add2_digits_data_V_we0);
    sensitive << ( icmp_ln54_reg_850_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_add2_tmp_bits_fu_520_p2);
    sensitive << ( z2_tmp_bits_read );
    sensitive << ( add_ln64_fu_515_p2 );

    SC_METHOD(thread_add_ln209_14_fu_479_p2);
    sensitive << ( z2_digits_data_V_loa_reg_880 );
    sensitive << ( zext_ln700_26_fu_469_p1 );

    SC_METHOD(thread_add_ln209_15_fu_662_p2);
    sensitive << ( reg_439 );
    sensitive << ( zext_ln700_30_fu_652_p1 );

    SC_METHOD(thread_add_ln209_16_fu_750_p2);
    sensitive << ( reg_439 );
    sensitive << ( zext_ln700_34_fu_740_p1 );

    SC_METHOD(thread_add_ln209_5_fu_756_p2);
    sensitive << ( rhs_digits_data_V_lo_reg_1039 );
    sensitive << ( add_ln209_16_fu_750_p2 );

    SC_METHOD(thread_add_ln209_6_fu_484_p2);
    sensitive << ( z0_digits_data_V_loa_reg_874 );
    sensitive << ( add_ln209_14_fu_479_p2 );

    SC_METHOD(thread_add_ln209_fu_668_p2);
    sensitive << ( lhs_digits_data_V_lo_reg_984 );
    sensitive << ( add_ln209_15_fu_662_p2 );

    SC_METHOD(thread_add_ln64_fu_515_p2);
    sensitive << ( z0_tmp_bits_read );
    sensitive << ( zext_ln64_fu_511_p1 );

    SC_METHOD(thread_add_ln700_21_fu_587_p2);
    sensitive << ( trunc_ln701_fu_571_p1 );
    sensitive << ( select_ln701_2_fu_563_p3 );

    SC_METHOD(thread_add_ln700_fu_473_p2);
    sensitive << ( zext_ln209_fu_466_p1 );
    sensitive << ( zext_ln54_fu_462_p1 );

    SC_METHOD(thread_add_ln96_fu_601_p2);
    sensitive << ( cross_mul_tmp_bits_read );
    sensitive << ( p_neg207_i_fu_593_p3 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp2_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp2_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp3_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp3_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp4_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state12);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state13);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state18);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state23);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state27);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state28);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state32);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_pp2_stage0);

    SC_METHOD(thread_ap_block_pp2_stage0_11001);

    SC_METHOD(thread_ap_block_pp2_stage0_subdone);

    SC_METHOD(thread_ap_block_pp2_stage1);

    SC_METHOD(thread_ap_block_pp2_stage1_11001);

    SC_METHOD(thread_ap_block_pp2_stage1_subdone);

    SC_METHOD(thread_ap_block_pp3_stage0);

    SC_METHOD(thread_ap_block_pp3_stage0_11001);

    SC_METHOD(thread_ap_block_pp3_stage0_subdone);

    SC_METHOD(thread_ap_block_pp3_stage1);

    SC_METHOD(thread_ap_block_pp3_stage1_11001);

    SC_METHOD(thread_ap_block_pp3_stage1_subdone);

    SC_METHOD(thread_ap_block_pp4_stage0);

    SC_METHOD(thread_ap_block_pp4_stage0_11001);

    SC_METHOD(thread_ap_block_pp4_stage0_subdone);

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state10_pp1_stage0_iter3);

    SC_METHOD(thread_ap_block_state11_pp1_stage0_iter4);

    SC_METHOD(thread_ap_block_state14_pp2_stage0_iter0);

    SC_METHOD(thread_ap_block_state15_pp2_stage1_iter0);

    SC_METHOD(thread_ap_block_state16_pp2_stage0_iter1);

    SC_METHOD(thread_ap_block_state17_pp2_stage1_iter1);

    SC_METHOD(thread_ap_block_state19_pp3_stage0_iter0);

    SC_METHOD(thread_ap_block_state20_pp3_stage1_iter0);

    SC_METHOD(thread_ap_block_state21_pp3_stage0_iter1);

    SC_METHOD(thread_ap_block_state22_pp3_stage1_iter1);

    SC_METHOD(thread_ap_block_state29_pp4_stage0_iter0);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state30_pp4_stage0_iter1);

    SC_METHOD(thread_ap_block_state31_pp4_stage0_iter2);

    SC_METHOD(thread_ap_block_state3_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state5_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state7_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state8_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state9_pp1_stage0_iter2);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln54_fu_444_p2 );

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state7);
    sensitive << ( exitcond_i_fu_525_p2 );

    SC_METHOD(thread_ap_condition_pp2_exit_iter0_state14);
    sensitive << ( icmp_ln338_fu_617_p2 );

    SC_METHOD(thread_ap_condition_pp3_exit_iter0_state19);
    sensitive << ( icmp_ln352_fu_705_p2 );

    SC_METHOD(thread_ap_condition_pp4_exit_iter0_state29);
    sensitive << ( icmp_ln364_fu_806_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state32 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_enable_pp2);
    sensitive << ( ap_idle_pp2 );

    SC_METHOD(thread_ap_enable_pp3);
    sensitive << ( ap_idle_pp3 );

    SC_METHOD(thread_ap_enable_pp4);
    sensitive << ( ap_idle_pp4 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_ap_idle_pp2);
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );

    SC_METHOD(thread_ap_idle_pp3);
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_enable_reg_pp3_iter1 );

    SC_METHOD(thread_ap_idle_pp4);
    sensitive << ( ap_enable_reg_pp4_iter1 );
    sensitive << ( ap_enable_reg_pp4_iter0 );
    sensitive << ( ap_enable_reg_pp4_iter2 );

    SC_METHOD(thread_ap_phi_mux_i3_0_phi_fu_389_p4);
    sensitive << ( i3_0_reg_385 );
    sensitive << ( icmp_ln352_reg_1020 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( i_29_reg_1024 );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( ap_block_pp3_stage0 );

    SC_METHOD(thread_ap_phi_mux_i_0_i_phi_fu_296_p4);
    sensitive << ( i_0_i_reg_292 );
    sensitive << ( icmp_ln54_reg_850 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( i_27_reg_854 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_i_0_phi_fu_342_p4);
    sensitive << ( i_0_reg_338 );
    sensitive << ( icmp_ln338_reg_965 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( i_reg_969 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_ap_phi_mux_j4_0_phi_fu_400_p4);
    sensitive << ( j4_0_reg_396 );
    sensitive << ( icmp_ln352_reg_1020 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( j_5_reg_1045 );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( ap_block_pp3_stage0 );

    SC_METHOD(thread_ap_phi_mux_j_0_phi_fu_353_p4);
    sensitive << ( j_0_reg_349 );
    sensitive << ( icmp_ln338_reg_965 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( j_reg_990 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_ap_phi_mux_op2_assign_phi_fu_307_p4);
    sensitive << ( op2_assign_reg_303 );
    sensitive << ( exitcond_i_reg_906_pp1_iter3_reg );
    sensitive << ( tmp_3_reg_946 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_phi_mux_p_res_tmp_bits_0_phi_fu_365_p4);
    sensitive << ( p_0106_0_reg_326 );
    sensitive << ( icmp_ln334_reg_961 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( p_res_tmp_bits_0_reg_361 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state32 );

    SC_METHOD(thread_cross_mul_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( zext_ln81_fu_537_p1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_cross_mul_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_exitcond_i_fu_525_p2);
    sensitive << ( i_0_i11_reg_315 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_grp_CAT_I_I_I_O_1_fu_428_ap_start);
    sensitive << ( grp_CAT_I_I_I_O_1_fu_428_ap_start_reg );

    SC_METHOD(thread_i_27_fu_450_p2);
    sensitive << ( ap_phi_mux_i_0_i_phi_fu_296_p4 );

    SC_METHOD(thread_i_28_fu_531_p2);
    sensitive << ( i_0_i11_reg_315 );

    SC_METHOD(thread_i_29_fu_711_p2);
    sensitive << ( ap_phi_mux_i3_0_phi_fu_389_p4 );

    SC_METHOD(thread_i_30_fu_812_p2);
    sensitive << ( i5_0_reg_417 );

    SC_METHOD(thread_i_fu_623_p2);
    sensitive << ( ap_phi_mux_i_0_phi_fu_342_p4 );

    SC_METHOD(thread_icmp_ln334_fu_612_p0);
    sensitive << ( rhs_tmp_bits_read );
    sensitive << ( ap_CS_fsm_state13 );

    SC_METHOD(thread_icmp_ln334_fu_612_p2);
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( grp_CAT_I_I_I_O_1_fu_428_ap_done );
    sensitive << ( icmp_ln334_fu_612_p0 );

    SC_METHOD(thread_icmp_ln338_fu_617_p2);
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_phi_mux_i_0_phi_fu_342_p4 );

    SC_METHOD(thread_icmp_ln348_fu_700_p0);
    sensitive << ( lhs_tmp_bits_read );
    sensitive << ( ap_CS_fsm_state18 );

    SC_METHOD(thread_icmp_ln348_fu_700_p2);
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( icmp_ln348_fu_700_p0 );

    SC_METHOD(thread_icmp_ln352_fu_705_p2);
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( ap_phi_mux_i3_0_phi_fu_389_p4 );

    SC_METHOD(thread_icmp_ln364_fu_806_p2);
    sensitive << ( i5_0_reg_417 );
    sensitive << ( ap_CS_fsm_pp4_stage0 );
    sensitive << ( ap_block_pp4_stage0_11001 );
    sensitive << ( ap_enable_reg_pp4_iter0 );

    SC_METHOD(thread_icmp_ln54_fu_444_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_i_0_i_phi_fu_296_p4 );

    SC_METHOD(thread_j_5_fu_727_p2);
    sensitive << ( j4_0_reg_396 );

    SC_METHOD(thread_j_fu_639_p2);
    sensitive << ( j_0_reg_349 );

    SC_METHOD(thread_lhs_digits_data_V_address0);
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( zext_ln341_fu_629_p1 );

    SC_METHOD(thread_lhs_digits_data_V_ce0);
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );

    SC_METHOD(thread_p_neg207_i_fu_593_p3);
    sensitive << ( op2_assign_reg_303 );

    SC_METHOD(thread_p_res_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_CS_fsm_pp3_stage1 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_CS_fsm_pp4_stage0 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( p_res_digits_data_V_a_reg_979_pp2_iter1_reg );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( p_res_digits_data_V_a_3_reg_1034_pp3_iter1_reg );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( ap_enable_reg_pp4_iter0 );
    sensitive << ( zext_ln367_fu_818_p1 );
    sensitive << ( grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_address0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( ap_block_pp3_stage0 );
    sensitive << ( zext_ln342_fu_634_p1 );
    sensitive << ( zext_ln356_fu_722_p1 );
    sensitive << ( ap_block_pp4_stage0 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( ap_block_pp3_stage1 );

    SC_METHOD(thread_p_res_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp3_stage1 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_block_pp3_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp4_stage0 );
    sensitive << ( ap_block_pp4_stage0_11001 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( ap_enable_reg_pp4_iter0 );
    sensitive << ( grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_ce0 );

    SC_METHOD(thread_p_res_digits_data_V_d0);
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_CS_fsm_pp3_stage1 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( add_ln209_reg_1000 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( add_ln209_5_reg_1055 );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_d0 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( ap_block_pp3_stage1 );

    SC_METHOD(thread_p_res_digits_data_V_we0);
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp3_stage1 );
    sensitive << ( ap_block_pp3_stage1_11001 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( icmp_ln338_reg_965_pp2_iter1_reg );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( icmp_ln352_reg_1020_pp3_iter1_reg );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_we0 );

    SC_METHOD(thread_p_res_tmp_bits_3_fu_801_p2);
    sensitive << ( mul_ln362_reg_1070 );
    sensitive << ( zext_ln362_fu_797_p1 );

    SC_METHOD(thread_p_res_tmp_bits_fu_788_p2);
    sensitive << ( zext_ln348_reg_1010 );
    sensitive << ( zext_ln360_fu_784_p1 );

    SC_METHOD(thread_res_digits_data_V_address0);
    sensitive << ( zext_ln367_reg_1089_pp4_iter1_reg );
    sensitive << ( ap_enable_reg_pp4_iter2 );
    sensitive << ( ap_block_pp4_stage0 );

    SC_METHOD(thread_res_digits_data_V_ce0);
    sensitive << ( ap_block_pp4_stage0_11001 );
    sensitive << ( ap_enable_reg_pp4_iter2 );

    SC_METHOD(thread_res_digits_data_V_d0);
    sensitive << ( reg_439 );
    sensitive << ( ap_enable_reg_pp4_iter2 );
    sensitive << ( ap_block_pp4_stage0 );

    SC_METHOD(thread_res_digits_data_V_we0);
    sensitive << ( ap_block_pp4_stage0_11001 );
    sensitive << ( icmp_ln364_reg_1080_pp4_iter1_reg );
    sensitive << ( ap_enable_reg_pp4_iter2 );

    SC_METHOD(thread_res_tmp_bits);
    sensitive << ( p_res_tmp_bits_3_reg_1075 );
    sensitive << ( ap_CS_fsm_state32 );

    SC_METHOD(thread_res_tmp_bits_ap_vld);
    sensitive << ( ap_CS_fsm_state32 );

    SC_METHOD(thread_rhs_digits_data_V_address0);
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_block_pp3_stage0 );
    sensitive << ( zext_ln355_fu_717_p1 );

    SC_METHOD(thread_rhs_digits_data_V_ce0);
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_block_pp3_stage0_11001 );

    SC_METHOD(thread_select_ln701_2_fu_563_p3);
    sensitive << ( ap_phi_mux_op2_assign_phi_fu_307_p4 );

    SC_METHOD(thread_select_ln701_fu_555_p3);
    sensitive << ( ap_phi_mux_op2_assign_phi_fu_307_p4 );

    SC_METHOD(thread_tmp_V_17_fu_495_p2);
    sensitive << ( zext_ln700_27_fu_492_p1 );
    sensitive << ( zext_ln700_fu_489_p1 );

    SC_METHOD(thread_tmp_V_18_fu_549_p2);
    sensitive << ( zext_ln180_fu_543_p1 );
    sensitive << ( zext_ln701_fu_546_p1 );

    SC_METHOD(thread_tmp_V_19_fu_574_p2);
    sensitive << ( tmp_V_18_reg_940 );
    sensitive << ( select_ln701_fu_555_p3 );

    SC_METHOD(thread_tmp_V_22_fu_768_p2);
    sensitive << ( zext_ln700_35_fu_765_p1 );
    sensitive << ( zext_ln700_33_fu_761_p1 );

    SC_METHOD(thread_tmp_V_23_fu_656_p2);
    sensitive << ( zext_ln700_28_fu_649_p1 );
    sensitive << ( zext_ln338_fu_645_p1 );

    SC_METHOD(thread_tmp_V_24_fu_744_p2);
    sensitive << ( zext_ln700_32_fu_737_p1 );
    sensitive << ( zext_ln352_fu_733_p1 );

    SC_METHOD(thread_tmp_V_fu_680_p2);
    sensitive << ( zext_ln700_31_fu_677_p1 );
    sensitive << ( zext_ln700_29_fu_673_p1 );

    SC_METHOD(thread_trunc_ln701_fu_571_p1);
    sensitive << ( tmp_V_18_reg_940 );

    SC_METHOD(thread_z0_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln59_fu_456_p1 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( grp_CAT_I_I_I_O_1_fu_428_x0_digits_data_V_address0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_z0_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( grp_CAT_I_I_I_O_1_fu_428_x0_digits_data_V_ce0 );

    SC_METHOD(thread_z1_digits_data_V_address0);
    sensitive << ( zext_ln81_reg_915_pp1_iter3_reg );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( grp_CAT_I_I_I_O_1_fu_428_x1_digits_data_V_address0 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_z1_digits_data_V_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( grp_CAT_I_I_I_O_1_fu_428_x1_digits_data_V_ce0 );

    SC_METHOD(thread_z1_digits_data_V_we0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( exitcond_i_reg_906_pp1_iter3_reg );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_z1_tmp_bits_fu_606_p2);
    sensitive << ( add2_tmp_bits_reg_901 );
    sensitive << ( add_ln96_fu_601_p2 );

    SC_METHOD(thread_z2_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln59_fu_456_p1 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( grp_CAT_I_I_I_O_1_fu_428_x2_digits_data_V_address0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_z2_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( grp_CAT_I_I_I_O_1_fu_428_x2_digits_data_V_ce0 );

    SC_METHOD(thread_zext_ln180_fu_543_p1);
    sensitive << ( cross_mul_digits_dat_4_reg_930 );

    SC_METHOD(thread_zext_ln209_fu_466_p1);
    sensitive << ( z0_digits_data_V_loa_reg_874 );

    SC_METHOD(thread_zext_ln338_fu_645_p1);
    sensitive << ( p_0106_0_reg_326 );

    SC_METHOD(thread_zext_ln341_fu_629_p1);
    sensitive << ( ap_phi_mux_i_0_phi_fu_342_p4 );

    SC_METHOD(thread_zext_ln342_fu_634_p1);
    sensitive << ( ap_phi_mux_j_0_phi_fu_353_p4 );

    SC_METHOD(thread_zext_ln348_fu_696_p1);
    sensitive << ( ap_phi_mux_p_res_tmp_bits_0_phi_fu_365_p4 );

    SC_METHOD(thread_zext_ln352_fu_733_p1);
    sensitive << ( p_0103_0_reg_373 );

    SC_METHOD(thread_zext_ln355_fu_717_p1);
    sensitive << ( ap_phi_mux_i3_0_phi_fu_389_p4 );

    SC_METHOD(thread_zext_ln356_fu_722_p1);
    sensitive << ( ap_phi_mux_j4_0_phi_fu_400_p4 );

    SC_METHOD(thread_zext_ln360_fu_784_p1);
    sensitive << ( p_0103_0_reg_373 );

    SC_METHOD(thread_zext_ln362_fu_797_p1);
    sensitive << ( p_res_tmp_bits_1_reg_408 );

    SC_METHOD(thread_zext_ln367_fu_818_p1);
    sensitive << ( i5_0_reg_417 );

    SC_METHOD(thread_zext_ln54_fu_462_p1);
    sensitive << ( p_088_0_i_reg_280 );

    SC_METHOD(thread_zext_ln59_fu_456_p1);
    sensitive << ( ap_phi_mux_i_0_i_phi_fu_296_p4 );

    SC_METHOD(thread_zext_ln64_fu_511_p1);
    sensitive << ( p_088_0_i_reg_280 );

    SC_METHOD(thread_zext_ln700_26_fu_469_p1);
    sensitive << ( p_088_0_i_reg_280 );

    SC_METHOD(thread_zext_ln700_27_fu_492_p1);
    sensitive << ( add_ln700_reg_886 );

    SC_METHOD(thread_zext_ln700_28_fu_649_p1);
    sensitive << ( lhs_digits_data_V_lo_reg_984 );

    SC_METHOD(thread_zext_ln700_29_fu_673_p1);
    sensitive << ( reg_439 );

    SC_METHOD(thread_zext_ln700_30_fu_652_p1);
    sensitive << ( p_0106_0_reg_326 );

    SC_METHOD(thread_zext_ln700_31_fu_677_p1);
    sensitive << ( tmp_V_23_reg_995 );

    SC_METHOD(thread_zext_ln700_32_fu_737_p1);
    sensitive << ( rhs_digits_data_V_lo_reg_1039 );

    SC_METHOD(thread_zext_ln700_33_fu_761_p1);
    sensitive << ( reg_439 );

    SC_METHOD(thread_zext_ln700_34_fu_740_p1);
    sensitive << ( p_0103_0_reg_373 );

    SC_METHOD(thread_zext_ln700_35_fu_765_p1);
    sensitive << ( tmp_V_24_reg_1050 );

    SC_METHOD(thread_zext_ln700_fu_489_p1);
    sensitive << ( z2_digits_data_V_loa_reg_880 );

    SC_METHOD(thread_zext_ln701_fu_546_p1);
    sensitive << ( add2_digits_data_V_l_reg_935 );

    SC_METHOD(thread_zext_ln81_fu_537_p1);
    sensitive << ( i_0_i11_reg_315 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_CS_fsm_pp3_stage1 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_enable_reg_pp4_iter1 );
    sensitive << ( icmp_ln54_fu_444_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_i_fu_525_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( icmp_ln334_fu_612_p2 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( grp_CAT_I_I_I_O_1_fu_428_ap_done );
    sensitive << ( icmp_ln338_fu_617_p2 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( icmp_ln348_fu_700_p2 );
    sensitive << ( icmp_ln352_fu_705_p2 );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( icmp_ln364_fu_806_p2 );
    sensitive << ( ap_enable_reg_pp4_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp2_stage0_subdone );
    sensitive << ( ap_block_pp2_stage1_subdone );
    sensitive << ( ap_block_pp3_stage0_subdone );
    sensitive << ( ap_block_pp3_stage1_subdone );
    sensitive << ( ap_block_pp4_stage0_subdone );
    sensitive << ( ap_enable_reg_pp4_iter2 );

    SC_THREAD(thread_ap_var_for_const0);

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "00000000000000000001";
    ap_enable_reg_pp2_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp4_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp4_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp4_iter2 = SC_LOGIC_0;
    grp_CAT_I_I_I_O_1_fu_428_ap_start_reg = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "karastuba_mul_ADD_SU_1_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, z0_tmp_bits_read, "(port)z0_tmp_bits_read");
    sc_trace(mVcdFile, z0_digits_data_V_address0, "(port)z0_digits_data_V_address0");
    sc_trace(mVcdFile, z0_digits_data_V_ce0, "(port)z0_digits_data_V_ce0");
    sc_trace(mVcdFile, z0_digits_data_V_q0, "(port)z0_digits_data_V_q0");
    sc_trace(mVcdFile, z2_tmp_bits_read, "(port)z2_tmp_bits_read");
    sc_trace(mVcdFile, z2_digits_data_V_address0, "(port)z2_digits_data_V_address0");
    sc_trace(mVcdFile, z2_digits_data_V_ce0, "(port)z2_digits_data_V_ce0");
    sc_trace(mVcdFile, z2_digits_data_V_q0, "(port)z2_digits_data_V_q0");
    sc_trace(mVcdFile, cross_mul_tmp_bits_read, "(port)cross_mul_tmp_bits_read");
    sc_trace(mVcdFile, cross_mul_digits_data_V_address0, "(port)cross_mul_digits_data_V_address0");
    sc_trace(mVcdFile, cross_mul_digits_data_V_ce0, "(port)cross_mul_digits_data_V_ce0");
    sc_trace(mVcdFile, cross_mul_digits_data_V_q0, "(port)cross_mul_digits_data_V_q0");
    sc_trace(mVcdFile, lhs_tmp_bits_read, "(port)lhs_tmp_bits_read");
    sc_trace(mVcdFile, lhs_digits_data_V_address0, "(port)lhs_digits_data_V_address0");
    sc_trace(mVcdFile, lhs_digits_data_V_ce0, "(port)lhs_digits_data_V_ce0");
    sc_trace(mVcdFile, lhs_digits_data_V_q0, "(port)lhs_digits_data_V_q0");
    sc_trace(mVcdFile, rhs_tmp_bits_read, "(port)rhs_tmp_bits_read");
    sc_trace(mVcdFile, rhs_digits_data_V_address0, "(port)rhs_digits_data_V_address0");
    sc_trace(mVcdFile, rhs_digits_data_V_ce0, "(port)rhs_digits_data_V_ce0");
    sc_trace(mVcdFile, rhs_digits_data_V_q0, "(port)rhs_digits_data_V_q0");
    sc_trace(mVcdFile, res_tmp_bits, "(port)res_tmp_bits");
    sc_trace(mVcdFile, res_tmp_bits_ap_vld, "(port)res_tmp_bits_ap_vld");
    sc_trace(mVcdFile, res_digits_data_V_address0, "(port)res_digits_data_V_address0");
    sc_trace(mVcdFile, res_digits_data_V_ce0, "(port)res_digits_data_V_ce0");
    sc_trace(mVcdFile, res_digits_data_V_we0, "(port)res_digits_data_V_we0");
    sc_trace(mVcdFile, res_digits_data_V_d0, "(port)res_digits_data_V_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, p_088_0_i_reg_280, "p_088_0_i_reg_280");
    sc_trace(mVcdFile, i_0_i_reg_292, "i_0_i_reg_292");
    sc_trace(mVcdFile, op2_assign_reg_303, "op2_assign_reg_303");
    sc_trace(mVcdFile, i_0_i11_reg_315, "i_0_i11_reg_315");
    sc_trace(mVcdFile, p_0106_0_reg_326, "p_0106_0_reg_326");
    sc_trace(mVcdFile, i_0_reg_338, "i_0_reg_338");
    sc_trace(mVcdFile, j_0_reg_349, "j_0_reg_349");
    sc_trace(mVcdFile, p_0103_0_reg_373, "p_0103_0_reg_373");
    sc_trace(mVcdFile, i3_0_reg_385, "i3_0_reg_385");
    sc_trace(mVcdFile, j4_0_reg_396, "j4_0_reg_396");
    sc_trace(mVcdFile, i5_0_reg_417, "i5_0_reg_417");
    sc_trace(mVcdFile, p_res_digits_data_V_q0, "p_res_digits_data_V_q0");
    sc_trace(mVcdFile, reg_439, "reg_439");
    sc_trace(mVcdFile, ap_CS_fsm_pp2_stage1, "ap_CS_fsm_pp2_stage1");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter0, "ap_enable_reg_pp2_iter0");
    sc_trace(mVcdFile, ap_block_state15_pp2_stage1_iter0, "ap_block_state15_pp2_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state17_pp2_stage1_iter1, "ap_block_state17_pp2_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp2_stage1_11001, "ap_block_pp2_stage1_11001");
    sc_trace(mVcdFile, icmp_ln338_reg_965, "icmp_ln338_reg_965");
    sc_trace(mVcdFile, ap_CS_fsm_pp3_stage1, "ap_CS_fsm_pp3_stage1");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter0, "ap_enable_reg_pp3_iter0");
    sc_trace(mVcdFile, ap_block_state20_pp3_stage1_iter0, "ap_block_state20_pp3_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state22_pp3_stage1_iter1, "ap_block_state22_pp3_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp3_stage1_11001, "ap_block_pp3_stage1_11001");
    sc_trace(mVcdFile, icmp_ln352_reg_1020, "icmp_ln352_reg_1020");
    sc_trace(mVcdFile, ap_CS_fsm_pp4_stage0, "ap_CS_fsm_pp4_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp4_iter1, "ap_enable_reg_pp4_iter1");
    sc_trace(mVcdFile, ap_block_state29_pp4_stage0_iter0, "ap_block_state29_pp4_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state30_pp4_stage0_iter1, "ap_block_state30_pp4_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state31_pp4_stage0_iter2, "ap_block_state31_pp4_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp4_stage0_11001, "ap_block_pp4_stage0_11001");
    sc_trace(mVcdFile, icmp_ln364_reg_1080, "icmp_ln364_reg_1080");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, icmp_ln54_fu_444_p2, "icmp_ln54_fu_444_p2");
    sc_trace(mVcdFile, icmp_ln54_reg_850, "icmp_ln54_reg_850");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter1, "ap_block_state4_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln54_reg_850_pp0_iter1_reg, "icmp_ln54_reg_850_pp0_iter1_reg");
    sc_trace(mVcdFile, i_27_fu_450_p2, "i_27_fu_450_p2");
    sc_trace(mVcdFile, i_27_reg_854, "i_27_reg_854");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, zext_ln59_fu_456_p1, "zext_ln59_fu_456_p1");
    sc_trace(mVcdFile, zext_ln59_reg_859, "zext_ln59_reg_859");
    sc_trace(mVcdFile, zext_ln59_reg_859_pp0_iter1_reg, "zext_ln59_reg_859_pp0_iter1_reg");
    sc_trace(mVcdFile, z0_digits_data_V_loa_reg_874, "z0_digits_data_V_loa_reg_874");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage1_iter0, "ap_block_state3_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage1_iter1, "ap_block_state5_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, z2_digits_data_V_loa_reg_880, "z2_digits_data_V_loa_reg_880");
    sc_trace(mVcdFile, add_ln700_fu_473_p2, "add_ln700_fu_473_p2");
    sc_trace(mVcdFile, add_ln700_reg_886, "add_ln700_reg_886");
    sc_trace(mVcdFile, add_ln209_6_fu_484_p2, "add_ln209_6_fu_484_p2");
    sc_trace(mVcdFile, add_ln209_6_reg_891, "add_ln209_6_reg_891");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, add2_tmp_bits_fu_520_p2, "add2_tmp_bits_fu_520_p2");
    sc_trace(mVcdFile, add2_tmp_bits_reg_901, "add2_tmp_bits_reg_901");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, exitcond_i_fu_525_p2, "exitcond_i_fu_525_p2");
    sc_trace(mVcdFile, exitcond_i_reg_906, "exitcond_i_reg_906");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_block_state7_pp1_stage0_iter0, "ap_block_state7_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp1_stage0_iter1, "ap_block_state8_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state9_pp1_stage0_iter2, "ap_block_state9_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state10_pp1_stage0_iter3, "ap_block_state10_pp1_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state11_pp1_stage0_iter4, "ap_block_state11_pp1_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, exitcond_i_reg_906_pp1_iter1_reg, "exitcond_i_reg_906_pp1_iter1_reg");
    sc_trace(mVcdFile, exitcond_i_reg_906_pp1_iter2_reg, "exitcond_i_reg_906_pp1_iter2_reg");
    sc_trace(mVcdFile, exitcond_i_reg_906_pp1_iter3_reg, "exitcond_i_reg_906_pp1_iter3_reg");
    sc_trace(mVcdFile, i_28_fu_531_p2, "i_28_fu_531_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, zext_ln81_fu_537_p1, "zext_ln81_fu_537_p1");
    sc_trace(mVcdFile, zext_ln81_reg_915, "zext_ln81_reg_915");
    sc_trace(mVcdFile, zext_ln81_reg_915_pp1_iter1_reg, "zext_ln81_reg_915_pp1_iter1_reg");
    sc_trace(mVcdFile, zext_ln81_reg_915_pp1_iter2_reg, "zext_ln81_reg_915_pp1_iter2_reg");
    sc_trace(mVcdFile, zext_ln81_reg_915_pp1_iter3_reg, "zext_ln81_reg_915_pp1_iter3_reg");
    sc_trace(mVcdFile, cross_mul_digits_dat_4_reg_930, "cross_mul_digits_dat_4_reg_930");
    sc_trace(mVcdFile, add2_digits_data_V_q0, "add2_digits_data_V_q0");
    sc_trace(mVcdFile, add2_digits_data_V_l_reg_935, "add2_digits_data_V_l_reg_935");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, tmp_V_18_fu_549_p2, "tmp_V_18_fu_549_p2");
    sc_trace(mVcdFile, tmp_V_18_reg_940, "tmp_V_18_reg_940");
    sc_trace(mVcdFile, tmp_3_reg_946, "tmp_3_reg_946");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter3, "ap_enable_reg_pp1_iter3");
    sc_trace(mVcdFile, add_ln700_21_fu_587_p2, "add_ln700_21_fu_587_p2");
    sc_trace(mVcdFile, add_ln700_21_reg_951, "add_ln700_21_reg_951");
    sc_trace(mVcdFile, z1_tmp_bits_fu_606_p2, "z1_tmp_bits_fu_606_p2");
    sc_trace(mVcdFile, z1_tmp_bits_reg_956, "z1_tmp_bits_reg_956");
    sc_trace(mVcdFile, ap_CS_fsm_state12, "ap_CS_fsm_state12");
    sc_trace(mVcdFile, icmp_ln334_fu_612_p2, "icmp_ln334_fu_612_p2");
    sc_trace(mVcdFile, icmp_ln334_reg_961, "icmp_ln334_reg_961");
    sc_trace(mVcdFile, ap_CS_fsm_state13, "ap_CS_fsm_state13");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_1_fu_428_ap_ready, "grp_CAT_I_I_I_O_1_fu_428_ap_ready");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_1_fu_428_ap_done, "grp_CAT_I_I_I_O_1_fu_428_ap_done");
    sc_trace(mVcdFile, icmp_ln338_fu_617_p2, "icmp_ln338_fu_617_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp2_stage0, "ap_CS_fsm_pp2_stage0");
    sc_trace(mVcdFile, ap_block_state14_pp2_stage0_iter0, "ap_block_state14_pp2_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state16_pp2_stage0_iter1, "ap_block_state16_pp2_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp2_stage0_11001, "ap_block_pp2_stage0_11001");
    sc_trace(mVcdFile, icmp_ln338_reg_965_pp2_iter1_reg, "icmp_ln338_reg_965_pp2_iter1_reg");
    sc_trace(mVcdFile, i_fu_623_p2, "i_fu_623_p2");
    sc_trace(mVcdFile, i_reg_969, "i_reg_969");
    sc_trace(mVcdFile, p_res_digits_data_V_a_reg_979, "p_res_digits_data_V_a_reg_979");
    sc_trace(mVcdFile, p_res_digits_data_V_a_reg_979_pp2_iter1_reg, "p_res_digits_data_V_a_reg_979_pp2_iter1_reg");
    sc_trace(mVcdFile, lhs_digits_data_V_lo_reg_984, "lhs_digits_data_V_lo_reg_984");
    sc_trace(mVcdFile, j_fu_639_p2, "j_fu_639_p2");
    sc_trace(mVcdFile, j_reg_990, "j_reg_990");
    sc_trace(mVcdFile, tmp_V_23_fu_656_p2, "tmp_V_23_fu_656_p2");
    sc_trace(mVcdFile, tmp_V_23_reg_995, "tmp_V_23_reg_995");
    sc_trace(mVcdFile, add_ln209_fu_668_p2, "add_ln209_fu_668_p2");
    sc_trace(mVcdFile, add_ln209_reg_1000, "add_ln209_reg_1000");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter1, "ap_enable_reg_pp2_iter1");
    sc_trace(mVcdFile, zext_ln348_fu_696_p1, "zext_ln348_fu_696_p1");
    sc_trace(mVcdFile, zext_ln348_reg_1010, "zext_ln348_reg_1010");
    sc_trace(mVcdFile, ap_CS_fsm_state18, "ap_CS_fsm_state18");
    sc_trace(mVcdFile, icmp_ln348_fu_700_p2, "icmp_ln348_fu_700_p2");
    sc_trace(mVcdFile, icmp_ln348_reg_1016, "icmp_ln348_reg_1016");
    sc_trace(mVcdFile, icmp_ln352_fu_705_p2, "icmp_ln352_fu_705_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp3_stage0, "ap_CS_fsm_pp3_stage0");
    sc_trace(mVcdFile, ap_block_state19_pp3_stage0_iter0, "ap_block_state19_pp3_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state21_pp3_stage0_iter1, "ap_block_state21_pp3_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp3_stage0_11001, "ap_block_pp3_stage0_11001");
    sc_trace(mVcdFile, icmp_ln352_reg_1020_pp3_iter1_reg, "icmp_ln352_reg_1020_pp3_iter1_reg");
    sc_trace(mVcdFile, i_29_fu_711_p2, "i_29_fu_711_p2");
    sc_trace(mVcdFile, i_29_reg_1024, "i_29_reg_1024");
    sc_trace(mVcdFile, p_res_digits_data_V_a_3_reg_1034, "p_res_digits_data_V_a_3_reg_1034");
    sc_trace(mVcdFile, p_res_digits_data_V_a_3_reg_1034_pp3_iter1_reg, "p_res_digits_data_V_a_3_reg_1034_pp3_iter1_reg");
    sc_trace(mVcdFile, rhs_digits_data_V_lo_reg_1039, "rhs_digits_data_V_lo_reg_1039");
    sc_trace(mVcdFile, j_5_fu_727_p2, "j_5_fu_727_p2");
    sc_trace(mVcdFile, j_5_reg_1045, "j_5_reg_1045");
    sc_trace(mVcdFile, tmp_V_24_fu_744_p2, "tmp_V_24_fu_744_p2");
    sc_trace(mVcdFile, tmp_V_24_reg_1050, "tmp_V_24_reg_1050");
    sc_trace(mVcdFile, add_ln209_5_fu_756_p2, "add_ln209_5_fu_756_p2");
    sc_trace(mVcdFile, add_ln209_5_reg_1055, "add_ln209_5_reg_1055");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter1, "ap_enable_reg_pp3_iter1");
    sc_trace(mVcdFile, p_res_tmp_bits_fu_788_p2, "p_res_tmp_bits_fu_788_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state23, "ap_CS_fsm_state23");
    sc_trace(mVcdFile, grp_fu_793_p2, "grp_fu_793_p2");
    sc_trace(mVcdFile, mul_ln362_reg_1070, "mul_ln362_reg_1070");
    sc_trace(mVcdFile, ap_CS_fsm_state27, "ap_CS_fsm_state27");
    sc_trace(mVcdFile, p_res_tmp_bits_3_fu_801_p2, "p_res_tmp_bits_3_fu_801_p2");
    sc_trace(mVcdFile, p_res_tmp_bits_3_reg_1075, "p_res_tmp_bits_3_reg_1075");
    sc_trace(mVcdFile, ap_CS_fsm_state28, "ap_CS_fsm_state28");
    sc_trace(mVcdFile, icmp_ln364_fu_806_p2, "icmp_ln364_fu_806_p2");
    sc_trace(mVcdFile, icmp_ln364_reg_1080_pp4_iter1_reg, "icmp_ln364_reg_1080_pp4_iter1_reg");
    sc_trace(mVcdFile, i_30_fu_812_p2, "i_30_fu_812_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp4_iter0, "ap_enable_reg_pp4_iter0");
    sc_trace(mVcdFile, zext_ln367_fu_818_p1, "zext_ln367_fu_818_p1");
    sc_trace(mVcdFile, zext_ln367_reg_1089, "zext_ln367_reg_1089");
    sc_trace(mVcdFile, zext_ln367_reg_1089_pp4_iter1_reg, "zext_ln367_reg_1089_pp4_iter1_reg");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state7, "ap_condition_pp1_exit_iter0_state7");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter4, "ap_enable_reg_pp1_iter4");
    sc_trace(mVcdFile, ap_block_pp2_stage0_subdone, "ap_block_pp2_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp2_exit_iter0_state14, "ap_condition_pp2_exit_iter0_state14");
    sc_trace(mVcdFile, ap_block_pp2_stage1_subdone, "ap_block_pp2_stage1_subdone");
    sc_trace(mVcdFile, ap_block_pp3_stage0_subdone, "ap_block_pp3_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp3_exit_iter0_state19, "ap_condition_pp3_exit_iter0_state19");
    sc_trace(mVcdFile, ap_block_pp3_stage1_subdone, "ap_block_pp3_stage1_subdone");
    sc_trace(mVcdFile, ap_block_pp4_stage0_subdone, "ap_block_pp4_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp4_exit_iter0_state29, "ap_condition_pp4_exit_iter0_state29");
    sc_trace(mVcdFile, ap_enable_reg_pp4_iter2, "ap_enable_reg_pp4_iter2");
    sc_trace(mVcdFile, add2_digits_data_V_address0, "add2_digits_data_V_address0");
    sc_trace(mVcdFile, add2_digits_data_V_ce0, "add2_digits_data_V_ce0");
    sc_trace(mVcdFile, add2_digits_data_V_we0, "add2_digits_data_V_we0");
    sc_trace(mVcdFile, z1_digits_data_V_address0, "z1_digits_data_V_address0");
    sc_trace(mVcdFile, z1_digits_data_V_ce0, "z1_digits_data_V_ce0");
    sc_trace(mVcdFile, z1_digits_data_V_we0, "z1_digits_data_V_we0");
    sc_trace(mVcdFile, z1_digits_data_V_q0, "z1_digits_data_V_q0");
    sc_trace(mVcdFile, p_res_digits_data_V_address0, "p_res_digits_data_V_address0");
    sc_trace(mVcdFile, p_res_digits_data_V_ce0, "p_res_digits_data_V_ce0");
    sc_trace(mVcdFile, p_res_digits_data_V_we0, "p_res_digits_data_V_we0");
    sc_trace(mVcdFile, p_res_digits_data_V_d0, "p_res_digits_data_V_d0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_1_fu_428_ap_start, "grp_CAT_I_I_I_O_1_fu_428_ap_start");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_1_fu_428_ap_idle, "grp_CAT_I_I_I_O_1_fu_428_ap_idle");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_1_fu_428_x0_digits_data_V_address0, "grp_CAT_I_I_I_O_1_fu_428_x0_digits_data_V_address0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_1_fu_428_x0_digits_data_V_ce0, "grp_CAT_I_I_I_O_1_fu_428_x0_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_1_fu_428_x1_digits_data_V_address0, "grp_CAT_I_I_I_O_1_fu_428_x1_digits_data_V_address0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_1_fu_428_x1_digits_data_V_ce0, "grp_CAT_I_I_I_O_1_fu_428_x1_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_1_fu_428_x2_digits_data_V_address0, "grp_CAT_I_I_I_O_1_fu_428_x2_digits_data_V_address0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_1_fu_428_x2_digits_data_V_ce0, "grp_CAT_I_I_I_O_1_fu_428_x2_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_address0, "grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_address0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_ce0, "grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_we0, "grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_we0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_d0, "grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_d0");
    sc_trace(mVcdFile, ap_phi_mux_i_0_i_phi_fu_296_p4, "ap_phi_mux_i_0_i_phi_fu_296_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_op2_assign_phi_fu_307_p4, "ap_phi_mux_op2_assign_phi_fu_307_p4");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, ap_phi_mux_i_0_phi_fu_342_p4, "ap_phi_mux_i_0_phi_fu_342_p4");
    sc_trace(mVcdFile, ap_block_pp2_stage0, "ap_block_pp2_stage0");
    sc_trace(mVcdFile, ap_phi_mux_j_0_phi_fu_353_p4, "ap_phi_mux_j_0_phi_fu_353_p4");
    sc_trace(mVcdFile, ap_phi_mux_p_res_tmp_bits_0_phi_fu_365_p4, "ap_phi_mux_p_res_tmp_bits_0_phi_fu_365_p4");
    sc_trace(mVcdFile, p_res_tmp_bits_0_reg_361, "p_res_tmp_bits_0_reg_361");
    sc_trace(mVcdFile, ap_phi_mux_i3_0_phi_fu_389_p4, "ap_phi_mux_i3_0_phi_fu_389_p4");
    sc_trace(mVcdFile, ap_block_pp3_stage0, "ap_block_pp3_stage0");
    sc_trace(mVcdFile, ap_phi_mux_j4_0_phi_fu_400_p4, "ap_phi_mux_j4_0_phi_fu_400_p4");
    sc_trace(mVcdFile, p_res_tmp_bits_1_reg_408, "p_res_tmp_bits_1_reg_408");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_1_fu_428_ap_start_reg, "grp_CAT_I_I_I_O_1_fu_428_ap_start_reg");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, zext_ln341_fu_629_p1, "zext_ln341_fu_629_p1");
    sc_trace(mVcdFile, zext_ln342_fu_634_p1, "zext_ln342_fu_634_p1");
    sc_trace(mVcdFile, zext_ln355_fu_717_p1, "zext_ln355_fu_717_p1");
    sc_trace(mVcdFile, zext_ln356_fu_722_p1, "zext_ln356_fu_722_p1");
    sc_trace(mVcdFile, ap_block_pp4_stage0, "ap_block_pp4_stage0");
    sc_trace(mVcdFile, ap_CS_fsm_state32, "ap_CS_fsm_state32");
    sc_trace(mVcdFile, ap_block_pp2_stage1, "ap_block_pp2_stage1");
    sc_trace(mVcdFile, ap_block_pp3_stage1, "ap_block_pp3_stage1");
    sc_trace(mVcdFile, zext_ln209_fu_466_p1, "zext_ln209_fu_466_p1");
    sc_trace(mVcdFile, zext_ln54_fu_462_p1, "zext_ln54_fu_462_p1");
    sc_trace(mVcdFile, zext_ln700_26_fu_469_p1, "zext_ln700_26_fu_469_p1");
    sc_trace(mVcdFile, add_ln209_14_fu_479_p2, "add_ln209_14_fu_479_p2");
    sc_trace(mVcdFile, zext_ln700_27_fu_492_p1, "zext_ln700_27_fu_492_p1");
    sc_trace(mVcdFile, zext_ln700_fu_489_p1, "zext_ln700_fu_489_p1");
    sc_trace(mVcdFile, tmp_V_17_fu_495_p2, "tmp_V_17_fu_495_p2");
    sc_trace(mVcdFile, zext_ln64_fu_511_p1, "zext_ln64_fu_511_p1");
    sc_trace(mVcdFile, add_ln64_fu_515_p2, "add_ln64_fu_515_p2");
    sc_trace(mVcdFile, zext_ln180_fu_543_p1, "zext_ln180_fu_543_p1");
    sc_trace(mVcdFile, zext_ln701_fu_546_p1, "zext_ln701_fu_546_p1");
    sc_trace(mVcdFile, select_ln701_fu_555_p3, "select_ln701_fu_555_p3");
    sc_trace(mVcdFile, tmp_V_19_fu_574_p2, "tmp_V_19_fu_574_p2");
    sc_trace(mVcdFile, trunc_ln701_fu_571_p1, "trunc_ln701_fu_571_p1");
    sc_trace(mVcdFile, select_ln701_2_fu_563_p3, "select_ln701_2_fu_563_p3");
    sc_trace(mVcdFile, p_neg207_i_fu_593_p3, "p_neg207_i_fu_593_p3");
    sc_trace(mVcdFile, add_ln96_fu_601_p2, "add_ln96_fu_601_p2");
    sc_trace(mVcdFile, icmp_ln334_fu_612_p0, "icmp_ln334_fu_612_p0");
    sc_trace(mVcdFile, zext_ln700_28_fu_649_p1, "zext_ln700_28_fu_649_p1");
    sc_trace(mVcdFile, zext_ln338_fu_645_p1, "zext_ln338_fu_645_p1");
    sc_trace(mVcdFile, zext_ln700_30_fu_652_p1, "zext_ln700_30_fu_652_p1");
    sc_trace(mVcdFile, add_ln209_15_fu_662_p2, "add_ln209_15_fu_662_p2");
    sc_trace(mVcdFile, zext_ln700_31_fu_677_p1, "zext_ln700_31_fu_677_p1");
    sc_trace(mVcdFile, zext_ln700_29_fu_673_p1, "zext_ln700_29_fu_673_p1");
    sc_trace(mVcdFile, tmp_V_fu_680_p2, "tmp_V_fu_680_p2");
    sc_trace(mVcdFile, icmp_ln348_fu_700_p0, "icmp_ln348_fu_700_p0");
    sc_trace(mVcdFile, zext_ln700_32_fu_737_p1, "zext_ln700_32_fu_737_p1");
    sc_trace(mVcdFile, zext_ln352_fu_733_p1, "zext_ln352_fu_733_p1");
    sc_trace(mVcdFile, zext_ln700_34_fu_740_p1, "zext_ln700_34_fu_740_p1");
    sc_trace(mVcdFile, add_ln209_16_fu_750_p2, "add_ln209_16_fu_750_p2");
    sc_trace(mVcdFile, zext_ln700_35_fu_765_p1, "zext_ln700_35_fu_765_p1");
    sc_trace(mVcdFile, zext_ln700_33_fu_761_p1, "zext_ln700_33_fu_761_p1");
    sc_trace(mVcdFile, tmp_V_22_fu_768_p2, "tmp_V_22_fu_768_p2");
    sc_trace(mVcdFile, zext_ln360_fu_784_p1, "zext_ln360_fu_784_p1");
    sc_trace(mVcdFile, zext_ln362_fu_797_p1, "zext_ln362_fu_797_p1");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, ap_idle_pp2, "ap_idle_pp2");
    sc_trace(mVcdFile, ap_enable_pp2, "ap_enable_pp2");
    sc_trace(mVcdFile, ap_idle_pp3, "ap_idle_pp3");
    sc_trace(mVcdFile, ap_enable_pp3, "ap_enable_pp3");
    sc_trace(mVcdFile, ap_idle_pp4, "ap_idle_pp4");
    sc_trace(mVcdFile, ap_enable_pp4, "ap_enable_pp4");
#endif

    }
}

karastuba_mul_ADD_SU_1::~karastuba_mul_ADD_SU_1() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete add2_digits_data_V_U;
    delete z1_digits_data_V_U;
    delete p_res_digits_data_V_U;
    delete grp_CAT_I_I_I_O_1_fu_428;
    delete karastuba_mul_mulsc4_U80;
}

void karastuba_mul_ADD_SU_1::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void karastuba_mul_ADD_SU_1::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state32.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state7.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state7.read())) {
                ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state7.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter3 = ap_enable_reg_pp1_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter4 = ap_enable_reg_pp1_iter3.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
            ap_enable_reg_pp1_iter4 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state14.read()))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && 
                    esl_seteq<1,1,1>(grp_CAT_I_I_I_O_1_fu_428_ap_done.read(), ap_const_logic_1) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_fu_612_p2.read()))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage1_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp2_iter1 = ap_enable_reg_pp2_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && 
                    esl_seteq<1,1,1>(grp_CAT_I_I_I_O_1_fu_428_ap_done.read(), ap_const_logic_1) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_fu_612_p2.read()))) {
            ap_enable_reg_pp2_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp3_exit_iter0_state19.read()))) {
            ap_enable_reg_pp3_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln348_fu_700_p2.read()))) {
            ap_enable_reg_pp3_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp3_stage1_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp3_iter1 = ap_enable_reg_pp3_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln348_fu_700_p2.read()))) {
            ap_enable_reg_pp3_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp4_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp4_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp4_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp4_exit_iter0_state29.read()))) {
            ap_enable_reg_pp4_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state28.read())) {
            ap_enable_reg_pp4_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp4_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp4_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp4_exit_iter0_state29.read())) {
                ap_enable_reg_pp4_iter1 = (ap_condition_pp4_exit_iter0_state29.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp4_iter1 = ap_enable_reg_pp4_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp4_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp4_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp4_iter2 = ap_enable_reg_pp4_iter1.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state28.read())) {
            ap_enable_reg_pp4_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        grp_CAT_I_I_I_O_1_fu_428_ap_start_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) {
            grp_CAT_I_I_I_O_1_fu_428_ap_start_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, grp_CAT_I_I_I_O_1_fu_428_ap_ready.read())) {
            grp_CAT_I_I_I_O_1_fu_428_ap_start_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln348_fu_700_p2.read()))) {
        i3_0_reg_385 = ap_const_lv6_0;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln352_reg_1020.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()))) {
        i3_0_reg_385 = i_29_reg_1024.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp4_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp4_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp4_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln364_fu_806_p2.read()))) {
        i5_0_reg_417 = i_30_fu_812_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state28.read())) {
        i5_0_reg_417 = ap_const_lv7_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        i_0_i11_reg_315 = ap_const_lv6_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_fu_525_p2.read()))) {
        i_0_i11_reg_315 = i_28_fu_531_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        i_0_i_reg_292 = ap_const_lv6_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln54_reg_850.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        i_0_i_reg_292 = i_27_reg_854.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && 
         esl_seteq<1,1,1>(grp_CAT_I_I_I_O_1_fu_428_ap_done.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_fu_612_p2.read()))) {
        i_0_reg_338 = ap_const_lv6_0;
    } else if ((esl_seteq<1,1,1>(icmp_ln338_reg_965.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()))) {
        i_0_reg_338 = i_reg_969.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln348_fu_700_p2.read()))) {
        j4_0_reg_396 = ap_const_lv7_20;
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln352_reg_1020.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()))) {
        j4_0_reg_396 = j_5_reg_1045.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && 
         esl_seteq<1,1,1>(grp_CAT_I_I_I_O_1_fu_428_ap_done.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_fu_612_p2.read()))) {
        j_0_reg_349 = ap_const_lv7_20;
    } else if ((esl_seteq<1,1,1>(icmp_ln338_reg_965.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()))) {
        j_0_reg_349 = j_reg_990.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        op2_assign_reg_303 = ap_const_lv1_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_906_pp1_iter3_reg.read()))) {
        op2_assign_reg_303 = tmp_3_reg_946.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln348_fu_700_p2.read()))) {
        p_0103_0_reg_373 = ap_const_lv2_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp3_stage1_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln352_reg_1020_pp3_iter1_reg.read()))) {
        p_0103_0_reg_373 = tmp_V_22_fu_768_p2.read().range(65, 64);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && 
         esl_seteq<1,1,1>(grp_CAT_I_I_I_O_1_fu_428_ap_done.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_fu_612_p2.read()))) {
        p_0106_0_reg_326 = ap_const_lv2_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln338_reg_965_pp2_iter1_reg.read()))) {
        p_0106_0_reg_326 = tmp_V_fu_680_p2.read().range(65, 64);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        p_088_0_i_reg_280 = ap_const_lv2_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln54_reg_850_pp0_iter1_reg.read()))) {
        p_088_0_i_reg_280 = tmp_V_17_fu_495_p2.read().range(65, 64);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_961.read()))) {
        p_res_tmp_bits_0_reg_361 = p_0106_0_reg_326.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && 
                esl_seteq<1,1,1>(grp_CAT_I_I_I_O_1_fu_428_ap_done.read(), ap_const_logic_1) && 
                esl_seteq<1,1,1>(icmp_ln334_fu_612_p2.read(), ap_const_lv1_1))) {
        p_res_tmp_bits_0_reg_361 = ap_const_lv2_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state23.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln348_reg_1016.read()))) {
        p_res_tmp_bits_1_reg_408 = p_res_tmp_bits_fu_788_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read()) && 
                esl_seteq<1,1,1>(icmp_ln348_fu_700_p2.read(), ap_const_lv1_1))) {
        p_res_tmp_bits_1_reg_408 = zext_ln348_fu_696_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_906.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        add2_digits_data_V_l_reg_935 = add2_digits_data_V_q0.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        add2_tmp_bits_reg_901 = add2_tmp_bits_fu_520_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln352_reg_1020.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln209_5_reg_1055 = add_ln209_5_fu_756_p2.read();
        tmp_V_24_reg_1050 = tmp_V_24_fu_744_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln54_reg_850.read()))) {
        add_ln209_6_reg_891 = add_ln209_6_fu_484_p2.read();
        add_ln700_reg_886 = add_ln700_fu_473_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln338_reg_965.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln209_reg_1000 = add_ln209_fu_668_p2.read();
        tmp_V_23_reg_995 = tmp_V_23_fu_656_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_906_pp1_iter2_reg.read()))) {
        add_ln700_21_reg_951 = add_ln700_21_fu_587_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_906.read()))) {
        cross_mul_digits_dat_4_reg_930 = cross_mul_digits_data_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_i_reg_906 = exitcond_i_fu_525_p2.read();
        exitcond_i_reg_906_pp1_iter1_reg = exitcond_i_reg_906.read();
        zext_ln81_reg_915_pp1_iter1_reg = zext_ln81_reg_915.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) {
        exitcond_i_reg_906_pp1_iter2_reg = exitcond_i_reg_906_pp1_iter1_reg.read();
        exitcond_i_reg_906_pp1_iter3_reg = exitcond_i_reg_906_pp1_iter2_reg.read();
        zext_ln81_reg_915_pp1_iter2_reg = zext_ln81_reg_915_pp1_iter1_reg.read();
        zext_ln81_reg_915_pp1_iter3_reg = zext_ln81_reg_915_pp1_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        i_27_reg_854 = i_27_fu_450_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0))) {
        i_29_reg_1024 = i_29_fu_711_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        i_reg_969 = i_fu_623_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && esl_seteq<1,1,1>(grp_CAT_I_I_I_O_1_fu_428_ap_done.read(), ap_const_logic_1))) {
        icmp_ln334_reg_961 = icmp_ln334_fu_612_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln338_reg_965 = icmp_ln338_fu_617_p2.read();
        icmp_ln338_reg_965_pp2_iter1_reg = icmp_ln338_reg_965.read();
        p_res_digits_data_V_a_reg_979_pp2_iter1_reg = p_res_digits_data_V_a_reg_979.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        icmp_ln348_reg_1016 = icmp_ln348_fu_700_p2.read();
        zext_ln348_reg_1010 = zext_ln348_fu_696_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln352_reg_1020 = icmp_ln352_fu_705_p2.read();
        icmp_ln352_reg_1020_pp3_iter1_reg = icmp_ln352_reg_1020.read();
        p_res_digits_data_V_a_3_reg_1034_pp3_iter1_reg = p_res_digits_data_V_a_3_reg_1034.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp4_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp4_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln364_reg_1080 = icmp_ln364_fu_806_p2.read();
        icmp_ln364_reg_1080_pp4_iter1_reg = icmp_ln364_reg_1080.read();
        zext_ln367_reg_1089_pp4_iter1_reg = zext_ln367_reg_1089.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln54_reg_850 = icmp_ln54_fu_444_p2.read();
        icmp_ln54_reg_850_pp0_iter1_reg = icmp_ln54_reg_850.read();
        zext_ln59_reg_859_pp0_iter1_reg = zext_ln59_reg_859.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln352_reg_1020.read()))) {
        j_5_reg_1045 = j_5_fu_727_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln338_reg_965.read(), ap_const_lv1_0))) {
        j_reg_990 = j_fu_639_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln338_reg_965.read(), ap_const_lv1_0))) {
        lhs_digits_data_V_lo_reg_984 = lhs_digits_data_V_q0.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state27.read())) {
        mul_ln362_reg_1070 = grp_fu_793_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln352_fu_705_p2.read()))) {
        p_res_digits_data_V_a_3_reg_1034 =  (sc_lv<6>) (zext_ln356_fu_722_p1.read());
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln338_fu_617_p2.read()))) {
        p_res_digits_data_V_a_reg_979 =  (sc_lv<6>) (zext_ln342_fu_634_p1.read());
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state28.read())) {
        p_res_tmp_bits_3_reg_1075 = p_res_tmp_bits_3_fu_801_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln338_reg_965.read(), ap_const_lv1_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp3_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln352_reg_1020.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp4_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp4_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp4_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln364_reg_1080.read())))) {
        reg_439 = p_res_digits_data_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln352_reg_1020.read()))) {
        rhs_digits_data_V_lo_reg_1039 = rhs_digits_data_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_906_pp1_iter2_reg.read()))) {
        tmp_3_reg_946 = tmp_V_19_fu_574_p2.read().range(64, 64);
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_906_pp1_iter1_reg.read()))) {
        tmp_V_18_reg_940 = tmp_V_18_fu_549_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln54_reg_850.read()))) {
        z0_digits_data_V_loa_reg_874 = z0_digits_data_V_q0.read();
        z2_digits_data_V_loa_reg_880 = z2_digits_data_V_q0.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) {
        z1_tmp_bits_reg_956 = z1_tmp_bits_fu_606_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp4_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp4_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln364_fu_806_p2.read()))) {
        zext_ln367_reg_1089 = zext_ln367_fu_818_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln54_fu_444_p2.read()))) {
        zext_ln59_reg_859 = zext_ln59_fu_456_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_fu_525_p2.read()))) {
        zext_ln81_reg_915 = zext_ln81_fu_537_p1.read();
    }
}

void karastuba_mul_ADD_SU_1::thread_add2_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        add2_digits_data_V_address0 =  (sc_lv<5>) (zext_ln81_fu_537_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        add2_digits_data_V_address0 =  (sc_lv<5>) (zext_ln59_reg_859_pp0_iter1_reg.read());
    } else {
        add2_digits_data_V_address0 = "XXXXX";
    }
}

void karastuba_mul_ADD_SU_1::thread_add2_digits_data_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read())))) {
        add2_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        add2_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_add2_digits_data_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln54_reg_850_pp0_iter1_reg.read()))) {
        add2_digits_data_V_we0 = ap_const_logic_1;
    } else {
        add2_digits_data_V_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_add2_tmp_bits_fu_520_p2() {
    add2_tmp_bits_fu_520_p2 = (!add_ln64_fu_515_p2.read().is_01() || !z2_tmp_bits_read.read().is_01())? sc_lv<32>(): (sc_biguint<32>(add_ln64_fu_515_p2.read()) + sc_biguint<32>(z2_tmp_bits_read.read()));
}

void karastuba_mul_ADD_SU_1::thread_add_ln209_14_fu_479_p2() {
    add_ln209_14_fu_479_p2 = (!z2_digits_data_V_loa_reg_880.read().is_01() || !zext_ln700_26_fu_469_p1.read().is_01())? sc_lv<64>(): (sc_biguint<64>(z2_digits_data_V_loa_reg_880.read()) + sc_biguint<64>(zext_ln700_26_fu_469_p1.read()));
}

void karastuba_mul_ADD_SU_1::thread_add_ln209_15_fu_662_p2() {
    add_ln209_15_fu_662_p2 = (!reg_439.read().is_01() || !zext_ln700_30_fu_652_p1.read().is_01())? sc_lv<64>(): (sc_biguint<64>(reg_439.read()) + sc_biguint<64>(zext_ln700_30_fu_652_p1.read()));
}

void karastuba_mul_ADD_SU_1::thread_add_ln209_16_fu_750_p2() {
    add_ln209_16_fu_750_p2 = (!reg_439.read().is_01() || !zext_ln700_34_fu_740_p1.read().is_01())? sc_lv<64>(): (sc_biguint<64>(reg_439.read()) + sc_biguint<64>(zext_ln700_34_fu_740_p1.read()));
}

void karastuba_mul_ADD_SU_1::thread_add_ln209_5_fu_756_p2() {
    add_ln209_5_fu_756_p2 = (!add_ln209_16_fu_750_p2.read().is_01() || !rhs_digits_data_V_lo_reg_1039.read().is_01())? sc_lv<64>(): (sc_biguint<64>(add_ln209_16_fu_750_p2.read()) + sc_biguint<64>(rhs_digits_data_V_lo_reg_1039.read()));
}

void karastuba_mul_ADD_SU_1::thread_add_ln209_6_fu_484_p2() {
    add_ln209_6_fu_484_p2 = (!add_ln209_14_fu_479_p2.read().is_01() || !z0_digits_data_V_loa_reg_874.read().is_01())? sc_lv<64>(): (sc_biguint<64>(add_ln209_14_fu_479_p2.read()) + sc_biguint<64>(z0_digits_data_V_loa_reg_874.read()));
}

void karastuba_mul_ADD_SU_1::thread_add_ln209_fu_668_p2() {
    add_ln209_fu_668_p2 = (!add_ln209_15_fu_662_p2.read().is_01() || !lhs_digits_data_V_lo_reg_984.read().is_01())? sc_lv<64>(): (sc_biguint<64>(add_ln209_15_fu_662_p2.read()) + sc_biguint<64>(lhs_digits_data_V_lo_reg_984.read()));
}

void karastuba_mul_ADD_SU_1::thread_add_ln64_fu_515_p2() {
    add_ln64_fu_515_p2 = (!zext_ln64_fu_511_p1.read().is_01() || !z0_tmp_bits_read.read().is_01())? sc_lv<32>(): (sc_biguint<32>(zext_ln64_fu_511_p1.read()) + sc_biguint<32>(z0_tmp_bits_read.read()));
}

void karastuba_mul_ADD_SU_1::thread_add_ln700_21_fu_587_p2() {
    add_ln700_21_fu_587_p2 = (!trunc_ln701_fu_571_p1.read().is_01() || !select_ln701_2_fu_563_p3.read().is_01())? sc_lv<64>(): (sc_biguint<64>(trunc_ln701_fu_571_p1.read()) + sc_biguint<64>(select_ln701_2_fu_563_p3.read()));
}

void karastuba_mul_ADD_SU_1::thread_add_ln700_fu_473_p2() {
    add_ln700_fu_473_p2 = (!zext_ln209_fu_466_p1.read().is_01() || !zext_ln54_fu_462_p1.read().is_01())? sc_lv<65>(): (sc_biguint<65>(zext_ln209_fu_466_p1.read()) + sc_biguint<65>(zext_ln54_fu_462_p1.read()));
}

void karastuba_mul_ADD_SU_1::thread_add_ln96_fu_601_p2() {
    add_ln96_fu_601_p2 = (!cross_mul_tmp_bits_read.read().is_01() || !p_neg207_i_fu_593_p3.read().is_01())? sc_lv<32>(): (sc_biguint<32>(cross_mul_tmp_bits_read.read()) + sc_biguint<32>(p_neg207_i_fu_593_p3.read()));
}

void karastuba_mul_ADD_SU_1::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void karastuba_mul_ADD_SU_1::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[2];
}

void karastuba_mul_ADD_SU_1::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[4];
}

void karastuba_mul_ADD_SU_1::thread_ap_CS_fsm_pp2_stage0() {
    ap_CS_fsm_pp2_stage0 = ap_CS_fsm.read()[7];
}

void karastuba_mul_ADD_SU_1::thread_ap_CS_fsm_pp2_stage1() {
    ap_CS_fsm_pp2_stage1 = ap_CS_fsm.read()[8];
}

void karastuba_mul_ADD_SU_1::thread_ap_CS_fsm_pp3_stage0() {
    ap_CS_fsm_pp3_stage0 = ap_CS_fsm.read()[10];
}

void karastuba_mul_ADD_SU_1::thread_ap_CS_fsm_pp3_stage1() {
    ap_CS_fsm_pp3_stage1 = ap_CS_fsm.read()[11];
}

void karastuba_mul_ADD_SU_1::thread_ap_CS_fsm_pp4_stage0() {
    ap_CS_fsm_pp4_stage0 = ap_CS_fsm.read()[18];
}

void karastuba_mul_ADD_SU_1::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void karastuba_mul_ADD_SU_1::thread_ap_CS_fsm_state12() {
    ap_CS_fsm_state12 = ap_CS_fsm.read()[5];
}

void karastuba_mul_ADD_SU_1::thread_ap_CS_fsm_state13() {
    ap_CS_fsm_state13 = ap_CS_fsm.read()[6];
}

void karastuba_mul_ADD_SU_1::thread_ap_CS_fsm_state18() {
    ap_CS_fsm_state18 = ap_CS_fsm.read()[9];
}

void karastuba_mul_ADD_SU_1::thread_ap_CS_fsm_state23() {
    ap_CS_fsm_state23 = ap_CS_fsm.read()[12];
}

void karastuba_mul_ADD_SU_1::thread_ap_CS_fsm_state27() {
    ap_CS_fsm_state27 = ap_CS_fsm.read()[16];
}

void karastuba_mul_ADD_SU_1::thread_ap_CS_fsm_state28() {
    ap_CS_fsm_state28 = ap_CS_fsm.read()[17];
}

void karastuba_mul_ADD_SU_1::thread_ap_CS_fsm_state32() {
    ap_CS_fsm_state32 = ap_CS_fsm.read()[19];
}

void karastuba_mul_ADD_SU_1::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[3];
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp2_stage0() {
    ap_block_pp2_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp2_stage0_11001() {
    ap_block_pp2_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp2_stage0_subdone() {
    ap_block_pp2_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp2_stage1() {
    ap_block_pp2_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp2_stage1_11001() {
    ap_block_pp2_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp2_stage1_subdone() {
    ap_block_pp2_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp3_stage0() {
    ap_block_pp3_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp3_stage0_11001() {
    ap_block_pp3_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp3_stage0_subdone() {
    ap_block_pp3_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp3_stage1() {
    ap_block_pp3_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp3_stage1_11001() {
    ap_block_pp3_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp3_stage1_subdone() {
    ap_block_pp3_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp4_stage0() {
    ap_block_pp4_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp4_stage0_11001() {
    ap_block_pp4_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_pp4_stage0_subdone() {
    ap_block_pp4_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state10_pp1_stage0_iter3() {
    ap_block_state10_pp1_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state11_pp1_stage0_iter4() {
    ap_block_state11_pp1_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state14_pp2_stage0_iter0() {
    ap_block_state14_pp2_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state15_pp2_stage1_iter0() {
    ap_block_state15_pp2_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state16_pp2_stage0_iter1() {
    ap_block_state16_pp2_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state17_pp2_stage1_iter1() {
    ap_block_state17_pp2_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state19_pp3_stage0_iter0() {
    ap_block_state19_pp3_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state20_pp3_stage1_iter0() {
    ap_block_state20_pp3_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state21_pp3_stage0_iter1() {
    ap_block_state21_pp3_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state22_pp3_stage1_iter1() {
    ap_block_state22_pp3_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state29_pp4_stage0_iter0() {
    ap_block_state29_pp4_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state30_pp4_stage0_iter1() {
    ap_block_state30_pp4_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state31_pp4_stage0_iter2() {
    ap_block_state31_pp4_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state3_pp0_stage1_iter0() {
    ap_block_state3_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state4_pp0_stage0_iter1() {
    ap_block_state4_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state5_pp0_stage1_iter1() {
    ap_block_state5_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state7_pp1_stage0_iter0() {
    ap_block_state7_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state8_pp1_stage0_iter1() {
    ap_block_state8_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_block_state9_pp1_stage0_iter2() {
    ap_block_state9_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln54_fu_444_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_ap_condition_pp1_exit_iter0_state7() {
    if (esl_seteq<1,1,1>(exitcond_i_fu_525_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state7 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state7 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_ap_condition_pp2_exit_iter0_state14() {
    if (esl_seteq<1,1,1>(icmp_ln338_fu_617_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp2_exit_iter0_state14 = ap_const_logic_1;
    } else {
        ap_condition_pp2_exit_iter0_state14 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_ap_condition_pp3_exit_iter0_state19() {
    if (esl_seteq<1,1,1>(icmp_ln352_fu_705_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp3_exit_iter0_state19 = ap_const_logic_1;
    } else {
        ap_condition_pp3_exit_iter0_state19 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_ap_condition_pp4_exit_iter0_state29() {
    if (esl_seteq<1,1,1>(icmp_ln364_fu_806_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp4_exit_iter0_state29 = ap_const_logic_1;
    } else {
        ap_condition_pp4_exit_iter0_state29 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state32.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void karastuba_mul_ADD_SU_1::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_enable_pp2() {
    ap_enable_pp2 = (ap_idle_pp2.read() ^ ap_const_logic_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_enable_pp3() {
    ap_enable_pp3 = (ap_idle_pp3.read() ^ ap_const_logic_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_enable_pp4() {
    ap_enable_pp4 = (ap_idle_pp4.read() ^ ap_const_logic_1);
}

void karastuba_mul_ADD_SU_1::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter4.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_ap_idle_pp2() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter1.read()))) {
        ap_idle_pp2 = ap_const_logic_1;
    } else {
        ap_idle_pp2 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_ap_idle_pp3() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter1.read()))) {
        ap_idle_pp3 = ap_const_logic_1;
    } else {
        ap_idle_pp3 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_ap_idle_pp4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp4_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp4_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp4_iter2.read()))) {
        ap_idle_pp4 = ap_const_logic_1;
    } else {
        ap_idle_pp4 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_ap_phi_mux_i3_0_phi_fu_389_p4() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln352_reg_1020.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp3_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i3_0_phi_fu_389_p4 = i_29_reg_1024.read();
    } else {
        ap_phi_mux_i3_0_phi_fu_389_p4 = i3_0_reg_385.read();
    }
}

void karastuba_mul_ADD_SU_1::thread_ap_phi_mux_i_0_i_phi_fu_296_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln54_reg_850.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i_0_i_phi_fu_296_p4 = i_27_reg_854.read();
    } else {
        ap_phi_mux_i_0_i_phi_fu_296_p4 = i_0_i_reg_292.read();
    }
}

void karastuba_mul_ADD_SU_1::thread_ap_phi_mux_i_0_phi_fu_342_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln338_reg_965.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i_0_phi_fu_342_p4 = i_reg_969.read();
    } else {
        ap_phi_mux_i_0_phi_fu_342_p4 = i_0_reg_338.read();
    }
}

void karastuba_mul_ADD_SU_1::thread_ap_phi_mux_j4_0_phi_fu_400_p4() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln352_reg_1020.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp3_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_j4_0_phi_fu_400_p4 = j_5_reg_1045.read();
    } else {
        ap_phi_mux_j4_0_phi_fu_400_p4 = j4_0_reg_396.read();
    }
}

void karastuba_mul_ADD_SU_1::thread_ap_phi_mux_j_0_phi_fu_353_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln338_reg_965.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_j_0_phi_fu_353_p4 = j_reg_990.read();
    } else {
        ap_phi_mux_j_0_phi_fu_353_p4 = j_0_reg_349.read();
    }
}

void karastuba_mul_ADD_SU_1::thread_ap_phi_mux_op2_assign_phi_fu_307_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_906_pp1_iter3_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_op2_assign_phi_fu_307_p4 = tmp_3_reg_946.read();
    } else {
        ap_phi_mux_op2_assign_phi_fu_307_p4 = op2_assign_reg_303.read();
    }
}

void karastuba_mul_ADD_SU_1::thread_ap_phi_mux_p_res_tmp_bits_0_phi_fu_365_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_961.read()))) {
        ap_phi_mux_p_res_tmp_bits_0_phi_fu_365_p4 = p_0106_0_reg_326.read();
    } else {
        ap_phi_mux_p_res_tmp_bits_0_phi_fu_365_p4 = p_res_tmp_bits_0_reg_361.read();
    }
}

void karastuba_mul_ADD_SU_1::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state32.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_cross_mul_digits_data_V_address0() {
    cross_mul_digits_data_V_address0 =  (sc_lv<5>) (zext_ln81_fu_537_p1.read());
}

void karastuba_mul_ADD_SU_1::thread_cross_mul_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()))) {
        cross_mul_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        cross_mul_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_exitcond_i_fu_525_p2() {
    exitcond_i_fu_525_p2 = (!i_0_i11_reg_315.read().is_01() || !ap_const_lv6_20.is_01())? sc_lv<1>(): sc_lv<1>(i_0_i11_reg_315.read() == ap_const_lv6_20);
}

void karastuba_mul_ADD_SU_1::thread_grp_CAT_I_I_I_O_1_fu_428_ap_start() {
    grp_CAT_I_I_I_O_1_fu_428_ap_start = grp_CAT_I_I_I_O_1_fu_428_ap_start_reg.read();
}

void karastuba_mul_ADD_SU_1::thread_i_27_fu_450_p2() {
    i_27_fu_450_p2 = (!ap_phi_mux_i_0_i_phi_fu_296_p4.read().is_01() || !ap_const_lv6_1.is_01())? sc_lv<6>(): (sc_biguint<6>(ap_phi_mux_i_0_i_phi_fu_296_p4.read()) + sc_biguint<6>(ap_const_lv6_1));
}

void karastuba_mul_ADD_SU_1::thread_i_28_fu_531_p2() {
    i_28_fu_531_p2 = (!i_0_i11_reg_315.read().is_01() || !ap_const_lv6_1.is_01())? sc_lv<6>(): (sc_biguint<6>(i_0_i11_reg_315.read()) + sc_biguint<6>(ap_const_lv6_1));
}

void karastuba_mul_ADD_SU_1::thread_i_29_fu_711_p2() {
    i_29_fu_711_p2 = (!ap_phi_mux_i3_0_phi_fu_389_p4.read().is_01() || !ap_const_lv6_1.is_01())? sc_lv<6>(): (sc_biguint<6>(ap_phi_mux_i3_0_phi_fu_389_p4.read()) + sc_biguint<6>(ap_const_lv6_1));
}

void karastuba_mul_ADD_SU_1::thread_i_30_fu_812_p2() {
    i_30_fu_812_p2 = (!i5_0_reg_417.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(i5_0_reg_417.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void karastuba_mul_ADD_SU_1::thread_i_fu_623_p2() {
    i_fu_623_p2 = (!ap_phi_mux_i_0_phi_fu_342_p4.read().is_01() || !ap_const_lv6_1.is_01())? sc_lv<6>(): (sc_biguint<6>(ap_phi_mux_i_0_phi_fu_342_p4.read()) + sc_biguint<6>(ap_const_lv6_1));
}

void karastuba_mul_ADD_SU_1::thread_icmp_ln334_fu_612_p0() {
    icmp_ln334_fu_612_p0 = rhs_tmp_bits_read.read();
}

void karastuba_mul_ADD_SU_1::thread_icmp_ln334_fu_612_p2() {
    icmp_ln334_fu_612_p2 = (!icmp_ln334_fu_612_p0.read().is_01() || !ap_const_lv32_0.is_01())? sc_lv<1>(): sc_lv<1>(icmp_ln334_fu_612_p0.read() == ap_const_lv32_0);
}

void karastuba_mul_ADD_SU_1::thread_icmp_ln338_fu_617_p2() {
    icmp_ln338_fu_617_p2 = (!ap_phi_mux_i_0_phi_fu_342_p4.read().is_01() || !ap_const_lv6_20.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i_0_phi_fu_342_p4.read() == ap_const_lv6_20);
}

void karastuba_mul_ADD_SU_1::thread_icmp_ln348_fu_700_p0() {
    icmp_ln348_fu_700_p0 = lhs_tmp_bits_read.read();
}

void karastuba_mul_ADD_SU_1::thread_icmp_ln348_fu_700_p2() {
    icmp_ln348_fu_700_p2 = (!icmp_ln348_fu_700_p0.read().is_01() || !ap_const_lv32_0.is_01())? sc_lv<1>(): sc_lv<1>(icmp_ln348_fu_700_p0.read() == ap_const_lv32_0);
}

void karastuba_mul_ADD_SU_1::thread_icmp_ln352_fu_705_p2() {
    icmp_ln352_fu_705_p2 = (!ap_phi_mux_i3_0_phi_fu_389_p4.read().is_01() || !ap_const_lv6_20.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i3_0_phi_fu_389_p4.read() == ap_const_lv6_20);
}

void karastuba_mul_ADD_SU_1::thread_icmp_ln364_fu_806_p2() {
    icmp_ln364_fu_806_p2 = (!i5_0_reg_417.read().is_01() || !ap_const_lv7_40.is_01())? sc_lv<1>(): sc_lv<1>(i5_0_reg_417.read() == ap_const_lv7_40);
}

void karastuba_mul_ADD_SU_1::thread_icmp_ln54_fu_444_p2() {
    icmp_ln54_fu_444_p2 = (!ap_phi_mux_i_0_i_phi_fu_296_p4.read().is_01() || !ap_const_lv6_20.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i_0_i_phi_fu_296_p4.read() == ap_const_lv6_20);
}

void karastuba_mul_ADD_SU_1::thread_j_5_fu_727_p2() {
    j_5_fu_727_p2 = (!j4_0_reg_396.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(j4_0_reg_396.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void karastuba_mul_ADD_SU_1::thread_j_fu_639_p2() {
    j_fu_639_p2 = (!j_0_reg_349.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(j_0_reg_349.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void karastuba_mul_ADD_SU_1::thread_lhs_digits_data_V_address0() {
    lhs_digits_data_V_address0 =  (sc_lv<5>) (zext_ln341_fu_629_p1.read());
}

void karastuba_mul_ADD_SU_1::thread_lhs_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        lhs_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        lhs_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_p_neg207_i_fu_593_p3() {
    p_neg207_i_fu_593_p3 = (!op2_assign_reg_303.read()[0].is_01())? sc_lv<32>(): ((op2_assign_reg_303.read()[0].to_bool())? ap_const_lv32_FFFFFFFF: ap_const_lv32_0);
}

void karastuba_mul_ADD_SU_1::thread_p_res_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp4_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp4_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp4_stage0.read(), ap_const_boolean_0))) {
        p_res_digits_data_V_address0 =  (sc_lv<6>) (zext_ln367_fu_818_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp3_stage1.read(), ap_const_boolean_0))) {
        p_res_digits_data_V_address0 = p_res_digits_data_V_a_3_reg_1034_pp3_iter1_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp3_stage0.read(), ap_const_boolean_0))) {
        p_res_digits_data_V_address0 =  (sc_lv<6>) (zext_ln356_fu_722_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        p_res_digits_data_V_address0 = p_res_digits_data_V_a_reg_979_pp2_iter1_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        p_res_digits_data_V_address0 =  (sc_lv<6>) (zext_ln342_fu_634_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        p_res_digits_data_V_address0 = grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_address0.read();
    } else {
        p_res_digits_data_V_address0 =  (sc_lv<6>) ("XXXXXX");
    }
}

void karastuba_mul_ADD_SU_1::thread_p_res_digits_data_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp3_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp4_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp4_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp4_iter0.read())))) {
        p_res_digits_data_V_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        p_res_digits_data_V_ce0 = grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_ce0.read();
    } else {
        p_res_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_p_res_digits_data_V_d0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp3_stage1.read(), ap_const_boolean_0))) {
        p_res_digits_data_V_d0 = add_ln209_5_reg_1055.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        p_res_digits_data_V_d0 = add_ln209_reg_1000.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        p_res_digits_data_V_d0 = grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_d0.read();
    } else {
        p_res_digits_data_V_d0 =  (sc_lv<64>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void karastuba_mul_ADD_SU_1::thread_p_res_digits_data_V_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln338_reg_965_pp2_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp3_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln352_reg_1020_pp3_iter1_reg.read())))) {
        p_res_digits_data_V_we0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        p_res_digits_data_V_we0 = grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_we0.read();
    } else {
        p_res_digits_data_V_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_p_res_tmp_bits_3_fu_801_p2() {
    p_res_tmp_bits_3_fu_801_p2 = (!mul_ln362_reg_1070.read().is_01() || !zext_ln362_fu_797_p1.read().is_01())? sc_lv<32>(): (sc_biguint<32>(mul_ln362_reg_1070.read()) + sc_biguint<32>(zext_ln362_fu_797_p1.read()));
}

void karastuba_mul_ADD_SU_1::thread_p_res_tmp_bits_fu_788_p2() {
    p_res_tmp_bits_fu_788_p2 = (!zext_ln348_reg_1010.read().is_01() || !zext_ln360_fu_784_p1.read().is_01())? sc_lv<3>(): (sc_biguint<3>(zext_ln348_reg_1010.read()) + sc_biguint<3>(zext_ln360_fu_784_p1.read()));
}

void karastuba_mul_ADD_SU_1::thread_res_digits_data_V_address0() {
    res_digits_data_V_address0 =  (sc_lv<6>) (zext_ln367_reg_1089_pp4_iter1_reg.read());
}

void karastuba_mul_ADD_SU_1::thread_res_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp4_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp4_iter2.read()))) {
        res_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        res_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_res_digits_data_V_d0() {
    res_digits_data_V_d0 = reg_439.read();
}

void karastuba_mul_ADD_SU_1::thread_res_digits_data_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp4_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp4_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln364_reg_1080_pp4_iter1_reg.read()))) {
        res_digits_data_V_we0 = ap_const_logic_1;
    } else {
        res_digits_data_V_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_res_tmp_bits() {
    res_tmp_bits = p_res_tmp_bits_3_reg_1075.read();
}

void karastuba_mul_ADD_SU_1::thread_res_tmp_bits_ap_vld() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state32.read())) {
        res_tmp_bits_ap_vld = ap_const_logic_1;
    } else {
        res_tmp_bits_ap_vld = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_rhs_digits_data_V_address0() {
    rhs_digits_data_V_address0 =  (sc_lv<5>) (zext_ln355_fu_717_p1.read());
}

void karastuba_mul_ADD_SU_1::thread_rhs_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0))) {
        rhs_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        rhs_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_select_ln701_2_fu_563_p3() {
    select_ln701_2_fu_563_p3 = (!ap_phi_mux_op2_assign_phi_fu_307_p4.read()[0].is_01())? sc_lv<64>(): ((ap_phi_mux_op2_assign_phi_fu_307_p4.read()[0].to_bool())? ap_const_lv64_FFFFFFFFFFFFFFFF: ap_const_lv64_0);
}

void karastuba_mul_ADD_SU_1::thread_select_ln701_fu_555_p3() {
    select_ln701_fu_555_p3 = (!ap_phi_mux_op2_assign_phi_fu_307_p4.read()[0].is_01())? sc_lv<65>(): ((ap_phi_mux_op2_assign_phi_fu_307_p4.read()[0].to_bool())? ap_const_lv65_1FFFFFFFFFFFFFFFF: ap_const_lv65_0);
}

void karastuba_mul_ADD_SU_1::thread_tmp_V_17_fu_495_p2() {
    tmp_V_17_fu_495_p2 = (!zext_ln700_27_fu_492_p1.read().is_01() || !zext_ln700_fu_489_p1.read().is_01())? sc_lv<66>(): (sc_biguint<66>(zext_ln700_27_fu_492_p1.read()) + sc_biguint<66>(zext_ln700_fu_489_p1.read()));
}

void karastuba_mul_ADD_SU_1::thread_tmp_V_18_fu_549_p2() {
    tmp_V_18_fu_549_p2 = (!zext_ln180_fu_543_p1.read().is_01() || !zext_ln701_fu_546_p1.read().is_01())? sc_lv<65>(): (sc_biguint<65>(zext_ln180_fu_543_p1.read()) - sc_biguint<65>(zext_ln701_fu_546_p1.read()));
}

void karastuba_mul_ADD_SU_1::thread_tmp_V_19_fu_574_p2() {
    tmp_V_19_fu_574_p2 = (!select_ln701_fu_555_p3.read().is_01() || !tmp_V_18_reg_940.read().is_01())? sc_lv<65>(): (sc_biguint<65>(select_ln701_fu_555_p3.read()) + sc_biguint<65>(tmp_V_18_reg_940.read()));
}

void karastuba_mul_ADD_SU_1::thread_tmp_V_22_fu_768_p2() {
    tmp_V_22_fu_768_p2 = (!zext_ln700_35_fu_765_p1.read().is_01() || !zext_ln700_33_fu_761_p1.read().is_01())? sc_lv<66>(): (sc_biguint<66>(zext_ln700_35_fu_765_p1.read()) + sc_biguint<66>(zext_ln700_33_fu_761_p1.read()));
}

void karastuba_mul_ADD_SU_1::thread_tmp_V_23_fu_656_p2() {
    tmp_V_23_fu_656_p2 = (!zext_ln700_28_fu_649_p1.read().is_01() || !zext_ln338_fu_645_p1.read().is_01())? sc_lv<65>(): (sc_biguint<65>(zext_ln700_28_fu_649_p1.read()) + sc_biguint<65>(zext_ln338_fu_645_p1.read()));
}

void karastuba_mul_ADD_SU_1::thread_tmp_V_24_fu_744_p2() {
    tmp_V_24_fu_744_p2 = (!zext_ln700_32_fu_737_p1.read().is_01() || !zext_ln352_fu_733_p1.read().is_01())? sc_lv<65>(): (sc_biguint<65>(zext_ln700_32_fu_737_p1.read()) + sc_biguint<65>(zext_ln352_fu_733_p1.read()));
}

void karastuba_mul_ADD_SU_1::thread_tmp_V_fu_680_p2() {
    tmp_V_fu_680_p2 = (!zext_ln700_31_fu_677_p1.read().is_01() || !zext_ln700_29_fu_673_p1.read().is_01())? sc_lv<66>(): (sc_biguint<66>(zext_ln700_31_fu_677_p1.read()) + sc_biguint<66>(zext_ln700_29_fu_673_p1.read()));
}

void karastuba_mul_ADD_SU_1::thread_trunc_ln701_fu_571_p1() {
    trunc_ln701_fu_571_p1 = tmp_V_18_reg_940.read().range(64-1, 0);
}

void karastuba_mul_ADD_SU_1::thread_z0_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        z0_digits_data_V_address0 =  (sc_lv<5>) (zext_ln59_fu_456_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        z0_digits_data_V_address0 = grp_CAT_I_I_I_O_1_fu_428_x0_digits_data_V_address0.read();
    } else {
        z0_digits_data_V_address0 = "XXXXX";
    }
}

void karastuba_mul_ADD_SU_1::thread_z0_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        z0_digits_data_V_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        z0_digits_data_V_ce0 = grp_CAT_I_I_I_O_1_fu_428_x0_digits_data_V_ce0.read();
    } else {
        z0_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_z1_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        z1_digits_data_V_address0 =  (sc_lv<5>) (zext_ln81_reg_915_pp1_iter3_reg.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        z1_digits_data_V_address0 = grp_CAT_I_I_I_O_1_fu_428_x1_digits_data_V_address0.read();
    } else {
        z1_digits_data_V_address0 = "XXXXX";
    }
}

void karastuba_mul_ADD_SU_1::thread_z1_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()))) {
        z1_digits_data_V_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        z1_digits_data_V_ce0 = grp_CAT_I_I_I_O_1_fu_428_x1_digits_data_V_ce0.read();
    } else {
        z1_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_z1_digits_data_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_906_pp1_iter3_reg.read()))) {
        z1_digits_data_V_we0 = ap_const_logic_1;
    } else {
        z1_digits_data_V_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_z1_tmp_bits_fu_606_p2() {
    z1_tmp_bits_fu_606_p2 = (!add_ln96_fu_601_p2.read().is_01() || !add2_tmp_bits_reg_901.read().is_01())? sc_lv<32>(): (sc_biguint<32>(add_ln96_fu_601_p2.read()) - sc_biguint<32>(add2_tmp_bits_reg_901.read()));
}

void karastuba_mul_ADD_SU_1::thread_z2_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        z2_digits_data_V_address0 =  (sc_lv<5>) (zext_ln59_fu_456_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        z2_digits_data_V_address0 = grp_CAT_I_I_I_O_1_fu_428_x2_digits_data_V_address0.read();
    } else {
        z2_digits_data_V_address0 = "XXXXX";
    }
}

void karastuba_mul_ADD_SU_1::thread_z2_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        z2_digits_data_V_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        z2_digits_data_V_ce0 = grp_CAT_I_I_I_O_1_fu_428_x2_digits_data_V_ce0.read();
    } else {
        z2_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU_1::thread_zext_ln180_fu_543_p1() {
    zext_ln180_fu_543_p1 = esl_zext<65,64>(cross_mul_digits_dat_4_reg_930.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln209_fu_466_p1() {
    zext_ln209_fu_466_p1 = esl_zext<65,64>(z0_digits_data_V_loa_reg_874.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln338_fu_645_p1() {
    zext_ln338_fu_645_p1 = esl_zext<65,2>(p_0106_0_reg_326.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln341_fu_629_p1() {
    zext_ln341_fu_629_p1 = esl_zext<64,6>(ap_phi_mux_i_0_phi_fu_342_p4.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln342_fu_634_p1() {
    zext_ln342_fu_634_p1 = esl_zext<64,7>(ap_phi_mux_j_0_phi_fu_353_p4.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln348_fu_696_p1() {
    zext_ln348_fu_696_p1 = esl_zext<3,2>(ap_phi_mux_p_res_tmp_bits_0_phi_fu_365_p4.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln352_fu_733_p1() {
    zext_ln352_fu_733_p1 = esl_zext<65,2>(p_0103_0_reg_373.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln355_fu_717_p1() {
    zext_ln355_fu_717_p1 = esl_zext<64,6>(ap_phi_mux_i3_0_phi_fu_389_p4.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln356_fu_722_p1() {
    zext_ln356_fu_722_p1 = esl_zext<64,7>(ap_phi_mux_j4_0_phi_fu_400_p4.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln360_fu_784_p1() {
    zext_ln360_fu_784_p1 = esl_zext<3,2>(p_0103_0_reg_373.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln362_fu_797_p1() {
    zext_ln362_fu_797_p1 = esl_zext<32,3>(p_res_tmp_bits_1_reg_408.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln367_fu_818_p1() {
    zext_ln367_fu_818_p1 = esl_zext<64,7>(i5_0_reg_417.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln54_fu_462_p1() {
    zext_ln54_fu_462_p1 = esl_zext<65,2>(p_088_0_i_reg_280.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln59_fu_456_p1() {
    zext_ln59_fu_456_p1 = esl_zext<64,6>(ap_phi_mux_i_0_i_phi_fu_296_p4.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln64_fu_511_p1() {
    zext_ln64_fu_511_p1 = esl_zext<32,2>(p_088_0_i_reg_280.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln700_26_fu_469_p1() {
    zext_ln700_26_fu_469_p1 = esl_zext<64,2>(p_088_0_i_reg_280.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln700_27_fu_492_p1() {
    zext_ln700_27_fu_492_p1 = esl_zext<66,65>(add_ln700_reg_886.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln700_28_fu_649_p1() {
    zext_ln700_28_fu_649_p1 = esl_zext<65,64>(lhs_digits_data_V_lo_reg_984.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln700_29_fu_673_p1() {
    zext_ln700_29_fu_673_p1 = esl_zext<66,64>(reg_439.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln700_30_fu_652_p1() {
    zext_ln700_30_fu_652_p1 = esl_zext<64,2>(p_0106_0_reg_326.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln700_31_fu_677_p1() {
    zext_ln700_31_fu_677_p1 = esl_zext<66,65>(tmp_V_23_reg_995.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln700_32_fu_737_p1() {
    zext_ln700_32_fu_737_p1 = esl_zext<65,64>(rhs_digits_data_V_lo_reg_1039.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln700_33_fu_761_p1() {
    zext_ln700_33_fu_761_p1 = esl_zext<66,64>(reg_439.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln700_34_fu_740_p1() {
    zext_ln700_34_fu_740_p1 = esl_zext<64,2>(p_0103_0_reg_373.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln700_35_fu_765_p1() {
    zext_ln700_35_fu_765_p1 = esl_zext<66,65>(tmp_V_24_reg_1050.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln700_fu_489_p1() {
    zext_ln700_fu_489_p1 = esl_zext<66,64>(z2_digits_data_V_loa_reg_880.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln701_fu_546_p1() {
    zext_ln701_fu_546_p1 = esl_zext<65,64>(add2_digits_data_V_l_reg_935.read());
}

void karastuba_mul_ADD_SU_1::thread_zext_ln81_fu_537_p1() {
    zext_ln81_fu_537_p1 = esl_zext<64,6>(i_0_i11_reg_315.read());
}

void karastuba_mul_ADD_SU_1::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln54_fu_444_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln54_fu_444_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 16 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter3.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(exitcond_i_fu_525_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter3.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(exitcond_i_fu_525_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state12;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_state13;
            break;
        case 64 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && esl_seteq<1,1,1>(grp_CAT_I_I_I_O_1_fu_428_ap_done.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_fu_612_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && esl_seteq<1,1,1>(grp_CAT_I_I_I_O_1_fu_428_ap_done.read(), ap_const_logic_1) && esl_seteq<1,1,1>(icmp_ln334_fu_612_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state18;
            } else {
                ap_NS_fsm = ap_ST_fsm_state13;
            }
            break;
        case 128 : 
            if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln338_fu_617_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln338_fu_617_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state18;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            }
            break;
        case 256 : 
            if ((esl_seteq<1,1,1>(ap_block_pp2_stage1_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter0.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state18;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            }
            break;
        case 512 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln348_fu_700_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state23;
            }
            break;
        case 1024 : 
            if ((esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln352_fu_705_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp3_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln352_fu_705_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp3_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state23;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            }
            break;
        case 2048 : 
            if ((esl_seteq<1,1,1>(ap_block_pp3_stage1_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp3_iter0.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp3_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state23;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            }
            break;
        case 4096 : 
            ap_NS_fsm = ap_ST_fsm_state24;
            break;
        case 8192 : 
            ap_NS_fsm = ap_ST_fsm_state25;
            break;
        case 16384 : 
            ap_NS_fsm = ap_ST_fsm_state26;
            break;
        case 32768 : 
            ap_NS_fsm = ap_ST_fsm_state27;
            break;
        case 65536 : 
            ap_NS_fsm = ap_ST_fsm_state28;
            break;
        case 131072 : 
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            break;
        case 262144 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp4_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp4_iter2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp4_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp4_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp4_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln364_fu_806_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp4_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp4_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp4_iter2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp4_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp4_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp4_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln364_fu_806_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp4_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state32;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            }
            break;
        case 524288 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<20>) ("XXXXXXXXXXXXXXXXXXXX");
            break;
    }
}

}

