{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 17:28:36 2020 " "Info: Processing started: Mon Nov 23 17:28:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Verilog_Final -c Verilog_Final " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Verilog_Final -c Verilog_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_Final.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file Verilog_Final.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verilog_Final " "Info: Found entity 1: Verilog_Final" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 screen_map " "Info: Found entity 2: screen_map" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Verilog_Final " "Info: Elaborating entity \"Verilog_Final\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Verilog_Final.v(22) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(22): truncated value with size 32 to match size of target (4)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog_Final.v(25) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(25): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog_Final.v(28) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(28): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog_Final.v(32) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(32): truncated value with size 32 to match size of target (10)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen_map screen_map:M0 " "Info: Elaborating entity \"screen_map\" for hierarchy \"screen_map:M0\"" {  } { { "Verilog_Final.v" "M0" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "screen_state Verilog_Final.v(51) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(51): variable \"screen_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Verilog_Final.v(53) " "Warning (10270): Verilog HDL Case Statement warning at Verilog_Final.v(53): incomplete case statement has no default case item" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 53 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog_Final.v(53) " "Info (10264): Verilog HDL Case Statement information at Verilog_Final.v(53): all case item expressions in this case statement are onehot" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 53 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(104) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(104): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(105) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(105): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(106) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(106): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(107) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(107): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(108) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(108): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(114) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(114): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(115) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(115): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(116) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(116): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(117) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(117): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(118) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(118): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(124) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(124): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(125) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(125): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(126) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(126): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(127) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(127): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(128) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(128): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(134) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(134): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(135) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(135): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(136) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(136): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(137) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(137): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(138) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(138): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(144) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(144): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(145) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(145): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(146) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(146): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(147) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(147): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(148) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(148): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(154) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(154): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(155) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(155): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(156) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(156): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(157) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(157): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(158) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(158): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Verilog_Final.v(73) " "Warning (10270): Verilog HDL Case Statement warning at Verilog_Final.v(73): incomplete case statement has no default case item" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog_Final.v(73) " "Info (10264): Verilog HDL Case Statement information at Verilog_Final.v(73): all case item expressions in this case statement are onehot" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "screen_col Verilog_Final.v(48) " "Warning (10240): Verilog HDL Always Construct warning at Verilog_Final.v(48): inferring latch(es) for variable \"screen_col\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[0\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[0\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[1\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[1\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[2\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[2\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[3\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[3\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[4\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[4\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[5\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[5\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[6\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[6\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[7\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[7\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[8\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[8\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[9\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[9\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[10\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[10\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[11\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[11\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[12\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[12\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[13\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[13\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[14\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[14\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[15\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[15\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[16\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[16\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[17\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[17\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[18\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[18\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[19\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[19\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[20\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[20\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[21\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[21\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[22\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[22\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[23\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[23\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[24\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[24\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[25\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[25\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[26\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[26\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[27\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[27\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[28\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[28\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[29\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[29\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[30\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[30\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[31\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[31\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[0\] " "Warning: Latch screen_map:M0\|screen_col\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[1\] " "Warning: Latch screen_map:M0\|screen_col\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[2\] " "Warning: Latch screen_map:M0\|screen_col\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[3\] " "Warning: Latch screen_map:M0\|screen_col\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[4\] " "Warning: Latch screen_map:M0\|screen_col\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[5\] " "Warning: Latch screen_map:M0\|screen_col\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[6\] " "Warning: Latch screen_map:M0\|screen_col\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[7\] " "Warning: Latch screen_map:M0\|screen_col\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[8\] " "Warning: Latch screen_map:M0\|screen_col\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[9\] " "Warning: Latch screen_map:M0\|screen_col\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[10\] " "Warning: Latch screen_map:M0\|screen_col\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[11\] " "Warning: Latch screen_map:M0\|screen_col\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[12\] " "Warning: Latch screen_map:M0\|screen_col\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[13\] " "Warning: Latch screen_map:M0\|screen_col\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[14\] " "Warning: Latch screen_map:M0\|screen_col\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[15\] " "Warning: Latch screen_map:M0\|screen_col\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[16\] " "Warning: Latch screen_map:M0\|screen_col\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[17\] " "Warning: Latch screen_map:M0\|screen_col\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[18\] " "Warning: Latch screen_map:M0\|screen_col\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[19\] " "Warning: Latch screen_map:M0\|screen_col\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[20\] " "Warning: Latch screen_map:M0\|screen_col\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[21\] " "Warning: Latch screen_map:M0\|screen_col\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[22\] " "Warning: Latch screen_map:M0\|screen_col\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[23\] " "Warning: Latch screen_map:M0\|screen_col\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[24\] " "Warning: Latch screen_map:M0\|screen_col\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[25\] " "Warning: Latch screen_map:M0\|screen_col\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[26\] " "Warning: Latch screen_map:M0\|screen_col\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[27\] " "Warning: Latch screen_map:M0\|screen_col\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[28\] " "Warning: Latch screen_map:M0\|screen_col\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[29\] " "Warning: Latch screen_map:M0\|screen_col\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[30\] " "Warning: Latch screen_map:M0\|screen_col\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[31\] " "Warning: Latch screen_map:M0\|screen_col\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "screen_state\[1\] " "Info: Register \"screen_state\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "screen_state\[2\] " "Info: Register \"screen_state\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "screen_state\[3\] " "Info: Register \"screen_state\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "function_btn " "Warning (15610): No output dependent on input pin \"function_btn\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "417 " "Info: Implemented 417 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Info: Implemented 48 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "365 " "Info: Implemented 365 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 17:28:38 2020 " "Info: Processing ended: Mon Nov 23 17:28:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
