 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : top
Version: 2003.03
Date   : Fri Apr 15 09:47:09 2005
****************************************

Operating Conditions: 
Wire Load Model Mode: top

  Startpoint: u2/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_SYS)
  Endpoint: u2/cnt_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_SYS)
  Path Group: CLK_SYS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                05x05                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_SYS (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u2/cnt_reg[0]/CP (FD2S)                  0.00       0.00 r
  u2/cnt_reg[0]/Q (FD2S)                   1.56       1.56 f
  u2/U10/Z (ENI)                           0.40       1.96 r
  u2/cnt_reg[0]/TE (FD2S)                  0.00       1.96 r
  data arrival time                                   1.96

  clock CLK_SYS (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u2/cnt_reg[0]/CP (FD2S)                  0.00       0.10 r
  library hold time                        0.30       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         1.56


1
