Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:67 - XILINXD_LICENSE_FILE is set to
   '27000@license3.uni-paderborn.de' in /home/thombang/.flexlmrc.
   INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '27000@license3.uni-paderborn.de'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hwt - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_mem - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x64a00000-0x64a0ffff) timer_0	axi_hwt
  (0x69e00000-0x69e0ffff) reconos_clock_0	axi_hwt
  (0x6fe00000-0x6fe0ffff) reconos_proc_control_0	axi_hwt
  (0x75a00000-0x75a0ffff) reconos_osif_0	axi_hwt
  (0x7b400000-0x7b40ffff) reconos_osif_intc_0	axi_hwt

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_hwt - 1 master(s) : 5 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_mem - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: FIFO_S_Fill, CONNECTOR:
   reconos_osif_hw2sw_0_s_FIFO_S_Fill - floating connection -
   /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/reconos_fifo_sync_v
   1_00_a/data/reconos_fifo_sync_v2_1_0.mpd line 26 
WARNING:EDK:4181 - PORT: FIFO_S_AEmpty, CONNECTOR:
   reconos_osif_hw2sw_0_s_FIFO_S_AEmpty - floating connection -
   /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/reconos_fifo_sync_v
   1_00_a/data/reconos_fifo_sync_v2_1_0.mpd line 28 
WARNING:EDK:4181 - PORT: FIFO_M_Remm, CONNECTOR:
   reconos_osif_hw2sw_0_m_FIFO_M_Remm - floating connection -
   /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/reconos_fifo_sync_v
   1_00_a/data/reconos_fifo_sync_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: FIFO_M_AFull, CONNECTOR:
   reconos_osif_hw2sw_0_m_FIFO_M_AFull - floating connection -
   /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/reconos_fifo_sync_v
   1_00_a/data/reconos_fifo_sync_v2_1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FIFO_S_Fill, CONNECTOR:
   reconos_osif_sw2hw_0_s_FIFO_S_Fill - floating connection -
   /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/reconos_fifo_sync_v
   1_00_a/data/reconos_fifo_sync_v2_1_0.mpd line 26 
WARNING:EDK:4181 - PORT: FIFO_S_AEmpty, CONNECTOR:
   reconos_osif_sw2hw_0_s_FIFO_S_AEmpty - floating connection -
   /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/reconos_fifo_sync_v
   1_00_a/data/reconos_fifo_sync_v2_1_0.mpd line 28 
WARNING:EDK:4181 - PORT: FIFO_M_Remm, CONNECTOR:
   reconos_osif_sw2hw_0_m_FIFO_M_Remm - floating connection -
   /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/reconos_fifo_sync_v
   1_00_a/data/reconos_fifo_sync_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: FIFO_M_AFull, CONNECTOR:
   reconos_osif_sw2hw_0_m_FIFO_M_AFull - floating connection -
   /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/reconos_fifo_sync_v
   1_00_a/data/reconos_fifo_sync_v2_1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FIFO_S_Fill, CONNECTOR:
   reconos_memif_hwt2mem_0_s_FIFO_S_Fill - floating connection -
   /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/reconos_fifo_sync_v
   1_00_a/data/reconos_fifo_sync_v2_1_0.mpd line 26 
WARNING:EDK:4181 - PORT: FIFO_S_AEmpty, CONNECTOR:
   reconos_memif_hwt2mem_0_s_FIFO_S_AEmpty - floating connection -
   /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/reconos_fifo_sync_v
   1_00_a/data/reconos_fifo_sync_v2_1_0.mpd line 28 
WARNING:EDK:4181 - PORT: FIFO_M_Remm, CONNECTOR:
   reconos_memif_hwt2mem_0_m_FIFO_M_Remm - floating connection -
   /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/reconos_fifo_sync_v
   1_00_a/data/reconos_fifo_sync_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: FIFO_M_AFull, CONNECTOR:
   reconos_memif_hwt2mem_0_m_FIFO_M_AFull - floating connection -
   /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/reconos_fifo_sync_v
   1_00_a/data/reconos_fifo_sync_v2_1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FIFO_S_Fill, CONNECTOR:
   reconos_memif_mem2hwt_0_s_FIFO_S_Fill - floating connection -
   /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/reconos_fifo_sync_v
   1_00_a/data/reconos_fifo_sync_v2_1_0.mpd line 26 
WARNING:EDK:4181 - PORT: FIFO_S_AEmpty, CONNECTOR:
   reconos_memif_mem2hwt_0_s_FIFO_S_AEmpty - floating connection -
   /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/reconos_fifo_sync_v
   1_00_a/data/reconos_fifo_sync_v2_1_0.mpd line 28 
WARNING:EDK:4181 - PORT: FIFO_M_Remm, CONNECTOR:
   reconos_memif_mem2hwt_0_m_FIFO_M_Remm - floating connection -
   /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/reconos_fifo_sync_v
   1_00_a/data/reconos_fifo_sync_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: FIFO_M_AFull, CONNECTOR:
   reconos_memif_mem2hwt_0_m_FIFO_M_AFull - floating connection -
   /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/reconos_fifo_sync_v
   1_00_a/data/reconos_fifo_sync_v2_1_0.mpd line 34 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_hwt.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hwt - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_mem; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_mem - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi_hwt.
INFO: No asynchronous clock conversions in axi_interconnect axi_mem.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi_hwt - /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs
line 27 - Running XST synthesis
INSTANCE:axi_mem - /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs
line 35 - Running XST synthesis
INSTANCE:reset_0 - /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs
line 42 - Running XST synthesis
INSTANCE:processing_system7_0 -
/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs line 52 - Running
XST synthesis
INSTANCE:reconos_proc_control_0 -
/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs line 144 - Running
XST synthesis
INSTANCE:reconos_osif_0 -
/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs line 164 - Running
XST synthesis
INSTANCE:reconos_osif_intc_0 -
/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs line 178 - Running
XST synthesis
INSTANCE:slot_0 - /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs
line 191 - Running XST synthesis
INSTANCE:reconos_osif_hw2sw_0 -
/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs line 207 - Running
XST synthesis
INSTANCE:reconos_osif_sw2hw_0 -
/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs line 218 - Running
XST synthesis
INSTANCE:reconos_memif_hwt2mem_0 -
/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs line 228 - Running
XST synthesis
INSTANCE:reconos_memif_mem2hwt_0 -
/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs line 238 - Running
XST synthesis
INSTANCE:reconos_memif_arbiter_0 -
/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs line 250 - Running
XST synthesis
INSTANCE:reconos_memif_mmu_0 -
/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs line 264 - Running
XST synthesis
INSTANCE:reconos_memif_memory_controller_0 -
/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs line 280 - Running
XST synthesis
INSTANCE:reconos_clock_0 -
/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs line 289 - Running
XST synthesis
INSTANCE:timer_0 - /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs
line 310 - Running XST synthesis

Running NGCBUILD ...
IPNAME:system_axi_hwt_wrapper INSTANCE:axi_hwt -
/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs line 27 - Running
NGCBUILD
IPNAME:system_axi_mem_wrapper INSTANCE:axi_mem -
/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/system.mhs line 35 - Running
NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 283.00 seconds
