Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Nov 27 15:51:47 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               37          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7093)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9108)
5. checking no_input_delay (17)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7093)
---------------------------
 There are 748 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC/Q_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC/Q_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC/Q_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC/Q_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC/Q_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC/Q_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC/Q_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC/Q_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC/Q_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/DataPath_more_0/PC/Q_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/SCPU_ctrl_0/ALU_Control_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/SCPU_ctrl_0/ALU_Control_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/SCPU_ctrl_0/ALU_Control_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/SCPU_ctrl_0/ALU_Control_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9108)
---------------------------------------------------
 There are 9108 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 9154          inf        0.000                      0                 9154           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          9154 Endpoints
Min Delay          9154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.520ns  (logic 8.369ns (22.306%)  route 29.151ns (77.694%))
  Logic Levels:           22  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.889     1.345    U11/vga_controller/Q[0]
    SLICE_X29Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.497 f  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=7, routed)           1.325     2.822    U11/vga_controller/h_count_reg[0]_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I3_O)        0.326     3.148 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=15, routed)          0.745     3.893    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I1_O)        0.124     4.017 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.960     4.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.124     5.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           1.333     6.434    U11/vga_display/C__0[2]
    SLICE_X33Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.558 r  U11/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     6.558    U11/vga_controller/S[1]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.806 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.046    11.852    U11/vga_display/display_data_reg_4032_4095_0_2/ADDRA5
    SLICE_X38Y74         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.154 r  U11/vga_display/display_data_reg_4032_4095_0_2/RAMA/O
                         net (fo=1, routed)           1.149    13.302    U11/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.426 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.426    U11/vga_display/text_ascii_carry_i_119_n_1
    SLICE_X41Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.643 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.643    U11/vga_display/text_ascii_carry_i_59_n_1
    SLICE_X41Y70         MUXF8 (Prop_muxf8_I1_O)      0.094    13.737 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.184    14.921    U11/vga_display/text_ascii_carry_i_23_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    15.237 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.920    16.157    U11/vga_display/text_ascii0[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I0_O)        0.124    16.281 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.281    U11/vga_display/text_ascii_carry_i_8_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.705 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.953    17.659    U11/vga_display/font_addr0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.303    17.962 r  U11/vga_display/Blue_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    17.962    U11/vga_display/Blue_OBUF[3]_inst_i_103_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.210 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[2]
                         net (fo=200, routed)         5.096    23.305    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[2]
    SLICE_X28Y85         MUXF7 (Prop_muxf7_S_O)       0.454    23.759 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.651    24.410    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.299    24.709 r  U11/vga_display/Blue_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           1.063    25.772    U11/vga_display/Blue_OBUF[3]_inst_i_32_n_1
    SLICE_X35Y93         LUT6 (Prop_lut6_I3_O)        0.124    25.896 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.829    26.724    U11/vga_display/Blue_OBUF[3]_inst_i_11_n_1
    SLICE_X35Y90         LUT6 (Prop_lut6_I0_O)        0.124    26.848 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.734    27.582    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X38Y91         LUT5 (Prop_lut5_I2_O)        0.124    27.706 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.276    33.982    Red_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    37.520 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.520    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.376ns  (logic 8.366ns (22.384%)  route 29.009ns (77.616%))
  Logic Levels:           22  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.889     1.345    U11/vga_controller/Q[0]
    SLICE_X29Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.497 f  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=7, routed)           1.325     2.822    U11/vga_controller/h_count_reg[0]_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I3_O)        0.326     3.148 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=15, routed)          0.745     3.893    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I1_O)        0.124     4.017 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.960     4.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.124     5.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           1.333     6.434    U11/vga_display/C__0[2]
    SLICE_X33Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.558 r  U11/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     6.558    U11/vga_controller/S[1]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.806 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.046    11.852    U11/vga_display/display_data_reg_4032_4095_0_2/ADDRA5
    SLICE_X38Y74         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.154 r  U11/vga_display/display_data_reg_4032_4095_0_2/RAMA/O
                         net (fo=1, routed)           1.149    13.302    U11/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.426 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.426    U11/vga_display/text_ascii_carry_i_119_n_1
    SLICE_X41Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.643 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.643    U11/vga_display/text_ascii_carry_i_59_n_1
    SLICE_X41Y70         MUXF8 (Prop_muxf8_I1_O)      0.094    13.737 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.184    14.921    U11/vga_display/text_ascii_carry_i_23_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    15.237 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.920    16.157    U11/vga_display/text_ascii0[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I0_O)        0.124    16.281 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.281    U11/vga_display/text_ascii_carry_i_8_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.705 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.953    17.659    U11/vga_display/font_addr0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.303    17.962 r  U11/vga_display/Blue_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    17.962    U11/vga_display/Blue_OBUF[3]_inst_i_103_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.210 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[2]
                         net (fo=200, routed)         5.096    23.305    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[2]
    SLICE_X28Y85         MUXF7 (Prop_muxf7_S_O)       0.454    23.759 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.651    24.410    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.299    24.709 r  U11/vga_display/Blue_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           1.063    25.772    U11/vga_display/Blue_OBUF[3]_inst_i_32_n_1
    SLICE_X35Y93         LUT6 (Prop_lut6_I3_O)        0.124    25.896 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.829    26.724    U11/vga_display/Blue_OBUF[3]_inst_i_11_n_1
    SLICE_X35Y90         LUT6 (Prop_lut6_I0_O)        0.124    26.848 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.734    27.582    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X38Y91         LUT5 (Prop_lut5_I2_O)        0.124    27.706 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.135    33.840    Red_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    37.376 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    37.376    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.237ns  (logic 8.378ns (22.499%)  route 28.859ns (77.501%))
  Logic Levels:           22  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.889     1.345    U11/vga_controller/Q[0]
    SLICE_X29Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.497 f  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=7, routed)           1.325     2.822    U11/vga_controller/h_count_reg[0]_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I3_O)        0.326     3.148 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=15, routed)          0.745     3.893    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I1_O)        0.124     4.017 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.960     4.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.124     5.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           1.333     6.434    U11/vga_display/C__0[2]
    SLICE_X33Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.558 r  U11/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     6.558    U11/vga_controller/S[1]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.806 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.046    11.852    U11/vga_display/display_data_reg_4032_4095_0_2/ADDRA5
    SLICE_X38Y74         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.154 r  U11/vga_display/display_data_reg_4032_4095_0_2/RAMA/O
                         net (fo=1, routed)           1.149    13.302    U11/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.426 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.426    U11/vga_display/text_ascii_carry_i_119_n_1
    SLICE_X41Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.643 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.643    U11/vga_display/text_ascii_carry_i_59_n_1
    SLICE_X41Y70         MUXF8 (Prop_muxf8_I1_O)      0.094    13.737 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.184    14.921    U11/vga_display/text_ascii_carry_i_23_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    15.237 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.920    16.157    U11/vga_display/text_ascii0[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I0_O)        0.124    16.281 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.281    U11/vga_display/text_ascii_carry_i_8_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.705 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.953    17.659    U11/vga_display/font_addr0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.303    17.962 r  U11/vga_display/Blue_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    17.962    U11/vga_display/Blue_OBUF[3]_inst_i_103_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.210 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[2]
                         net (fo=200, routed)         5.096    23.305    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[2]
    SLICE_X28Y85         MUXF7 (Prop_muxf7_S_O)       0.454    23.759 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.651    24.410    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.299    24.709 r  U11/vga_display/Blue_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           1.063    25.772    U11/vga_display/Blue_OBUF[3]_inst_i_32_n_1
    SLICE_X35Y93         LUT6 (Prop_lut6_I3_O)        0.124    25.896 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.829    26.724    U11/vga_display/Blue_OBUF[3]_inst_i_11_n_1
    SLICE_X35Y90         LUT6 (Prop_lut6_I0_O)        0.124    26.848 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.734    27.582    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X38Y91         LUT5 (Prop_lut5_I2_O)        0.124    27.706 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.984    33.690    Red_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    37.237 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.237    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.085ns  (logic 8.377ns (22.590%)  route 28.708ns (77.410%))
  Logic Levels:           22  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.889     1.345    U11/vga_controller/Q[0]
    SLICE_X29Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.497 f  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=7, routed)           1.325     2.822    U11/vga_controller/h_count_reg[0]_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I3_O)        0.326     3.148 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=15, routed)          0.745     3.893    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I1_O)        0.124     4.017 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.960     4.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.124     5.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           1.333     6.434    U11/vga_display/C__0[2]
    SLICE_X33Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.558 r  U11/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     6.558    U11/vga_controller/S[1]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.806 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.046    11.852    U11/vga_display/display_data_reg_4032_4095_0_2/ADDRA5
    SLICE_X38Y74         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.154 r  U11/vga_display/display_data_reg_4032_4095_0_2/RAMA/O
                         net (fo=1, routed)           1.149    13.302    U11/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.426 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.426    U11/vga_display/text_ascii_carry_i_119_n_1
    SLICE_X41Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.643 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.643    U11/vga_display/text_ascii_carry_i_59_n_1
    SLICE_X41Y70         MUXF8 (Prop_muxf8_I1_O)      0.094    13.737 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.184    14.921    U11/vga_display/text_ascii_carry_i_23_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    15.237 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.920    16.157    U11/vga_display/text_ascii0[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I0_O)        0.124    16.281 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.281    U11/vga_display/text_ascii_carry_i_8_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.705 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.953    17.659    U11/vga_display/font_addr0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.303    17.962 r  U11/vga_display/Blue_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    17.962    U11/vga_display/Blue_OBUF[3]_inst_i_103_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.210 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[2]
                         net (fo=200, routed)         5.096    23.305    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[2]
    SLICE_X28Y85         MUXF7 (Prop_muxf7_S_O)       0.454    23.759 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.651    24.410    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.299    24.709 r  U11/vga_display/Blue_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           1.063    25.772    U11/vga_display/Blue_OBUF[3]_inst_i_32_n_1
    SLICE_X35Y93         LUT6 (Prop_lut6_I3_O)        0.124    25.896 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.829    26.724    U11/vga_display/Blue_OBUF[3]_inst_i_11_n_1
    SLICE_X35Y90         LUT6 (Prop_lut6_I0_O)        0.124    26.848 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.734    27.582    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X38Y91         LUT5 (Prop_lut5_I2_O)        0.124    27.706 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.833    33.539    Red_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    37.085 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    37.085    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.934ns  (logic 8.377ns (22.682%)  route 28.557ns (77.318%))
  Logic Levels:           22  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.889     1.345    U11/vga_controller/Q[0]
    SLICE_X29Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.497 f  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=7, routed)           1.325     2.822    U11/vga_controller/h_count_reg[0]_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I3_O)        0.326     3.148 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=15, routed)          0.745     3.893    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I1_O)        0.124     4.017 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.960     4.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.124     5.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           1.333     6.434    U11/vga_display/C__0[2]
    SLICE_X33Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.558 r  U11/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     6.558    U11/vga_controller/S[1]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.806 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.046    11.852    U11/vga_display/display_data_reg_4032_4095_0_2/ADDRA5
    SLICE_X38Y74         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.154 r  U11/vga_display/display_data_reg_4032_4095_0_2/RAMA/O
                         net (fo=1, routed)           1.149    13.302    U11/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.426 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.426    U11/vga_display/text_ascii_carry_i_119_n_1
    SLICE_X41Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.643 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.643    U11/vga_display/text_ascii_carry_i_59_n_1
    SLICE_X41Y70         MUXF8 (Prop_muxf8_I1_O)      0.094    13.737 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.184    14.921    U11/vga_display/text_ascii_carry_i_23_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    15.237 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.920    16.157    U11/vga_display/text_ascii0[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I0_O)        0.124    16.281 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.281    U11/vga_display/text_ascii_carry_i_8_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.705 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.953    17.659    U11/vga_display/font_addr0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.303    17.962 r  U11/vga_display/Blue_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    17.962    U11/vga_display/Blue_OBUF[3]_inst_i_103_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.210 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[2]
                         net (fo=200, routed)         5.096    23.305    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[2]
    SLICE_X28Y85         MUXF7 (Prop_muxf7_S_O)       0.454    23.759 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.651    24.410    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.299    24.709 r  U11/vga_display/Blue_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           1.063    25.772    U11/vga_display/Blue_OBUF[3]_inst_i_32_n_1
    SLICE_X35Y93         LUT6 (Prop_lut6_I3_O)        0.124    25.896 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.829    26.724    U11/vga_display/Blue_OBUF[3]_inst_i_11_n_1
    SLICE_X35Y90         LUT6 (Prop_lut6_I0_O)        0.124    26.848 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.734    27.582    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X38Y91         LUT5 (Prop_lut5_I2_O)        0.124    27.706 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.682    33.388    Red_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    36.934 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    36.934    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.781ns  (logic 8.376ns (22.771%)  route 28.406ns (77.229%))
  Logic Levels:           22  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.889     1.345    U11/vga_controller/Q[0]
    SLICE_X29Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.497 f  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=7, routed)           1.325     2.822    U11/vga_controller/h_count_reg[0]_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I3_O)        0.326     3.148 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=15, routed)          0.745     3.893    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I1_O)        0.124     4.017 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.960     4.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.124     5.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           1.333     6.434    U11/vga_display/C__0[2]
    SLICE_X33Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.558 r  U11/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     6.558    U11/vga_controller/S[1]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.806 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.046    11.852    U11/vga_display/display_data_reg_4032_4095_0_2/ADDRA5
    SLICE_X38Y74         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.154 r  U11/vga_display/display_data_reg_4032_4095_0_2/RAMA/O
                         net (fo=1, routed)           1.149    13.302    U11/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.426 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.426    U11/vga_display/text_ascii_carry_i_119_n_1
    SLICE_X41Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.643 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.643    U11/vga_display/text_ascii_carry_i_59_n_1
    SLICE_X41Y70         MUXF8 (Prop_muxf8_I1_O)      0.094    13.737 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.184    14.921    U11/vga_display/text_ascii_carry_i_23_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    15.237 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.920    16.157    U11/vga_display/text_ascii0[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I0_O)        0.124    16.281 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.281    U11/vga_display/text_ascii_carry_i_8_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.705 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.953    17.659    U11/vga_display/font_addr0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.303    17.962 r  U11/vga_display/Blue_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    17.962    U11/vga_display/Blue_OBUF[3]_inst_i_103_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.210 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[2]
                         net (fo=200, routed)         5.096    23.305    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[2]
    SLICE_X28Y85         MUXF7 (Prop_muxf7_S_O)       0.454    23.759 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.651    24.410    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.299    24.709 r  U11/vga_display/Blue_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           1.063    25.772    U11/vga_display/Blue_OBUF[3]_inst_i_32_n_1
    SLICE_X35Y93         LUT6 (Prop_lut6_I3_O)        0.124    25.896 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.829    26.724    U11/vga_display/Blue_OBUF[3]_inst_i_11_n_1
    SLICE_X35Y90         LUT6 (Prop_lut6_I0_O)        0.124    26.848 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.734    27.582    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X38Y91         LUT5 (Prop_lut5_I2_O)        0.124    27.706 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.531    33.237    Red_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    36.781 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.781    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.637ns  (logic 8.383ns (22.880%)  route 28.255ns (77.120%))
  Logic Levels:           22  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.889     1.345    U11/vga_controller/Q[0]
    SLICE_X29Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.497 f  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=7, routed)           1.325     2.822    U11/vga_controller/h_count_reg[0]_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I3_O)        0.326     3.148 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=15, routed)          0.745     3.893    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I1_O)        0.124     4.017 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.960     4.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.124     5.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           1.333     6.434    U11/vga_display/C__0[2]
    SLICE_X33Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.558 r  U11/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     6.558    U11/vga_controller/S[1]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.806 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.046    11.852    U11/vga_display/display_data_reg_4032_4095_0_2/ADDRA5
    SLICE_X38Y74         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.154 r  U11/vga_display/display_data_reg_4032_4095_0_2/RAMA/O
                         net (fo=1, routed)           1.149    13.302    U11/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.426 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.426    U11/vga_display/text_ascii_carry_i_119_n_1
    SLICE_X41Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.643 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.643    U11/vga_display/text_ascii_carry_i_59_n_1
    SLICE_X41Y70         MUXF8 (Prop_muxf8_I1_O)      0.094    13.737 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.184    14.921    U11/vga_display/text_ascii_carry_i_23_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    15.237 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.920    16.157    U11/vga_display/text_ascii0[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I0_O)        0.124    16.281 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.281    U11/vga_display/text_ascii_carry_i_8_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.705 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.953    17.659    U11/vga_display/font_addr0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.303    17.962 r  U11/vga_display/Blue_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    17.962    U11/vga_display/Blue_OBUF[3]_inst_i_103_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.210 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[2]
                         net (fo=200, routed)         5.096    23.305    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[2]
    SLICE_X28Y85         MUXF7 (Prop_muxf7_S_O)       0.454    23.759 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.651    24.410    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.299    24.709 r  U11/vga_display/Blue_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           1.063    25.772    U11/vga_display/Blue_OBUF[3]_inst_i_32_n_1
    SLICE_X35Y93         LUT6 (Prop_lut6_I3_O)        0.124    25.896 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.829    26.724    U11/vga_display/Blue_OBUF[3]_inst_i_11_n_1
    SLICE_X35Y90         LUT6 (Prop_lut6_I0_O)        0.124    26.848 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.734    27.582    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X38Y91         LUT5 (Prop_lut5_I2_O)        0.124    27.706 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.380    33.086    Red_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    36.637 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    36.637    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.486ns  (logic 8.382ns (22.974%)  route 28.104ns (77.026%))
  Logic Levels:           22  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.889     1.345    U11/vga_controller/Q[0]
    SLICE_X29Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.497 f  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=7, routed)           1.325     2.822    U11/vga_controller/h_count_reg[0]_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I3_O)        0.326     3.148 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=15, routed)          0.745     3.893    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I1_O)        0.124     4.017 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.960     4.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.124     5.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           1.333     6.434    U11/vga_display/C__0[2]
    SLICE_X33Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.558 r  U11/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     6.558    U11/vga_controller/S[1]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.806 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.046    11.852    U11/vga_display/display_data_reg_4032_4095_0_2/ADDRA5
    SLICE_X38Y74         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.154 r  U11/vga_display/display_data_reg_4032_4095_0_2/RAMA/O
                         net (fo=1, routed)           1.149    13.302    U11/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.426 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.426    U11/vga_display/text_ascii_carry_i_119_n_1
    SLICE_X41Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.643 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.643    U11/vga_display/text_ascii_carry_i_59_n_1
    SLICE_X41Y70         MUXF8 (Prop_muxf8_I1_O)      0.094    13.737 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.184    14.921    U11/vga_display/text_ascii_carry_i_23_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    15.237 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.920    16.157    U11/vga_display/text_ascii0[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I0_O)        0.124    16.281 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.281    U11/vga_display/text_ascii_carry_i_8_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.705 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.953    17.659    U11/vga_display/font_addr0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.303    17.962 r  U11/vga_display/Blue_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    17.962    U11/vga_display/Blue_OBUF[3]_inst_i_103_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.210 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[2]
                         net (fo=200, routed)         5.096    23.305    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[2]
    SLICE_X28Y85         MUXF7 (Prop_muxf7_S_O)       0.454    23.759 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.651    24.410    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.299    24.709 r  U11/vga_display/Blue_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           1.063    25.772    U11/vga_display/Blue_OBUF[3]_inst_i_32_n_1
    SLICE_X35Y93         LUT6 (Prop_lut6_I3_O)        0.124    25.896 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.829    26.724    U11/vga_display/Blue_OBUF[3]_inst_i_11_n_1
    SLICE_X35Y90         LUT6 (Prop_lut6_I0_O)        0.124    26.848 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.734    27.582    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X38Y91         LUT5 (Prop_lut5_I2_O)        0.124    27.706 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.229    32.935    Red_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    36.486 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.486    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.165ns  (logic 8.354ns (23.101%)  route 27.811ns (76.899%))
  Logic Levels:           22  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.889     1.345    U11/vga_controller/Q[0]
    SLICE_X29Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.497 f  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=7, routed)           1.325     2.822    U11/vga_controller/h_count_reg[0]_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I3_O)        0.326     3.148 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=15, routed)          0.745     3.893    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I1_O)        0.124     4.017 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.960     4.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.124     5.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           1.333     6.434    U11/vga_display/C__0[2]
    SLICE_X33Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.558 r  U11/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     6.558    U11/vga_controller/S[1]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.806 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.046    11.852    U11/vga_display/display_data_reg_4032_4095_0_2/ADDRA5
    SLICE_X38Y74         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.154 r  U11/vga_display/display_data_reg_4032_4095_0_2/RAMA/O
                         net (fo=1, routed)           1.149    13.302    U11/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.426 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.426    U11/vga_display/text_ascii_carry_i_119_n_1
    SLICE_X41Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.643 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.643    U11/vga_display/text_ascii_carry_i_59_n_1
    SLICE_X41Y70         MUXF8 (Prop_muxf8_I1_O)      0.094    13.737 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.184    14.921    U11/vga_display/text_ascii_carry_i_23_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    15.237 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.920    16.157    U11/vga_display/text_ascii0[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I0_O)        0.124    16.281 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.281    U11/vga_display/text_ascii_carry_i_8_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.705 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.953    17.659    U11/vga_display/font_addr0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.303    17.962 r  U11/vga_display/Blue_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    17.962    U11/vga_display/Blue_OBUF[3]_inst_i_103_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.210 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[2]
                         net (fo=200, routed)         5.096    23.305    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[2]
    SLICE_X28Y85         MUXF7 (Prop_muxf7_S_O)       0.454    23.759 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.651    24.410    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.299    24.709 r  U11/vga_display/Blue_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           1.063    25.772    U11/vga_display/Blue_OBUF[3]_inst_i_32_n_1
    SLICE_X35Y93         LUT6 (Prop_lut6_I3_O)        0.124    25.896 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.829    26.724    U11/vga_display/Blue_OBUF[3]_inst_i_11_n_1
    SLICE_X35Y90         LUT6 (Prop_lut6_I0_O)        0.124    26.848 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.734    27.582    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X38Y91         LUT5 (Prop_lut5_I2_O)        0.124    27.706 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.936    32.642    Red_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    36.165 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    36.165    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.039ns  (logic 8.379ns (23.251%)  route 27.659ns (76.749%))
  Logic Levels:           22  (CARRY4=3 FDRE=1 LUT2=3 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.889     1.345    U11/vga_controller/Q[0]
    SLICE_X29Y84         LUT2 (Prop_lut2_I0_O)        0.152     1.497 f  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=7, routed)           1.325     2.822    U11/vga_controller/h_count_reg[0]_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I3_O)        0.326     3.148 r  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=15, routed)          0.745     3.893    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I1_O)        0.124     4.017 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.960     4.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.124     5.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_16/O
                         net (fo=9, routed)           1.333     6.434    U11/vga_display/C__0[2]
    SLICE_X33Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.558 r  U11/vga_display/display_data_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     6.558    U11/vga_controller/S[1]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.806 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.046    11.852    U11/vga_display/display_data_reg_4032_4095_0_2/ADDRA5
    SLICE_X38Y74         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.154 r  U11/vga_display/display_data_reg_4032_4095_0_2/RAMA/O
                         net (fo=1, routed)           1.149    13.302    U11/vga_display/display_data_reg_4032_4095_0_2_n_1
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.426 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.426    U11/vga_display/text_ascii_carry_i_119_n_1
    SLICE_X41Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    13.643 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.643    U11/vga_display/text_ascii_carry_i_59_n_1
    SLICE_X41Y70         MUXF8 (Prop_muxf8_I1_O)      0.094    13.737 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.184    14.921    U11/vga_display/text_ascii_carry_i_23_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    15.237 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.920    16.157    U11/vga_display/text_ascii0[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I0_O)        0.124    16.281 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.281    U11/vga_display/text_ascii_carry_i_8_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.705 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.953    17.659    U11/vga_display/font_addr0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.303    17.962 r  U11/vga_display/Blue_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    17.962    U11/vga_display/Blue_OBUF[3]_inst_i_103_n_1
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.210 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[2]
                         net (fo=200, routed)         5.096    23.305    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[2]
    SLICE_X28Y85         MUXF7 (Prop_muxf7_S_O)       0.454    23.759 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.651    24.410    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.299    24.709 r  U11/vga_display/Blue_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           1.063    25.772    U11/vga_display/Blue_OBUF[3]_inst_i_32_n_1
    SLICE_X35Y93         LUT6 (Prop_lut6_I3_O)        0.124    25.896 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.829    26.724    U11/vga_display/Blue_OBUF[3]_inst_i_11_n_1
    SLICE_X35Y90         LUT6 (Prop_lut6_I0_O)        0.124    26.848 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.734    27.582    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X38Y91         LUT5 (Prop_lut5_I2_O)        0.124    27.706 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.784    32.490    Red_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    36.039 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.039    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U10/counter0_Lock_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[22]/C
    SLICE_X28Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter0_Lock_reg[22]/Q
                         net (fo=2, routed)           0.062     0.203    U10/counter0_Lock_reg_n_0_[22]
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.248 r  U10/counter0[22]_i_1/O
                         net (fo=1, routed)           0.000     0.248    U10/counter0[22]_i_1_n_0
    SLICE_X29Y60         FDCE                                         r  U10/counter0_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[0]/C
    SLICE_X12Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U10/counter2_Lock_reg[0]/Q
                         net (fo=1, routed)           0.052     0.216    U10/counter2_Lock_reg_n_0_[0]
    SLICE_X13Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.261 r  U10/counter2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.261    U10/counter2[0]_i_1_n_0
    SLICE_X13Y58         FDCE                                         r  U10/counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[23]/C
    SLICE_X10Y63         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U10/counter1_Lock_reg[23]/Q
                         net (fo=2, routed)           0.060     0.224    U10/counter1_Lock_reg_n_0_[23]
    SLICE_X11Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.269 r  U10/counter1[23]_i_1/O
                         net (fo=1, routed)           0.000     0.269    U10/p_1_in[23]
    SLICE_X11Y63         FDCE                                         r  U10/counter1_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[14]/C
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U10/counter2_Lock_reg[14]/Q
                         net (fo=2, routed)           0.060     0.224    U10/counter2_Lock_reg_n_0_[14]
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.269 r  U10/counter2[14]_i_1/O
                         net (fo=1, routed)           0.000     0.269    U10/counter2[14]_i_1_n_0
    SLICE_X13Y61         FDCE                                         r  U10/counter2_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[23]/C
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U10/counter2_Lock_reg[23]/Q
                         net (fo=2, routed)           0.060     0.224    U10/counter2_Lock_reg_n_0_[23]
    SLICE_X13Y63         LUT6 (Prop_lut6_I4_O)        0.045     0.269 r  U10/counter2[22]_i_1/O
                         net (fo=1, routed)           0.000     0.269    U10/counter2[22]_i_1_n_0
    SLICE_X13Y63         FDCE                                         r  U10/counter2_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[11]/C
    SLICE_X14Y57         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U10/counter0_Lock_reg[11]/Q
                         net (fo=2, routed)           0.061     0.225    U10/counter0_Lock_reg_n_0_[11]
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.270 r  U10/counter0[11]_i_1/O
                         net (fo=1, routed)           0.000     0.270    U10/counter0[11]_i_1_n_0
    SLICE_X15Y57         FDCE                                         r  U10/counter0_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[18]/C
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U10/counter2_Lock_reg[18]/Q
                         net (fo=2, routed)           0.061     0.225    U10/counter2_Lock_reg_n_0_[18]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.045     0.270 r  U10/counter2[17]_i_1/O
                         net (fo=1, routed)           0.000     0.270    U10/counter2[17]_i_1_n_0
    SLICE_X13Y62         FDCE                                         r  U10/counter2_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[3]/C
    SLICE_X12Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U10/counter2_Lock_reg[3]/Q
                         net (fo=2, routed)           0.061     0.225    U10/counter2_Lock_reg_n_0_[3]
    SLICE_X13Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.270 r  U10/counter2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.270    U10/counter2[3]_i_1_n_0
    SLICE_X13Y58         FDCE                                         r  U10/counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[11]/C
    SLICE_X14Y57         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U10/counter0_Lock_reg[11]/Q
                         net (fo=2, routed)           0.062     0.226    U10/counter0_Lock_reg_n_0_[11]
    SLICE_X15Y57         LUT6 (Prop_lut6_I3_O)        0.045     0.271 r  U10/counter0[10]_i_1/O
                         net (fo=1, routed)           0.000     0.271    U10/counter0[10]_i_1_n_0
    SLICE_X15Y57         FDCE                                         r  U10/counter0_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[3]/C
    SLICE_X12Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U10/counter2_Lock_reg[3]/Q
                         net (fo=2, routed)           0.062     0.226    U10/counter2_Lock_reg_n_0_[3]
    SLICE_X13Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.271 r  U10/counter2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.271    U10/counter2[2]_i_1_n_0
    SLICE_X13Y58         FDCE                                         r  U10/counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------





