{
  "module_name": "octeon_config.h",
  "hash_id": "2717d0fd3f7a3f42e6ead6161660aed42e3061986c5b207f25430eb1f8400217",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/cavium/liquidio/octeon_config.h",
  "human_readable_source": " \n \n\n#ifndef __OCTEON_CONFIG_H__\n#define __OCTEON_CONFIG_H__\n\n \n\n \n\n \n#define   MAX_OCTEON_NICIF             128\n#define   MAX_OCTEON_DEVICES           MAX_OCTEON_NICIF\n#define   MAX_OCTEON_LINKS\t       MAX_OCTEON_NICIF\n#define   MAX_OCTEON_MULTICAST_ADDR    32\n\n#define   MAX_OCTEON_FILL_COUNT        8\n\n \n#define   CN6XXX_MAX_INPUT_QUEUES      32\n#define   CN6XXX_MAX_IQ_DESCRIPTORS    2048\n#define   CN6XXX_DB_MIN                1\n#define   CN6XXX_DB_MAX                8\n#define   CN6XXX_DB_TIMEOUT            1\n\n \n#define   CN6XXX_MAX_OUTPUT_QUEUES     32\n#define   CN6XXX_MAX_OQ_DESCRIPTORS    2048\n#define   CN6XXX_OQ_BUF_SIZE           1664\n#define   CN6XXX_OQ_PKTSPER_INTR       ((CN6XXX_MAX_OQ_DESCRIPTORS < 512) ? \\\n\t\t\t\t\t(CN6XXX_MAX_OQ_DESCRIPTORS / 4) : 128)\n#define   CN6XXX_OQ_REFIL_THRESHOLD    ((CN6XXX_MAX_OQ_DESCRIPTORS < 512) ? \\\n\t\t\t\t\t(CN6XXX_MAX_OQ_DESCRIPTORS / 4) : 128)\n\n#define   CN6XXX_OQ_INTR_PKT           64\n#define   CN6XXX_OQ_INTR_TIME          100\n#define   DEFAULT_NUM_NIC_PORTS_66XX   2\n#define   DEFAULT_NUM_NIC_PORTS_68XX   4\n#define   DEFAULT_NUM_NIC_PORTS_68XX_210NV  2\n\n \n#define   CN23XX_MAX_VFS_PER_PF_PASS_1_0 8\n#define   CN23XX_MAX_VFS_PER_PF_PASS_1_1 31\n#define   CN23XX_MAX_VFS_PER_PF          63\n#define   CN23XX_MAX_RINGS_PER_VF        8\n\n#define   CN23XX_MAX_RINGS_PER_PF_PASS_1_0 12\n#define   CN23XX_MAX_RINGS_PER_PF_PASS_1_1 32\n#define   CN23XX_MAX_RINGS_PER_PF          64\n#define   CN23XX_MAX_RINGS_PER_VF          8\n\n#define   CN23XX_MAX_INPUT_QUEUES\tCN23XX_MAX_RINGS_PER_PF\n#define   CN23XX_MAX_IQ_DESCRIPTORS\t2048\n#define   CN23XX_DEFAULT_IQ_DESCRIPTORS\t512\n#define   CN23XX_MIN_IQ_DESCRIPTORS\t128\n#define   CN23XX_DB_MIN                 1\n#define   CN23XX_DB_MAX                 8\n#define   CN23XX_DB_TIMEOUT             1\n\n#define   CN23XX_MAX_OUTPUT_QUEUES\tCN23XX_MAX_RINGS_PER_PF\n#define   CN23XX_MAX_OQ_DESCRIPTORS\t2048\n#define   CN23XX_DEFAULT_OQ_DESCRIPTORS\t512\n#define   CN23XX_MIN_OQ_DESCRIPTORS\t128\n#define   CN23XX_OQ_BUF_SIZE\t\t1664\n#define   CN23XX_OQ_PKTSPER_INTR\t128\n \n#define   CN23XX_OQ_REFIL_THRESHOLD\t16\n\n#define   CN23XX_OQ_INTR_PKT\t\t64\n#define   CN23XX_OQ_INTR_TIME\t\t100\n#define   DEFAULT_NUM_NIC_PORTS_23XX\t1\n\n#define   CN23XX_CFG_IO_QUEUES\t\tCN23XX_MAX_RINGS_PER_PF\n \n#define   CN23XX_MAX_MACS\t\t4\n\n#define   CN23XX_DEF_IQ_INTR_THRESHOLD\t32\n#define   CN23XX_DEF_IQ_INTR_BYTE_THRESHOLD   (64 * 1024)\n \n#define   CN6XXX_CFG_IO_QUEUES         32\n#define   OCTEON_32BYTE_INSTR          32\n#define   OCTEON_64BYTE_INSTR          64\n#define   OCTEON_MAX_BASE_IOQ          4\n\n#define   OCTEON_DMA_INTR_PKT          64\n#define   OCTEON_DMA_INTR_TIME         1000\n\n#define MAX_TXQS_PER_INTF  8\n#define MAX_RXQS_PER_INTF  8\n#define DEF_TXQS_PER_INTF  4\n#define DEF_RXQS_PER_INTF  4\n\n#define INVALID_IOQ_NO          0xff\n\n#define   DEFAULT_POW_GRP       0\n\n \n#define CFG_GET_IQ_CFG(cfg)                      ((cfg)->iq)\n#define CFG_GET_IQ_MAX_Q(cfg)                    ((cfg)->iq.max_iqs)\n#define CFG_GET_IQ_PENDING_LIST_SIZE(cfg)        ((cfg)->iq.pending_list_size)\n#define CFG_GET_IQ_INSTR_TYPE(cfg)               ((cfg)->iq.instr_type)\n#define CFG_GET_IQ_DB_MIN(cfg)                   ((cfg)->iq.db_min)\n#define CFG_GET_IQ_DB_TIMEOUT(cfg)               ((cfg)->iq.db_timeout)\n\n#define CFG_GET_IQ_INTR_PKT(cfg)                 ((cfg)->iq.iq_intr_pkt)\n#define CFG_SET_IQ_INTR_PKT(cfg, val)            (cfg)->iq.iq_intr_pkt = val\n\n#define CFG_GET_OQ_MAX_Q(cfg)                    ((cfg)->oq.max_oqs)\n#define CFG_GET_OQ_PKTS_PER_INTR(cfg)            ((cfg)->oq.pkts_per_intr)\n#define CFG_GET_OQ_REFILL_THRESHOLD(cfg)         ((cfg)->oq.refill_threshold)\n#define CFG_GET_OQ_INTR_PKT(cfg)                 ((cfg)->oq.oq_intr_pkt)\n#define CFG_GET_OQ_INTR_TIME(cfg)                ((cfg)->oq.oq_intr_time)\n#define CFG_SET_OQ_INTR_PKT(cfg, val)            (cfg)->oq.oq_intr_pkt = val\n#define CFG_SET_OQ_INTR_TIME(cfg, val)           (cfg)->oq.oq_intr_time = val\n\n#define CFG_GET_DMA_INTR_PKT(cfg)                ((cfg)->dma.dma_intr_pkt)\n#define CFG_GET_DMA_INTR_TIME(cfg)               ((cfg)->dma.dma_intr_time)\n#define CFG_GET_NUM_NIC_PORTS(cfg)               ((cfg)->num_nic_ports)\n#define CFG_GET_NUM_DEF_TX_DESCS(cfg)            ((cfg)->num_def_tx_descs)\n#define CFG_GET_NUM_DEF_RX_DESCS(cfg)            ((cfg)->num_def_rx_descs)\n#define CFG_GET_DEF_RX_BUF_SIZE(cfg)             ((cfg)->def_rx_buf_size)\n\n#define CFG_GET_MAX_TXQS_NIC_IF(cfg, idx) \\\n\t\t\t\t((cfg)->nic_if_cfg[idx].max_txqs)\n#define CFG_GET_NUM_TXQS_NIC_IF(cfg, idx) \\\n\t\t\t\t((cfg)->nic_if_cfg[idx].num_txqs)\n#define CFG_GET_MAX_RXQS_NIC_IF(cfg, idx) \\\n\t\t\t\t((cfg)->nic_if_cfg[idx].max_rxqs)\n#define CFG_GET_NUM_RXQS_NIC_IF(cfg, idx) \\\n\t\t\t\t((cfg)->nic_if_cfg[idx].num_rxqs)\n#define CFG_GET_NUM_RX_DESCS_NIC_IF(cfg, idx) \\\n\t\t\t\t((cfg)->nic_if_cfg[idx].num_rx_descs)\n#define CFG_GET_NUM_TX_DESCS_NIC_IF(cfg, idx) \\\n\t\t\t\t((cfg)->nic_if_cfg[idx].num_tx_descs)\n#define CFG_GET_NUM_RX_BUF_SIZE_NIC_IF(cfg, idx) \\\n\t\t\t\t((cfg)->nic_if_cfg[idx].rx_buf_size)\n#define CFG_GET_BASE_QUE_NIC_IF(cfg, idx) \\\n\t\t\t\t((cfg)->nic_if_cfg[idx].base_queue)\n#define CFG_GET_GMXID_NIC_IF(cfg, idx) \\\n\t\t\t\t((cfg)->nic_if_cfg[idx].gmx_port_id)\n\n#define CFG_GET_CTRL_Q_GRP(cfg)                  ((cfg)->misc.ctrlq_grp)\n#define CFG_GET_HOST_LINK_QUERY_INTERVAL(cfg) \\\n\t\t\t\t((cfg)->misc.host_link_query_interval)\n#define CFG_GET_OCT_LINK_QUERY_INTERVAL(cfg) \\\n\t\t\t\t((cfg)->misc.oct_link_query_interval)\n#define CFG_GET_IS_SLI_BP_ON(cfg)                ((cfg)->misc.enable_sli_oq_bp)\n\n#define CFG_SET_NUM_RX_DESCS_NIC_IF(cfg, idx, value) \\\n\t\t\t\t((cfg)->nic_if_cfg[idx].num_rx_descs = value)\n#define CFG_SET_NUM_TX_DESCS_NIC_IF(cfg, idx, value) \\\n\t\t\t\t((cfg)->nic_if_cfg[idx].num_tx_descs = value)\n\n \n#define MAX_IOQS_PER_NICIF              64\n\nenum lio_card_type {\n\tLIO_210SV = 0,  \n\tLIO_210NV,      \n\tLIO_410NV,      \n\tLIO_23XX        \n};\n\n#define LIO_210SV_NAME \"210sv\"\n#define LIO_210NV_NAME \"210nv\"\n#define LIO_410NV_NAME \"410nv\"\n#define LIO_23XX_NAME  \"23xx\"\n\n \nstruct octeon_iq_config {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tu64 reserved:16;\n\n\t \n\tu64 iq_intr_pkt:16;\n\n\t \n\tu64 db_timeout:16;\n\n\t \n\tu64 db_min:8;\n\n\t \n\tu64 instr_type:32;\n\n\t \n\tu64 pending_list_size:32;\n\n\t \n\tu64 max_iqs:8;\n#else\n\t \n\tu64 max_iqs:8;\n\n\t \n\tu64 pending_list_size:32;\n\n\t \n\tu64 instr_type:32;\n\n\t \n\tu64 db_min:8;\n\n\t \n\tu64 db_timeout:16;\n\n\t \n\tu64 iq_intr_pkt:16;\n\n\tu64 reserved:16;\n#endif\n};\n\n \nstruct octeon_oq_config {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tu64 reserved:16;\n\n\tu64 pkts_per_intr:16;\n\n\t \n\tu64 oq_intr_time:16;\n\n\t \n\tu64 oq_intr_pkt:16;\n\n\t \n\tu64 refill_threshold:16;\n\n\t \n\tu64 max_oqs:8;\n\n#else\n\t \n\tu64 max_oqs:8;\n\n\t \n\tu64 refill_threshold:16;\n\n\t \n\tu64 oq_intr_pkt:16;\n\n\t \n\tu64 oq_intr_time:16;\n\n\tu64 pkts_per_intr:16;\n\n\tu64 reserved:16;\n#endif\n\n};\n\n \nstruct octeon_nic_if_config {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tu64 reserved:56;\n\n\tu64 base_queue:16;\n\n\tu64 gmx_port_id:8;\n\n\t \n\tu64 rx_buf_size:16;\n\n\t \n\tu64 num_tx_descs:16;\n\n\t \n\tu64 num_rx_descs:16;\n\n\t \n\tu64 num_rxqs:16;\n\n\t \n\tu64 max_rxqs:16;\n\n\t \n\tu64 num_txqs:16;\n\n\t \n\tu64 max_txqs:16;\n#else\n\t \n\tu64 max_txqs:16;\n\n\t \n\tu64 num_txqs:16;\n\n\t \n\tu64 max_rxqs:16;\n\n\t \n\tu64 num_rxqs:16;\n\n\t \n\tu64 num_rx_descs:16;\n\n\t \n\tu64 num_tx_descs:16;\n\n\t \n\tu64 rx_buf_size:16;\n\n\tu64 gmx_port_id:8;\n\n\tu64 base_queue:16;\n\n\tu64 reserved:56;\n#endif\n\n};\n\n \n\nstruct octeon_misc_config {\n#ifdef __BIG_ENDIAN_BITFIELD\n\t \n\tu64 host_link_query_interval:32;\n\t \n\tu64 oct_link_query_interval:32;\n\n\tu64 enable_sli_oq_bp:1;\n\t \n\tu64 ctrlq_grp:4;\n#else\n\t \n\tu64 ctrlq_grp:4;\n\t \n\tu64 enable_sli_oq_bp:1;\n\t \n\tu64 oct_link_query_interval:32;\n\t \n\tu64 host_link_query_interval:32;\n#endif\n};\n\n \nstruct octeon_config {\n\tu16 card_type;\n\tchar *card_name;\n\n\t \n\tstruct octeon_iq_config iq;\n\n\t \n\tstruct octeon_oq_config oq;\n\n\t \n\tstruct octeon_nic_if_config nic_if_cfg[MAX_OCTEON_NICIF];\n\n\t \n\tstruct octeon_misc_config misc;\n\n\tint num_nic_ports;\n\n\tint num_def_tx_descs;\n\n\t \n\tint num_def_rx_descs;\n\n\tint def_rx_buf_size;\n\n};\n\n \n\n#define  BAR1_INDEX_DYNAMIC_MAP          2\n#define  BAR1_INDEX_STATIC_MAP          15\n#define  OCTEON_BAR1_ENTRY_SIZE         (4 * 1024 * 1024)\n\n#define  MAX_BAR1_IOREMAP_SIZE  (16 * OCTEON_BAR1_ENTRY_SIZE)\n\n \n#define MAX_RESPONSE_LISTS           6\n\n \n#define OPCODE_MASK_BITS             6\n\n \n#define OCTEON_OPCODE_MASK           0x3f\n\n \n#define DISPATCH_LIST_SIZE                      BIT(OPCODE_MASK_BITS)\n\n \n#define MAX_OCTEON_INSTR_QUEUES(oct)\t\t\\\n\t\t(OCTEON_CN23XX_PF(oct) ? CN23XX_MAX_INPUT_QUEUES : \\\n\t\t\t\t\tCN6XXX_MAX_INPUT_QUEUES)\n\n \n#define MAX_OCTEON_OUTPUT_QUEUES(oct)\t\t\\\n\t\t(OCTEON_CN23XX_PF(oct) ? CN23XX_MAX_OUTPUT_QUEUES : \\\n\t\t\t\t\tCN6XXX_MAX_OUTPUT_QUEUES)\n\n#define MAX_POSSIBLE_OCTEON_INSTR_QUEUES\tCN23XX_MAX_INPUT_QUEUES\n#define MAX_POSSIBLE_OCTEON_OUTPUT_QUEUES\tCN23XX_MAX_OUTPUT_QUEUES\n\n#define MAX_POSSIBLE_VFS\t\t\t64\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}