Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Reading design: Memory.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Memory.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Memory"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : Memory
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/Memory is now defined in a different file.  It was defined in "C:/Users/miste/Desktop/FILO_Stack_VHDL-experimental/Memory.vhd", and is now defined in "C:/Users/miste/Desktop/Nowy folder (2)/FILO_Stack_VHDL/Memory.vhd".
WARNING:HDLParsers:3607 - Unit work/Memory/Behavioral is now defined in a different file.  It was defined in "C:/Users/miste/Desktop/FILO_Stack_VHDL-experimental/Memory.vhd", and is now defined in "C:/Users/miste/Desktop/Nowy folder (2)/FILO_Stack_VHDL/Memory.vhd".
Compiling vhdl file "C:/Users/miste/Desktop/Nowy folder (2)/FILO_Stack_VHDL/Memory.vhd" in Library work.
Entity <memory> compiled.
Entity <memory> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Memory> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Memory> in library <work> (Architecture <behavioral>).
Entity <Memory> analyzed. Unit <Memory> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Memory>.
    Related source file is "C:/Users/miste/Desktop/Nowy folder (2)/FILO_Stack_VHDL/Memory.vhd".
WARNING:Xst:646 - Signal <Memory<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <clk_RdWr$xor0000> created at line 38.
    Found 1-bit register for signal <FullStackIndicator>.
    Found 5-bit comparator greatequal for signal <FullStackIndicator$cmp_ge0000> created at line 87.
    Found 5-bit updown counter for signal <MaxIndex>.
    Found 5-bit comparator greater for signal <MaxIndex$cmp_gt0000> created at line 57.
    Found 4-bit register for signal <MemCellValue>.
    Found 60-bit register for signal <Memory<14:0>>.
    Found 5-bit comparator lessequal for signal <Memory_4$cmp_le0000> created at line 80.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Xor(s).
Unit <Memory> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 5-bit updown counter                                  : 1
# Registers                                            : 17
 1-bit register                                        : 1
 4-bit register                                        : 16
# Comparators                                          : 3
 5-bit comparator greatequal                           : 1
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 5-bit updown counter                                  : 1
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Memory> ...
  implementation constraint: INIT=r	 : FullStackIndicator
  implementation constraint: INIT=r	 : MemCellValue_3
  implementation constraint: INIT=r	 : MemCellValue_0
  implementation constraint: INIT=r	 : MemCellValue_1
  implementation constraint: INIT=r	 : MemCellValue_2
  implementation constraint: INIT=r	 : MaxIndex_4
  implementation constraint: INIT=r	 : MaxIndex_3
  implementation constraint: INIT=r	 : MaxIndex_2
  implementation constraint: INIT=r	 : MaxIndex_1
  implementation constraint: INIT=r	 : MaxIndex_0

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Memory.ngr
Top Level Output File Name         : Memory
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 510
#      AND2                        : 212
#      AND3                        : 15
#      AND4                        : 1
#      AND5                        : 4
#      GND                         : 1
#      INV                         : 194
#      OR2                         : 69
#      OR3                         : 3
#      OR4                         : 2
#      XOR2                        : 9
# FlipFlops/Latches                : 70
#      FDCE                        : 70
# IO Buffers                       : 16
#      IBUF                        : 7
#      OBUF                        : 9
=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.91 secs
 
--> 

Total memory usage is 4495892 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

