<?xml version="1.0" encoding="UTF-8"?>

 <hw enableintercepts="F"
    library="platform"
    name="BareMetalArcSingle_TLM2.0"
    purpose="0"
    releasestatus="4"
    stoponctrlc="F"
    vendor="arc.ovpworld.org"
    verbose="F"
    version="1.0"
    visibility="0">
    <docsection name="doc"
        text="Description">
        <doctext name="txt"
            text="Bare Metal Platform for an ARC Processor.
    The bare metal platform instantiates a single ARC processor instance. 
    The processor operates using little endian data ordering.
    It creates contiguous memory from 0x00000000 to 0xFFFFFFFF.
    The TLM2.0 platform can be passed any application compiled to an ARC elf format.
    ./platform.exe application.elf"/>
    </docsection>
    <docsection name="doc_1"
        text="Licensing">
        <doctext name="txt"
            text="Open Source Apache 2.0"/>
    </docsection>
    <docsection name="doc_2"
        text="Limitations">
        <doctext name="txt"
            text="BareMetal platform for execution of ARC binary files compiled with FOSS for Synopsys DesignWare ARC Processors CrossCompiler toolchain."/>
    </docsection>
    <docsection name="doc_3"
        text="Reference">
        <doctext name="txt"
            text="None"/>
    </docsection>
    <processorinstance endian="big"
        mips="100.000000"
        name="cpu1">
        <vlnvreference name="arc"
            vendor="arc.ovpworld.org"/>
        <attribute content="700"
            name="variant"/>
        <busmasterportconnection connection="bus1"
            hiaddress="0xffffffff"
            name="INSTRUCTION"/>
        <busmasterportconnection connection="bus1"
            hiaddress="0xffffffff"
            name="DATA"/>
    </processorinstance>
    <bus addresswidth="32"
        name="bus1"/>
    <memoryinstance name="ram1">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="bus1"
            hiaddress="0x1fffff"
            loaddress="0x0"
            name="sp1"/>
    </memoryinstance>
    <memoryinstance name="ram2">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="bus1"
            hiaddress="0x3dffffff"
            loaddress="0x3d000000"
            name="sp1"/>
    </memoryinstance>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </hw>
