Release 14.7 par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

ulloa::  Tue Sep 03 13:46:45 2019

par -w -mt 4 system_map.ncd system.ncd system.pcf 


Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vsx475t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vsx475t, package ff1759, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                   782 out of 595,200    1%
    Number used as Flip Flops:                 780
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        585 out of 297,600    1%
    Number used as logic:                      477 out of 297,600    1%
      Number using O6 output only:             245
      Number using O5 output only:              63
      Number using O5 and O6:                  169
      Number used as ROM:                        0
    Number used as Memory:                      43 out of 122,240    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            43
        Number using O6 output only:            11
        Number using O5 output only:             0
        Number using O5 and O6:                 32
    Number used exclusively as route-thrus:     65
      Number with same-slice register load:     62
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   294 out of  74,400    1%
  Number of LUT Flip Flop pairs used:          856
    Number with an unused Flip Flop:           174 out of     856   20%
    Number with an unused LUT:                 271 out of     856   31%
    Number of fully used LUT-FF pairs:         411 out of     856   48%
    Number of slice register sites lost
      to control set restrictions:               0 out of 595,200    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       108 out of     840   12%
    Number of LOCed IOBs:                      108 out of     108  100%
    IOB Flip Flops:                             99

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of   1,064    1%
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of   2,128    0%
  Number of BUFG/BUFGCTRLs:                      6 out of      32   18%
    Number used as BUFGs:                        6
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                79 out of   1,080    7%
    Number used as ILOGICE1s:                   63
    Number used as ISERDESE1s:                  16
  Number of OLOGICE1/OSERDESE1s:                36 out of   1,080    3%
    Number used as OLOGICE1s:                   36
    Number used as OSERDESE1s:                   0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     216    0%
  Number of BUFIODQSs:                           0 out of     108    0%
  Number of BUFRs:                               0 out of      54    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            2 out of   2,016    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      36    0%
  Number of IBUFDS_GTXE1s:                       0 out of      18    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      27    0%
  Number of IODELAYE1s:                          0 out of   1,080    0%
  Number of MMCM_ADVs:                           2 out of      18   11%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   Standard 
Router effort level (-rl):    High 

PAR will use up to 4 processors
WARNING:Par:288 - The signal infrastructure_inst/clk_200 has no load.  PAR will not attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 14230 unrouted;      REAL time: 57 secs 

Phase  2  : 11894 unrouted;      REAL time: 1 mins 4 secs 

Phase  3  : 1092 unrouted;      REAL time: 1 mins 22 secs 

Phase  4  : 1092 unrouted; (Setup:0, Hold:725, Component Switching Limit:0)     REAL time: 1 mins 40 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:604, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:604, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:604, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:604, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 42 secs 
Total REAL time to Router completion: 1 mins 42 secs 
Total CPU time to Router completion (all processors): 1 mins 57 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             epb_clk |BUFGCTRL_X0Y30| No   |  196 |  0.380     |  2.399      |
+---------------------+--------------+------+------+------------+-------------+
|            adc0_clk |BUFGCTRL_X0Y29| No   |  156 |  0.385     |  2.455      |
+---------------------+--------------+------+------+------------+-------------+
|snap2in_adc_mkid_4x/ |              |      |      |            |             |
|snap2in_adc_mkid_4x/ |              |      |      |            |             |
|                 clk |BUFGCTRL_X0Y28| No   |   32 |  0.148     |  2.350      |
+---------------------+--------------+------+------+------------+-------------+
|snap2in_adc_mkid_4x/ |              |      |      |            |             |
|snap2in_adc_mkid_4x/ |              |      |      |            |             |
|   CLK_DCM_ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.112      |
+---------------------+--------------+------+------+------------+-------------+
|snap2in_adc_mkid_4x/ |              |      |      |            |             |
|snap2in_adc_mkid_4x/ |              |      |      |            |             |
|  CLK_DCM_ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.471      |
+---------------------+--------------+------+------+------------+-------------+
|infrastructure_inst/ |              |      |      |            |             |
|infrastructure_inst/ |              |      |      |            |             |
|MMCM_BASE_sys_clk_ML |              |      |      |            |             |
|             _NEW_I1 |         Local|      |    3 |  0.000     |  1.972      |
+---------------------+--------------+------+------+------------+-------------+
|infrastructure_inst/ |              |      |      |            |             |
|infrastructure_inst/ |              |      |      |            |             |
|MMCM_BASE_sys_clk_ML |              |      |      |            |             |
|            _NEW_OUT |         Local|      |    2 |  0.000     |  0.359      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_4_ML_NEW_ |              |      |      |            |             |
|                 CLK |         Local|      |    3 |  0.130     |  0.485      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_12_ML_NEW |              |      |      |            |             |
|                _CLK |         Local|      |    1 |  0.000     |  0.345      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "snap2in_adc_mkid | SETUP       |     0.385ns|     6.502ns|       0|           0
  _4x/snap2in_adc_mkid_4x/dcm_clk" derived  | HOLD        |     0.013ns|            |       0|           0
  from  NET "snap2in_adc_mkid_4x/snap2in_ad |             |            |            |        |            
  c_mkid_4x/drdy_clk" PERIOD = 3.6364 ns HI |             |            |            |        |            
  GH        50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "snap2in_adc_mkid_4x/snap2in_adc_mkid | MINLOWPULSE |     1.302ns|     2.334ns|       0|           0
  _4x/drdy_clk" PERIOD = 3.6364 ns HIGH     |             |            |            |        |            
       50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "snap2in_adc_mkid | MINPERIOD   |     2.207ns|     1.429ns|       0|           0
  _4x/snap2in_adc_mkid_4x/dcm_clk2x" derive |             |            |            |        |            
  d from  NET "snap2in_adc_mkid_4x/snap2in_ |             |            |            |        |            
  adc_mkid_4x/drdy_clk" PERIOD = 3.6364 ns  |             |            |            |        |            
  HIGH        50%                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_infrastructure_inst_infrastructure_ins | MINPERIOD   |     3.571ns|     1.429ns|       0|           0
  t_clk_200_mmcm = PERIOD TIMEGRP         " |             |            |            |        |            
  infrastructure_inst_infrastructure_inst_c |             |            |            |        |            
  lk_200_mmcm" TS_sys_clk_n *         2 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_n = PERIOD TIMEGRP "sys_clk_n" | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
   100 MHz HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_epb_clk_in = PERIOD TIMEGRP "epb_clk_i | SETUP       |     6.818ns|     8.107ns|       0|           0
  n" 67 MHz HIGH 50%                        | HOLD        |     0.085ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for snap2in_adc_mkid_4x/snap2in_adc_mkid_4x/drdy_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|snap2in_adc_mkid_4x/snap2in_adc|      3.636ns|      2.334ns|      3.251ns|            0|            0|            0|         1876|
|_mkid_4x/drdy_clk              |             |             |             |             |             |             |             |
| snap2in_adc_mkid_4x/snap2in_ad|      3.636ns|      1.429ns|          N/A|            0|            0|            0|            0|
| c_mkid_4x/dcm_clk2x           |             |             |             |             |             |             |             |
| snap2in_adc_mkid_4x/snap2in_ad|      7.273ns|      6.502ns|          N/A|            0|            0|         1876|            0|
| c_mkid_4x/dcm_clk             |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_sys_clk_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_n                   |     10.000ns|      4.000ns|      2.858ns|            0|            0|            0|            0|
| TS_infrastructure_inst_infrast|      5.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| ructure_inst_clk_200_mmcm     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 4 secs 
Total CPU time to PAR completion (all processors): 2 mins 18 secs 

Peak Memory Usage:  1742 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file system.ncd



PAR done!
