<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: EZR32LG230F128R63_PRS Bit Fields</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<h1>EZR32LG230F128R63_PRS Bit Fields<br>
<small>
[<a class="el" href="group__EZR32LG230F128R63__BitFields.html">EZR32LG230F128R63 Bit Fields</a>]</small>
</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g2ab5f8a8f7976cfe780bb23fc7ca184d">_PRS_SWPULSE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gaa2b7d9ce7b1d07e4c577ed71ccb6159">_PRS_SWPULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g47e4c4568b630420def76b5f17c5604a">PRS_SWPULSE_CH0PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g4e0d36605d5bab8ceffaf0b5ed656cb8">_PRS_SWPULSE_CH0PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g842bcb3c30296ac18afca2b56a8ce6ab">_PRS_SWPULSE_CH0PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gd5c23b89db4226729382f2c44f1f49d9">_PRS_SWPULSE_CH0PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g59c9abf38131dd8c97d7001bf50fadff">PRS_SWPULSE_CH0PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH0PULSE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gcb8ece77849aa64e0543fed5af7779c3">PRS_SWPULSE_CH1PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g9e95394eb0ab7787b2079e907d22cd7b">_PRS_SWPULSE_CH1PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g0cd68f32e827c6a06a5aabb234be148c">_PRS_SWPULSE_CH1PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g6fb1b5120ea80441d41cb7b593bbc6ba">_PRS_SWPULSE_CH1PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gd15e33a50b951b6b6b281f7c80b82d6f">PRS_SWPULSE_CH1PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH1PULSE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g3cca3d9562632938beb49c44b0b77081">PRS_SWPULSE_CH2PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g61ebcad9414ce5a7cccaa54912d5d15a">_PRS_SWPULSE_CH2PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gfaa1e7e199925102d3c08a262db65e8a">_PRS_SWPULSE_CH2PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g4e9b8b736b62f53b0b5e12284e6ffe59">_PRS_SWPULSE_CH2PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g0d81a08359239371922eb240b8ce2951">PRS_SWPULSE_CH2PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH2PULSE_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g41a9bbbe23222308b559675c7081fd1a">PRS_SWPULSE_CH3PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g30f8a72bc3720526a9c812af478c288d">_PRS_SWPULSE_CH3PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g7e2f71181e478510ef883ada7e3cb174">_PRS_SWPULSE_CH3PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#ge6a1b90b929ad89379989173e5ce50fc">_PRS_SWPULSE_CH3PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g146e72d0dd1c912f9bec9f22fd02f5ff">PRS_SWPULSE_CH3PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH3PULSE_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g2b92f7540f22606be0ce8a9a1249df9a">PRS_SWPULSE_CH4PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gaa74f4f1a23b360bf4c38e898bcc06af">_PRS_SWPULSE_CH4PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc59ba7081d8c9a1631fcfa799827d260">_PRS_SWPULSE_CH4PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gee49a595c3008b4e21e37b82503d5b17">_PRS_SWPULSE_CH4PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g324fcd189c2692f4e0edc11147687d78">PRS_SWPULSE_CH4PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH4PULSE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g8af1a96b003a812f907cf7379c295bd8">PRS_SWPULSE_CH5PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g02696950de6c118d7dae5623e437f60a">_PRS_SWPULSE_CH5PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gb610ab5b4518d29d8e134d4adbedb120">_PRS_SWPULSE_CH5PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g7212eb33ce1712f0ec6c6fbfde7f8a80">_PRS_SWPULSE_CH5PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g9b791a69eaff5dce5b38b6289cb3e328">PRS_SWPULSE_CH5PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH5PULSE_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g66a317e3ab52a8a601ee98c66e5e206e">PRS_SWPULSE_CH6PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g6c85db0f109c2f075a42ca0adba0b1ed">_PRS_SWPULSE_CH6PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g9c1ea01ae7735a53cc1bb26c5d195a3f">_PRS_SWPULSE_CH6PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g464c565d0d27084570a0edf57989ad1e">_PRS_SWPULSE_CH6PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gb302495ea9f047914b2a2dd54510793f">PRS_SWPULSE_CH6PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH6PULSE_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g0c2b61da7ac772efdac69b0f560c4352">PRS_SWPULSE_CH7PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc1cc2e1007a52ec7380b5e0c7b757221">_PRS_SWPULSE_CH7PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g55dba15ff54e6c30f0d92e5509204539">_PRS_SWPULSE_CH7PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gbcc4430bf73addfce0442cda61c96df5">_PRS_SWPULSE_CH7PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#ge3786f9adf9a989bd6819bd2030a6a3a">PRS_SWPULSE_CH7PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH7PULSE_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g6104c157400956e2ee17984eded576e3">PRS_SWPULSE_CH8PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#ga6d02b6b849d43f2f65505435b731ae5">_PRS_SWPULSE_CH8PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g14905a3b566d3d6e73dcceb76bbc123c">_PRS_SWPULSE_CH8PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g81f687f2ff4a396290306467fa0df042">_PRS_SWPULSE_CH8PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gb656e64c2bcaa65a73681f26913de5f5">PRS_SWPULSE_CH8PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH8PULSE_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g0738021f3d9389efd033f018da57dd2d">PRS_SWPULSE_CH9PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g686f543e4248801c4024f61dee4ba3b3">_PRS_SWPULSE_CH9PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g1185d0a95505629c8694e9eff454383d">_PRS_SWPULSE_CH9PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g10112a40c450eed09230d951d45ed2e1">_PRS_SWPULSE_CH9PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g031ede66bd244ec574146d0074ac3492">PRS_SWPULSE_CH9PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH9PULSE_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#geb407a2b2522f27ff0bb27ef3b76add5">PRS_SWPULSE_CH10PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g83b36c430d289df769a9e6dd84475654">_PRS_SWPULSE_CH10PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gf8fc0ef360721e057fdf8cbc63e16ef5">_PRS_SWPULSE_CH10PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g2ee0557efbc425626108ef78cf21c6e9">_PRS_SWPULSE_CH10PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g813bb386de1f0d1171e876168b062ce1">PRS_SWPULSE_CH10PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH10PULSE_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g4ed4caf472f0ee5c713ffa040071dd79">PRS_SWPULSE_CH11PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#ged102f4add93742335aae90c066dc9a5">_PRS_SWPULSE_CH11PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g371d319f06c04cc329b2c7064738a52a">_PRS_SWPULSE_CH11PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g5bdad3ba6ad401fb218ffa0d4d4bc36c">_PRS_SWPULSE_CH11PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g252a754edf62e7b0482552b4e733cf5c">PRS_SWPULSE_CH11PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH11PULSE_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gdeac54101aca47a17ecb61f9f559c811">_PRS_SWLEVEL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc733addf8455b38abfa0a2a0d4024e6a">_PRS_SWLEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g783f93f8907f806b06cdf20d4800e074">PRS_SWLEVEL_CH0LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g7e1f525b00b4466c77da8037b66b9bfb">_PRS_SWLEVEL_CH0LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g04e2e56f9003cd6ea6a51f9b802279be">_PRS_SWLEVEL_CH0LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc6b7a9be4702c70797b9beaa5ca4c283">_PRS_SWLEVEL_CH0LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g737949d3661a5f24fb60ce0f62759890">PRS_SWLEVEL_CH0LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH0LEVEL_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g1ce5b99f05e49d947a868dc4d49f5a4e">PRS_SWLEVEL_CH1LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gdf5f2ea0475476c63fd57a0ebf11e9e9">_PRS_SWLEVEL_CH1LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g9dfa84e502d8c90093045dc4793a1fc9">_PRS_SWLEVEL_CH1LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g844e86a2e412df19d7a21117c8e9fcef">_PRS_SWLEVEL_CH1LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g8ce1e40ca36c543e77c0b283f262e09c">PRS_SWLEVEL_CH1LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH1LEVEL_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g96661a8a2065b449ec1eda025dfa27c0">PRS_SWLEVEL_CH2LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gf65f960bbd86c57739bdf0deeb620f09">_PRS_SWLEVEL_CH2LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g4e0b67c62cf3144bf467e5fba6b557cd">_PRS_SWLEVEL_CH2LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g7c179bad8d4dd561922479b3d8ed0d6f">_PRS_SWLEVEL_CH2LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gb39ef1e79dd5c8a23adca1e36e074665">PRS_SWLEVEL_CH2LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH2LEVEL_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g7335db4897e7caeee27a9bd91e770a2a">PRS_SWLEVEL_CH3LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g02d4f17fbefe41a918193d77b639204c">_PRS_SWLEVEL_CH3LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g68d0c529d67fd21616d7bd4367e9ae8b">_PRS_SWLEVEL_CH3LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g0b2f85f931cde674fe2139df74b8f840">_PRS_SWLEVEL_CH3LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g1f153587e837f422b5e2f010cdf8c08e">PRS_SWLEVEL_CH3LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH3LEVEL_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g3c06a0b03a9e5932ca7217c6d0473100">PRS_SWLEVEL_CH4LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#ge697f1a4a5697bdf132b6a066a466fce">_PRS_SWLEVEL_CH4LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g755910355aa76170c5589f83878fcd39">_PRS_SWLEVEL_CH4LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gaad85954f2c83a803e102aac23334296">_PRS_SWLEVEL_CH4LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gb657ca23b04708c904d5aa4cb6126ab4">PRS_SWLEVEL_CH4LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH4LEVEL_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g7ddeb3dc42d98f99d6c20ac29cada48a">PRS_SWLEVEL_CH5LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gee124c5369b67c87897c23365a4cd849">_PRS_SWLEVEL_CH5LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g3e38417472f2356e5506d9d8b75aaa20">_PRS_SWLEVEL_CH5LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gb2149cd14b83aa5bfa019079ac037f89">_PRS_SWLEVEL_CH5LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc55e246cb0cf623393a186a98f9dd0c2">PRS_SWLEVEL_CH5LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH5LEVEL_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g8187051a392e3f370207cb601f47aba8">PRS_SWLEVEL_CH6LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gf434b3485e012b5060cafe2a0f55b3fd">_PRS_SWLEVEL_CH6LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gd30cb7f8c3f353d356f2b8e78be74ba3">_PRS_SWLEVEL_CH6LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g7b0954211a88e98d611ddb8f19416097">_PRS_SWLEVEL_CH6LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g4b7f68e8faacc547f2e3762052d75bae">PRS_SWLEVEL_CH6LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH6LEVEL_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gcf05d56765a4229befaef5922e69f7cc">PRS_SWLEVEL_CH7LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gce372f5c82e7ee1b8ea6d2d572eebe65">_PRS_SWLEVEL_CH7LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g8d14f6b406249e6d3f3e5347e9b59068">_PRS_SWLEVEL_CH7LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gb866117cfc610a81dd61e7b125fc94cf">_PRS_SWLEVEL_CH7LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g6e048213c0fabb89c251c72ec15b82dc">PRS_SWLEVEL_CH7LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH7LEVEL_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g0f2190b97b1ce83f18a6b3414fc877c6">PRS_SWLEVEL_CH8LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g7fd18ae76b8f7d918f7a1eb9cd4cfd47">_PRS_SWLEVEL_CH8LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g5a05fd9aea175e779ba9f7fc18991dd4">_PRS_SWLEVEL_CH8LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gfda15222a8bf8ec535798e5772ef4ed4">_PRS_SWLEVEL_CH8LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g5fe702ddafe72dd84665a525329233e4">PRS_SWLEVEL_CH8LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH8LEVEL_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gad052d41e895f5c12e4d037a748f23ef">PRS_SWLEVEL_CH9LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gedd9bfb182ee0ad1d783532742338909">_PRS_SWLEVEL_CH9LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g241325f8aef74c04865dab8073a36b15">_PRS_SWLEVEL_CH9LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g93244328aaaaf43b520dffef54128245">_PRS_SWLEVEL_CH9LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g06342d59809b381a80878248ea170314">PRS_SWLEVEL_CH9LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH9LEVEL_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g66a67893550a0e8c5a8e44b9869dbabb">PRS_SWLEVEL_CH10LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g601259f1d88895230bc7ee3f528ed16d">_PRS_SWLEVEL_CH10LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g5fe8718f0e28c3bc633e637a7d68269e">_PRS_SWLEVEL_CH10LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gb4abe8f0f880b26b2cb9fe3bf14040a9">_PRS_SWLEVEL_CH10LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g5d49a9ecbd6f1d1032a16e9432f094fe">PRS_SWLEVEL_CH10LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH10LEVEL_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc848d5f7a8920dc23af29c19736382e1">PRS_SWLEVEL_CH11LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g8e527093c75a8c70e834d1c641775aa9">_PRS_SWLEVEL_CH11LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g4db30802f4a505553181acc144410e74">_PRS_SWLEVEL_CH11LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gbbcb0437a5255ff8ae5c7665692e62ff">_PRS_SWLEVEL_CH11LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g1d41a409842ae9eaa88e85b886e80631">PRS_SWLEVEL_CH11LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH11LEVEL_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g1e83c5ae47256593785743f4d42763de">_PRS_ROUTE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g64486ed6fae30b45aa7ec57d67d15169">_PRS_ROUTE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000070FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g3f61120a30423a724d8af82b69257bc7">PRS_ROUTE_CH0PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g4356b34aa52716c7992bbc92822f4afc">_PRS_ROUTE_CH0PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g6f7f1b631eed79ccb57e6db97dabba4c">_PRS_ROUTE_CH0PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g36185549aa55f90ffc5d1be4b1f55070">_PRS_ROUTE_CH0PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gd2e7100ea446add762a425e8da10bc74">PRS_ROUTE_CH0PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_CH0PEN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#ge8b31697fea92ed0bc2edc702c9a05b6">PRS_ROUTE_CH1PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gf67225d837a715d6909dd5b6ef5b909f">_PRS_ROUTE_CH1PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g70d4c4e9f65249cacffba14d6e1c0873">_PRS_ROUTE_CH1PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g86aafbf1fc6c280ce588b58ac238ec79">_PRS_ROUTE_CH1PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gba80fcc6a92be38d997755f274905e91">PRS_ROUTE_CH1PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_CH1PEN_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g63fb3666b52412b607b8bc97f5826e28">PRS_ROUTE_CH2PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g02f49463f08965bd1eebc1e37a554499">_PRS_ROUTE_CH2PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g72f460f61a3c0f7fe36560889be3e461">_PRS_ROUTE_CH2PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g5bb6b37032a75dfa14344700cb242f52">_PRS_ROUTE_CH2PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gd802b81aaeb5eed3596d479023f1c32f">PRS_ROUTE_CH2PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_CH2PEN_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc20136920d7cf658b0abed4cdb0f9b88">PRS_ROUTE_CH3PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g652d937d4b5526780fba5744cc715721">_PRS_ROUTE_CH3PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gb5aa692b84d8747fd35e321521761459">_PRS_ROUTE_CH3PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gd2d9dd5cf0a2df6169cf1636e18ac3e9">_PRS_ROUTE_CH3PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g78c8bd9b42ea804812fe15d8d1e50d40">PRS_ROUTE_CH3PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_CH3PEN_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#ga684e37a8d707e96714f435c2a0b0f0d">_PRS_ROUTE_LOCATION_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g636b0a9717b29e21fdca4506a035e716">_PRS_ROUTE_LOCATION_MASK</a>&nbsp;&nbsp;&nbsp;0x700UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#geb71905fd8099e5a32fdd3d26e534645">_PRS_ROUTE_LOCATION_LOC0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g2f67dfc89c4905dd45a7a84f64a6a66c">_PRS_ROUTE_LOCATION_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g24eb54c3e0163a588cce78e873ade5d6">_PRS_ROUTE_LOCATION_LOC1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g8112336819b53dad39f7fc9acbb25022">PRS_ROUTE_LOCATION_LOC0</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_LOCATION_LOC0 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g18ad5742e8a8d0c5d62d1d358cb0eb4d">PRS_ROUTE_LOCATION_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_LOCATION_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g1e057b612c46538b6bc03a03f6fb7e32">PRS_ROUTE_LOCATION_LOC1</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_LOCATION_LOC1 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gd0a563709dfb1b119309ee4476564f22">_PRS_CH_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g85de3354323cef7c3f39dd63cde6147e">_PRS_CH_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x133F0007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g817be6803fe7800cd03ca4c4170bf159">_PRS_CH_CTRL_SIGSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g2d36c8c56174e5db5abcbc04c1141597">_PRS_CH_CTRL_SIGSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x7UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gfd6e16c30eaef4e96c8d7e71ec5159aa">_PRS_CH_CTRL_SIGSEL_VCMPOUT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g2c82c33152490e72c09ac999d0267560">_PRS_CH_CTRL_SIGSEL_ACMP0OUT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g4a1d8da2f8f31659665f6cd8cdcade08">_PRS_CH_CTRL_SIGSEL_ACMP1OUT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g019a140a4dbd6c501b5fdf25c2c71f31">_PRS_CH_CTRL_SIGSEL_DAC0CH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gde59af93301160d6983e3d33c4a1b9bc">_PRS_CH_CTRL_SIGSEL_ADC0SINGLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gbecc60d3aa93e7332d5a78ffcbca4dd2">_PRS_CH_CTRL_SIGSEL_USARTRF0IRTX</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc6956bebcb2e0b1db6f5349f75c2ce94">_PRS_CH_CTRL_SIGSEL_TIMER0UF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gde959fb85e9b57478c3b40fd66257c32">_PRS_CH_CTRL_SIGSEL_TIMER1UF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gacb7e6d8aa611cd65d169a1ff2c51f14">_PRS_CH_CTRL_SIGSEL_TIMER2UF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc8fde0b5beb43a11feec6118284634e9">_PRS_CH_CTRL_SIGSEL_TIMER3UF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#geb8f8caf167447c839438c779007b5d4">_PRS_CH_CTRL_SIGSEL_RTCOF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gd789e86b470c18c1a8a36562110bf303">_PRS_CH_CTRL_SIGSEL_GPIOPIN0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gaf281e92ef88b7833594c1cb6c53cb9b">_PRS_CH_CTRL_SIGSEL_GPIOPIN8</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc12152fec491236dab291a6ef51f1899">_PRS_CH_CTRL_SIGSEL_LETIMER0CH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g79a089a075d4dc5ab71c63d34f2525ad">_PRS_CH_CTRL_SIGSEL_BURTCOF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gd960a2738c5d785a4ff081f6d19ad442">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gea456f2f541faca2af62c744fcc7ad6b">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES8</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gbdafb5c21eda810bfa98ce05620c465f">_PRS_CH_CTRL_SIGSEL_LESENSEDEC0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g903fa3206aa02d7b95130920b00a2428">_PRS_CH_CTRL_SIGSEL_DAC0CH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#ged456e3f5392833177c4e1311f05cae3">_PRS_CH_CTRL_SIGSEL_ADC0SCAN</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g33064428adba625ca1e8319cdd49df13">_PRS_CH_CTRL_SIGSEL_USARTRF0TXC</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g7fbcb0f847bb09ff758fcfed19f7a31c">_PRS_CH_CTRL_SIGSEL_USART1TXC</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g1ab3c2e8ec9a3e3d9921d2dae634c88f">_PRS_CH_CTRL_SIGSEL_USART2TXC</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gfbbd8baa929834533ff8911a936b5664">_PRS_CH_CTRL_SIGSEL_TIMER0OF</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g79452f30afc24153299fbadc093238cc">_PRS_CH_CTRL_SIGSEL_TIMER1OF</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g4f347ba792b9ef7c9bf26e5c40c05103">_PRS_CH_CTRL_SIGSEL_TIMER2OF</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gb6014c27112c80441d6fde3dd4fb88b5">_PRS_CH_CTRL_SIGSEL_TIMER3OF</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g3ca9c6b45f6c8513dd5c2e361f0e7e32">_PRS_CH_CTRL_SIGSEL_RTCCOMP0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g09bafd2f28d10b72d921213a1ba29b5e">_PRS_CH_CTRL_SIGSEL_UART0TXC</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g1f323eb25340efedef0f01b21bc4996f">_PRS_CH_CTRL_SIGSEL_UART1TXC</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g62ba89281fe564ca60163575fa56250d">_PRS_CH_CTRL_SIGSEL_GPIOPIN1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g1205b2cd1f7614bf3fa8bea2e8275493">_PRS_CH_CTRL_SIGSEL_GPIOPIN9</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g0d55a74aa646e816e3771aeca0851712">_PRS_CH_CTRL_SIGSEL_LETIMER0CH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc16608445e3083af631bd5b94418dc68">_PRS_CH_CTRL_SIGSEL_BURTCCOMP0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g0659b332957e93544b55cc0454051dce">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc711f100c95c9be159cd253dcc8b5fd6">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES9</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g9be446dcfdec69bccb20276a66ee040f">_PRS_CH_CTRL_SIGSEL_LESENSEDEC1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g878458f8b833128a7e427f500cc359ec">_PRS_CH_CTRL_SIGSEL_USARTRF0RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g8794a820dc227b6feaca4b542e599eca">_PRS_CH_CTRL_SIGSEL_USART1RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g157d92b462420e73e58a34bcf08b36ad">_PRS_CH_CTRL_SIGSEL_USART2RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g517322cdcac75fead5ebef0212dec852">_PRS_CH_CTRL_SIGSEL_TIMER0CC0</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g6b866f2d2ff9d86f3fe30f236b2fc751">_PRS_CH_CTRL_SIGSEL_TIMER1CC0</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g4474b23e8a09d2824fa8e6ff443cca6f">_PRS_CH_CTRL_SIGSEL_TIMER2CC0</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g345e7486ed96f2870805731f25d6f664">_PRS_CH_CTRL_SIGSEL_TIMER3CC0</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gd7dd59df4e6c1639a7ffe35730ededc5">_PRS_CH_CTRL_SIGSEL_RTCCOMP1</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g810941478bb297303654bf532a41e9ae">_PRS_CH_CTRL_SIGSEL_UART0RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g98688b6c41f15c6a64feb7b0d5d070bf">_PRS_CH_CTRL_SIGSEL_UART1RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc36735a7b6bd5a214aba6bdd8a11bcdf">_PRS_CH_CTRL_SIGSEL_GPIOPIN2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g6a5060e31c8356ad0c0bfb527252bd27">_PRS_CH_CTRL_SIGSEL_GPIOPIN10</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g7799035c2215cdd461ad495863ca966f">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g51c02ac714569112247376e37d310846">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES10</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gfe735f28d1bb4879596c2448fce1125a">_PRS_CH_CTRL_SIGSEL_LESENSEDEC2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gb61a70a13feff6c60b0a310c746d32ee">_PRS_CH_CTRL_SIGSEL_TIMER0CC1</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g5c7a68a182d7a9ece383be54d8648f8a">_PRS_CH_CTRL_SIGSEL_TIMER1CC1</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g5f5e19fd16d344bb298efae39d4ba27f">_PRS_CH_CTRL_SIGSEL_TIMER2CC1</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g0b1c99cf13c8534ed5dbf8bbc3bf80c0">_PRS_CH_CTRL_SIGSEL_TIMER3CC1</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g620f1569a580419059b5dad61647256e">_PRS_CH_CTRL_SIGSEL_GPIOPIN3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gb5a087428ba5be2c49e2aa52ded4a903">_PRS_CH_CTRL_SIGSEL_GPIOPIN11</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#ga37eb83e85d1c98c5596bc1ff7935269">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gaf5bd9d931cf4e4b2b05d681b502ff86">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES11</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gdcacfa3e28e5a1519e96b97f8ce548d2">_PRS_CH_CTRL_SIGSEL_TIMER0CC2</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g4d840218244c71f9990a7b1cb933118c">_PRS_CH_CTRL_SIGSEL_TIMER1CC2</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g5b263b8539983e78b950448d59b47e80">_PRS_CH_CTRL_SIGSEL_TIMER2CC2</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g3a88f66d0fc1490fbe6f8e12a94cfecb">_PRS_CH_CTRL_SIGSEL_TIMER3CC2</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gd7254eaacfaf503763af51c1e2fca241">_PRS_CH_CTRL_SIGSEL_GPIOPIN4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g3a90004974156984e962e104f6e8cc71">_PRS_CH_CTRL_SIGSEL_GPIOPIN12</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#ge35a71a8c3c207c2b6bf1f9a191bf317">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#geb8096d6c16bd4afdff50cc79ca777ed">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES12</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gafe90797830caf0f7732f673abf35e84">_PRS_CH_CTRL_SIGSEL_GPIOPIN5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gb1ec6280c56b4427758246813cecaa8a">_PRS_CH_CTRL_SIGSEL_GPIOPIN13</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g4e57b800985e449e3d8908803ae795d9">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g5abf972f9423d374364123f7a3616d49">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES13</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gefd05b068b8572e50ab8a75d257d7171">_PRS_CH_CTRL_SIGSEL_GPIOPIN6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g3443f38c54796d23752e6b343f834e67">_PRS_CH_CTRL_SIGSEL_GPIOPIN14</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g97eb5527c38d71423ed87e1b92c7a702">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gfa3f300bbbf1e3023e3c48da92255b11">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES14</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g85abc8e7f195ea48967d5ad5192bef8d">_PRS_CH_CTRL_SIGSEL_GPIOPIN7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#ga449617edffa499c5ef643278e66678e">_PRS_CH_CTRL_SIGSEL_GPIOPIN15</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g3490019298e9a04b0f285ddb7e1f11d9">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g76e8419a2174759abfe0303f6ed248bc">_PRS_CH_CTRL_SIGSEL_LESENSESCANRES15</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gfad22584b9290fd2fee23a77dcb7c1e1">PRS_CH_CTRL_SIGSEL_VCMPOUT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_VCMPOUT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g46050fa44c14c795482bbbafa8f651d7">PRS_CH_CTRL_SIGSEL_ACMP0OUT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ACMP0OUT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gb4670228867dae2a57090349e5953f6a">PRS_CH_CTRL_SIGSEL_ACMP1OUT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ACMP1OUT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g5c9966bf93e3eaaf2ab8de0fd3f407d8">PRS_CH_CTRL_SIGSEL_DAC0CH0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_DAC0CH0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g76718c370048a716ff13d54d52663070">PRS_CH_CTRL_SIGSEL_ADC0SINGLE</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ADC0SINGLE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc8883ce537c3190e4a9917e0348df408">PRS_CH_CTRL_SIGSEL_USARTRF0IRTX</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USARTRF0IRTX &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc00a17f59ef3f6d91d2cd82eee43fa9e">PRS_CH_CTRL_SIGSEL_TIMER0UF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0UF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g76697c35948199a2b5723766f30a7ff4">PRS_CH_CTRL_SIGSEL_TIMER1UF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1UF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g9d269d617f430b617cd75d0074000e11">PRS_CH_CTRL_SIGSEL_TIMER2UF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2UF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g05bc4065fcf1fa72747d5c8fb39e002c">PRS_CH_CTRL_SIGSEL_TIMER3UF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER3UF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g140f067bc546484319a76f78719d990a">PRS_CH_CTRL_SIGSEL_RTCOF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCOF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gb6f6a7d871d54759467f1e0c01a38673">PRS_CH_CTRL_SIGSEL_GPIOPIN0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g4ae8335ac21ca1108f7815acdbb40763">PRS_CH_CTRL_SIGSEL_GPIOPIN8</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN8 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gfbe9a18d73b9fe974ce7629d82bbbe12">PRS_CH_CTRL_SIGSEL_LETIMER0CH0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LETIMER0CH0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g43088a86ff9636f7c9792cb7480d6e1c">PRS_CH_CTRL_SIGSEL_BURTCOF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_BURTCOF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gb6a6ff1dabcf4940f1fc5ca564f55fc4">PRS_CH_CTRL_SIGSEL_LESENSESCANRES0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g1e4d29bf561c5e75c58dd29ef48a15b5">PRS_CH_CTRL_SIGSEL_LESENSESCANRES8</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES8 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gd1464e4ebe5a35aeeff0e5a3438ca594">PRS_CH_CTRL_SIGSEL_LESENSEDEC0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSEDEC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g02f80ca8f45bf7f47414121eae0fe4c9">PRS_CH_CTRL_SIGSEL_DAC0CH1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_DAC0CH1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#ga01dc9a580cd2247f2531d74a5ae873a">PRS_CH_CTRL_SIGSEL_ADC0SCAN</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ADC0SCAN &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g66e56501be2de265fffc8720aab24d38">PRS_CH_CTRL_SIGSEL_USARTRF0TXC</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USARTRF0TXC &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g45ac7f5fe630e31d0dedd618997e0ba5">PRS_CH_CTRL_SIGSEL_USART1TXC</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART1TXC &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gcafe790788778cc25cdcb1e83af48ddf">PRS_CH_CTRL_SIGSEL_USART2TXC</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART2TXC &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gbe6b925ab91893d157b089831fbfc4f5">PRS_CH_CTRL_SIGSEL_TIMER0OF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0OF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc635883215a112e39e624392fc21fd78">PRS_CH_CTRL_SIGSEL_TIMER1OF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1OF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g7fa4ff5d16769425f5ad0d508dcc64e6">PRS_CH_CTRL_SIGSEL_TIMER2OF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2OF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc863a4ed65bba542d4a8fa68e0277710">PRS_CH_CTRL_SIGSEL_TIMER3OF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER3OF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gee3cfedbe8f8290a6a155dde00d64271">PRS_CH_CTRL_SIGSEL_RTCCOMP0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCCOMP0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gf9eb72ca413f933616ee000711edffe3">PRS_CH_CTRL_SIGSEL_UART0TXC</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_UART0TXC &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g494610ad3b07b353367268888fec52be">PRS_CH_CTRL_SIGSEL_UART1TXC</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_UART1TXC &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gbe2a84e58f2ece064455df1da505a869">PRS_CH_CTRL_SIGSEL_GPIOPIN1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gca7c21155f7362490bfd8f5179d65756">PRS_CH_CTRL_SIGSEL_GPIOPIN9</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN9 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gec3c3fd79a616885c6f974bfb91abf35">PRS_CH_CTRL_SIGSEL_LETIMER0CH1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LETIMER0CH1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g4ed971e4b2c47a88d83844b54e503435">PRS_CH_CTRL_SIGSEL_BURTCCOMP0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_BURTCCOMP0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g34e6a5d7b5abb27dc9ae7d424dea53d6">PRS_CH_CTRL_SIGSEL_LESENSESCANRES1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g329f3c24a94e83c1a8e3e959bc5c3618">PRS_CH_CTRL_SIGSEL_LESENSESCANRES9</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES9 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g1adeb3e0b8051d37b0e18f20dab4bc6d">PRS_CH_CTRL_SIGSEL_LESENSEDEC1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSEDEC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g7ae2511eb73604c713a16b1499fbacd7">PRS_CH_CTRL_SIGSEL_USARTRF0RXDATAV</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USARTRF0RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g9e52ef2ab07b5a42867fa7ee668fbaea">PRS_CH_CTRL_SIGSEL_USART1RXDATAV</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART1RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g9758b17df503801b7de6611ba4b61f67">PRS_CH_CTRL_SIGSEL_USART2RXDATAV</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART2RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g4b693798cc1c8a7021363f0effcd01ca">PRS_CH_CTRL_SIGSEL_TIMER0CC0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g46c95072a414f26fefc78bfe1d6066f5">PRS_CH_CTRL_SIGSEL_TIMER1CC0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g5556d34ac0419bc5137cac1ee7582b58">PRS_CH_CTRL_SIGSEL_TIMER2CC0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g166c7b15ef5ab00de6bae1773abfa731">PRS_CH_CTRL_SIGSEL_TIMER3CC0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER3CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#ga12c443c22224ec74189055ca25339c2">PRS_CH_CTRL_SIGSEL_RTCCOMP1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCCOMP1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g81998b8acbc9ffac652d645bc66d5e48">PRS_CH_CTRL_SIGSEL_UART0RXDATAV</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_UART0RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g39cdac08edea079f6ba747123df8bea5">PRS_CH_CTRL_SIGSEL_UART1RXDATAV</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_UART1RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gd00494ce69289141b10e3fc7fe3fe80c">PRS_CH_CTRL_SIGSEL_GPIOPIN2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g3367ef8a287e62d6ec0d701a86b95e87">PRS_CH_CTRL_SIGSEL_GPIOPIN10</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN10 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gadff0ad454b159b39b6db20d32bf600f">PRS_CH_CTRL_SIGSEL_LESENSESCANRES2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g52e5716031e34b83ab6886d116f53c12">PRS_CH_CTRL_SIGSEL_LESENSESCANRES10</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES10 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#ga358faf3fcd8a8f47762a7c7d1ce79f8">PRS_CH_CTRL_SIGSEL_LESENSEDEC2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSEDEC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g7f42a9a994ad3ca7f824701c8667082f">PRS_CH_CTRL_SIGSEL_TIMER0CC1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#ga87f446fa919df5e8f398c13ae31500c">PRS_CH_CTRL_SIGSEL_TIMER1CC1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gd36124b5af63366f5241322af2f4cc14">PRS_CH_CTRL_SIGSEL_TIMER2CC1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc5ef09fac338cb330ed441be44b9119e">PRS_CH_CTRL_SIGSEL_TIMER3CC1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER3CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g3a4203b58cca23222507f906d9739874">PRS_CH_CTRL_SIGSEL_GPIOPIN3</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN3 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g10ebbc69abadd60e34bea810dfd1a0e4">PRS_CH_CTRL_SIGSEL_GPIOPIN11</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN11 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g5ca1ac507559e9b720fbde443254eebc">PRS_CH_CTRL_SIGSEL_LESENSESCANRES3</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES3 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g329850c999590ed93619106993df80bf">PRS_CH_CTRL_SIGSEL_LESENSESCANRES11</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES11 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g3d25dd53bfb9b16fc587b030638b735d">PRS_CH_CTRL_SIGSEL_TIMER0CC2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g741779e211e24525b289c10710bc30eb">PRS_CH_CTRL_SIGSEL_TIMER1CC2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g152c929de79ff18b8f2edae2091880f7">PRS_CH_CTRL_SIGSEL_TIMER2CC2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g20086ce43c6413d168c9d7dc8c742887">PRS_CH_CTRL_SIGSEL_TIMER3CC2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER3CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g63c695f10b4f4fb227b8e856b20ac7e4">PRS_CH_CTRL_SIGSEL_GPIOPIN4</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN4 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g1c5b619600de181781c6a2f893b47e34">PRS_CH_CTRL_SIGSEL_GPIOPIN12</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN12 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g5834e9d3396f1deb50bb751a623eb6d0">PRS_CH_CTRL_SIGSEL_LESENSESCANRES4</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES4 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gfe4e9ef8f05b507ee837bcc86a493f6d">PRS_CH_CTRL_SIGSEL_LESENSESCANRES12</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES12 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g6f91ed1413c6360b29ad6ea7a7096a54">PRS_CH_CTRL_SIGSEL_GPIOPIN5</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN5 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc4bd15b44887f205d3e91c65c12eeab7">PRS_CH_CTRL_SIGSEL_GPIOPIN13</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN13 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g3b31029b428a973856e508e6e8fb4319">PRS_CH_CTRL_SIGSEL_LESENSESCANRES5</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES5 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g003bfb46365a6fd9c349b7e5c3f85d13">PRS_CH_CTRL_SIGSEL_LESENSESCANRES13</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES13 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g9f1505d7b6d54d1016f51e83ffbf7eb0">PRS_CH_CTRL_SIGSEL_GPIOPIN6</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN6 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g1c12066d18f663c7c7f5dddf35e112e1">PRS_CH_CTRL_SIGSEL_GPIOPIN14</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN14 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc0086d5309dce28a1a7ee00712f0c4ba">PRS_CH_CTRL_SIGSEL_LESENSESCANRES6</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES6 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g6a595042bebc146e6a247edc9d065a7a">PRS_CH_CTRL_SIGSEL_LESENSESCANRES14</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES14 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g41ed065e6745f25521f60466dbb95d55">PRS_CH_CTRL_SIGSEL_GPIOPIN7</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN7 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g7ad47b6e1d0def5858d962b19975432a">PRS_CH_CTRL_SIGSEL_GPIOPIN15</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN15 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g2e5b6f07947cd785196331f7f9038833">PRS_CH_CTRL_SIGSEL_LESENSESCANRES7</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES7 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g38f2a5c59270834dbea0638f97fbbb7d">PRS_CH_CTRL_SIGSEL_LESENSESCANRES15</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES15 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gdc44f7e0f59fa9d81e5589d77158c8e9">_PRS_CH_CTRL_SOURCESEL_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g3a7487965459eeccdd641d169bb1262a">_PRS_CH_CTRL_SOURCESEL_MASK</a>&nbsp;&nbsp;&nbsp;0x3F0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g2204a00ff1c3deb7d5cffd1dc37827ca">_PRS_CH_CTRL_SOURCESEL_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gac04fc5afdbc694f6196ec77cb3a3cf0">_PRS_CH_CTRL_SOURCESEL_VCMP</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gcfbdaffa34ca8ceebd5e38a262a68789">_PRS_CH_CTRL_SOURCESEL_ACMP0</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g3e18372135f5392a0b1115650cae068c">_PRS_CH_CTRL_SOURCESEL_ACMP1</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g6d8433a51665477a5e1da7f2a9e59589">_PRS_CH_CTRL_SOURCESEL_DAC0</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gac17b2021300eb950d03c6e6a3eeb7da">_PRS_CH_CTRL_SOURCESEL_ADC0</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#ge56d3c1dccb8db54b9b606a96d01153f">_PRS_CH_CTRL_SOURCESEL_USARTRF0</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gf51774c50e9c8813a7f33d7d903958ea">_PRS_CH_CTRL_SOURCESEL_USART1</a>&nbsp;&nbsp;&nbsp;0x00000011UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g5cf3d10a1684522a0fdfb8e476194f54">_PRS_CH_CTRL_SOURCESEL_USART2</a>&nbsp;&nbsp;&nbsp;0x00000012UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g122e8c2af23b8d1fa904fb8297ebf545">_PRS_CH_CTRL_SOURCESEL_TIMER0</a>&nbsp;&nbsp;&nbsp;0x0000001CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g8ca4873e3b294c8d19b18ff39e3ae02e">_PRS_CH_CTRL_SOURCESEL_TIMER1</a>&nbsp;&nbsp;&nbsp;0x0000001DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gbb9d09e4d2eb989f2dfdf20d50af99ec">_PRS_CH_CTRL_SOURCESEL_TIMER2</a>&nbsp;&nbsp;&nbsp;0x0000001EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gea8a947896458545182978eaddb4d5a5">_PRS_CH_CTRL_SOURCESEL_TIMER3</a>&nbsp;&nbsp;&nbsp;0x0000001FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gab56c4cb4d47dc8f42ee94b438c03e21">_PRS_CH_CTRL_SOURCESEL_RTC</a>&nbsp;&nbsp;&nbsp;0x00000028UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g181f35bad39e0aec1861d7e4903018f3">_PRS_CH_CTRL_SOURCESEL_UART0</a>&nbsp;&nbsp;&nbsp;0x00000029UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g50a9f2418fb5ee95c9c57b6f0dc1b24c">_PRS_CH_CTRL_SOURCESEL_UART1</a>&nbsp;&nbsp;&nbsp;0x0000002AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc98fdcefa552c264b4f59252863aaee1">_PRS_CH_CTRL_SOURCESEL_GPIOL</a>&nbsp;&nbsp;&nbsp;0x00000030UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g3948e0005fc96dca6230a67eacea6523">_PRS_CH_CTRL_SOURCESEL_GPIOH</a>&nbsp;&nbsp;&nbsp;0x00000031UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g6b206a02a3cf067b7a0799888cc113d0">_PRS_CH_CTRL_SOURCESEL_LETIMER0</a>&nbsp;&nbsp;&nbsp;0x00000034UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g855a4335735c0a39f5d3316f1ac4c9d5">_PRS_CH_CTRL_SOURCESEL_BURTC</a>&nbsp;&nbsp;&nbsp;0x00000037UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g3c829cc09c2b28c29c0ea40fa5e4a65a">_PRS_CH_CTRL_SOURCESEL_LESENSEL</a>&nbsp;&nbsp;&nbsp;0x00000039UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gcdd42e5e224678dbcc92587a3a9e6961">_PRS_CH_CTRL_SOURCESEL_LESENSEH</a>&nbsp;&nbsp;&nbsp;0x0000003AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g42237c021e6d8c226d48b94566e29f96">_PRS_CH_CTRL_SOURCESEL_LESENSED</a>&nbsp;&nbsp;&nbsp;0x0000003BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gf4257b6773dc3ee4b6e6ee7ffbe442a6">PRS_CH_CTRL_SOURCESEL_NONE</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_NONE &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#ga1d36d3bda3e26eebb0ca7e0f8ef4431">PRS_CH_CTRL_SOURCESEL_VCMP</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_VCMP &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g05455e41a92fc3aff80164a56d2bd718">PRS_CH_CTRL_SOURCESEL_ACMP0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ACMP0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g7c84d084b897a2c360a6a4d2e89ec508">PRS_CH_CTRL_SOURCESEL_ACMP1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ACMP1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g3c6ff7590e928750e1797d5f65b596db">PRS_CH_CTRL_SOURCESEL_DAC0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_DAC0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gda44d0d2ddc16c700c921a6ee21e1848">PRS_CH_CTRL_SOURCESEL_ADC0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ADC0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc16a08d607797fdb47b3aec57600f57c">PRS_CH_CTRL_SOURCESEL_USARTRF0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_USARTRF0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g346f1839f8e8941f5cd5ec6dba8bfb76">PRS_CH_CTRL_SOURCESEL_USART1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_USART1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g99bdba414fafb40bc19d93e9ef0c415e">PRS_CH_CTRL_SOURCESEL_USART2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_USART2 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g946819b2e4a99179651f73fe66970720">PRS_CH_CTRL_SOURCESEL_TIMER0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc18dfc8f91faff990d0ab4c595486683">PRS_CH_CTRL_SOURCESEL_TIMER1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g0f314e0b519cd758640418e878daa58a">PRS_CH_CTRL_SOURCESEL_TIMER2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER2 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g925b3c2d464702fb929b4f8bac8c4381">PRS_CH_CTRL_SOURCESEL_TIMER3</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER3 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gba99b54c693295c2a0363bda375c06d1">PRS_CH_CTRL_SOURCESEL_RTC</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_RTC &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gc2ec759665d5f1477d8e84a0c9c70ccb">PRS_CH_CTRL_SOURCESEL_UART0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_UART0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g74b78a957a5c4bdcf99a08562b478baf">PRS_CH_CTRL_SOURCESEL_UART1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_UART1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gd9935e476e6fc2f0eae913cdda1506c9">PRS_CH_CTRL_SOURCESEL_GPIOL</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_GPIOL &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g0044f19dcfb01574337fd4e05147270e">PRS_CH_CTRL_SOURCESEL_GPIOH</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_GPIOH &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gfe7a5daff8b2db424b6b805bba97996f">PRS_CH_CTRL_SOURCESEL_LETIMER0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_LETIMER0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g193ead996806463e0e15164ecef7ce1a">PRS_CH_CTRL_SOURCESEL_BURTC</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_BURTC &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g64f8bb79e1afeedb01e60ea0441cdd1a">PRS_CH_CTRL_SOURCESEL_LESENSEL</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_LESENSEL &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g9d0a68f3530b9da8d09540315a3c2e33">PRS_CH_CTRL_SOURCESEL_LESENSEH</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_LESENSEH &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g1d2dbc4fe9ba2a4edf6b99ff6b12c681">PRS_CH_CTRL_SOURCESEL_LESENSED</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_LESENSED &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g9d99ba164532805668cd6221917fe124">_PRS_CH_CTRL_EDSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g3c1affdd7e4f63baed3d8ad36909c818">_PRS_CH_CTRL_EDSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x3000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g0fa51602b5956dc3b3cb899ebc8e3db9">_PRS_CH_CTRL_EDSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g5ee943aba476b82808bdf0ef2c5fe188">_PRS_CH_CTRL_EDSEL_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g75cea2dacf6fdcba0e93046fd1487cbe">_PRS_CH_CTRL_EDSEL_POSEDGE</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gfe887098478fa2690a439693870ea844">_PRS_CH_CTRL_EDSEL_NEGEDGE</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g4f1380bfca76aba7f0b33399582cb977">_PRS_CH_CTRL_EDSEL_BOTHEDGES</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g1f8c411b984a791a0378b87496555291">PRS_CH_CTRL_EDSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_DEFAULT &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gd2e8f3971f911576d36121fc2fa50fcb">PRS_CH_CTRL_EDSEL_OFF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_OFF &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g629937c225db1e00a996bbba5bc0dfa9">PRS_CH_CTRL_EDSEL_POSEDGE</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_POSEDGE &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g03fd7be0967b8ad13fc5251643a0c2a6">PRS_CH_CTRL_EDSEL_NEGEDGE</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_NEGEDGE &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g9ed74f2cef37af34d0d919470497afc7">PRS_CH_CTRL_EDSEL_BOTHEDGES</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_BOTHEDGES &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g776bf2cd206588212b9e638163017e47">PRS_CH_CTRL_ASYNC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g7c298433ecf665c32d77ae355eacb451">_PRS_CH_CTRL_ASYNC_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g30c73fb349043fcd019f17558f692c0b">_PRS_CH_CTRL_ASYNC_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#gbc8419e019664888ca2822d992e51350">_PRS_CH_CTRL_ASYNC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG230F128R63__PRS__BitFields.html#g11857e54b77535a319cc7916ed4816e8">PRS_CH_CTRL_ASYNC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_ASYNC_DEFAULT &lt;&lt; 28)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="gbc8419e019664888ca2822d992e51350"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_ASYNC_DEFAULT" ref="gbc8419e019664888ca2822d992e51350" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_ASYNC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02037">2037</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g30c73fb349043fcd019f17558f692c0b"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_ASYNC_MASK" ref="g30c73fb349043fcd019f17558f692c0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_ASYNC_MASK&nbsp;&nbsp;&nbsp;0x10000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_ASYNC 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02036">2036</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c298433ecf665c32d77ae355eacb451"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_ASYNC_SHIFT" ref="g7c298433ecf665c32d77ae355eacb451" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_ASYNC_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_ASYNC 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02035">2035</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4f1380bfca76aba7f0b33399582cb977"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_EDSEL_BOTHEDGES" ref="g4f1380bfca76aba7f0b33399582cb977" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_BOTHEDGES&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BOTHEDGES for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02028">2028</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g0fa51602b5956dc3b3cb899ebc8e3db9"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_EDSEL_DEFAULT" ref="g0fa51602b5956dc3b3cb899ebc8e3db9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02024">2024</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c1affdd7e4f63baed3d8ad36909c818"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_EDSEL_MASK" ref="g3c1affdd7e4f63baed3d8ad36909c818" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_MASK&nbsp;&nbsp;&nbsp;0x3000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_EDSEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02023">2023</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe887098478fa2690a439693870ea844"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_EDSEL_NEGEDGE" ref="gfe887098478fa2690a439693870ea844" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_NEGEDGE&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NEGEDGE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02027">2027</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ee943aba476b82808bdf0ef2c5fe188"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_EDSEL_OFF" ref="g5ee943aba476b82808bdf0ef2c5fe188" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_OFF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OFF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02025">2025</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g75cea2dacf6fdcba0e93046fd1487cbe"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_EDSEL_POSEDGE" ref="g75cea2dacf6fdcba0e93046fd1487cbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_POSEDGE&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode POSEDGE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02026">2026</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d99ba164532805668cd6221917fe124"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_EDSEL_SHIFT" ref="g9d99ba164532805668cd6221917fe124" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_EDSEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02022">2022</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g85de3354323cef7c3f39dd63cde6147e"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_MASK" ref="g85de3354323cef7c3f39dd63cde6147e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_MASK&nbsp;&nbsp;&nbsp;0x133F0007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01811">1811</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd0a563709dfb1b119309ee4476564f22"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_RESETVALUE" ref="gd0a563709dfb1b119309ee4476564f22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01810">1810</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g2c82c33152490e72c09ac999d0267560"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_ACMP0OUT" ref="g2c82c33152490e72c09ac999d0267560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_ACMP0OUT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ACMP0OUT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01815">1815</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4a1d8da2f8f31659665f6cd8cdcade08"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_ACMP1OUT" ref="g4a1d8da2f8f31659665f6cd8cdcade08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_ACMP1OUT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ACMP1OUT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01816">1816</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ged456e3f5392833177c4e1311f05cae3"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_ADC0SCAN" ref="ged456e3f5392833177c4e1311f05cae3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_ADC0SCAN&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ADC0SCAN for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01833">1833</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gde59af93301160d6983e3d33c4a1b9bc"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_ADC0SINGLE" ref="gde59af93301160d6983e3d33c4a1b9bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_ADC0SINGLE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ADC0SINGLE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01818">1818</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc16608445e3083af631bd5b94418dc68"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_BURTCCOMP0" ref="gc16608445e3083af631bd5b94418dc68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_BURTCCOMP0&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BURTCCOMP0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01847">1847</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g79a089a075d4dc5ab71c63d34f2525ad"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_BURTCOF" ref="g79a089a075d4dc5ab71c63d34f2525ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_BURTCOF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BURTCOF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01828">1828</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g019a140a4dbd6c501b5fdf25c2c71f31"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_DAC0CH0" ref="g019a140a4dbd6c501b5fdf25c2c71f31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_DAC0CH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DAC0CH0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01817">1817</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g903fa3206aa02d7b95130920b00a2428"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_DAC0CH1" ref="g903fa3206aa02d7b95130920b00a2428" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_DAC0CH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DAC0CH1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01832">1832</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd789e86b470c18c1a8a36562110bf303"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN0" ref="gd789e86b470c18c1a8a36562110bf303" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01825">1825</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g62ba89281fe564ca60163575fa56250d"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN1" ref="g62ba89281fe564ca60163575fa56250d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01844">1844</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a5060e31c8356ad0c0bfb527252bd27"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN10" ref="g6a5060e31c8356ad0c0bfb527252bd27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN10&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN10 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01862">1862</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb5a087428ba5be2c49e2aa52ded4a903"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN11" ref="gb5a087428ba5be2c49e2aa52ded4a903" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN11&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN11 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01871">1871</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a90004974156984e962e104f6e8cc71"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN12" ref="g3a90004974156984e962e104f6e8cc71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN12&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN12 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01879">1879</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb1ec6280c56b4427758246813cecaa8a"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN13" ref="gb1ec6280c56b4427758246813cecaa8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN13&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN13 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01883">1883</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3443f38c54796d23752e6b343f834e67"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN14" ref="g3443f38c54796d23752e6b343f834e67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN14&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN14 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01887">1887</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ga449617edffa499c5ef643278e66678e"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN15" ref="ga449617edffa499c5ef643278e66678e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN15&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN15 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01891">1891</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc36735a7b6bd5a214aba6bdd8a11bcdf"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN2" ref="gc36735a7b6bd5a214aba6bdd8a11bcdf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01861">1861</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g620f1569a580419059b5dad61647256e"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN3" ref="g620f1569a580419059b5dad61647256e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN3 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01870">1870</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7254eaacfaf503763af51c1e2fca241"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN4" ref="gd7254eaacfaf503763af51c1e2fca241" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN4 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01878">1878</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gafe90797830caf0f7732f673abf35e84"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN5" ref="gafe90797830caf0f7732f673abf35e84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN5 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01882">1882</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gefd05b068b8572e50ab8a75d257d7171"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN6" ref="gefd05b068b8572e50ab8a75d257d7171" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN6 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01886">1886</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g85abc8e7f195ea48967d5ad5192bef8d"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN7" ref="g85abc8e7f195ea48967d5ad5192bef8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN7 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01890">1890</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf281e92ef88b7833594c1cb6c53cb9b"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN8" ref="gaf281e92ef88b7833594c1cb6c53cb9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN8&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN8 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01826">1826</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1205b2cd1f7614bf3fa8bea2e8275493"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN9" ref="g1205b2cd1f7614bf3fa8bea2e8275493" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN9&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN9 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01845">1845</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gbdafb5c21eda810bfa98ce05620c465f"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LESENSEDEC0" ref="gbdafb5c21eda810bfa98ce05620c465f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSEDEC0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSEDEC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01831">1831</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9be446dcfdec69bccb20276a66ee040f"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LESENSEDEC1" ref="g9be446dcfdec69bccb20276a66ee040f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSEDEC1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSEDEC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01850">1850</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe735f28d1bb4879596c2448fce1125a"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LESENSEDEC2" ref="gfe735f28d1bb4879596c2448fce1125a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSEDEC2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSEDEC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01865">1865</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd960a2738c5d785a4ff081f6d19ad442"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LESENSESCANRES0" ref="gd960a2738c5d785a4ff081f6d19ad442" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSESCANRES0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01829">1829</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g0659b332957e93544b55cc0454051dce"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LESENSESCANRES1" ref="g0659b332957e93544b55cc0454051dce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSESCANRES1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01848">1848</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g51c02ac714569112247376e37d310846"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LESENSESCANRES10" ref="g51c02ac714569112247376e37d310846" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES10&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSESCANRES10 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01864">1864</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf5bd9d931cf4e4b2b05d681b502ff86"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LESENSESCANRES11" ref="gaf5bd9d931cf4e4b2b05d681b502ff86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES11&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSESCANRES11 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01873">1873</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="geb8096d6c16bd4afdff50cc79ca777ed"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LESENSESCANRES12" ref="geb8096d6c16bd4afdff50cc79ca777ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES12&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSESCANRES12 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01881">1881</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5abf972f9423d374364123f7a3616d49"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LESENSESCANRES13" ref="g5abf972f9423d374364123f7a3616d49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES13&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSESCANRES13 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01885">1885</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gfa3f300bbbf1e3023e3c48da92255b11"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LESENSESCANRES14" ref="gfa3f300bbbf1e3023e3c48da92255b11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES14&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSESCANRES14 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01889">1889</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g76e8419a2174759abfe0303f6ed248bc"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LESENSESCANRES15" ref="g76e8419a2174759abfe0303f6ed248bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES15&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSESCANRES15 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01893">1893</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7799035c2215cdd461ad495863ca966f"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LESENSESCANRES2" ref="g7799035c2215cdd461ad495863ca966f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSESCANRES2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01863">1863</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ga37eb83e85d1c98c5596bc1ff7935269"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LESENSESCANRES3" ref="ga37eb83e85d1c98c5596bc1ff7935269" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSESCANRES3 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01872">1872</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ge35a71a8c3c207c2b6bf1f9a191bf317"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LESENSESCANRES4" ref="ge35a71a8c3c207c2b6bf1f9a191bf317" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSESCANRES4 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01880">1880</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e57b800985e449e3d8908803ae795d9"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LESENSESCANRES5" ref="g4e57b800985e449e3d8908803ae795d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSESCANRES5 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01884">1884</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g97eb5527c38d71423ed87e1b92c7a702"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LESENSESCANRES6" ref="g97eb5527c38d71423ed87e1b92c7a702" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSESCANRES6 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01888">1888</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3490019298e9a04b0f285ddb7e1f11d9"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LESENSESCANRES7" ref="g3490019298e9a04b0f285ddb7e1f11d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSESCANRES7 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01892">1892</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gea456f2f541faca2af62c744fcc7ad6b"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LESENSESCANRES8" ref="gea456f2f541faca2af62c744fcc7ad6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES8&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSESCANRES8 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01830">1830</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc711f100c95c9be159cd253dcc8b5fd6"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LESENSESCANRES9" ref="gc711f100c95c9be159cd253dcc8b5fd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES9&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSESCANRES9 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01849">1849</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc12152fec491236dab291a6ef51f1899"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LETIMER0CH0" ref="gc12152fec491236dab291a6ef51f1899" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LETIMER0CH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LETIMER0CH0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01827">1827</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g0d55a74aa646e816e3771aeca0851712"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_LETIMER0CH1" ref="g0d55a74aa646e816e3771aeca0851712" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LETIMER0CH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LETIMER0CH1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01846">1846</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g2d36c8c56174e5db5abcbc04c1141597"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_MASK" ref="g2d36c8c56174e5db5abcbc04c1141597" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_MASK&nbsp;&nbsp;&nbsp;0x7UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_SIGSEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01813">1813</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3ca9c6b45f6c8513dd5c2e361f0e7e32"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_RTCCOMP0" ref="g3ca9c6b45f6c8513dd5c2e361f0e7e32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_RTCCOMP0&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RTCCOMP0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01841">1841</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7dd59df4e6c1639a7ffe35730ededc5"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_RTCCOMP1" ref="gd7dd59df4e6c1639a7ffe35730ededc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_RTCCOMP1&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RTCCOMP1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01858">1858</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="geb8f8caf167447c839438c779007b5d4"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_RTCOF" ref="geb8f8caf167447c839438c779007b5d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_RTCOF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RTCOF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01824">1824</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g817be6803fe7800cd03ca4c4170bf159"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_SHIFT" ref="g817be6803fe7800cd03ca4c4170bf159" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_SIGSEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01812">1812</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g517322cdcac75fead5ebef0212dec852"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER0CC0" ref="g517322cdcac75fead5ebef0212dec852" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC0&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01854">1854</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb61a70a13feff6c60b0a310c746d32ee"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER0CC1" ref="gb61a70a13feff6c60b0a310c746d32ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC1&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01866">1866</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gdcacfa3e28e5a1519e96b97f8ce548d2"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER0CC2" ref="gdcacfa3e28e5a1519e96b97f8ce548d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC2&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01874">1874</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gfbbd8baa929834533ff8911a936b5664"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER0OF" ref="gfbbd8baa929834533ff8911a936b5664" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0OF&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01837">1837</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc6956bebcb2e0b1db6f5349f75c2ce94"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER0UF" ref="gc6956bebcb2e0b1db6f5349f75c2ce94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0UF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01820">1820</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b866f2d2ff9d86f3fe30f236b2fc751"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER1CC0" ref="g6b866f2d2ff9d86f3fe30f236b2fc751" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC0&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01855">1855</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5c7a68a182d7a9ece383be54d8648f8a"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER1CC1" ref="g5c7a68a182d7a9ece383be54d8648f8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC1&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01867">1867</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4d840218244c71f9990a7b1cb933118c"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER1CC2" ref="g4d840218244c71f9990a7b1cb933118c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC2&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01875">1875</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g79452f30afc24153299fbadc093238cc"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER1OF" ref="g79452f30afc24153299fbadc093238cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1OF&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01838">1838</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gde959fb85e9b57478c3b40fd66257c32"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER1UF" ref="gde959fb85e9b57478c3b40fd66257c32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1UF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01821">1821</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4474b23e8a09d2824fa8e6ff443cca6f"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER2CC0" ref="g4474b23e8a09d2824fa8e6ff443cca6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER2CC0&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER2CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01856">1856</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f5e19fd16d344bb298efae39d4ba27f"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER2CC1" ref="g5f5e19fd16d344bb298efae39d4ba27f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER2CC1&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER2CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01868">1868</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b263b8539983e78b950448d59b47e80"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER2CC2" ref="g5b263b8539983e78b950448d59b47e80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER2CC2&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER2CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01876">1876</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4f347ba792b9ef7c9bf26e5c40c05103"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER2OF" ref="g4f347ba792b9ef7c9bf26e5c40c05103" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER2OF&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER2OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01839">1839</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gacb7e6d8aa611cd65d169a1ff2c51f14"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER2UF" ref="gacb7e6d8aa611cd65d169a1ff2c51f14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER2UF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER2UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01822">1822</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g345e7486ed96f2870805731f25d6f664"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER3CC0" ref="g345e7486ed96f2870805731f25d6f664" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER3CC0&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER3CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01857">1857</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b1c99cf13c8534ed5dbf8bbc3bf80c0"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER3CC1" ref="g0b1c99cf13c8534ed5dbf8bbc3bf80c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER3CC1&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER3CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01869">1869</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a88f66d0fc1490fbe6f8e12a94cfecb"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER3CC2" ref="g3a88f66d0fc1490fbe6f8e12a94cfecb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER3CC2&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER3CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01877">1877</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb6014c27112c80441d6fde3dd4fb88b5"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER3OF" ref="gb6014c27112c80441d6fde3dd4fb88b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER3OF&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER3OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01840">1840</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc8fde0b5beb43a11feec6118284634e9"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_TIMER3UF" ref="gc8fde0b5beb43a11feec6118284634e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER3UF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER3UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01823">1823</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g810941478bb297303654bf532a41e9ae"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_UART0RXDATAV" ref="g810941478bb297303654bf532a41e9ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_UART0RXDATAV&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode UART0RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01859">1859</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g09bafd2f28d10b72d921213a1ba29b5e"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_UART0TXC" ref="g09bafd2f28d10b72d921213a1ba29b5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_UART0TXC&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode UART0TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01842">1842</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g98688b6c41f15c6a64feb7b0d5d070bf"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_UART1RXDATAV" ref="g98688b6c41f15c6a64feb7b0d5d070bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_UART1RXDATAV&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode UART1RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01860">1860</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f323eb25340efedef0f01b21bc4996f"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_UART1TXC" ref="g1f323eb25340efedef0f01b21bc4996f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_UART1TXC&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode UART1TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01843">1843</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g8794a820dc227b6feaca4b542e599eca"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_USART1RXDATAV" ref="g8794a820dc227b6feaca4b542e599eca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART1RXDATAV&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART1RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01852">1852</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7fbcb0f847bb09ff758fcfed19f7a31c"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_USART1TXC" ref="g7fbcb0f847bb09ff758fcfed19f7a31c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART1TXC&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART1TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01835">1835</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g157d92b462420e73e58a34bcf08b36ad"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_USART2RXDATAV" ref="g157d92b462420e73e58a34bcf08b36ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART2RXDATAV&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART2RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01853">1853</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ab3c2e8ec9a3e3d9921d2dae634c88f"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_USART2TXC" ref="g1ab3c2e8ec9a3e3d9921d2dae634c88f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART2TXC&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART2TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01836">1836</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gbecc60d3aa93e7332d5a78ffcbca4dd2"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_USARTRF0IRTX" ref="gbecc60d3aa93e7332d5a78ffcbca4dd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USARTRF0IRTX&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USARTRF0IRTX for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01819">1819</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g878458f8b833128a7e427f500cc359ec"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_USARTRF0RXDATAV" ref="g878458f8b833128a7e427f500cc359ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USARTRF0RXDATAV&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USARTRF0RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01851">1851</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g33064428adba625ca1e8319cdd49df13"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_USARTRF0TXC" ref="g33064428adba625ca1e8319cdd49df13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USARTRF0TXC&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USARTRF0TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01834">1834</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd6e16c30eaef4e96c8d7e71ec5159aa"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SIGSEL_VCMPOUT" ref="gfd6e16c30eaef4e96c8d7e71ec5159aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_VCMPOUT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode VCMPOUT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01814">1814</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gcfbdaffa34ca8ceebd5e38a262a68789"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_ACMP0" ref="gcfbdaffa34ca8ceebd5e38a262a68789" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_ACMP0&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ACMP0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01978">1978</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3e18372135f5392a0b1115650cae068c"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_ACMP1" ref="g3e18372135f5392a0b1115650cae068c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_ACMP1&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ACMP1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01979">1979</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gac17b2021300eb950d03c6e6a3eeb7da"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_ADC0" ref="gac17b2021300eb950d03c6e6a3eeb7da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_ADC0&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ADC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01981">1981</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g855a4335735c0a39f5d3316f1ac4c9d5"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_BURTC" ref="g855a4335735c0a39f5d3316f1ac4c9d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_BURTC&nbsp;&nbsp;&nbsp;0x00000037UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BURTC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01995">1995</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g6d8433a51665477a5e1da7f2a9e59589"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_DAC0" ref="g6d8433a51665477a5e1da7f2a9e59589" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_DAC0&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DAC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01980">1980</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3948e0005fc96dca6230a67eacea6523"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_GPIOH" ref="g3948e0005fc96dca6230a67eacea6523" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_GPIOH&nbsp;&nbsp;&nbsp;0x00000031UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOH for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01993">1993</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc98fdcefa552c264b4f59252863aaee1"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_GPIOL" ref="gc98fdcefa552c264b4f59252863aaee1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_GPIOL&nbsp;&nbsp;&nbsp;0x00000030UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOL for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01992">1992</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g42237c021e6d8c226d48b94566e29f96"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_LESENSED" ref="g42237c021e6d8c226d48b94566e29f96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_LESENSED&nbsp;&nbsp;&nbsp;0x0000003BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSED for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01998">1998</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gcdd42e5e224678dbcc92587a3a9e6961"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_LESENSEH" ref="gcdd42e5e224678dbcc92587a3a9e6961" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_LESENSEH&nbsp;&nbsp;&nbsp;0x0000003AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSEH for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01997">1997</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c829cc09c2b28c29c0ea40fa5e4a65a"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_LESENSEL" ref="g3c829cc09c2b28c29c0ea40fa5e4a65a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_LESENSEL&nbsp;&nbsp;&nbsp;0x00000039UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSEL for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01996">1996</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b206a02a3cf067b7a0799888cc113d0"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_LETIMER0" ref="g6b206a02a3cf067b7a0799888cc113d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_LETIMER0&nbsp;&nbsp;&nbsp;0x00000034UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LETIMER0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01994">1994</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a7487965459eeccdd641d169bb1262a"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_MASK" ref="g3a7487965459eeccdd641d169bb1262a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_MASK&nbsp;&nbsp;&nbsp;0x3F0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_SOURCESEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01975">1975</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g2204a00ff1c3deb7d5cffd1dc37827ca"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_NONE" ref="g2204a00ff1c3deb7d5cffd1dc37827ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_NONE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NONE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01976">1976</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gab56c4cb4d47dc8f42ee94b438c03e21"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_RTC" ref="gab56c4cb4d47dc8f42ee94b438c03e21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_RTC&nbsp;&nbsp;&nbsp;0x00000028UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RTC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01989">1989</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc44f7e0f59fa9d81e5589d77158c8e9"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_SHIFT" ref="gdc44f7e0f59fa9d81e5589d77158c8e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_SOURCESEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01974">1974</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g122e8c2af23b8d1fa904fb8297ebf545"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_TIMER0" ref="g122e8c2af23b8d1fa904fb8297ebf545" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_TIMER0&nbsp;&nbsp;&nbsp;0x0000001CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01985">1985</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ca4873e3b294c8d19b18ff39e3ae02e"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_TIMER1" ref="g8ca4873e3b294c8d19b18ff39e3ae02e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_TIMER1&nbsp;&nbsp;&nbsp;0x0000001DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01986">1986</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb9d09e4d2eb989f2dfdf20d50af99ec"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_TIMER2" ref="gbb9d09e4d2eb989f2dfdf20d50af99ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_TIMER2&nbsp;&nbsp;&nbsp;0x0000001EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01987">1987</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gea8a947896458545182978eaddb4d5a5"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_TIMER3" ref="gea8a947896458545182978eaddb4d5a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_TIMER3&nbsp;&nbsp;&nbsp;0x0000001FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER3 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01988">1988</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g181f35bad39e0aec1861d7e4903018f3"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_UART0" ref="g181f35bad39e0aec1861d7e4903018f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_UART0&nbsp;&nbsp;&nbsp;0x00000029UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode UART0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01990">1990</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g50a9f2418fb5ee95c9c57b6f0dc1b24c"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_UART1" ref="g50a9f2418fb5ee95c9c57b6f0dc1b24c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_UART1&nbsp;&nbsp;&nbsp;0x0000002AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode UART1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01991">1991</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gf51774c50e9c8813a7f33d7d903958ea"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_USART1" ref="gf51774c50e9c8813a7f33d7d903958ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_USART1&nbsp;&nbsp;&nbsp;0x00000011UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01983">1983</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5cf3d10a1684522a0fdfb8e476194f54"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_USART2" ref="g5cf3d10a1684522a0fdfb8e476194f54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_USART2&nbsp;&nbsp;&nbsp;0x00000012UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01984">1984</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ge56d3c1dccb8db54b9b606a96d01153f"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_USARTRF0" ref="ge56d3c1dccb8db54b9b606a96d01153f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_USARTRF0&nbsp;&nbsp;&nbsp;0x00000010UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USARTRF0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01982">1982</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gac04fc5afdbc694f6196ec77cb3a3cf0"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_CH_CTRL_SOURCESEL_VCMP" ref="gac04fc5afdbc694f6196ec77cb3a3cf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_VCMP&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode VCMP for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01977">1977</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g36185549aa55f90ffc5d1be4b1f55070"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_ROUTE_CH0PEN_DEFAULT" ref="g36185549aa55f90ffc5d1be4b1f55070" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH0PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01783">1783</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f7f1b631eed79ccb57e6db97dabba4c"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_ROUTE_CH0PEN_MASK" ref="g6f7f1b631eed79ccb57e6db97dabba4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH0PEN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH0PEN 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01782">1782</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4356b34aa52716c7992bbc92822f4afc"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_ROUTE_CH0PEN_SHIFT" ref="g4356b34aa52716c7992bbc92822f4afc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH0PEN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH0PEN 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01781">1781</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g86aafbf1fc6c280ce588b58ac238ec79"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_ROUTE_CH1PEN_DEFAULT" ref="g86aafbf1fc6c280ce588b58ac238ec79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH1PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01788">1788</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g70d4c4e9f65249cacffba14d6e1c0873"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_ROUTE_CH1PEN_MASK" ref="g70d4c4e9f65249cacffba14d6e1c0873" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH1PEN_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH1PEN 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01787">1787</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gf67225d837a715d6909dd5b6ef5b909f"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_ROUTE_CH1PEN_SHIFT" ref="gf67225d837a715d6909dd5b6ef5b909f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH1PEN_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH1PEN 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01786">1786</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5bb6b37032a75dfa14344700cb242f52"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_ROUTE_CH2PEN_DEFAULT" ref="g5bb6b37032a75dfa14344700cb242f52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH2PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01793">1793</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g72f460f61a3c0f7fe36560889be3e461"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_ROUTE_CH2PEN_MASK" ref="g72f460f61a3c0f7fe36560889be3e461" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH2PEN_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH2PEN 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01792">1792</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g02f49463f08965bd1eebc1e37a554499"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_ROUTE_CH2PEN_SHIFT" ref="g02f49463f08965bd1eebc1e37a554499" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH2PEN_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH2PEN 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01791">1791</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2d9dd5cf0a2df6169cf1636e18ac3e9"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_ROUTE_CH3PEN_DEFAULT" ref="gd2d9dd5cf0a2df6169cf1636e18ac3e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH3PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01798">1798</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb5aa692b84d8747fd35e321521761459"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_ROUTE_CH3PEN_MASK" ref="gb5aa692b84d8747fd35e321521761459" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH3PEN_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH3PEN 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01797">1797</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g652d937d4b5526780fba5744cc715721"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_ROUTE_CH3PEN_SHIFT" ref="g652d937d4b5526780fba5744cc715721" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH3PEN_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH3PEN 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01796">1796</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f67dfc89c4905dd45a7a84f64a6a66c"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_ROUTE_LOCATION_DEFAULT" ref="g2f67dfc89c4905dd45a7a84f64a6a66c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_LOCATION_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01803">1803</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="geb71905fd8099e5a32fdd3d26e534645"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_ROUTE_LOCATION_LOC0" ref="geb71905fd8099e5a32fdd3d26e534645" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_LOCATION_LOC0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC0 for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01802">1802</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g24eb54c3e0163a588cce78e873ade5d6"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_ROUTE_LOCATION_LOC1" ref="g24eb54c3e0163a588cce78e873ade5d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_LOCATION_LOC1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC1 for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01804">1804</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g636b0a9717b29e21fdca4506a035e716"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_ROUTE_LOCATION_MASK" ref="g636b0a9717b29e21fdca4506a035e716" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_LOCATION_MASK&nbsp;&nbsp;&nbsp;0x700UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_LOCATION 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01801">1801</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ga684e37a8d707e96714f435c2a0b0f0d"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_ROUTE_LOCATION_SHIFT" ref="ga684e37a8d707e96714f435c2a0b0f0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_LOCATION_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_LOCATION 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01800">1800</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g64486ed6fae30b45aa7ec57d67d15169"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_ROUTE_MASK" ref="g64486ed6fae30b45aa7ec57d67d15169" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_MASK&nbsp;&nbsp;&nbsp;0x0000070FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01779">1779</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e83c5ae47256593785743f4d42763de"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_ROUTE_RESETVALUE" ref="g1e83c5ae47256593785743f4d42763de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01778">1778</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc6b7a9be4702c70797b9beaa5ca4c283"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH0LEVEL_DEFAULT" ref="gc6b7a9be4702c70797b9beaa5ca4c283" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH0LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01719">1719</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g04e2e56f9003cd6ea6a51f9b802279be"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH0LEVEL_MASK" ref="g04e2e56f9003cd6ea6a51f9b802279be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH0LEVEL_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH0LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01718">1718</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e1f525b00b4466c77da8037b66b9bfb"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH0LEVEL_SHIFT" ref="g7e1f525b00b4466c77da8037b66b9bfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH0LEVEL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH0LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01717">1717</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb4abe8f0f880b26b2cb9fe3bf14040a9"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH10LEVEL_DEFAULT" ref="gb4abe8f0f880b26b2cb9fe3bf14040a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH10LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01769">1769</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5fe8718f0e28c3bc633e637a7d68269e"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH10LEVEL_MASK" ref="g5fe8718f0e28c3bc633e637a7d68269e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH10LEVEL_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH10LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01768">1768</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g601259f1d88895230bc7ee3f528ed16d"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH10LEVEL_SHIFT" ref="g601259f1d88895230bc7ee3f528ed16d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH10LEVEL_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH10LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01767">1767</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gbbcb0437a5255ff8ae5c7665692e62ff"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH11LEVEL_DEFAULT" ref="gbbcb0437a5255ff8ae5c7665692e62ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH11LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01774">1774</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4db30802f4a505553181acc144410e74"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH11LEVEL_MASK" ref="g4db30802f4a505553181acc144410e74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH11LEVEL_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH11LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01773">1773</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e527093c75a8c70e834d1c641775aa9"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH11LEVEL_SHIFT" ref="g8e527093c75a8c70e834d1c641775aa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH11LEVEL_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH11LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01772">1772</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g844e86a2e412df19d7a21117c8e9fcef"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH1LEVEL_DEFAULT" ref="g844e86a2e412df19d7a21117c8e9fcef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH1LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01724">1724</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9dfa84e502d8c90093045dc4793a1fc9"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH1LEVEL_MASK" ref="g9dfa84e502d8c90093045dc4793a1fc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH1LEVEL_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH1LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01723">1723</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gdf5f2ea0475476c63fd57a0ebf11e9e9"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH1LEVEL_SHIFT" ref="gdf5f2ea0475476c63fd57a0ebf11e9e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH1LEVEL_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH1LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01722">1722</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c179bad8d4dd561922479b3d8ed0d6f"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH2LEVEL_DEFAULT" ref="g7c179bad8d4dd561922479b3d8ed0d6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH2LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01729">1729</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e0b67c62cf3144bf467e5fba6b557cd"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH2LEVEL_MASK" ref="g4e0b67c62cf3144bf467e5fba6b557cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH2LEVEL_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH2LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01728">1728</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gf65f960bbd86c57739bdf0deeb620f09"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH2LEVEL_SHIFT" ref="gf65f960bbd86c57739bdf0deeb620f09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH2LEVEL_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH2LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01727">1727</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b2f85f931cde674fe2139df74b8f840"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH3LEVEL_DEFAULT" ref="g0b2f85f931cde674fe2139df74b8f840" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH3LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01734">1734</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g68d0c529d67fd21616d7bd4367e9ae8b"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH3LEVEL_MASK" ref="g68d0c529d67fd21616d7bd4367e9ae8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH3LEVEL_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH3LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01733">1733</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g02d4f17fbefe41a918193d77b639204c"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH3LEVEL_SHIFT" ref="g02d4f17fbefe41a918193d77b639204c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH3LEVEL_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH3LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01732">1732</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gaad85954f2c83a803e102aac23334296"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH4LEVEL_DEFAULT" ref="gaad85954f2c83a803e102aac23334296" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH4LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01739">1739</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g755910355aa76170c5589f83878fcd39"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH4LEVEL_MASK" ref="g755910355aa76170c5589f83878fcd39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH4LEVEL_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH4LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01738">1738</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ge697f1a4a5697bdf132b6a066a466fce"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH4LEVEL_SHIFT" ref="ge697f1a4a5697bdf132b6a066a466fce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH4LEVEL_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH4LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01737">1737</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb2149cd14b83aa5bfa019079ac037f89"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH5LEVEL_DEFAULT" ref="gb2149cd14b83aa5bfa019079ac037f89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH5LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01744">1744</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3e38417472f2356e5506d9d8b75aaa20"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH5LEVEL_MASK" ref="g3e38417472f2356e5506d9d8b75aaa20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH5LEVEL_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH5LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01743">1743</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gee124c5369b67c87897c23365a4cd849"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH5LEVEL_SHIFT" ref="gee124c5369b67c87897c23365a4cd849" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH5LEVEL_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH5LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01742">1742</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b0954211a88e98d611ddb8f19416097"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH6LEVEL_DEFAULT" ref="g7b0954211a88e98d611ddb8f19416097" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH6LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01749">1749</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd30cb7f8c3f353d356f2b8e78be74ba3"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH6LEVEL_MASK" ref="gd30cb7f8c3f353d356f2b8e78be74ba3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH6LEVEL_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH6LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01748">1748</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gf434b3485e012b5060cafe2a0f55b3fd"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH6LEVEL_SHIFT" ref="gf434b3485e012b5060cafe2a0f55b3fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH6LEVEL_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH6LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01747">1747</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb866117cfc610a81dd61e7b125fc94cf"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH7LEVEL_DEFAULT" ref="gb866117cfc610a81dd61e7b125fc94cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH7LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01754">1754</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d14f6b406249e6d3f3e5347e9b59068"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH7LEVEL_MASK" ref="g8d14f6b406249e6d3f3e5347e9b59068" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH7LEVEL_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH7LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01753">1753</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gce372f5c82e7ee1b8ea6d2d572eebe65"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH7LEVEL_SHIFT" ref="gce372f5c82e7ee1b8ea6d2d572eebe65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH7LEVEL_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH7LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01752">1752</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gfda15222a8bf8ec535798e5772ef4ed4"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH8LEVEL_DEFAULT" ref="gfda15222a8bf8ec535798e5772ef4ed4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH8LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01759">1759</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a05fd9aea175e779ba9f7fc18991dd4"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH8LEVEL_MASK" ref="g5a05fd9aea175e779ba9f7fc18991dd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH8LEVEL_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH8LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01758">1758</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7fd18ae76b8f7d918f7a1eb9cd4cfd47"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH8LEVEL_SHIFT" ref="g7fd18ae76b8f7d918f7a1eb9cd4cfd47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH8LEVEL_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH8LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01757">1757</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g93244328aaaaf43b520dffef54128245"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH9LEVEL_DEFAULT" ref="g93244328aaaaf43b520dffef54128245" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH9LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01764">1764</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g241325f8aef74c04865dab8073a36b15"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH9LEVEL_MASK" ref="g241325f8aef74c04865dab8073a36b15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH9LEVEL_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH9LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01763">1763</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gedd9bfb182ee0ad1d783532742338909"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_CH9LEVEL_SHIFT" ref="gedd9bfb182ee0ad1d783532742338909" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH9LEVEL_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH9LEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01762">1762</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc733addf8455b38abfa0a2a0d4024e6a"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_MASK" ref="gc733addf8455b38abfa0a2a0d4024e6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01715">1715</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gdeac54101aca47a17ecb61f9f559c811"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWLEVEL_RESETVALUE" ref="gdeac54101aca47a17ecb61f9f559c811" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01714">1714</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd5c23b89db4226729382f2c44f1f49d9"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH0PULSE_DEFAULT" ref="gd5c23b89db4226729382f2c44f1f49d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH0PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01655">1655</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g842bcb3c30296ac18afca2b56a8ce6ab"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH0PULSE_MASK" ref="g842bcb3c30296ac18afca2b56a8ce6ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH0PULSE_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH0PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01654">1654</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e0d36605d5bab8ceffaf0b5ed656cb8"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH0PULSE_SHIFT" ref="g4e0d36605d5bab8ceffaf0b5ed656cb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH0PULSE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH0PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01653">1653</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g2ee0557efbc425626108ef78cf21c6e9"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH10PULSE_DEFAULT" ref="g2ee0557efbc425626108ef78cf21c6e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH10PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01705">1705</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gf8fc0ef360721e057fdf8cbc63e16ef5"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH10PULSE_MASK" ref="gf8fc0ef360721e057fdf8cbc63e16ef5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH10PULSE_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH10PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01704">1704</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g83b36c430d289df769a9e6dd84475654"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH10PULSE_SHIFT" ref="g83b36c430d289df769a9e6dd84475654" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH10PULSE_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH10PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01703">1703</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5bdad3ba6ad401fb218ffa0d4d4bc36c"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH11PULSE_DEFAULT" ref="g5bdad3ba6ad401fb218ffa0d4d4bc36c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH11PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01710">1710</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g371d319f06c04cc329b2c7064738a52a"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH11PULSE_MASK" ref="g371d319f06c04cc329b2c7064738a52a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH11PULSE_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH11PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01709">1709</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ged102f4add93742335aae90c066dc9a5"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH11PULSE_SHIFT" ref="ged102f4add93742335aae90c066dc9a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH11PULSE_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH11PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01708">1708</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g6fb1b5120ea80441d41cb7b593bbc6ba"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH1PULSE_DEFAULT" ref="g6fb1b5120ea80441d41cb7b593bbc6ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH1PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01660">1660</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g0cd68f32e827c6a06a5aabb234be148c"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH1PULSE_MASK" ref="g0cd68f32e827c6a06a5aabb234be148c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH1PULSE_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH1PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01659">1659</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9e95394eb0ab7787b2079e907d22cd7b"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH1PULSE_SHIFT" ref="g9e95394eb0ab7787b2079e907d22cd7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH1PULSE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH1PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01658">1658</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e9b8b736b62f53b0b5e12284e6ffe59"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH2PULSE_DEFAULT" ref="g4e9b8b736b62f53b0b5e12284e6ffe59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH2PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01665">1665</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gfaa1e7e199925102d3c08a262db65e8a"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH2PULSE_MASK" ref="gfaa1e7e199925102d3c08a262db65e8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH2PULSE_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH2PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01664">1664</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g61ebcad9414ce5a7cccaa54912d5d15a"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH2PULSE_SHIFT" ref="g61ebcad9414ce5a7cccaa54912d5d15a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH2PULSE_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH2PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01663">1663</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ge6a1b90b929ad89379989173e5ce50fc"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH3PULSE_DEFAULT" ref="ge6a1b90b929ad89379989173e5ce50fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH3PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01670">1670</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e2f71181e478510ef883ada7e3cb174"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH3PULSE_MASK" ref="g7e2f71181e478510ef883ada7e3cb174" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH3PULSE_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH3PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01669">1669</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g30f8a72bc3720526a9c812af478c288d"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH3PULSE_SHIFT" ref="g30f8a72bc3720526a9c812af478c288d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH3PULSE_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH3PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01668">1668</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gee49a595c3008b4e21e37b82503d5b17"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH4PULSE_DEFAULT" ref="gee49a595c3008b4e21e37b82503d5b17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH4PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01675">1675</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc59ba7081d8c9a1631fcfa799827d260"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH4PULSE_MASK" ref="gc59ba7081d8c9a1631fcfa799827d260" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH4PULSE_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH4PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01674">1674</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa74f4f1a23b360bf4c38e898bcc06af"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH4PULSE_SHIFT" ref="gaa74f4f1a23b360bf4c38e898bcc06af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH4PULSE_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH4PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01673">1673</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7212eb33ce1712f0ec6c6fbfde7f8a80"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH5PULSE_DEFAULT" ref="g7212eb33ce1712f0ec6c6fbfde7f8a80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH5PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01680">1680</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb610ab5b4518d29d8e134d4adbedb120"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH5PULSE_MASK" ref="gb610ab5b4518d29d8e134d4adbedb120" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH5PULSE_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH5PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01679">1679</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g02696950de6c118d7dae5623e437f60a"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH5PULSE_SHIFT" ref="g02696950de6c118d7dae5623e437f60a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH5PULSE_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH5PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01678">1678</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g464c565d0d27084570a0edf57989ad1e"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH6PULSE_DEFAULT" ref="g464c565d0d27084570a0edf57989ad1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH6PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01685">1685</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c1ea01ae7735a53cc1bb26c5d195a3f"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH6PULSE_MASK" ref="g9c1ea01ae7735a53cc1bb26c5d195a3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH6PULSE_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH6PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01684">1684</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g6c85db0f109c2f075a42ca0adba0b1ed"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH6PULSE_SHIFT" ref="g6c85db0f109c2f075a42ca0adba0b1ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH6PULSE_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH6PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01683">1683</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gbcc4430bf73addfce0442cda61c96df5"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH7PULSE_DEFAULT" ref="gbcc4430bf73addfce0442cda61c96df5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH7PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01690">1690</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g55dba15ff54e6c30f0d92e5509204539"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH7PULSE_MASK" ref="g55dba15ff54e6c30f0d92e5509204539" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH7PULSE_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH7PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01689">1689</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc1cc2e1007a52ec7380b5e0c7b757221"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH7PULSE_SHIFT" ref="gc1cc2e1007a52ec7380b5e0c7b757221" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH7PULSE_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH7PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01688">1688</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g81f687f2ff4a396290306467fa0df042"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH8PULSE_DEFAULT" ref="g81f687f2ff4a396290306467fa0df042" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH8PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01695">1695</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g14905a3b566d3d6e73dcceb76bbc123c"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH8PULSE_MASK" ref="g14905a3b566d3d6e73dcceb76bbc123c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH8PULSE_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH8PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01694">1694</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ga6d02b6b849d43f2f65505435b731ae5"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH8PULSE_SHIFT" ref="ga6d02b6b849d43f2f65505435b731ae5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH8PULSE_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH8PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01693">1693</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g10112a40c450eed09230d951d45ed2e1"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH9PULSE_DEFAULT" ref="g10112a40c450eed09230d951d45ed2e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH9PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01700">1700</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1185d0a95505629c8694e9eff454383d"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH9PULSE_MASK" ref="g1185d0a95505629c8694e9eff454383d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH9PULSE_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH9PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01699">1699</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g686f543e4248801c4024f61dee4ba3b3"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_CH9PULSE_SHIFT" ref="g686f543e4248801c4024f61dee4ba3b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH9PULSE_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH9PULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01698">1698</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa2b7d9ce7b1d07e4c577ed71ccb6159"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_MASK" ref="gaa2b7d9ce7b1d07e4c577ed71ccb6159" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01651">1651</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g2ab5f8a8f7976cfe780bb23fc7ca184d"></a><!-- doxytag: member="ezr32lg230f128r63.h::_PRS_SWPULSE_RESETVALUE" ref="g2ab5f8a8f7976cfe780bb23fc7ca184d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01650">1650</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g776bf2cd206588212b9e638163017e47"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_ASYNC" ref="g776bf2cd206588212b9e638163017e47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_ASYNC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Asynchronous reflex 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02034">2034</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g11857e54b77535a319cc7916ed4816e8"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_ASYNC_DEFAULT" ref="g11857e54b77535a319cc7916ed4816e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_ASYNC_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_ASYNC_DEFAULT &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02038">2038</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9ed74f2cef37af34d0d919470497afc7"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_EDSEL_BOTHEDGES" ref="g9ed74f2cef37af34d0d919470497afc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_BOTHEDGES&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_BOTHEDGES &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BOTHEDGES for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02033">2033</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f8c411b984a791a0378b87496555291"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_EDSEL_DEFAULT" ref="g1f8c411b984a791a0378b87496555291" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_DEFAULT &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02029">2029</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g03fd7be0967b8ad13fc5251643a0c2a6"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_EDSEL_NEGEDGE" ref="g03fd7be0967b8ad13fc5251643a0c2a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_NEGEDGE&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_NEGEDGE &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NEGEDGE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02032">2032</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2e8f3971f911576d36121fc2fa50fcb"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_EDSEL_OFF" ref="gd2e8f3971f911576d36121fc2fa50fcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_OFF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_OFF &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OFF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02030">2030</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g629937c225db1e00a996bbba5bc0dfa9"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_EDSEL_POSEDGE" ref="g629937c225db1e00a996bbba5bc0dfa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_POSEDGE&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_POSEDGE &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode POSEDGE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02031">2031</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g46050fa44c14c795482bbbafa8f651d7"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_ACMP0OUT" ref="g46050fa44c14c795482bbbafa8f651d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_ACMP0OUT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ACMP0OUT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ACMP0OUT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01895">1895</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb4670228867dae2a57090349e5953f6a"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_ACMP1OUT" ref="gb4670228867dae2a57090349e5953f6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_ACMP1OUT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ACMP1OUT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ACMP1OUT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01896">1896</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ga01dc9a580cd2247f2531d74a5ae873a"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_ADC0SCAN" ref="ga01dc9a580cd2247f2531d74a5ae873a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_ADC0SCAN&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ADC0SCAN &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ADC0SCAN for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01913">1913</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g76718c370048a716ff13d54d52663070"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_ADC0SINGLE" ref="g76718c370048a716ff13d54d52663070" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_ADC0SINGLE&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ADC0SINGLE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ADC0SINGLE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01898">1898</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ed971e4b2c47a88d83844b54e503435"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_BURTCCOMP0" ref="g4ed971e4b2c47a88d83844b54e503435" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_BURTCCOMP0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_BURTCCOMP0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BURTCCOMP0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01927">1927</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g43088a86ff9636f7c9792cb7480d6e1c"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_BURTCOF" ref="g43088a86ff9636f7c9792cb7480d6e1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_BURTCOF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_BURTCOF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BURTCOF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01908">1908</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5c9966bf93e3eaaf2ab8de0fd3f407d8"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_DAC0CH0" ref="g5c9966bf93e3eaaf2ab8de0fd3f407d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_DAC0CH0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_DAC0CH0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DAC0CH0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01897">1897</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g02f80ca8f45bf7f47414121eae0fe4c9"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_DAC0CH1" ref="g02f80ca8f45bf7f47414121eae0fe4c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_DAC0CH1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_DAC0CH1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DAC0CH1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01912">1912</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb6f6a7d871d54759467f1e0c01a38673"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN0" ref="gb6f6a7d871d54759467f1e0c01a38673" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01905">1905</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe2a84e58f2ece064455df1da505a869"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN1" ref="gbe2a84e58f2ece064455df1da505a869" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01924">1924</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3367ef8a287e62d6ec0d701a86b95e87"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN10" ref="g3367ef8a287e62d6ec0d701a86b95e87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN10&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN10 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN10 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01942">1942</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g10ebbc69abadd60e34bea810dfd1a0e4"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN11" ref="g10ebbc69abadd60e34bea810dfd1a0e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN11&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN11 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN11 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01951">1951</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c5b619600de181781c6a2f893b47e34"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN12" ref="g1c5b619600de181781c6a2f893b47e34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN12&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN12 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN12 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01959">1959</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc4bd15b44887f205d3e91c65c12eeab7"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN13" ref="gc4bd15b44887f205d3e91c65c12eeab7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN13&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN13 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN13 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01963">1963</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c12066d18f663c7c7f5dddf35e112e1"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN14" ref="g1c12066d18f663c7c7f5dddf35e112e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN14&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN14 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN14 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01967">1967</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ad47b6e1d0def5858d962b19975432a"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN15" ref="g7ad47b6e1d0def5858d962b19975432a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN15&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN15 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN15 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01971">1971</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd00494ce69289141b10e3fc7fe3fe80c"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN2" ref="gd00494ce69289141b10e3fc7fe3fe80c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01941">1941</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a4203b58cca23222507f906d9739874"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN3" ref="g3a4203b58cca23222507f906d9739874" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN3&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN3 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN3 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01950">1950</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g63c695f10b4f4fb227b8e856b20ac7e4"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN4" ref="g63c695f10b4f4fb227b8e856b20ac7e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN4&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN4 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN4 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01958">1958</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f91ed1413c6360b29ad6ea7a7096a54"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN5" ref="g6f91ed1413c6360b29ad6ea7a7096a54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN5&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN5 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN5 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01962">1962</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9f1505d7b6d54d1016f51e83ffbf7eb0"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN6" ref="g9f1505d7b6d54d1016f51e83ffbf7eb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN6&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN6 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN6 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01966">1966</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g41ed065e6745f25521f60466dbb95d55"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN7" ref="g41ed065e6745f25521f60466dbb95d55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN7&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN7 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN7 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01970">1970</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ae8335ac21ca1108f7815acdbb40763"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN8" ref="g4ae8335ac21ca1108f7815acdbb40763" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN8&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN8 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN8 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01906">1906</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gca7c21155f7362490bfd8f5179d65756"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN9" ref="gca7c21155f7362490bfd8f5179d65756" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN9&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN9 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN9 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01925">1925</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd1464e4ebe5a35aeeff0e5a3438ca594"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LESENSEDEC0" ref="gd1464e4ebe5a35aeeff0e5a3438ca594" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSEDEC0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSEDEC0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSEDEC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01911">1911</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1adeb3e0b8051d37b0e18f20dab4bc6d"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LESENSEDEC1" ref="g1adeb3e0b8051d37b0e18f20dab4bc6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSEDEC1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSEDEC1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSEDEC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01930">1930</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ga358faf3fcd8a8f47762a7c7d1ce79f8"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LESENSEDEC2" ref="ga358faf3fcd8a8f47762a7c7d1ce79f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSEDEC2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSEDEC2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSEDEC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01945">1945</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb6a6ff1dabcf4940f1fc5ca564f55fc4"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LESENSESCANRES0" ref="gb6a6ff1dabcf4940f1fc5ca564f55fc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSESCANRES0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01909">1909</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g34e6a5d7b5abb27dc9ae7d424dea53d6"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LESENSESCANRES1" ref="g34e6a5d7b5abb27dc9ae7d424dea53d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSESCANRES1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01928">1928</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g52e5716031e34b83ab6886d116f53c12"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LESENSESCANRES10" ref="g52e5716031e34b83ab6886d116f53c12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES10&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES10 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSESCANRES10 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01944">1944</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g329850c999590ed93619106993df80bf"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LESENSESCANRES11" ref="g329850c999590ed93619106993df80bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES11&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES11 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSESCANRES11 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01953">1953</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe4e9ef8f05b507ee837bcc86a493f6d"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LESENSESCANRES12" ref="gfe4e9ef8f05b507ee837bcc86a493f6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES12&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES12 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSESCANRES12 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01961">1961</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g003bfb46365a6fd9c349b7e5c3f85d13"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LESENSESCANRES13" ref="g003bfb46365a6fd9c349b7e5c3f85d13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES13&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES13 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSESCANRES13 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01965">1965</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a595042bebc146e6a247edc9d065a7a"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LESENSESCANRES14" ref="g6a595042bebc146e6a247edc9d065a7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES14&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES14 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSESCANRES14 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01969">1969</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g38f2a5c59270834dbea0638f97fbbb7d"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LESENSESCANRES15" ref="g38f2a5c59270834dbea0638f97fbbb7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES15&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES15 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSESCANRES15 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01973">1973</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gadff0ad454b159b39b6db20d32bf600f"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LESENSESCANRES2" ref="gadff0ad454b159b39b6db20d32bf600f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSESCANRES2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01943">1943</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ca1ac507559e9b720fbde443254eebc"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LESENSESCANRES3" ref="g5ca1ac507559e9b720fbde443254eebc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES3&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES3 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSESCANRES3 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01952">1952</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5834e9d3396f1deb50bb751a623eb6d0"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LESENSESCANRES4" ref="g5834e9d3396f1deb50bb751a623eb6d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES4&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES4 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSESCANRES4 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01960">1960</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3b31029b428a973856e508e6e8fb4319"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LESENSESCANRES5" ref="g3b31029b428a973856e508e6e8fb4319" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES5&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES5 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSESCANRES5 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01964">1964</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc0086d5309dce28a1a7ee00712f0c4ba"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LESENSESCANRES6" ref="gc0086d5309dce28a1a7ee00712f0c4ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES6&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES6 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSESCANRES6 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01968">1968</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g2e5b6f07947cd785196331f7f9038833"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LESENSESCANRES7" ref="g2e5b6f07947cd785196331f7f9038833" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES7&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES7 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSESCANRES7 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01972">1972</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e4d29bf561c5e75c58dd29ef48a15b5"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LESENSESCANRES8" ref="g1e4d29bf561c5e75c58dd29ef48a15b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES8&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES8 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSESCANRES8 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01910">1910</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g329f3c24a94e83c1a8e3e959bc5c3618"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LESENSESCANRES9" ref="g329f3c24a94e83c1a8e3e959bc5c3618" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES9&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LESENSESCANRES9 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSESCANRES9 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01929">1929</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gfbe9a18d73b9fe974ce7629d82bbbe12"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LETIMER0CH0" ref="gfbe9a18d73b9fe974ce7629d82bbbe12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LETIMER0CH0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LETIMER0CH0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LETIMER0CH0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01907">1907</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gec3c3fd79a616885c6f974bfb91abf35"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_LETIMER0CH1" ref="gec3c3fd79a616885c6f974bfb91abf35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LETIMER0CH1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LETIMER0CH1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LETIMER0CH1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01926">1926</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gee3cfedbe8f8290a6a155dde00d64271"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_RTCCOMP0" ref="gee3cfedbe8f8290a6a155dde00d64271" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_RTCCOMP0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCCOMP0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RTCCOMP0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01921">1921</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ga12c443c22224ec74189055ca25339c2"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_RTCCOMP1" ref="ga12c443c22224ec74189055ca25339c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_RTCCOMP1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCCOMP1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RTCCOMP1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01938">1938</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g140f067bc546484319a76f78719d990a"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_RTCOF" ref="g140f067bc546484319a76f78719d990a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_RTCOF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCOF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RTCOF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01904">1904</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4b693798cc1c8a7021363f0effcd01ca"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER0CC0" ref="g4b693798cc1c8a7021363f0effcd01ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0CC0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01934">1934</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7f42a9a994ad3ca7f824701c8667082f"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER0CC1" ref="g7f42a9a994ad3ca7f824701c8667082f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0CC1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01946">1946</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d25dd53bfb9b16fc587b030638b735d"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER0CC2" ref="g3d25dd53bfb9b16fc587b030638b735d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0CC2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01954">1954</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe6b925ab91893d157b089831fbfc4f5"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER0OF" ref="gbe6b925ab91893d157b089831fbfc4f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0OF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0OF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01917">1917</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc00a17f59ef3f6d91d2cd82eee43fa9e"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER0UF" ref="gc00a17f59ef3f6d91d2cd82eee43fa9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0UF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0UF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01900">1900</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g46c95072a414f26fefc78bfe1d6066f5"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER1CC0" ref="g46c95072a414f26fefc78bfe1d6066f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1CC0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01935">1935</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ga87f446fa919df5e8f398c13ae31500c"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER1CC1" ref="ga87f446fa919df5e8f398c13ae31500c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1CC1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01947">1947</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g741779e211e24525b289c10710bc30eb"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER1CC2" ref="g741779e211e24525b289c10710bc30eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1CC2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01955">1955</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc635883215a112e39e624392fc21fd78"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER1OF" ref="gc635883215a112e39e624392fc21fd78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1OF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1OF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01918">1918</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g76697c35948199a2b5723766f30a7ff4"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER1UF" ref="g76697c35948199a2b5723766f30a7ff4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1UF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1UF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01901">1901</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5556d34ac0419bc5137cac1ee7582b58"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER2CC0" ref="g5556d34ac0419bc5137cac1ee7582b58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER2CC0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2CC0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER2CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01936">1936</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd36124b5af63366f5241322af2f4cc14"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER2CC1" ref="gd36124b5af63366f5241322af2f4cc14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER2CC1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2CC1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER2CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01948">1948</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g152c929de79ff18b8f2edae2091880f7"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER2CC2" ref="g152c929de79ff18b8f2edae2091880f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER2CC2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2CC2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER2CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01956">1956</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7fa4ff5d16769425f5ad0d508dcc64e6"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER2OF" ref="g7fa4ff5d16769425f5ad0d508dcc64e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER2OF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2OF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER2OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01919">1919</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d269d617f430b617cd75d0074000e11"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER2UF" ref="g9d269d617f430b617cd75d0074000e11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER2UF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2UF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER2UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01902">1902</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g166c7b15ef5ab00de6bae1773abfa731"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER3CC0" ref="g166c7b15ef5ab00de6bae1773abfa731" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER3CC0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER3CC0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER3CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01937">1937</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc5ef09fac338cb330ed441be44b9119e"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER3CC1" ref="gc5ef09fac338cb330ed441be44b9119e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER3CC1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER3CC1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER3CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01949">1949</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g20086ce43c6413d168c9d7dc8c742887"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER3CC2" ref="g20086ce43c6413d168c9d7dc8c742887" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER3CC2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER3CC2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER3CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01957">1957</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc863a4ed65bba542d4a8fa68e0277710"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER3OF" ref="gc863a4ed65bba542d4a8fa68e0277710" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER3OF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER3OF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER3OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01920">1920</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g05bc4065fcf1fa72747d5c8fb39e002c"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_TIMER3UF" ref="g05bc4065fcf1fa72747d5c8fb39e002c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER3UF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER3UF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER3UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01903">1903</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g81998b8acbc9ffac652d645bc66d5e48"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_UART0RXDATAV" ref="g81998b8acbc9ffac652d645bc66d5e48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_UART0RXDATAV&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_UART0RXDATAV &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode UART0RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01939">1939</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9eb72ca413f933616ee000711edffe3"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_UART0TXC" ref="gf9eb72ca413f933616ee000711edffe3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_UART0TXC&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_UART0TXC &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode UART0TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01922">1922</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g39cdac08edea079f6ba747123df8bea5"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_UART1RXDATAV" ref="g39cdac08edea079f6ba747123df8bea5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_UART1RXDATAV&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_UART1RXDATAV &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode UART1RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01940">1940</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g494610ad3b07b353367268888fec52be"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_UART1TXC" ref="g494610ad3b07b353367268888fec52be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_UART1TXC&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_UART1TXC &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode UART1TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01923">1923</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9e52ef2ab07b5a42867fa7ee668fbaea"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_USART1RXDATAV" ref="g9e52ef2ab07b5a42867fa7ee668fbaea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART1RXDATAV&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART1RXDATAV &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART1RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01932">1932</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g45ac7f5fe630e31d0dedd618997e0ba5"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_USART1TXC" ref="g45ac7f5fe630e31d0dedd618997e0ba5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART1TXC&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART1TXC &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART1TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01915">1915</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9758b17df503801b7de6611ba4b61f67"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_USART2RXDATAV" ref="g9758b17df503801b7de6611ba4b61f67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART2RXDATAV&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART2RXDATAV &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART2RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01933">1933</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gcafe790788778cc25cdcb1e83af48ddf"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_USART2TXC" ref="gcafe790788778cc25cdcb1e83af48ddf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART2TXC&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART2TXC &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART2TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01916">1916</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc8883ce537c3190e4a9917e0348df408"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_USARTRF0IRTX" ref="gc8883ce537c3190e4a9917e0348df408" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USARTRF0IRTX&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USARTRF0IRTX &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USARTRF0IRTX for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01899">1899</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ae2511eb73604c713a16b1499fbacd7"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_USARTRF0RXDATAV" ref="g7ae2511eb73604c713a16b1499fbacd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USARTRF0RXDATAV&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USARTRF0RXDATAV &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USARTRF0RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01931">1931</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g66e56501be2de265fffc8720aab24d38"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_USARTRF0TXC" ref="g66e56501be2de265fffc8720aab24d38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USARTRF0TXC&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USARTRF0TXC &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USARTRF0TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01914">1914</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gfad22584b9290fd2fee23a77dcb7c1e1"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SIGSEL_VCMPOUT" ref="gfad22584b9290fd2fee23a77dcb7c1e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_VCMPOUT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_VCMPOUT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode VCMPOUT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01894">1894</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g05455e41a92fc3aff80164a56d2bd718"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_ACMP0" ref="g05455e41a92fc3aff80164a56d2bd718" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_ACMP0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ACMP0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ACMP0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02001">2001</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c84d084b897a2c360a6a4d2e89ec508"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_ACMP1" ref="g7c84d084b897a2c360a6a4d2e89ec508" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_ACMP1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ACMP1 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ACMP1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02002">2002</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gda44d0d2ddc16c700c921a6ee21e1848"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_ADC0" ref="gda44d0d2ddc16c700c921a6ee21e1848" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_ADC0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ADC0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ADC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02004">2004</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g193ead996806463e0e15164ecef7ce1a"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_BURTC" ref="g193ead996806463e0e15164ecef7ce1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_BURTC&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_BURTC &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BURTC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02018">2018</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c6ff7590e928750e1797d5f65b596db"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_DAC0" ref="g3c6ff7590e928750e1797d5f65b596db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_DAC0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_DAC0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DAC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02003">2003</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g0044f19dcfb01574337fd4e05147270e"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_GPIOH" ref="g0044f19dcfb01574337fd4e05147270e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_GPIOH&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_GPIOH &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOH for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02016">2016</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd9935e476e6fc2f0eae913cdda1506c9"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_GPIOL" ref="gd9935e476e6fc2f0eae913cdda1506c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_GPIOL&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_GPIOL &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOL for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02015">2015</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d2dbc4fe9ba2a4edf6b99ff6b12c681"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_LESENSED" ref="g1d2dbc4fe9ba2a4edf6b99ff6b12c681" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_LESENSED&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_LESENSED &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSED for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02021">2021</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d0a68f3530b9da8d09540315a3c2e33"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_LESENSEH" ref="g9d0a68f3530b9da8d09540315a3c2e33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_LESENSEH&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_LESENSEH &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSEH for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02020">2020</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g64f8bb79e1afeedb01e60ea0441cdd1a"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_LESENSEL" ref="g64f8bb79e1afeedb01e60ea0441cdd1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_LESENSEL&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_LESENSEL &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSEL for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02019">2019</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe7a5daff8b2db424b6b805bba97996f"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_LETIMER0" ref="gfe7a5daff8b2db424b6b805bba97996f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_LETIMER0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_LETIMER0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LETIMER0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02017">2017</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gf4257b6773dc3ee4b6e6ee7ffbe442a6"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_NONE" ref="gf4257b6773dc3ee4b6e6ee7ffbe442a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_NONE&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_NONE &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NONE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01999">1999</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gba99b54c693295c2a0363bda375c06d1"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_RTC" ref="gba99b54c693295c2a0363bda375c06d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_RTC&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_RTC &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RTC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02012">2012</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g946819b2e4a99179651f73fe66970720"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_TIMER0" ref="g946819b2e4a99179651f73fe66970720" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_TIMER0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02008">2008</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc18dfc8f91faff990d0ab4c595486683"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_TIMER1" ref="gc18dfc8f91faff990d0ab4c595486683" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_TIMER1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER1 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02009">2009</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f314e0b519cd758640418e878daa58a"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_TIMER2" ref="g0f314e0b519cd758640418e878daa58a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_TIMER2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER2 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02010">2010</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g925b3c2d464702fb929b4f8bac8c4381"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_TIMER3" ref="g925b3c2d464702fb929b4f8bac8c4381" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_TIMER3&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER3 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER3 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02011">2011</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc2ec759665d5f1477d8e84a0c9c70ccb"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_UART0" ref="gc2ec759665d5f1477d8e84a0c9c70ccb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_UART0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_UART0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode UART0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02013">2013</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g74b78a957a5c4bdcf99a08562b478baf"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_UART1" ref="g74b78a957a5c4bdcf99a08562b478baf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_UART1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_UART1 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode UART1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02014">2014</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g346f1839f8e8941f5cd5ec6dba8bfb76"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_USART1" ref="g346f1839f8e8941f5cd5ec6dba8bfb76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_USART1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_USART1 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02006">2006</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g99bdba414fafb40bc19d93e9ef0c415e"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_USART2" ref="g99bdba414fafb40bc19d93e9ef0c415e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_USART2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_USART2 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02007">2007</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc16a08d607797fdb47b3aec57600f57c"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_USARTRF0" ref="gc16a08d607797fdb47b3aec57600f57c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_USARTRF0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_USARTRF0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USARTRF0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02005">2005</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1d36d3bda3e26eebb0ca7e0f8ef4431"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_CH_CTRL_SOURCESEL_VCMP" ref="ga1d36d3bda3e26eebb0ca7e0f8ef4431" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_VCMP&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_VCMP &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode VCMP for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l02000">2000</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3f61120a30423a724d8af82b69257bc7"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_ROUTE_CH0PEN" ref="g3f61120a30423a724d8af82b69257bc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH0PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH0 Pin Enable 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01780">1780</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2e7100ea446add762a425e8da10bc74"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_ROUTE_CH0PEN_DEFAULT" ref="gd2e7100ea446add762a425e8da10bc74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH0PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_CH0PEN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01784">1784</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ge8b31697fea92ed0bc2edc702c9a05b6"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_ROUTE_CH1PEN" ref="ge8b31697fea92ed0bc2edc702c9a05b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH1PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH1 Pin Enable 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01785">1785</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gba80fcc6a92be38d997755f274905e91"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_ROUTE_CH1PEN_DEFAULT" ref="gba80fcc6a92be38d997755f274905e91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH1PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_CH1PEN_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01789">1789</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g63fb3666b52412b607b8bc97f5826e28"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_ROUTE_CH2PEN" ref="g63fb3666b52412b607b8bc97f5826e28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH2PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH2 Pin Enable 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01790">1790</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd802b81aaeb5eed3596d479023f1c32f"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_ROUTE_CH2PEN_DEFAULT" ref="gd802b81aaeb5eed3596d479023f1c32f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH2PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_CH2PEN_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01794">1794</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc20136920d7cf658b0abed4cdb0f9b88"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_ROUTE_CH3PEN" ref="gc20136920d7cf658b0abed4cdb0f9b88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH3PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH3 Pin Enable 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01795">1795</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g78c8bd9b42ea804812fe15d8d1e50d40"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_ROUTE_CH3PEN_DEFAULT" ref="g78c8bd9b42ea804812fe15d8d1e50d40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH3PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_CH3PEN_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01799">1799</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g18ad5742e8a8d0c5d62d1d358cb0eb4d"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_ROUTE_LOCATION_DEFAULT" ref="g18ad5742e8a8d0c5d62d1d358cb0eb4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_LOCATION_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_LOCATION_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01806">1806</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g8112336819b53dad39f7fc9acbb25022"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_ROUTE_LOCATION_LOC0" ref="g8112336819b53dad39f7fc9acbb25022" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_LOCATION_LOC0&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_LOCATION_LOC0 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC0 for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01805">1805</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e057b612c46538b6bc03a03f6fb7e32"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_ROUTE_LOCATION_LOC1" ref="g1e057b612c46538b6bc03a03f6fb7e32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_LOCATION_LOC1&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_LOCATION_LOC1 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC1 for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01807">1807</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g783f93f8907f806b06cdf20d4800e074"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH0LEVEL" ref="g783f93f8907f806b06cdf20d4800e074" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH0LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Software Level 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01716">1716</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g737949d3661a5f24fb60ce0f62759890"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH0LEVEL_DEFAULT" ref="g737949d3661a5f24fb60ce0f62759890" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH0LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH0LEVEL_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01720">1720</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g66a67893550a0e8c5a8e44b9869dbabb"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH10LEVEL" ref="g66a67893550a0e8c5a8e44b9869dbabb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH10LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 10 Software Level 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01766">1766</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d49a9ecbd6f1d1032a16e9432f094fe"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH10LEVEL_DEFAULT" ref="g5d49a9ecbd6f1d1032a16e9432f094fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH10LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH10LEVEL_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01770">1770</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc848d5f7a8920dc23af29c19736382e1"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH11LEVEL" ref="gc848d5f7a8920dc23af29c19736382e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH11LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 11 Software Level 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01771">1771</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d41a409842ae9eaa88e85b886e80631"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH11LEVEL_DEFAULT" ref="g1d41a409842ae9eaa88e85b886e80631" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH11LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH11LEVEL_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01775">1775</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ce5b99f05e49d947a868dc4d49f5a4e"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH1LEVEL" ref="g1ce5b99f05e49d947a868dc4d49f5a4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH1LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Software Level 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01721">1721</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ce1e40ca36c543e77c0b283f262e09c"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH1LEVEL_DEFAULT" ref="g8ce1e40ca36c543e77c0b283f262e09c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH1LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH1LEVEL_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01725">1725</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g96661a8a2065b449ec1eda025dfa27c0"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH2LEVEL" ref="g96661a8a2065b449ec1eda025dfa27c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH2LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Software Level 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01726">1726</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb39ef1e79dd5c8a23adca1e36e074665"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH2LEVEL_DEFAULT" ref="gb39ef1e79dd5c8a23adca1e36e074665" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH2LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH2LEVEL_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01730">1730</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7335db4897e7caeee27a9bd91e770a2a"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH3LEVEL" ref="g7335db4897e7caeee27a9bd91e770a2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH3LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Software Level 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01731">1731</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f153587e837f422b5e2f010cdf8c08e"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH3LEVEL_DEFAULT" ref="g1f153587e837f422b5e2f010cdf8c08e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH3LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH3LEVEL_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01735">1735</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c06a0b03a9e5932ca7217c6d0473100"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH4LEVEL" ref="g3c06a0b03a9e5932ca7217c6d0473100" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH4LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Software Level 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01736">1736</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb657ca23b04708c904d5aa4cb6126ab4"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH4LEVEL_DEFAULT" ref="gb657ca23b04708c904d5aa4cb6126ab4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH4LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH4LEVEL_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01740">1740</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ddeb3dc42d98f99d6c20ac29cada48a"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH5LEVEL" ref="g7ddeb3dc42d98f99d6c20ac29cada48a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH5LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Software Level 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01741">1741</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc55e246cb0cf623393a186a98f9dd0c2"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH5LEVEL_DEFAULT" ref="gc55e246cb0cf623393a186a98f9dd0c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH5LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH5LEVEL_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01745">1745</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g8187051a392e3f370207cb601f47aba8"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH6LEVEL" ref="g8187051a392e3f370207cb601f47aba8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH6LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 Software Level 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01746">1746</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4b7f68e8faacc547f2e3762052d75bae"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH6LEVEL_DEFAULT" ref="g4b7f68e8faacc547f2e3762052d75bae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH6LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH6LEVEL_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01750">1750</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf05d56765a4229befaef5922e69f7cc"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH7LEVEL" ref="gcf05d56765a4229befaef5922e69f7cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH7LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 Software Level 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01751">1751</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e048213c0fabb89c251c72ec15b82dc"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH7LEVEL_DEFAULT" ref="g6e048213c0fabb89c251c72ec15b82dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH7LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH7LEVEL_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01755">1755</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f2190b97b1ce83f18a6b3414fc877c6"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH8LEVEL" ref="g0f2190b97b1ce83f18a6b3414fc877c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH8LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 8 Software Level 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01756">1756</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5fe702ddafe72dd84665a525329233e4"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH8LEVEL_DEFAULT" ref="g5fe702ddafe72dd84665a525329233e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH8LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH8LEVEL_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01760">1760</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gad052d41e895f5c12e4d037a748f23ef"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH9LEVEL" ref="gad052d41e895f5c12e4d037a748f23ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH9LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 9 Software Level 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01761">1761</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g06342d59809b381a80878248ea170314"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWLEVEL_CH9LEVEL_DEFAULT" ref="g06342d59809b381a80878248ea170314" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH9LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH9LEVEL_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01765">1765</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g47e4c4568b630420def76b5f17c5604a"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH0PULSE" ref="g47e4c4568b630420def76b5f17c5604a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH0PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Pulse Generation 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01652">1652</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g59c9abf38131dd8c97d7001bf50fadff"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH0PULSE_DEFAULT" ref="g59c9abf38131dd8c97d7001bf50fadff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH0PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH0PULSE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01656">1656</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="geb407a2b2522f27ff0bb27ef3b76add5"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH10PULSE" ref="geb407a2b2522f27ff0bb27ef3b76add5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH10PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 10 Pulse Generation 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01702">1702</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g813bb386de1f0d1171e876168b062ce1"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH10PULSE_DEFAULT" ref="g813bb386de1f0d1171e876168b062ce1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH10PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH10PULSE_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01706">1706</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ed4caf472f0ee5c713ffa040071dd79"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH11PULSE" ref="g4ed4caf472f0ee5c713ffa040071dd79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH11PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 11 Pulse Generation 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01707">1707</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g252a754edf62e7b0482552b4e733cf5c"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH11PULSE_DEFAULT" ref="g252a754edf62e7b0482552b4e733cf5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH11PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH11PULSE_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01711">1711</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gcb8ece77849aa64e0543fed5af7779c3"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH1PULSE" ref="gcb8ece77849aa64e0543fed5af7779c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH1PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Pulse Generation 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01657">1657</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd15e33a50b951b6b6b281f7c80b82d6f"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH1PULSE_DEFAULT" ref="gd15e33a50b951b6b6b281f7c80b82d6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH1PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH1PULSE_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01661">1661</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3cca3d9562632938beb49c44b0b77081"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH2PULSE" ref="g3cca3d9562632938beb49c44b0b77081" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH2PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Pulse Generation 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01662">1662</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g0d81a08359239371922eb240b8ce2951"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH2PULSE_DEFAULT" ref="g0d81a08359239371922eb240b8ce2951" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH2PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH2PULSE_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01666">1666</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g41a9bbbe23222308b559675c7081fd1a"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH3PULSE" ref="g41a9bbbe23222308b559675c7081fd1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH3PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Pulse Generation 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01667">1667</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g146e72d0dd1c912f9bec9f22fd02f5ff"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH3PULSE_DEFAULT" ref="g146e72d0dd1c912f9bec9f22fd02f5ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH3PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH3PULSE_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01671">1671</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g2b92f7540f22606be0ce8a9a1249df9a"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH4PULSE" ref="g2b92f7540f22606be0ce8a9a1249df9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH4PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Pulse Generation 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01672">1672</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g324fcd189c2692f4e0edc11147687d78"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH4PULSE_DEFAULT" ref="g324fcd189c2692f4e0edc11147687d78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH4PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH4PULSE_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01676">1676</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g8af1a96b003a812f907cf7379c295bd8"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH5PULSE" ref="g8af1a96b003a812f907cf7379c295bd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH5PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Pulse Generation 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01677">1677</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b791a69eaff5dce5b38b6289cb3e328"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH5PULSE_DEFAULT" ref="g9b791a69eaff5dce5b38b6289cb3e328" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH5PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH5PULSE_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01681">1681</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g66a317e3ab52a8a601ee98c66e5e206e"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH6PULSE" ref="g66a317e3ab52a8a601ee98c66e5e206e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH6PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 Pulse Generation 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01682">1682</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb302495ea9f047914b2a2dd54510793f"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH6PULSE_DEFAULT" ref="gb302495ea9f047914b2a2dd54510793f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH6PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH6PULSE_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01686">1686</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g0c2b61da7ac772efdac69b0f560c4352"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH7PULSE" ref="g0c2b61da7ac772efdac69b0f560c4352" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH7PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 Pulse Generation 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01687">1687</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ge3786f9adf9a989bd6819bd2030a6a3a"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH7PULSE_DEFAULT" ref="ge3786f9adf9a989bd6819bd2030a6a3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH7PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH7PULSE_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01691">1691</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g6104c157400956e2ee17984eded576e3"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH8PULSE" ref="g6104c157400956e2ee17984eded576e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH8PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 8 Pulse Generation 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01692">1692</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb656e64c2bcaa65a73681f26913de5f5"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH8PULSE_DEFAULT" ref="gb656e64c2bcaa65a73681f26913de5f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH8PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH8PULSE_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01696">1696</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g0738021f3d9389efd033f018da57dd2d"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH9PULSE" ref="g0738021f3d9389efd033f018da57dd2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH9PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 9 Pulse Generation 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01697">1697</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g031ede66bd244ec574146d0074ac3492"></a><!-- doxytag: member="ezr32lg230f128r63.h::PRS_SWPULSE_CH9PULSE_DEFAULT" ref="g031ede66bd244ec574146d0074ac3492" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH9PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH9PULSE_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32lg230f128r63_8h-source.html#l01701">1701</a> of file <a class="el" href="ezr32lg230f128r63_8h-source.html">ezr32lg230f128r63.h</a>.
</div>
</div><p>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu May 28 06:12:08 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
