
*** Running vivado
    with args -log lab_freeRTOS_PMOD_AD1_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab_freeRTOS_PMOD_AD1_0_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
source lab_freeRTOS_PMOD_AD1_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/smr3765/Labs/freeRtos/3_IP_PMOD_AD1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/scratch/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top lab_freeRTOS_PMOD_AD1_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17807
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2715.980 ; gain = 0.000 ; free physical = 1099 ; free virtual = 11477
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab_freeRTOS_PMOD_AD1_0_0' [/scratch/smr3765/labs/lab_freeRTOS/lab_freeRTOS.gen/sources_1/bd/lab_freeRTOS/ip/lab_freeRTOS_PMOD_AD1_0_0/synth/lab_freeRTOS_PMOD_AD1_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PMOD_AD1_v1_0' declared at '/scratch/smr3765/labs/lab_freeRTOS/lab_freeRTOS.gen/sources_1/bd/lab_freeRTOS/ipshared/c36b/hdl/PMOD_AD1_v1_0.vhd:5' bound to instance 'U0' of component 'PMOD_AD1_v1_0' [/scratch/smr3765/labs/lab_freeRTOS/lab_freeRTOS.gen/sources_1/bd/lab_freeRTOS/ip/lab_freeRTOS_PMOD_AD1_0_0/synth/lab_freeRTOS_PMOD_AD1_0_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'PMOD_AD1_v1_0' [/scratch/smr3765/labs/lab_freeRTOS/lab_freeRTOS.gen/sources_1/bd/lab_freeRTOS/ipshared/c36b/hdl/PMOD_AD1_v1_0.vhd:53]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PMOD_AD1_v1_0_S00_AXI' declared at '/scratch/smr3765/labs/lab_freeRTOS/lab_freeRTOS.gen/sources_1/bd/lab_freeRTOS/ipshared/c36b/hdl/PMOD_AD1_v1_0_S00_AXI.vhd:7' bound to instance 'PMOD_AD1_v1_0_S00_AXI_inst' of component 'PMOD_AD1_v1_0_S00_AXI' [/scratch/smr3765/labs/lab_freeRTOS/lab_freeRTOS.gen/sources_1/bd/lab_freeRTOS/ipshared/c36b/hdl/PMOD_AD1_v1_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'PMOD_AD1_v1_0_S00_AXI' [/scratch/smr3765/labs/lab_freeRTOS/lab_freeRTOS.gen/sources_1/bd/lab_freeRTOS/ipshared/c36b/hdl/PMOD_AD1_v1_0_S00_AXI.vhd:92]
INFO: [Synth 8-226] default block is never used [/scratch/smr3765/labs/lab_freeRTOS/lab_freeRTOS.gen/sources_1/bd/lab_freeRTOS/ipshared/c36b/hdl/PMOD_AD1_v1_0_S00_AXI.vhd:228]
INFO: [Synth 8-226] default block is never used [/scratch/smr3765/labs/lab_freeRTOS/lab_freeRTOS.gen/sources_1/bd/lab_freeRTOS/ipshared/c36b/hdl/PMOD_AD1_v1_0_S00_AXI.vhd:358]
WARNING: [Synth 8-614] signal 'AdcData1' is read in the process but is not in the sensitivity list [/scratch/smr3765/labs/lab_freeRTOS/lab_freeRTOS.gen/sources_1/bd/lab_freeRTOS/ipshared/c36b/hdl/PMOD_AD1_v1_0_S00_AXI.vhd:353]
WARNING: [Synth 8-614] signal 'AdcData2' is read in the process but is not in the sensitivity list [/scratch/smr3765/labs/lab_freeRTOS/lab_freeRTOS.gen/sources_1/bd/lab_freeRTOS/ipshared/c36b/hdl/PMOD_AD1_v1_0_S00_AXI.vhd:353]
INFO: [Synth 8-256] done synthesizing module 'PMOD_AD1_v1_0_S00_AXI' (0#1) [/scratch/smr3765/labs/lab_freeRTOS/lab_freeRTOS.gen/sources_1/bd/lab_freeRTOS/ipshared/c36b/hdl/PMOD_AD1_v1_0_S00_AXI.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'PMOD_AD1_v1_0' (0#1) [/scratch/smr3765/labs/lab_freeRTOS/lab_freeRTOS.gen/sources_1/bd/lab_freeRTOS/ipshared/c36b/hdl/PMOD_AD1_v1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'lab_freeRTOS_PMOD_AD1_0_0' (0#1) [/scratch/smr3765/labs/lab_freeRTOS/lab_freeRTOS.gen/sources_1/bd/lab_freeRTOS/ip/lab_freeRTOS_PMOD_AD1_0_0/synth/lab_freeRTOS_PMOD_AD1_0_0.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [/scratch/smr3765/labs/lab_freeRTOS/lab_freeRTOS.gen/sources_1/bd/lab_freeRTOS/ipshared/c36b/hdl/PMOD_AD1_v1_0_S00_AXI.vhd:221]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [/scratch/smr3765/labs/lab_freeRTOS/lab_freeRTOS.gen/sources_1/bd/lab_freeRTOS/ipshared/c36b/hdl/PMOD_AD1_v1_0_S00_AXI.vhd:222]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module PMOD_AD1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module PMOD_AD1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module PMOD_AD1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module PMOD_AD1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module PMOD_AD1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module PMOD_AD1_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:01:13 . Memory (MB): peak = 2715.980 ; gain = 0.000 ; free physical = 4144 ; free virtual = 10738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:01:13 . Memory (MB): peak = 2715.980 ; gain = 0.000 ; free physical = 4126 ; free virtual = 10728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:01:13 . Memory (MB): peak = 2715.980 ; gain = 0.000 ; free physical = 4126 ; free virtual = 10728
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.980 ; gain = 0.000 ; free physical = 4291 ; free virtual = 11157
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.012 ; gain = 0.000 ; free physical = 3932 ; free virtual = 10837
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:03 . Memory (MB): peak = 2780.012 ; gain = 0.000 ; free physical = 3872 ; free virtual = 10792
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:01:45 . Memory (MB): peak = 2780.012 ; gain = 64.031 ; free physical = 4240 ; free virtual = 11187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:01:45 . Memory (MB): peak = 2780.012 ; gain = 64.031 ; free physical = 4245 ; free virtual = 11188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:01:45 . Memory (MB): peak = 2780.012 ; gain = 64.031 ; free physical = 4248 ; free virtual = 11190
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sState_reg' in module 'PMOD_AD1_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                      s0 |                              001 |                              001
                      s1 |                              010 |                              010
                      s2 |                              011 |                              011
                      s3 |                              100 |                              100
                      s4 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sState_reg' using encoding 'sequential' in module 'PMOD_AD1_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:01:46 . Memory (MB): peak = 2780.012 ; gain = 64.031 ; free physical = 4204 ; free virtual = 11159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 3     
	   6 Input    5 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module lab_freeRTOS_PMOD_AD1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module lab_freeRTOS_PMOD_AD1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module lab_freeRTOS_PMOD_AD1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module lab_freeRTOS_PMOD_AD1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module lab_freeRTOS_PMOD_AD1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module lab_freeRTOS_PMOD_AD1_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:01:47 . Memory (MB): peak = 2780.012 ; gain = 64.031 ; free physical = 4091 ; free virtual = 11076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:01:52 . Memory (MB): peak = 2780.012 ; gain = 64.031 ; free physical = 3444 ; free virtual = 10439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:01:52 . Memory (MB): peak = 2780.012 ; gain = 64.031 ; free physical = 3442 ; free virtual = 10438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:01:52 . Memory (MB): peak = 2780.012 ; gain = 64.031 ; free physical = 3250 ; free virtual = 10246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:01:56 . Memory (MB): peak = 2780.012 ; gain = 64.031 ; free physical = 3184 ; free virtual = 10182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:01:56 . Memory (MB): peak = 2780.012 ; gain = 64.031 ; free physical = 3184 ; free virtual = 10182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:01:56 . Memory (MB): peak = 2780.012 ; gain = 64.031 ; free physical = 3184 ; free virtual = 10182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:01:56 . Memory (MB): peak = 2780.012 ; gain = 64.031 ; free physical = 3184 ; free virtual = 10182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:01:56 . Memory (MB): peak = 2780.012 ; gain = 64.031 ; free physical = 3184 ; free virtual = 10182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:01:56 . Memory (MB): peak = 2780.012 ; gain = 64.031 ; free physical = 3184 ; free virtual = 10182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     5|
|3     |LUT3 |    11|
|4     |LUT4 |    31|
|5     |LUT5 |     5|
|6     |LUT6 |    22|
|7     |FDRE |   186|
|8     |FDSE |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:01:56 . Memory (MB): peak = 2780.012 ; gain = 64.031 ; free physical = 3184 ; free virtual = 10182
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:01:30 . Memory (MB): peak = 2780.012 ; gain = 0.000 ; free physical = 3333 ; free virtual = 10332
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:01:56 . Memory (MB): peak = 2780.012 ; gain = 64.031 ; free physical = 3338 ; free virtual = 10337
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.012 ; gain = 0.000 ; free physical = 3373 ; free virtual = 10376
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.012 ; gain = 0.000 ; free physical = 3072 ; free virtual = 10089
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4bca3875
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:02:03 . Memory (MB): peak = 2780.012 ; gain = 64.031 ; free physical = 3912 ; free virtual = 10932
INFO: [Common 17-1381] The checkpoint '/scratch/smr3765/labs/lab_freeRTOS/lab_freeRTOS.runs/lab_freeRTOS_PMOD_AD1_0_0_synth_1/lab_freeRTOS_PMOD_AD1_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:06 . Memory (MB): peak = 2812.027 ; gain = 32.016 ; free physical = 4435 ; free virtual = 11500
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP lab_freeRTOS_PMOD_AD1_0_0, cache-ID = 4b53ef32f7a21327
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/scratch/smr3765/labs/lab_freeRTOS/lab_freeRTOS.runs/lab_freeRTOS_PMOD_AD1_0_0_synth_1/lab_freeRTOS_PMOD_AD1_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab_freeRTOS_PMOD_AD1_0_0_utilization_synth.rpt -pb lab_freeRTOS_PMOD_AD1_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 24 12:24:54 2022...
