0.6
2019.1
May 24 2019
15:06:07
D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.srcs/sim_1/new/testbench.sv,1710748846,systemVerilog,,,,testbench,,,,,,,,
D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.srcs/sources_1/new/BCD.v,1710748704,verilog,,D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.srcs/sources_1/new/DHT11.v,,BCD,,,,,,,,
D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.srcs/sources_1/new/DHT11.v,1710748690,verilog,,D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.srcs/sources_1/new/Top.v,,DHT11,,,,,,,,
D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.srcs/sources_1/new/Top.v,1710748750,verilog,,D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.srcs/sources_1/new/UART.v,,Top,,,,,,,,
D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.srcs/sources_1/new/UART.v,1710748730,verilog,,D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.srcs/sources_1/new/rom.v,,UART,,,,,,,,
D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.srcs/sources_1/new/rom.v,1710748719,verilog,,D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.srcs/sources_1/new/uart_tx.v,,rom,,,,,,,,
D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.srcs/sources_1/new/uart_tx.v,1710748739,verilog,,,,uart_tx,,,,,,,,
