// Seed: 3404623336
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1
);
  logic id_2;
  assign id_2 = 1;
  type_7 id_3 (
      .id_0(id_2),
      .id_1(id_2),
      .id_2(1'b0),
      .id_3(1)
  );
  logic id_4;
endmodule
