{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510838622944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510838622944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 11:23:42 2017 " "Processing started: Thu Nov 16 11:23:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510838622944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1510838622944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1510838622944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1510838623114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1510838623114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA/ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavior " "Found design unit 1: ULA-Behavior" {  } { { "ULA/ULA.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/ULA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632589 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA/ULA.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/ULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510838632589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/slt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA/slt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt-Behavior " "Found design unit 1: slt-Behavior" {  } { { "ULA/slt.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/slt.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632590 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt " "Found entity 1: slt" {  } { { "ULA/slt.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/slt.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510838632590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/or_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA/or_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_port-Behavior " "Found design unit 1: or_port-Behavior" {  } { { "ULA/or_port.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/or_port.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632590 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_port " "Found entity 1: or_port" {  } { { "ULA/or_port.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/or_port.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510838632590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/not_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA/not_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_port-Behavior " "Found design unit 1: not_port-Behavior" {  } { { "ULA/not_port.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/not_port.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632591 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_port " "Found entity 1: not_port" {  } { { "ULA/not_port.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/not_port.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510838632591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA/mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-Behavior " "Found design unit 1: mux_4to1-Behavior" {  } { { "ULA/mux_4to1.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/mux_4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632591 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "ULA/mux_4to1.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/mux_4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510838632591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-Behavior " "Found design unit 1: mux_2to1-Behavior" {  } { { "ULA/mux_2to1.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/mux_2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632592 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "ULA/mux_2to1.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/mux_2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510838632592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/full_adder_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA/full_adder_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_1bit-Behavior " "Found design unit 1: full_adder_1bit-Behavior" {  } { { "ULA/full_adder_1bit.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/full_adder_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632593 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "ULA/full_adder_1bit.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/full_adder_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510838632593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Behavior " "Found design unit 1: full_adder-Behavior" {  } { { "ULA/full_adder.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632593 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "ULA/full_adder.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510838632593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/and_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA/and_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_port-Behavior " "Found design unit 1: and_port-Behavior" {  } { { "ULA/and_port.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/and_port.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632594 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_port " "Found entity 1: and_port" {  } { { "ULA/and_port.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA/and_port.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510838632594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores-behavioral " "Found design unit 1: banco_registradores-behavioral" {  } { { "banco_registradores.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/banco_registradores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632594 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "banco_registradores.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/banco_registradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510838632594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_5bits-Behavior " "Found design unit 1: mux_2to1_5bits-Behavior" {  } { { "mux_2to1_5bits.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/mux_2to1_5bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632595 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_5bits " "Found entity 1: mux_2to1_5bits" {  } { { "mux_2to1_5bits.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/mux_2to1_5bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510838632595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_de_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_de_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_de_dados-rtl " "Found design unit 1: memoria_de_dados-rtl" {  } { { "memoria_de_dados.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/memoria_de_dados.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632596 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_de_dados " "Found entity 1: memoria_de_dados" {  } { { "memoria_de_dados.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/memoria_de_dados.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510838632596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-Behavior " "Found design unit 1: register32-Behavior" {  } { { "register32.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/register32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632596 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/register32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510838632596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-Behavior " "Found design unit 1: MIPS-Behavior" {  } { { "MIPS.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/MIPS.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632597 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/MIPS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510838632597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_cu-Behavior " "Found design unit 1: ula_cu-Behavior" {  } { { "ula_cu.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ula_cu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632598 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_cu " "Found entity 1: ula_cu" {  } { { "ula_cu.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ula_cu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510838632598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_de_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_de_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_de_inst-rtl " "Found design unit 1: memoria_de_inst-rtl" {  } { { "memoria_de_inst.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/memoria_de_inst.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632598 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_de_inst " "Found entity 1: memoria_de_inst" {  } { { "memoria_de_inst.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/memoria_de_inst.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510838632598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510838632598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1510838632651 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "op_code MIPS.vhd(20) " "VHDL Signal Declaration warning at MIPS.vhd(20): used implicit default value for signal \"op_code\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/MIPS.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1510838632652 "|MIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux_pc MIPS.vhd(27) " "VHDL Signal Declaration warning at MIPS.vhd(27): used implicit default value for signal \"mux_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/MIPS.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1510838632652 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imediato MIPS.vhd(31) " "Verilog HDL or VHDL warning at MIPS.vhd(31): object \"imediato\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/MIPS.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1510838632652 "|MIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rs MIPS.vhd(32) " "VHDL Signal Declaration warning at MIPS.vhd(32): used implicit default value for signal \"rs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/MIPS.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1510838632652 "|MIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rt MIPS.vhd(33) " "VHDL Signal Declaration warning at MIPS.vhd(33): used implicit default value for signal \"rt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/MIPS.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1510838632652 "|MIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rd MIPS.vhd(34) " "VHDL Signal Declaration warning at MIPS.vhd(34): used implicit default value for signal \"rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/MIPS.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1510838632652 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dado_reg_1 MIPS.vhd(40) " "Verilog HDL or VHDL warning at MIPS.vhd(40): object \"dado_reg_1\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/MIPS.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1510838632652 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dado_reg_2 MIPS.vhd(41) " "Verilog HDL or VHDL warning at MIPS.vhd(41): object \"dado_reg_2\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/MIPS.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1510838632652 "|MIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dado_escrit_reg_3 MIPS.vhd(47) " "VHDL Signal Declaration warning at MIPS.vhd(47): used implicit default value for signal \"dado_escrit_reg_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/MIPS.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1510838632653 "|MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 register32:pc " "Elaborating entity \"register32\" for hierarchy \"register32:pc\"" {  } { { "MIPS.vhd" "pc" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/MIPS.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1510838632661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_de_inst memoria_de_inst:memoria_de_inst " "Elaborating entity \"memoria_de_inst\" for hierarchy \"memoria_de_inst:memoria_de_inst\"" {  } { { "MIPS.vhd" "memoria_de_inst" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/MIPS.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1510838632662 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "memoria_de_inst.vhd(32) " "VHDL warning at memoria_de_inst.vhd(32): constant value overflow" {  } { { "memoria_de_inst.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/memoria_de_inst.vhd" 32 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Design Software" 0 -1 1510838632663 "|MIPS|memoria_de_inst:memoria_de_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "memoria_de_inst.vhd(32) " "VHDL Subtype or Type Declaration warning at memoria_de_inst.vhd(32): subtype or type has null range" {  } { { "memoria_de_inst.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/memoria_de_inst.vhd" 32 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Design Software" 0 -1 1510838632663 "|MIPS|memoria_de_inst:memoria_de_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_5bits mux_2to1_5bits:mux_addr_reg " "Elaborating entity \"mux_2to1_5bits\" for hierarchy \"mux_2to1_5bits:mux_addr_reg\"" {  } { { "MIPS.vhd" "mux_addr_reg" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/MIPS.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1510838632663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registradores banco_registradores:banco_registradores " "Elaborating entity \"banco_registradores\" for hierarchy \"banco_registradores:banco_registradores\"" {  } { { "MIPS.vhd" "banco_registradores" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/MIPS.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1510838632664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1555 " "Peak virtual memory: 1555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510838632745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 11:23:52 2017 " "Processing ended: Thu Nov 16 11:23:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510838632745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510838632745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510838632745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1510838632745 ""}
