 
****************************************
Report : area
Design : benes_simple_seq
Version: J-2014.09-SP3
Date   : Sun Jun 20 10:21:28 2021
****************************************

Library(s) Used:

    tcbn28hpcplusbwp30p140tt0p8v25c (File: /usr/scratch/DRBE-shared/TSMC-library/IP/TSMC28_STD_CELLS/custom_utils_ck/tsmc_ip/tcbn28hpcplusbwp30p140/nldm/tcbn28hpcplusbwp30p140tt0p8v25c.db)

Number of ports:                        87043
Number of nets:                        904790
Number of cells:                       219219
Number of combinational cells:          34387
Number of sequential cells:            175104
Number of macros/black boxes:               0
Number of buf/inv:                      34387
Number of references:                    9737

Combinational area:             833910.331732
Buf/Inv area:                   279851.545126
Noncombinational area:         1557836.894823
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:               2391747.226555
Total area:                 undefined
1
