{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717797275341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717797275351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 14:54:35 2024 " "Processing started: Fri Jun 07 14:54:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717797275351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717797275351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717797275351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717797276173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717797276173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scope_capture.qxp 1 1 " "Found 1 design units, including 1 entities, in source file scope_capture.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 scope_capture " "Found entity 1: scope_capture" {  } { { "scope_capture.qxp" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/scope_capture.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717797288282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717797288282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash.qxp 1 1 " "Found 1 design units, including 1 entities, in source file flash.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 flash " "Found entity 1: flash" {  } { { "flash.qxp" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/flash.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717797288322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717797288322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717797288352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717797288352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717797288382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717797288382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717797288412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717797288412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717797288442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717797288442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717797288482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717797288482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717797288512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717797288512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717797288552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717797288552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset " "Found entity 1: async_trap_and_reset" {  } { { "async_trap_and_reset.qxp" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/async_trap_and_reset.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717797288592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717797288592 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "simple_ipod_solution.v(314) " "Verilog HDL Module Instantiation warning at simple_ipod_solution.v(314): ignored dangling comma in List of Port Connections" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 314 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717797288592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ipod_solution.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_ipod_solution.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ipod_solution " "Found entity 1: simple_ipod_solution" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717797288592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717797288592 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_ipod_solution " "Elaborating entity \"simple_ipod_solution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717797288662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.v(654) " "Verilog HDL assignment warning at simple_ipod_solution.v(654): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717797288672 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.v(712) " "Verilog HDL assignment warning at simple_ipod_solution.v(712): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717797288672 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(727) " "Verilog HDL assignment warning at simple_ipod_solution.v(727): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717797288672 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(728) " "Verilog HDL assignment warning at simple_ipod_solution.v(728): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717797288672 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(729) " "Verilog HDL assignment warning at simple_ipod_solution.v(729): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717797288672 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(730) " "Verilog HDL assignment warning at simple_ipod_solution.v(730): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717797288672 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(731) " "Verilog HDL assignment warning at simple_ipod_solution.v(731): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717797288672 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(732) " "Verilog HDL assignment warning at simple_ipod_solution.v(732): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717797288672 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] simple_ipod_solution.v(70) " "Output port \"LEDR\[9..8\]\" at simple_ipod_solution.v(70) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717797288672 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR simple_ipod_solution.v(110) " "Output port \"DRAM_ADDR\" at simple_ipod_solution.v(110) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717797288672 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA simple_ipod_solution.v(111) " "Output port \"DRAM_BA\" at simple_ipod_solution.v(111) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717797288672 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N simple_ipod_solution.v(112) " "Output port \"DRAM_CAS_N\" at simple_ipod_solution.v(112) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717797288672 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE simple_ipod_solution.v(113) " "Output port \"DRAM_CKE\" at simple_ipod_solution.v(113) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717797288672 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK simple_ipod_solution.v(114) " "Output port \"DRAM_CLK\" at simple_ipod_solution.v(114) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717797288672 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N simple_ipod_solution.v(115) " "Output port \"DRAM_CS_N\" at simple_ipod_solution.v(115) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717797288672 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM simple_ipod_solution.v(117) " "Output port \"DRAM_LDQM\" at simple_ipod_solution.v(117) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717797288672 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM simple_ipod_solution.v(118) " "Output port \"DRAM_UDQM\" at simple_ipod_solution.v(118) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717797288672 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N simple_ipod_solution.v(119) " "Output port \"DRAM_RAS_N\" at simple_ipod_solution.v(119) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717797288672 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N simple_ipod_solution.v(120) " "Output port \"DRAM_WE_N\" at simple_ipod_solution.v(120) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717797288672 "|simple_ipod_solution"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash flash:flash_inst " "Elaborating entity \"flash\" for hierarchy \"flash:flash_inst\"" {  } { { "simple_ipod_solution.v" "flash_inst" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717797288702 ""}
{ "Warning" "WSGN_SEARCH_FILE" "generate_arbitrary_divided_clk32.v 2 2 " "Using design file generate_arbitrary_divided_clk32.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Arbitrary_Divided_Clk32 " "Found entity 1: Generate_Arbitrary_Divided_Clk32" {  } { { "generate_arbitrary_divided_clk32.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/generate_arbitrary_divided_clk32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717797288762 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_div32 " "Found entity 2: clk_div32" {  } { { "generate_arbitrary_divided_clk32.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/generate_arbitrary_divided_clk32.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717797288762 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1717797288762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generate_Arbitrary_Divided_Clk32 Generate_Arbitrary_Divided_Clk32:tone_organ_clk_div " "Elaborating entity \"Generate_Arbitrary_Divided_Clk32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:tone_organ_clk_div\"" {  } { { "simple_ipod_solution.v" "tone_organ_clk_div" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/simple_ipod_solution.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717797288762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div32 Generate_Arbitrary_Divided_Clk32:tone_organ_clk_div\|clk_div32:Div_Clk " "Elaborating entity \"clk_div32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:tone_organ_clk_div\|clk_div32:Div_Clk\"" {  } { { "generate_arbitrary_divided_clk32.v" "Div_Clk" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/generate_arbitrary_divided_clk32.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717797288772 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'1\";  expecting \";\" audio_speed_controller.v(1) " "Verilog HDL syntax error at audio_speed_controller.v(1) near text: \"'1\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "audio_speed_controller.v" "" { Text "C:/Users/HP/Desktop/STS+UBC_Stuff/UBC Academics/4th Year/2024S/CPEN 311/Lab 2/lab2_template_de1soc/template_de1soc/audio_speed_controller.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1717797288792 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717797289013 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 07 14:54:49 2024 " "Processing ended: Fri Jun 07 14:54:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717797289013 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717797289013 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717797289013 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717797289013 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717797289714 ""}
