<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/impl/gwsynthesis/a2mega.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/hdl/a2mega.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/hdl/a2mega.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun May 25 21:30:48 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>29046</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>14322</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clk_logic_w </td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk_logic_w </td>
<td>clk_logic</td>
<td>clk_pixel_w </td>
</tr>
<tr>
<td>4</td>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_pixel_w </td>
<td>clk_pixel</td>
<td>clk_hdmi_w </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>270.819(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>63.577(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>57.138(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.790</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>15.418</td>
</tr>
<tr>
<td>2</td>
<td>2.790</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>15.418</td>
</tr>
<tr>
<td>3</td>
<td>2.911</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/irq_flags_0_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>15.315</td>
</tr>
<tr>
<td>4</td>
<td>2.960</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.256</td>
</tr>
<tr>
<td>5</td>
<td>2.960</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.256</td>
</tr>
<tr>
<td>6</td>
<td>2.960</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_11_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.256</td>
</tr>
<tr>
<td>7</td>
<td>2.960</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_12_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.256</td>
</tr>
<tr>
<td>8</td>
<td>2.960</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_15_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.256</td>
</tr>
<tr>
<td>9</td>
<td>3.040</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/ser.bit_cnt_1_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.176</td>
</tr>
<tr>
<td>10</td>
<td>3.040</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/ser.bit_cnt_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.176</td>
</tr>
<tr>
<td>11</td>
<td>3.050</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/ser.bit_cnt_0_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>15.176</td>
</tr>
<tr>
<td>12</td>
<td>3.081</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/irq_flags_6_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>15.145</td>
</tr>
<tr>
<td>13</td>
<td>3.366</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>15.089</td>
</tr>
<tr>
<td>14</td>
<td>3.514</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>14.703</td>
</tr>
<tr>
<td>15</td>
<td>3.621</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_a_count_1_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>14.853</td>
</tr>
<tr>
<td>16</td>
<td>3.642</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.565</td>
</tr>
<tr>
<td>17</td>
<td>3.650</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/irq_flags_3_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>14.566</td>
</tr>
<tr>
<td>18</td>
<td>3.677</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_a_count_5_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>14.796</td>
</tr>
<tr>
<td>19</td>
<td>3.720</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/irq_flags_6_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>14.754</td>
</tr>
<tr>
<td>20</td>
<td>3.730</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/acr_7_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>14.496</td>
</tr>
<tr>
<td>21</td>
<td>3.805</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/card_enable_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.650</td>
</tr>
<tr>
<td>22</td>
<td>3.865</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.342</td>
</tr>
<tr>
<td>23</td>
<td>3.901</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/acr_5_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.306</td>
</tr>
<tr>
<td>24</td>
<td>3.904</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.551</td>
</tr>
<tr>
<td>25</td>
<td>3.908</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>14.556</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.036</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_3_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[8]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.272</td>
</tr>
<tr>
<td>2</td>
<td>0.090</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_4_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[7]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.205</td>
<td>0.330</td>
</tr>
<tr>
<td>3</td>
<td>0.096</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.332</td>
</tr>
<tr>
<td>4</td>
<td>0.102</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_0_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[11]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.331</td>
</tr>
<tr>
<td>5</td>
<td>0.140</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_6_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[5]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.376</td>
</tr>
<tr>
<td>6</td>
<td>0.155</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_7_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[4]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.391</td>
</tr>
<tr>
<td>7</td>
<td>0.160</td>
<td>apple_video/video_address_o_9_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/ADB[9]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.238</td>
</tr>
<tr>
<td>8</td>
<td>0.166</td>
<td>apple_video/video_address_o_10_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/ADB[10]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.244</td>
</tr>
<tr>
<td>9</td>
<td>0.168</td>
<td>apple_video/video_address_o_3_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s/ADB[3]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.238</td>
</tr>
<tr>
<td>10</td>
<td>0.176</td>
<td>supersprite/vdp/f18a_core/inst_counters/x_sprt_pos_reg_0_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADA[10]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.449</td>
</tr>
<tr>
<td>11</td>
<td>0.181</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_1_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[10]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.205</td>
<td>0.421</td>
</tr>
<tr>
<td>12</td>
<td>0.189</td>
<td>apple_video/video_address_o_11_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/ADB[11]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.267</td>
</tr>
<tr>
<td>13</td>
<td>0.224</td>
<td>apple_video/video_address_o_12_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/ADB[12]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.302</td>
</tr>
<tr>
<td>14</td>
<td>0.229</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_1_s/DO[0]</td>
<td>vgc/vram_data_r_28_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.297</td>
</tr>
<tr>
<td>15</td>
<td>0.231</td>
<td>apple_video/video_address_o_6_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/ADB[6]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.305</td>
</tr>
<tr>
<td>16</td>
<td>0.237</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cd_in_7_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_cpu/pram_data_11_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.455</td>
</tr>
<tr>
<td>17</td>
<td>0.246</td>
<td>apple_video/video_address_o_2_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s/ADB[2]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.312</td>
</tr>
<tr>
<td>18</td>
<td>0.248</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0/Q</td>
<td>supersprite/vdp/f18a_core/grn_r_0_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.461</td>
</tr>
<tr>
<td>19</td>
<td>0.248</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0/Q</td>
<td>supersprite/vdp/f18a_core/grn_r_3_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.461</td>
</tr>
<tr>
<td>20</td>
<td>0.252</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0/Q</td>
<td>supersprite/vdp/f18a_core/red_r_0_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.461</td>
</tr>
<tr>
<td>21</td>
<td>0.252</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0/Q</td>
<td>supersprite/vdp/f18a_core/red_r_3_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.461</td>
</tr>
<tr>
<td>22</td>
<td>0.258</td>
<td>apple_video/video_address_o_8_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/ADB[8]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.332</td>
</tr>
<tr>
<td>23</td>
<td>0.259</td>
<td>supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s2/Q</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.401</td>
</tr>
<tr>
<td>24</td>
<td>0.269</td>
<td>apple_video/video_address_o_7_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/ADB[7]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.343</td>
</tr>
<tr>
<td>25</td>
<td>0.269</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_1_s/DO[1]</td>
<td>vgc/vram_data_r_29_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.337</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.649</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>hdmi/serializer/gwSer2/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[R]</td>
<td>3.704</td>
<td>2.604</td>
<td>3.561</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.649</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>hdmi/serializer/gwSer1/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[R]</td>
<td>3.704</td>
<td>2.604</td>
<td>3.561</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.649</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>hdmi/serializer/gwSer0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[R]</td>
<td>3.704</td>
<td>2.604</td>
<td>3.561</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.647</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>hdmi/serializer/gwSer0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[F]</td>
<td>3.704</td>
<td>2.604</td>
<td>3.561</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.647</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>hdmi/serializer/gwSer1/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[F]</td>
<td>3.704</td>
<td>2.604</td>
<td>3.561</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.647</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>hdmi/serializer/gwSer2/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[F]</td>
<td>3.704</td>
<td>2.604</td>
<td>3.561</td>
</tr>
<tr>
<td>7</td>
<td>11.006</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>7.146</td>
</tr>
<tr>
<td>8</td>
<td>11.006</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>7.146</td>
</tr>
<tr>
<td>9</td>
<td>11.006</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>7.146</td>
</tr>
<tr>
<td>10</td>
<td>11.006</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>7.146</td>
</tr>
<tr>
<td>11</td>
<td>11.006</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>7.146</td>
</tr>
<tr>
<td>12</td>
<td>11.006</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>7.146</td>
</tr>
<tr>
<td>13</td>
<td>11.022</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.149</td>
</tr>
<tr>
<td>14</td>
<td>11.022</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.149</td>
</tr>
<tr>
<td>15</td>
<td>11.027</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>superserial/COM2/RX_REG_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>7.125</td>
</tr>
<tr>
<td>16</td>
<td>11.027</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>superserial/COM2/RX_REG_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>7.125</td>
</tr>
<tr>
<td>17</td>
<td>11.027</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>superserial/COM2/RX_REG_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>7.125</td>
</tr>
<tr>
<td>18</td>
<td>11.027</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>superserial/COM2/RX_REG_4_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>7.125</td>
</tr>
<tr>
<td>19</td>
<td>11.027</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>superserial/COM2/RX_REG_5_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>7.125</td>
</tr>
<tr>
<td>20</td>
<td>11.027</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>superserial/COM2/RX_REG_6_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>7.125</td>
</tr>
<tr>
<td>21</td>
<td>11.027</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>superserial/COM2/RX_REG_7_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>7.125</td>
</tr>
<tr>
<td>22</td>
<td>11.042</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>superserial/COM2/RDRF_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.120</td>
</tr>
<tr>
<td>23</td>
<td>11.042</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>superserial/COM2/RX_REG_3_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.120</td>
</tr>
<tr>
<td>24</td>
<td>11.167</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.004</td>
</tr>
<tr>
<td>25</td>
<td>11.181</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>superserial/COM2/cycle_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>6.981</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.715</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>hdmi/serializer/gwSer2/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.193</td>
<td>1.709</td>
</tr>
<tr>
<td>2</td>
<td>1.715</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>hdmi/serializer/gwSer1/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.193</td>
<td>1.709</td>
</tr>
<tr>
<td>3</td>
<td>1.715</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>hdmi/serializer/gwSer0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.193</td>
<td>1.709</td>
</tr>
<tr>
<td>4</td>
<td>1.795</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>superserial/COM2/RESET_NX_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>1.734</td>
</tr>
<tr>
<td>5</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_39_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>6</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>7</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>8</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>9</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_13_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>10</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_14_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>11</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_16_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>12</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_28_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>13</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_36_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>14</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_37_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>15</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_39_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>16</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>17</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>18</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>19</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_13_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>20</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_14_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>21</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_16_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>22</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_28_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>23</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_36_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>24</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_37_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
<tr>
<td>25</td>
<td>1.920</td>
<td>u_Reset_Sync/reset_cnt_3_s0/Q</td>
<td>audio_out/IIR_filter/iir_tap_1/intreg[1]_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.197</td>
<td>1.705</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.533</td>
<td>7.533</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>6.533</td>
<td>7.533</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>6.533</td>
<td>7.533</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_6_s</td>
</tr>
<tr>
<td>4</td>
<td>6.533</td>
<td>7.533</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>superserial/rom/rom_data_rom_data_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>6.535</td>
<td>7.535</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>6.535</td>
<td>7.535</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>6.535</td>
<td>7.535</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_6_s</td>
</tr>
<tr>
<td>8</td>
<td>6.535</td>
<td>7.535</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_logic</td>
<td>superserial/rom/rom_data_rom_data_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>6.539</td>
<td>7.539</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>6.539</td>
<td>7.539</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.188</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.158</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C98[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>14.674</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R26C98[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>16.075</td>
<td>1.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C99[3][B]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>16.573</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>17.507</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C99[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_13_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C99[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1/CLK</td>
</tr>
<tr>
<td>20.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C99[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.845, 18.453%; route: 12.190, 79.066%; tC2Q: 0.382, 2.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.188</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.158</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C98[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>14.674</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R26C98[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>16.075</td>
<td>1.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C99[3][B]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>16.573</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>17.507</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C99[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_14_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C99[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1/CLK</td>
</tr>
<tr>
<td>20.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C99[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.845, 18.453%; route: 12.190, 79.066%; tC2Q: 0.382, 2.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_flags_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.160</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.253</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C96[3][A]</td>
<td>mockingboard/m6522_right/n1078_s1/I1</td>
</tr>
<tr>
<td>14.774</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R18C96[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s1/F</td>
</tr>
<tr>
<td>15.600</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C100[2][B]</td>
<td>mockingboard/m6522_right/n201_s28/I2</td>
</tr>
<tr>
<td>15.863</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C100[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s28/F</td>
</tr>
<tr>
<td>16.237</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C101[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_0_s4/I3</td>
</tr>
<tr>
<td>16.653</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C101[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_0_s4/F</td>
</tr>
<tr>
<td>17.405</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C101[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_flags_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C101[1][A]</td>
<td>mockingboard/m6522_right/irq_flags_0_s1/CLK</td>
</tr>
<tr>
<td>20.316</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C101[1][A]</td>
<td>mockingboard/m6522_right/irq_flags_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.003, 19.605%; route: 11.930, 77.897%; tC2Q: 0.382, 2.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.188</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.158</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C98[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>14.674</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R26C98[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>16.075</td>
<td>1.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C99[3][B]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>16.573</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>17.346</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C100[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C100[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C100[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.845, 18.648%; route: 12.029, 78.845%; tC2Q: 0.382, 2.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.188</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.158</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C98[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>14.674</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R26C98[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>16.075</td>
<td>1.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C99[3][B]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>16.573</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>17.346</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C100[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C100[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C100[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.845, 18.648%; route: 12.029, 78.845%; tC2Q: 0.382, 2.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.188</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.158</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C98[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>14.674</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R26C98[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>16.075</td>
<td>1.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C99[3][B]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>16.573</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>17.346</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C100[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C100[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_11_s1/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C100[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.845, 18.648%; route: 12.029, 78.845%; tC2Q: 0.382, 2.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.188</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.158</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C98[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>14.674</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R26C98[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>16.075</td>
<td>1.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C99[3][B]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>16.573</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>17.346</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C100[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C100[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_12_s1/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C100[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.845, 18.648%; route: 12.029, 78.845%; tC2Q: 0.382, 2.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.188</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.158</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C98[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>14.674</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R26C98[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>16.075</td>
<td>1.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C99[3][B]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>16.573</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>17.346</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C100[2][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_15_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C100[2][B]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s1/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C100[2][B]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.845, 18.648%; route: 12.029, 78.845%; tC2Q: 0.382, 2.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/ser.bit_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.160</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.253</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C96[3][A]</td>
<td>mockingboard/m6522_right/n1078_s1/I1</td>
</tr>
<tr>
<td>14.774</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R18C96[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s1/F</td>
</tr>
<tr>
<td>15.838</td>
<td>1.064</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C90[3][B]</td>
<td>mockingboard/m6522_right/ser.bit_cnt_2_s5/I1</td>
</tr>
<tr>
<td>16.253</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C90[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/ser.bit_cnt_2_s5/F</td>
</tr>
<tr>
<td>16.255</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C90[0][A]</td>
<td>mockingboard/m6522_right/ser.bit_cnt_2_s7/I0</td>
</tr>
<tr>
<td>16.781</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C90[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/ser.bit_cnt_2_s7/F</td>
</tr>
<tr>
<td>17.266</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C90[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/ser.bit_cnt_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C90[1][B]</td>
<td>mockingboard/m6522_right/ser.bit_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C90[1][B]</td>
<td>mockingboard/m6522_right/ser.bit_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.266, 21.522%; route: 11.528, 75.958%; tC2Q: 0.382, 2.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/ser.bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.160</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.253</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C96[3][A]</td>
<td>mockingboard/m6522_right/n1078_s1/I1</td>
</tr>
<tr>
<td>14.774</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R18C96[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s1/F</td>
</tr>
<tr>
<td>15.838</td>
<td>1.064</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C90[3][B]</td>
<td>mockingboard/m6522_right/ser.bit_cnt_2_s5/I1</td>
</tr>
<tr>
<td>16.253</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C90[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/ser.bit_cnt_2_s5/F</td>
</tr>
<tr>
<td>16.255</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C90[0][A]</td>
<td>mockingboard/m6522_right/ser.bit_cnt_2_s7/I0</td>
</tr>
<tr>
<td>16.781</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C90[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/ser.bit_cnt_2_s7/F</td>
</tr>
<tr>
<td>17.266</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C90[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/ser.bit_cnt_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C90[1][A]</td>
<td>mockingboard/m6522_right/ser.bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C90[1][A]</td>
<td>mockingboard/m6522_right/ser.bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.266, 21.522%; route: 11.528, 75.958%; tC2Q: 0.382, 2.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/ser.bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.160</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.253</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C96[3][A]</td>
<td>mockingboard/m6522_right/n1078_s1/I1</td>
</tr>
<tr>
<td>14.774</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R18C96[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s1/F</td>
</tr>
<tr>
<td>15.838</td>
<td>1.064</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C90[3][B]</td>
<td>mockingboard/m6522_right/ser.bit_cnt_2_s5/I1</td>
</tr>
<tr>
<td>16.253</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C90[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/ser.bit_cnt_2_s5/F</td>
</tr>
<tr>
<td>16.255</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C90[0][A]</td>
<td>mockingboard/m6522_right/ser.bit_cnt_2_s7/I0</td>
</tr>
<tr>
<td>16.781</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C90[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/ser.bit_cnt_2_s7/F</td>
</tr>
<tr>
<td>17.266</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C89[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/ser.bit_cnt_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C89[2][A]</td>
<td>mockingboard/m6522_right/ser.bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>20.316</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C89[2][A]</td>
<td>mockingboard/m6522_right/ser.bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.266, 21.522%; route: 11.528, 75.958%; tC2Q: 0.382, 2.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_flags_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.160</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.253</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C96[3][A]</td>
<td>mockingboard/m6522_right/n1078_s1/I1</td>
</tr>
<tr>
<td>14.774</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R18C96[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s1/F</td>
</tr>
<tr>
<td>15.925</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C101[2][B]</td>
<td>mockingboard/m6522_right/n195_s25/I3</td>
</tr>
<tr>
<td>16.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C101[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n195_s25/F</td>
</tr>
<tr>
<td>16.581</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C101[2][A]</td>
<td>mockingboard/m6522_right/irq_flags_6_s4/I2</td>
</tr>
<tr>
<td>17.097</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C101[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_6_s4/F</td>
</tr>
<tr>
<td>17.235</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C101[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_flags_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C101[0][A]</td>
<td>mockingboard/m6522_right/irq_flags_6_s1/CLK</td>
</tr>
<tr>
<td>20.316</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C101[0][A]</td>
<td>mockingboard/m6522_right/irq_flags_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.358, 22.169%; route: 11.405, 75.305%; tC2Q: 0.382, 2.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.188</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.158</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C98[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>14.674</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R26C98[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>15.224</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C96[2][A]</td>
<td>mockingboard/m6522_right/n890_s6/I1</td>
</tr>
<tr>
<td>15.685</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R25C96[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s6/F</td>
</tr>
<tr>
<td>16.653</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C91[0][B]</td>
<td>mockingboard/m6522_right/n895_s3/I3</td>
</tr>
<tr>
<td>17.179</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C91[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n895_s3/F</td>
</tr>
<tr>
<td>17.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C91[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C91[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1/CLK</td>
</tr>
<tr>
<td>20.545</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C91[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.335, 22.103%; route: 11.371, 75.362%; tC2Q: 0.382, 2.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.188</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.158</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C98[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>14.674</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R26C98[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>16.075</td>
<td>1.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C99[3][B]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>16.573</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>16.792</td>
<td>0.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C100[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C100[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C100[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.845, 19.350%; route: 11.475, 78.048%; tC2Q: 0.382, 2.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.188</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.216</td>
<td>1.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C97[3][A]</td>
<td>mockingboard/m6522_right/n672_s2/I3</td>
</tr>
<tr>
<td>14.481</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C97[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n672_s2/F</td>
</tr>
<tr>
<td>15.583</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C100[1][B]</td>
<td>mockingboard/m6522_right/n727_s1/I2</td>
</tr>
<tr>
<td>16.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C100[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n727_s1/F</td>
</tr>
<tr>
<td>16.416</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][B]</td>
<td>mockingboard/m6522_right/n727_s0/I0</td>
</tr>
<tr>
<td>16.943</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n727_s0/F</td>
</tr>
<tr>
<td>16.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][B]</td>
<td>mockingboard/m6522_right/timer_a_count_1_s1/CLK</td>
</tr>
<tr>
<td>20.564</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C101[1][B]</td>
<td>mockingboard/m6522_right/timer_a_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.084, 20.762%; route: 11.386, 76.662%; tC2Q: 0.382, 2.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.188</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.158</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C98[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>14.674</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R26C98[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>15.359</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C96[2][B]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s3/I1</td>
</tr>
<tr>
<td>15.885</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C96[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s3/F</td>
</tr>
<tr>
<td>16.655</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C91[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C91[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1/CLK</td>
</tr>
<tr>
<td>20.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C91[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.874, 19.731%; route: 11.309, 77.643%; tC2Q: 0.382, 2.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_flags_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.160</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.253</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C96[3][A]</td>
<td>mockingboard/m6522_right/n1078_s1/I1</td>
</tr>
<tr>
<td>14.774</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R18C96[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s1/F</td>
</tr>
<tr>
<td>15.600</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C100[0][A]</td>
<td>mockingboard/m6522_right/n198_s27/I2</td>
</tr>
<tr>
<td>15.863</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C100[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n198_s27/F</td>
</tr>
<tr>
<td>16.003</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C100[0][B]</td>
<td>mockingboard/m6522_right/irq_flags_3_s4/I3</td>
</tr>
<tr>
<td>16.519</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C100[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_3_s4/F</td>
</tr>
<tr>
<td>16.656</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C100[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_flags_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C100[2][A]</td>
<td>mockingboard/m6522_right/irq_flags_3_s1/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C100[2][A]</td>
<td>mockingboard/m6522_right/irq_flags_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.104, 21.308%; route: 11.080, 76.066%; tC2Q: 0.382, 2.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.188</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.216</td>
<td>1.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C97[3][A]</td>
<td>mockingboard/m6522_right/n672_s2/I3</td>
</tr>
<tr>
<td>14.481</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C97[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n672_s2/F</td>
</tr>
<tr>
<td>15.583</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C99[3][B]</td>
<td>mockingboard/m6522_right/n723_s1/I2</td>
</tr>
<tr>
<td>15.998</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n723_s1/F</td>
</tr>
<tr>
<td>16.370</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][A]</td>
<td>mockingboard/m6522_right/n723_s0/I0</td>
</tr>
<tr>
<td>16.886</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n723_s0/F</td>
</tr>
<tr>
<td>16.886</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[1][A]</td>
<td>mockingboard/m6522_right/timer_a_count_5_s1/CLK</td>
</tr>
<tr>
<td>20.564</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C101[1][A]</td>
<td>mockingboard/m6522_right/timer_a_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.028, 20.461%; route: 11.386, 76.954%; tC2Q: 0.382, 2.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_flags_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.160</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.253</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C96[3][A]</td>
<td>mockingboard/m6522_right/n1078_s1/I1</td>
</tr>
<tr>
<td>14.774</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R18C96[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s1/F</td>
</tr>
<tr>
<td>15.925</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C101[2][B]</td>
<td>mockingboard/m6522_right/n195_s25/I3</td>
</tr>
<tr>
<td>16.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C101[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n195_s25/F</td>
</tr>
<tr>
<td>16.844</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C101[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_flags_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C101[0][A]</td>
<td>mockingboard/m6522_right/irq_flags_6_s1/CLK</td>
</tr>
<tr>
<td>20.564</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C101[0][A]</td>
<td>mockingboard/m6522_right/irq_flags_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.841, 19.258%; route: 11.530, 78.150%; tC2Q: 0.382, 2.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/acr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.188</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>13.385</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C95[2][A]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>13.648</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R26C95[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>14.625</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C90[2][B]</td>
<td>mockingboard/m6522_right/n320_s1/I3</td>
</tr>
<tr>
<td>14.888</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R24C90[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n320_s1/F</td>
</tr>
<tr>
<td>16.586</td>
<td>1.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C97[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/acr_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C97[2][A]</td>
<td>mockingboard/m6522_right/acr_7_s0/CLK</td>
</tr>
<tr>
<td>20.316</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C97[2][A]</td>
<td>mockingboard/m6522_right/acr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.356, 16.254%; route: 11.758, 81.107%; tC2Q: 0.382, 2.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/card_enable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.426</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[3][A]</td>
<td>slotmaker/slot_if.slot_2_s0/I3</td>
</tr>
<tr>
<td>12.948</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C61[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s0/F</td>
</tr>
<tr>
<td>13.105</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C61[0][B]</td>
<td>slotmaker/slot_if.slot_2_s/I1</td>
</tr>
<tr>
<td>13.566</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C61[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s/F</td>
</tr>
<tr>
<td>13.731</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C61[2][A]</td>
<td>supersprite/card_enable_s4/I0</td>
</tr>
<tr>
<td>13.994</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C61[2][A]</td>
<td style=" background: #97FFFF;">supersprite/card_enable_s4/F</td>
</tr>
<tr>
<td>14.504</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[0][B]</td>
<td>superserial/n11_s2/I2</td>
</tr>
<tr>
<td>14.965</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R31C55[0][B]</td>
<td style=" background: #97FFFF;">superserial/n11_s2/F</td>
</tr>
<tr>
<td>16.740</td>
<td>1.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C75[0][A]</td>
<td style=" font-weight:bold;">mockingboard/card_enable_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C75[0][A]</td>
<td>mockingboard/card_enable_s0/CLK</td>
</tr>
<tr>
<td>20.545</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C75[0][A]</td>
<td>mockingboard/card_enable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.275, 22.355%; route: 10.993, 75.034%; tC2Q: 0.382, 2.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.188</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.158</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C98[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>14.674</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R26C98[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>15.359</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C96[2][B]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s3/I1</td>
</tr>
<tr>
<td>15.885</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C96[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s3/F</td>
</tr>
<tr>
<td>16.433</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C95[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C95[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1/CLK</td>
</tr>
<tr>
<td>20.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C95[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.874, 20.037%; route: 11.086, 77.297%; tC2Q: 0.382, 2.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/acr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.188</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>13.385</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C95[2][A]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>13.648</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R26C95[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>14.625</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C90[2][B]</td>
<td>mockingboard/m6522_right/n320_s1/I3</td>
</tr>
<tr>
<td>14.888</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R24C90[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n320_s1/F</td>
</tr>
<tr>
<td>16.396</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C95[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/acr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C95[1][B]</td>
<td>mockingboard/m6522_right/acr_5_s0/CLK</td>
</tr>
<tr>
<td>20.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C95[1][B]</td>
<td>mockingboard/m6522_right/acr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.356, 16.470%; route: 11.568, 80.856%; tC2Q: 0.382, 2.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.188</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.158</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C98[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>14.674</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R26C98[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>15.224</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C96[2][A]</td>
<td>mockingboard/m6522_right/n890_s6/I1</td>
</tr>
<tr>
<td>15.685</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R25C96[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s6/F</td>
</tr>
<tr>
<td>16.180</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C95[0][B]</td>
<td>mockingboard/m6522_right/n892_s3/I3</td>
</tr>
<tr>
<td>16.641</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n892_s3/F</td>
</tr>
<tr>
<td>16.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C95[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C95[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1/CLK</td>
</tr>
<tr>
<td>20.545</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C95[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.270, 22.472%; route: 10.899, 74.899%; tC2Q: 0.382, 2.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>5.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[0][B]</td>
<td>superserial/n87_s11/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C69[0][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C93[1][A]</td>
<td>apple_memory/n1111_s6/I3</td>
</tr>
<tr>
<td>9.866</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C93[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s6/F</td>
</tr>
<tr>
<td>11.000</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>slotmaker/slot_if.slot_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s3/F</td>
</tr>
<tr>
<td>12.925</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C93[0][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>13.188</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R26C93[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>14.158</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C98[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>14.674</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R26C98[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>16.185</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C100[0][A]</td>
<td>mockingboard/m6522_right/n873_s0/I3</td>
</tr>
<tr>
<td>16.646</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C100[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n873_s0/F</td>
</tr>
<tr>
<td>16.646</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C100[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C100[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1/CLK</td>
</tr>
<tr>
<td>20.554</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C100[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.809, 19.296%; route: 11.365, 78.076%; tC2Q: 0.382, 2.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C71[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_3_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R45C71[0][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/x_read_addr_3_s0/Q</td>
</tr>
<tr>
<td>0.945</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.909</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 48.162%; tC2Q: 0.141, 51.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C70[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R45C70[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/x_read_addr_4_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.909</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 57.273%; tC2Q: 0.141, 42.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C71[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_8_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R45C71[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/x_read_addr_8_s0/Q</td>
</tr>
<tr>
<td>1.005</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.909</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.188, 56.627%; tC2Q: 0.144, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.681</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C73[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_0_s0/CLK</td>
</tr>
<tr>
<td>0.825</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C73[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/x_read_addr_0_s0/Q</td>
</tr>
<tr>
<td>1.012</td>
<td>0.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.909</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.681, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 56.495%; tC2Q: 0.144, 43.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C71[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_6_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R45C71[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/x_read_addr_6_s0/Q</td>
</tr>
<tr>
<td>1.049</td>
<td>0.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.909</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.232, 61.702%; tC2Q: 0.144, 38.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C71[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_7_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R44C71[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/x_read_addr_7_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.909</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 63.171%; tC2Q: 0.144, 36.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C84[0][A]</td>
<td>apple_video/video_address_o_9_s0/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R57C84[0][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_9_s0/Q</td>
</tr>
<tr>
<td>0.907</td>
<td>0.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.712</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>0.747</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.097, 40.756%; tC2Q: 0.141, 59.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C84[0][B]</td>
<td>apple_video/video_address_o_10_s0/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R57C84[0][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_10_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.712</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>0.747</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.103, 42.213%; tC2Q: 0.141, 57.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C83[0][A]</td>
<td>apple_video/video_address_o_3_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R57C83[0][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_3_s0/Q</td>
</tr>
<tr>
<td>0.911</td>
<td>0.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R56[17][B]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[17][B]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.708</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>0.743</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R56[17][B]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.097, 40.756%; tC2Q: 0.141, 59.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_counters/x_sprt_pos_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C71[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_counters/x_sprt_pos_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R39C71[2][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_counters/x_sprt_pos_reg_0_s0/Q</td>
</tr>
<tr>
<td>0.911</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C71[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/addr1a_1_s1/I1</td>
</tr>
<tr>
<td>1.064</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C71[1][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_sprites/addr1a_1_s1/F</td>
</tr>
<tr>
<td>1.118</td>
<td>0.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.905</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td>0.942</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 34.076%; route: 0.152, 33.853%; tC2Q: 0.144, 32.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C70[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_1_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C70[0][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/x_read_addr_1_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.909</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[14][B]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 65.796%; tC2Q: 0.144, 34.204%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C84[1][A]</td>
<td>apple_video/video_address_o_11_s0/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R57C84[1][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_11_s0/Q</td>
</tr>
<tr>
<td>0.936</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.712</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>0.747</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 47.191%; tC2Q: 0.141, 52.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C84[1][B]</td>
<td>apple_video/video_address_o_12_s0/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R57C84[1][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_12_s0/Q</td>
</tr>
<tr>
<td>0.971</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.712</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>0.747</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.161, 53.311%; tC2Q: 0.141, 46.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>vgc/vram_data_r_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R56[22]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>37.796</td>
<td>0.090</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R56[22]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_1_s/DO[0]</td>
</tr>
<tr>
<td>37.850</td>
<td>0.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C102[0][A]</td>
<td>apple_memory/n768_s0/I0</td>
</tr>
<tr>
<td>38.003</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R58C102[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n768_s0/F</td>
</tr>
<tr>
<td>38.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C102[0][A]</td>
<td style=" font-weight:bold;">vgc/vram_data_r_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C102[0][A]</td>
<td>vgc/vram_data_r_28_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vgc/vram_data_r_28_s0</td>
</tr>
<tr>
<td>37.774</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C102[0][A]</td>
<td>vgc/vram_data_r_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.515%; route: 0.054, 18.182%; tC2Q: 0.090, 30.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C83[1][B]</td>
<td>apple_video/video_address_o_6_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R57C83[1][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_6_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.712</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>0.747</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.164, 53.770%; tC2Q: 0.141, 46.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cd_in_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_cpu/pram_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C59[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cd_in_7_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R39C59[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/cd_in_7_s0/Q</td>
</tr>
<tr>
<td>1.128</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C58[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/pram_data_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C58[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/pram_data_11_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C58[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/pram_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.314, 69.011%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C82[0][A]</td>
<td>apple_video/video_address_o_2_s0/CLK</td>
</tr>
<tr>
<td>0.818</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R57C82[0][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_2_s0/Q</td>
</tr>
<tr>
<td>0.989</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R56[17][B]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[17][B]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.708</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>0.743</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R56[17][B]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.171, 54.808%; tC2Q: 0.141, 45.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/grn_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R37C75[1][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_1_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>0.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C73[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/colram_DOL_21_G[0]_s0/S0</td>
</tr>
<tr>
<td>1.131</td>
<td>0.101</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C73[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/colram_DOL_21_G[0]_s0/O</td>
</tr>
<tr>
<td>1.134</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C73[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/grn_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C73[2][A]</td>
<td>supersprite/vdp/f18a_core/grn_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.886</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C73[2][A]</td>
<td>supersprite/vdp/f18a_core/grn_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.101, 21.909%; route: 0.216, 46.855%; tC2Q: 0.144, 31.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/grn_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R37C75[1][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_1_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>0.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C73[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/colram_DOL_12_G[0]_s0/S0</td>
</tr>
<tr>
<td>1.131</td>
<td>0.101</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C73[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/colram_DOL_12_G[0]_s0/O</td>
</tr>
<tr>
<td>1.134</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C73[3][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/grn_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C73[3][A]</td>
<td>supersprite/vdp/f18a_core/grn_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.886</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C73[3][A]</td>
<td>supersprite/vdp/f18a_core/grn_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.101, 21.909%; route: 0.216, 46.855%; tC2Q: 0.144, 31.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/red_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R37C75[1][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_1_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>0.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C72[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/colram_DOL_33_G[0]_s0/S0</td>
</tr>
<tr>
<td>1.131</td>
<td>0.101</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C72[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/colram_DOL_33_G[0]_s0/O</td>
</tr>
<tr>
<td>1.134</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C72[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/red_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C72[0][A]</td>
<td>supersprite/vdp/f18a_core/red_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.882</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C72[0][A]</td>
<td>supersprite/vdp/f18a_core/red_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.101, 21.909%; route: 0.216, 46.855%; tC2Q: 0.144, 31.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/red_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R37C75[1][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_1_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>0.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C72[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/colram_DOL_24_G[0]_s0/S0</td>
</tr>
<tr>
<td>1.131</td>
<td>0.101</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C72[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/colram_DOL_24_G[0]_s0/O</td>
</tr>
<tr>
<td>1.134</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C72[3][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/red_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C72[3][A]</td>
<td>supersprite/vdp/f18a_core/red_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.882</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C72[3][A]</td>
<td>supersprite/vdp/f18a_core/red_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.101, 21.909%; route: 0.216, 46.855%; tC2Q: 0.144, 31.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C83[2][B]</td>
<td>apple_video/video_address_o_8_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R57C83[2][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_8_s0/Q</td>
</tr>
<tr>
<td>1.005</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.712</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>0.747</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.188, 56.627%; tC2Q: 0.144, 43.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C72[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s2/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R40C72[2][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s2/Q</td>
</tr>
<tr>
<td>1.074</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C72[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C72[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0/CLK</td>
</tr>
<tr>
<td>0.909</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0</td>
</tr>
<tr>
<td>0.815</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C72[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 64.090%; tC2Q: 0.144, 35.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C83[2][A]</td>
<td>apple_video/video_address_o_7_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R57C83[2][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_7_s0/Q</td>
</tr>
<tr>
<td>1.016</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.712</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>0.747</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R56[18]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.199, 58.017%; tC2Q: 0.144, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>vgc/vram_data_r_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R56[22]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>37.796</td>
<td>0.090</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R56[22]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_1_s/DO[1]</td>
</tr>
<tr>
<td>37.890</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C102[2][B]</td>
<td>apple_memory/n767_s0/I0</td>
</tr>
<tr>
<td>38.043</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C102[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n767_s0/F</td>
</tr>
<tr>
<td>38.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C102[2][B]</td>
<td style=" font-weight:bold;">vgc/vram_data_r_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C102[2][B]</td>
<td>vgc/vram_data_r_29_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vgc/vram_data_r_29_s0</td>
</tr>
<tr>
<td>37.774</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C102[2][B]</td>
<td>vgc/vram_data_r_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 45.401%; route: 0.094, 27.893%; tC2Q: 0.090, 26.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.122</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>21.505</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>21.647</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I1</td>
</tr>
<tr>
<td>22.037</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>24.684</td>
<td>2.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR39[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.222</td>
<td>22.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR39[A]</td>
<td>hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>22.187</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>22.034</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR39[A]</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 10.951%; route: 2.789, 78.308%; tC2Q: 0.382, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.122</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>21.505</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>21.647</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I1</td>
</tr>
<tr>
<td>22.037</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>24.684</td>
<td>2.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR22[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.222</td>
<td>22.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>22.187</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>22.034</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 10.951%; route: 2.789, 78.308%; tC2Q: 0.382, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.122</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>21.505</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>21.647</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I1</td>
</tr>
<tr>
<td>22.037</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>24.684</td>
<td>2.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.222</td>
<td>22.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>22.187</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>22.034</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR26[A]</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 10.951%; route: 2.789, 78.308%; tC2Q: 0.382, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.518</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I1</td>
</tr>
<tr>
<td>3.519</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>6.165</td>
<td>2.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>3.669</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>3.518</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR26[A]</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 10.951%; route: 2.789, 78.308%; tC2Q: 0.382, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.518</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I1</td>
</tr>
<tr>
<td>3.519</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>6.165</td>
<td>2.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR22[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>3.669</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>3.518</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 10.951%; route: 2.789, 78.308%; tC2Q: 0.382, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.518</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I1</td>
</tr>
<tr>
<td>3.519</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>6.165</td>
<td>2.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR39[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR39[A]</td>
<td>hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>3.669</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>3.518</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR39[A]</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 10.951%; route: 2.789, 78.308%; tC2Q: 0.382, 10.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[3][A]</td>
<td>u_Reset_Sync/led_d_1_s/I2</td>
</tr>
<tr>
<td>3.650</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C72[3][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/led_d_1_s/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.694</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>9.750</td>
<td>5.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.104</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>20.756</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C46[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 11.877%; route: 5.915, 82.771%; tC2Q: 0.382, 5.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[3][A]</td>
<td>u_Reset_Sync/led_d_1_s/I2</td>
</tr>
<tr>
<td>3.650</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C72[3][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/led_d_1_s/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.694</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>9.750</td>
<td>5.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C46[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.104</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLK</td>
</tr>
<tr>
<td>20.756</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C46[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 11.877%; route: 5.915, 82.771%; tC2Q: 0.382, 5.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[3][A]</td>
<td>u_Reset_Sync/led_d_1_s/I2</td>
</tr>
<tr>
<td>3.650</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C72[3][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/led_d_1_s/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.694</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>9.750</td>
<td>5.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C46[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.104</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLK</td>
</tr>
<tr>
<td>20.756</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C46[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 11.877%; route: 5.915, 82.771%; tC2Q: 0.382, 5.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[3][A]</td>
<td>u_Reset_Sync/led_d_1_s/I2</td>
</tr>
<tr>
<td>3.650</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C72[3][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/led_d_1_s/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.694</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>9.750</td>
<td>5.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.104</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLK</td>
</tr>
<tr>
<td>20.756</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 11.877%; route: 5.915, 82.771%; tC2Q: 0.382, 5.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[3][A]</td>
<td>u_Reset_Sync/led_d_1_s/I2</td>
</tr>
<tr>
<td>3.650</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C72[3][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/led_d_1_s/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.694</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>9.750</td>
<td>5.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.104</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0/CLK</td>
</tr>
<tr>
<td>20.756</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C46[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 11.877%; route: 5.915, 82.771%; tC2Q: 0.382, 5.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[3][A]</td>
<td>u_Reset_Sync/led_d_1_s/I2</td>
</tr>
<tr>
<td>3.650</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C72[3][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/led_d_1_s/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.694</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>9.750</td>
<td>5.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.104</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[1][A]</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>20.756</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C46[1][A]</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 11.877%; route: 5.915, 82.771%; tC2Q: 0.382, 5.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[3][A]</td>
<td>u_Reset_Sync/led_d_1_s/I2</td>
</tr>
<tr>
<td>3.650</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C72[3][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/led_d_1_s/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.694</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>9.752</td>
<td>5.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C56[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.122</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLK</td>
</tr>
<tr>
<td>20.775</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C56[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 11.873%; route: 5.917, 82.777%; tC2Q: 0.382, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[3][A]</td>
<td>u_Reset_Sync/led_d_1_s/I2</td>
</tr>
<tr>
<td>3.650</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C72[3][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/led_d_1_s/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.694</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>9.752</td>
<td>5.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C56[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.122</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/CLK</td>
</tr>
<tr>
<td>20.775</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C56[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 11.873%; route: 5.917, 82.777%; tC2Q: 0.382, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[3][A]</td>
<td>u_Reset_Sync/led_d_1_s/I2</td>
</tr>
<tr>
<td>3.650</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C72[3][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/led_d_1_s/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.694</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>9.729</td>
<td>5.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C58[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.104</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C58[1][B]</td>
<td>superserial/COM2/RX_REG_0_s1/CLK</td>
</tr>
<tr>
<td>20.756</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C58[1][B]</td>
<td>superserial/COM2/RX_REG_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 11.912%; route: 5.894, 82.719%; tC2Q: 0.382, 5.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[3][A]</td>
<td>u_Reset_Sync/led_d_1_s/I2</td>
</tr>
<tr>
<td>3.650</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C72[3][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/led_d_1_s/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.694</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>9.729</td>
<td>5.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C58[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.104</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C58[1][A]</td>
<td>superserial/COM2/RX_REG_1_s1/CLK</td>
</tr>
<tr>
<td>20.756</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C58[1][A]</td>
<td>superserial/COM2/RX_REG_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 11.912%; route: 5.894, 82.719%; tC2Q: 0.382, 5.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[3][A]</td>
<td>u_Reset_Sync/led_d_1_s/I2</td>
</tr>
<tr>
<td>3.650</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C72[3][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/led_d_1_s/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.694</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>9.729</td>
<td>5.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C58[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.104</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C58[0][B]</td>
<td>superserial/COM2/RX_REG_2_s1/CLK</td>
</tr>
<tr>
<td>20.756</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C58[0][B]</td>
<td>superserial/COM2/RX_REG_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 11.912%; route: 5.894, 82.719%; tC2Q: 0.382, 5.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[3][A]</td>
<td>u_Reset_Sync/led_d_1_s/I2</td>
</tr>
<tr>
<td>3.650</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C72[3][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/led_d_1_s/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.694</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>9.729</td>
<td>5.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C58[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.104</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C58[3][A]</td>
<td>superserial/COM2/RX_REG_4_s1/CLK</td>
</tr>
<tr>
<td>20.756</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C58[3][A]</td>
<td>superserial/COM2/RX_REG_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 11.912%; route: 5.894, 82.719%; tC2Q: 0.382, 5.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[3][A]</td>
<td>u_Reset_Sync/led_d_1_s/I2</td>
</tr>
<tr>
<td>3.650</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C72[3][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/led_d_1_s/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.694</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>9.729</td>
<td>5.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C58[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.104</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C58[2][B]</td>
<td>superserial/COM2/RX_REG_5_s1/CLK</td>
</tr>
<tr>
<td>20.756</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C58[2][B]</td>
<td>superserial/COM2/RX_REG_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 11.912%; route: 5.894, 82.719%; tC2Q: 0.382, 5.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[3][A]</td>
<td>u_Reset_Sync/led_d_1_s/I2</td>
</tr>
<tr>
<td>3.650</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C72[3][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/led_d_1_s/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.694</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>9.729</td>
<td>5.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C58[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.104</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C58[0][A]</td>
<td>superserial/COM2/RX_REG_6_s1/CLK</td>
</tr>
<tr>
<td>20.756</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C58[0][A]</td>
<td>superserial/COM2/RX_REG_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 11.912%; route: 5.894, 82.719%; tC2Q: 0.382, 5.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[3][A]</td>
<td>u_Reset_Sync/led_d_1_s/I2</td>
</tr>
<tr>
<td>3.650</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C72[3][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/led_d_1_s/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.694</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>9.729</td>
<td>5.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C58[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.104</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C58[2][A]</td>
<td>superserial/COM2/RX_REG_7_s1/CLK</td>
</tr>
<tr>
<td>20.756</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C58[2][A]</td>
<td>superserial/COM2/RX_REG_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 11.912%; route: 5.894, 82.719%; tC2Q: 0.382, 5.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.765</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RDRF_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[3][A]</td>
<td>u_Reset_Sync/led_d_1_s/I2</td>
</tr>
<tr>
<td>3.650</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C72[3][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/led_d_1_s/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.694</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>9.724</td>
<td>5.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C59[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RDRF_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.113</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C59[1][A]</td>
<td>superserial/COM2/RDRF_s1/CLK</td>
</tr>
<tr>
<td>20.765</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C59[1][A]</td>
<td>superserial/COM2/RDRF_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 11.921%; route: 5.889, 82.707%; tC2Q: 0.382, 5.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.765</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[3][A]</td>
<td>u_Reset_Sync/led_d_1_s/I2</td>
</tr>
<tr>
<td>3.650</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C72[3][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/led_d_1_s/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.694</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>9.724</td>
<td>5.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C59[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.113</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C59[0][A]</td>
<td>superserial/COM2/RX_REG_3_s1/CLK</td>
</tr>
<tr>
<td>20.765</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C59[0][A]</td>
<td>superserial/COM2/RX_REG_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 11.921%; route: 5.889, 82.707%; tC2Q: 0.382, 5.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[3][A]</td>
<td>u_Reset_Sync/led_d_1_s/I2</td>
</tr>
<tr>
<td>3.650</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C72[3][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/led_d_1_s/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.694</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>9.607</td>
<td>4.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C48[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.122</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0/CLK</td>
</tr>
<tr>
<td>20.775</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C48[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 12.119%; route: 5.772, 82.420%; tC2Q: 0.382, 5.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.765</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.986</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C72[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[3][A]</td>
<td>u_Reset_Sync/led_d_1_s/I2</td>
</tr>
<tr>
<td>3.650</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R33C72[3][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/led_d_1_s/F</td>
</tr>
<tr>
<td>4.366</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.694</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>9.584</td>
<td>4.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C51[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.113</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C51[2][A]</td>
<td>superserial/COM2/cycle_0_s0/CLK</td>
</tr>
<tr>
<td>20.765</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C51[2][A]</td>
<td>superserial/COM2/cycle_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 12.159%; route: 5.749, 82.362%; tC2Q: 0.382, 5.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.620</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR39[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.718</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR39[A]</td>
<td>hdmi/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>37.753</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>37.906</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR39[A]</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.543%; route: 1.422, 83.207%; tC2Q: 0.141, 8.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.681, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.620</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.718</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>37.753</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>37.906</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.543%; route: 1.422, 83.207%; tC2Q: 0.141, 8.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.681, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.620</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.718</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>hdmi/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>37.753</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>37.906</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR26[A]</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.543%; route: 1.422, 83.207%; tC2Q: 0.141, 8.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.681, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.015</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.087</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>1.233</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>2.608</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C66[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C66[0][B]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C66[0][B]</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.419%; route: 1.447, 83.451%; tC2Q: 0.141, 8.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_39_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C78[0][B]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[0]_39_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C78[0][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_39_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_39_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C78[0][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_39_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C78[1][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C78[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_0_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_0_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C78[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_6_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_6_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C78[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C78[1][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C78[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_7_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_7_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C78[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][B]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[1][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_13_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_13_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C78[1][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_14_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_14_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C78[1][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C78[0][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C78[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_16_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_16_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C78[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C78[0][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C78[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_28_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_28_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C78[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_36_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C82[3][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_36_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C82[3][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_36_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_36_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C82[3][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_36_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_37_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_37_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_37_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_37_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_37_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_39_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C78[1][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[1]_39_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C78[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_39_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_39_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C78[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[1]_39_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C78[2][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[0]_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C78[2][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_0_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_0_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C78[2][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[0][B]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[0]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[0][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_6_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_6_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C78[0][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C78[0][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[0]_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C78[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_7_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_7_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C78[0][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[2][B]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[0]_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C78[2][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_13_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_13_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C78[2][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[0]_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_14_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_14_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C78[2][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C78[1][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[0]_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C78[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_16_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_16_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C78[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C78[1][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[0]_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C78[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_28_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_28_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C78[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_36_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C82[1][B]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[0]_36_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C82[1][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_36_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_36_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C82[1][B]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_36_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_37_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C82[3][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_2/intreg[0]_37_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C82[3][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_37_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_37_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C82[3][A]</td>
<td>audio_out/IIR_filter/iir_tap_2/intreg[0]_37_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/iir_tap_1/intreg[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2405</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C72[1][B]</td>
<td>u_Reset_Sync/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>38.052</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C72[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>38.124</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C72[2][B]</td>
<td>n785_s2/I3</td>
</tr>
<tr>
<td>38.270</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>704</td>
<td>R33C72[2][B]</td>
<td style=" background: #97FFFF;">n785_s2/F</td>
</tr>
<tr>
<td>39.616</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C82[1][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/iir_tap_1/intreg[1]_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1553</td>
<td>RIGHTSIDE[1]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C82[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_1/intreg[1]_0_s0/CLK</td>
</tr>
<tr>
<td>37.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/IIR_filter/iir_tap_1/intreg[1]_0_s0</td>
</tr>
<tr>
<td>37.696</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C82[1][A]</td>
<td>audio_out/IIR_filter/iir_tap_1/intreg[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.563%; route: 1.418, 83.167%; tC2Q: 0.141, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.859</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.393</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.859</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.393</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.859</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_6_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.393</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_6_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>superserial/rom/rom_data_rom_data_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.859</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>superserial/rom/rom_data_rom_data_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.393</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>superserial/rom/rom_data_rom_data_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.535</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.535</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>10.138</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.535</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.535</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>10.138</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.535</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.535</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_6_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>10.138</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_6_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.535</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.535</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>superserial/rom/rom_data_rom_data_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>superserial/rom/rom_data_rom_data_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>10.138</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>superserial/rom/rom_data_rom_data_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.539</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.539</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.850</td>
<td>2.591</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.389</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.539</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.539</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.850</td>
<td>2.591</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.389</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2405</td>
<td>clk_logic_w</td>
<td>-2.649</td>
<td>2.613</td>
</tr>
<tr>
<td>1553</td>
<td>clk_pixel_w</td>
<td>9.198</td>
<td>2.604</td>
</tr>
<tr>
<td>704</td>
<td>n785_7</td>
<td>-2.649</td>
<td>3.453</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current</td>
<td>31.720</td>
<td>2.787</td>
</tr>
<tr>
<td>226</td>
<td>a2bus_if.addr[0]</td>
<td>7.137</td>
<td>6.175</td>
</tr>
<tr>
<td>206</td>
<td>clk_audio_w</td>
<td>30.753</td>
<td>2.784</td>
</tr>
<tr>
<td>164</td>
<td>n931_6</td>
<td>11.447</td>
<td>3.494</td>
</tr>
<tr>
<td>164</td>
<td>out_l_15_7</td>
<td>29.061</td>
<td>4.368</td>
</tr>
<tr>
<td>160</td>
<td>addr1[0]</td>
<td>9.863</td>
<td>1.939</td>
</tr>
<tr>
<td>160</td>
<td>addr2[0]</td>
<td>8.037</td>
<td>3.831</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R22C89</td>
<td>75.00%</td>
</tr>
<tr>
<td>R40C57</td>
<td>73.61%</td>
</tr>
<tr>
<td>R24C96</td>
<td>73.61%</td>
</tr>
<tr>
<td>R24C97</td>
<td>73.61%</td>
</tr>
<tr>
<td>R25C96</td>
<td>73.61%</td>
</tr>
<tr>
<td>R37C55</td>
<td>72.22%</td>
</tr>
<tr>
<td>R22C94</td>
<td>72.22%</td>
</tr>
<tr>
<td>R47C93</td>
<td>72.22%</td>
</tr>
<tr>
<td>R39C72</td>
<td>70.83%</td>
</tr>
<tr>
<td>R57C99</td>
<td>70.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 50 -multiply_by 54 -add [get_nets {clk_logic_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_nets {clk_logic_w}] -master_clock clk_logic -divide_by 2 -multiply_by 1 -add [get_nets {clk_pixel_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_nets {clk_pixel_w}] -master_clock clk_pixel -divide_by 1 -multiply_by 5 -add [get_nets {clk_hdmi_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
