<html xmlns="http://www.w3.org/1999/xhtml"><head><title>DCDT Generated Report: Single-Loop  buck</title></head><body><h1>DCDT Report: Peak Current Mode</h1><table><tr><td>Project Name</td><td>buck</td></tr><tr><td>Date</td><td>7/31/2015</td></tr><tr><td>Time</td><td>12:38.50</td></tr></table><h2>Peak Current Mode</h2><h3>Inner Loop</h3><h4>Inner s-Domain</h4><img alt="inner_gain.jpg" src="inner_gain.jpg"><img alt="inner_phase.jpg" src="inner_phase.jpg"><h3>Closed Loop</h3><h4>Digital z-Domain</h4><img alt="digital_gain.jpg" src="digital_gain.jpg"><img alt="digital_phase.jpg" src="digital_phase.jpg"><h4>Analog s-Domain</h4><img alt="analog_gain.jpg" src="analog_gain.jpg"><img alt="analog_phase.jpg" src="analog_phase.jpg"><h4>Digital Nyquist</h4><img alt="digital_nyquist.jpg" src="digital_nyquist.jpg"><h4>Digital Root Locus</h4><img alt="root_locus.jpg" src="root_locus.jpg"><h4>Digital Step Response</h4><img alt="step_response.jpg" src="step_response.jpg"><h2>Compensator Type:  2P2Z</h2><h4>Inputs</h4><table border="1"><tr><th>Entry</th><th>Value</th></tr><tr><td>Pole 0</td><td>6.0420e+03 Hz</td></tr><tr><td>Pole 2</td><td>2.0854e+04 Hz</td></tr><tr><td>Zero 1</td><td>2.0000e+02 Hz</td></tr><tr><td>Gain(Kdc)</td><td>1.000</td></tr><tr><td>Warp</td><td>false</td></tr><tr><td>PWM Frequency</td><td>3.5000e+05</td></tr><tr><td>PWM Sampling Ratio</td><td>2</td></tr><tr><td>Sampling Frequency</td><td>1.7500e+05</td></tr><tr><td>PWM Max Resolution</td><td>1.0600e-09</td></tr><tr><td>Computational Delay</td><td>3.0000e-07</td></tr><tr><td>Control Output Min.</td><td>0</td></tr><tr><td>Control Output Max.</td><td>4095</td></tr><tr><td>Kuc Gain</td><td>6.7356e-01</td></tr><tr><td>Use Kuc Gain</td><td>false</td></tr></table><h4>PWM Calculations</h4><table border="1"><tr><th>Name</th><th>Value</th></tr><tr><td>Bits of Resolution</td><td>12.396</td></tr><tr><td>Gain</td><td>1.855e-04</td></tr></table><h4>Digital Compensator Coefficients</h4><table border="1"><tr><th>Name</th><th>Value</th><th>Normalized</th><th>Q15</th><th>Hex</th></tr><tr><td>a1</td><td>1.455</td><td>0.176</td><td>5773</td><td>0x168D</td></tr><tr><td>a2</td><td>-0.455</td><td>-0.055</td><td>-1805</td><td>0xF8F3</td></tr><tr><td>b0</td><td>8.259</td><td>1.000</td><td>32764</td><td>0x7FFC</td></tr><tr><td>b1</td><td>0.059</td><td>0.007</td><td>234</td><td>0x00EA</td></tr><tr><td>b2</td><td>-8.199</td><td>-0.993</td><td>-32530</td><td>0x80EE</td></tr></table><h4>s-Domain</h4><p><code><pre>               Wp0   Wp2(Wz1 + s)<br>  H(s) = Kdc X --- X ------------<br>                s    Wz1(Wp2 + s)<br><br>                  3.80e+04   1.31e+05(1.26e+03 + s)<br>  H(s) = 1.000 X -------- X ----------------------<br>                     s       1.26e+03(1.31e+05 + s)<br><br></pre></code></p><img alt="s_domain_gain.jpg" src="s_domain_gain.jpg"><img alt="s_domain_phase.jpg" src="s_domain_phase.jpg"><h4>z-Domain</h4><p><code><pre>         u(z)  B0 + B1z^(-1) + B2z^(-2)<br>  H(z) = --- = ------------------------<br>         e(z)  A0 - A1z^(-1) - A2z^(-2)<br><br>          (8.259) + (0.059)z^(-1) + (-8.199)z^(-2)<br>  H(z) = ---------------------------------------------<br>          1 - (1.455)z^(-1) - (-0.455)z^(-2)<br><br></pre></code></p><img alt="z_domain_gain.jpg" src="z_domain_gain.jpg"><img alt="z_domain_phase.jpg" src="z_domain_phase.jpg"><h2>Comparator</h2><h4>Inputs</h4><table border="1"><tr><th>Entry</th><th>Value</th></tr><tr><td>Comparator Latency Delay</td><td>3.0000e-08 s</td></tr><tr><td>Comparator Max. Input Voltage</td><td>1.650 v</td></tr><tr><td>Gate Drive Delay</td><td>1.3000e-07 s</td></tr><tr><td>Modulator Gain(Fm)</td><td>2.7700e-01</td></tr><tr><td>DAC Resolution</td><td>10-bit</td></tr><tr><td>DAC Settling Time</td><td>1.5000e-06 s</td></tr><tr><td>DAC Voltage Reference</td><td>1.650 v</td></tr></table><h2>Plant Type Gid:  Polynomial</h2><h4>Inputs</h4><table border="1"><tr><th>Entry</th><th>Value</th></tr><tr><td>a0</td><td>5.685e+08</td></tr><tr><td>a1</td><td>4.091e+05</td></tr><tr><td></td><td></td></tr><tr><td>b0</td><td>1.3880e+08</td></tr><tr><td>b1</td><td>4.5200e+03</td></tr><tr><td>b2</td><td>1.0000e+00</td></tr></table><h4>s-Domain</h4><p><code><pre>           a0 + a1(s^1)<br>Hsys(s) = ------------------------<br>           b0 + b1(s^1) + b2(s^2)<br><br>           5.6850e+08 + 4.0910e+05(s^1)<br>Hsys(s) = ------------------------------------------------<br>           1.3880e+08 + 4.5200e+03(s^1) + 1.0000e+00(s^2)<br></pre></code></p><img alt="plant_gain.jpg" src="plant_gain.jpg"><img alt="plant_phase.jpg" src="plant_phase.jpg"><h2>Feedback Type Hfb_current:  Fixed Gain</h2><h4>Inputs</h4><table border="1"><tr><th>Entry</th><th>Value</th></tr><tr><td>Gain</td><td>9.600e-01</td></tr><tr><td>Bandwidth</td><td>3.000e+05</td></tr></table><h4>s-Domain</h4><p><code><pre>                   BW(2pi)<br>  H(s) = Kvadc X -----------<br>                 BW(2pi) + s<br><br>                   1.885e+06<br>  H(s) = 0.960 X -------------<br>                 1.885e+06 + s<br><br></pre></code></p><img alt="feedback_gain.jpg" src="feedback_gain.jpg"><img alt="feedback_phase.jpg" src="feedback_phase.jpg"><h2>Plant Type Gvd:  Polynomial</h2><h4>Inputs</h4><table border="1"><tr><th>Entry</th><th>Value</th></tr><tr><td>a0</td><td>1.238e+09</td></tr><tr><td>a1</td><td>2.000e+04</td></tr><tr><td></td><td></td></tr><tr><td>b0</td><td>1.3880e+08</td></tr><tr><td>b1</td><td>4.5200e+03</td></tr><tr><td>b2</td><td>1.0000e+00</td></tr></table><h4>s-Domain</h4><p><code><pre>           a0 + a1(s^1)<br>Hsys(s) = ------------------------<br>           b0 + b1(s^1) + b2(s^2)<br><br>           1.2380e+09 + 2.0000e+04(s^1)<br>Hsys(s) = ------------------------------------------------<br>           1.3880e+08 + 4.5200e+03(s^1) + 1.0000e+00(s^2)<br></pre></code></p><img alt="plant_gain.jpg" src="plant_gain.jpg"><img alt="plant_phase.jpg" src="plant_phase.jpg"><h2>Feedback Type Hfb_voltage:  RC Network</h2><h4>Inputs</h4><table border="1"><tr><th>Entry</th><th>Value</th></tr><tr><td>R1</td><td>1.1000e+03</td></tr><tr><td>R2</td><td>3.1600e+03</td></tr><tr><td>C1</td><td>1.8000e-09</td></tr><tr><td>ADC Resolution</td><td>12-bit</td></tr><tr><td>ADC Conv. Latency</td><td>3.00e-07</td></tr><tr><td>ADC Operating Voltage</td><td>3.30</td></tr><tr><td>Output</td><td>5.00</td></tr></table><h4>ADC Calculations</h4><table border="1"><tr><th>Entry</th><th>Value</th></tr><tr><td>Sense Output</td><td>3.709</td></tr><tr><td>Counts Sense</td><td>4603</td></tr><tr><td>Pre-Shift</td><td>3</td></tr></table><h4>s-Domain</h4><p><code><pre>           Kvadc<br>  H(s) = -----------<br>         1 + ReqC(s)<br><br>                 7.418e-01<br>  H(s) = ---------------------------<br>         1 + 8.16e+02(1.800e-09)(s))<br><br></pre></code></p><img alt="feedback_gain.jpg" src="feedback_gain.jpg"><img alt="feedback_phase.jpg" src="feedback_phase.jpg"></body></html>