Verilator Tree Dump (format 0x3900) from <e664> to <e683>
     NETLIST 0xaaaaab65bf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab679470 <e368> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0xaaaaab6796f0 <e372> {c2al} @dt=0xaaaaab674f90@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab679a90 <e377> {c3al} @dt=0xaaaaab674f90@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab679e30 <e383> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67cde0 <e389> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67f890 <e521> {c2al} @dt=0xaaaaab674f90@(G/w1)  CyclicRightShiftRegister_NegEdge_2Bit__DOT__clock [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67fa10 <e217> {c3al} @dt=0xaaaaab674f90@(G/w1)  CyclicRightShiftRegister_NegEdge_2Bit__DOT__reset [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67fb90 <e225> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  CyclicRightShiftRegister_NegEdge_2Bit__DOT__D [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67fd10 <e334> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  CyclicRightShiftRegister_NegEdge_2Bit__DOT__Q [VSTATIC]  PORT
    1:2: TOPSCOPE 0xaaaaab67a0b0 <e592> {c1ai}
    1:2:2: SCOPE 0xaaaaab679fb0 <e663> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab679470]
    1:2:2:1: VARSCOPE 0xaaaaab67a170 <e594> {c2al} @dt=0xaaaaab674f90@(G/w1)  TOP->clock -> VAR 0xaaaaab6796f0 <e372> {c2al} @dt=0xaaaaab674f90@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67a250 <e597> {c3al} @dt=0xaaaaab674f90@(G/w1)  TOP->reset -> VAR 0xaaaaab679a90 <e377> {c3al} @dt=0xaaaaab674f90@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67a330 <e600> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  TOP->D -> VAR 0xaaaaab679e30 <e383> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67a410 <e603> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  TOP->Q -> VAR 0xaaaaab67cde0 <e389> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67b0f0 <e609> {c2al} @dt=0xaaaaab674f90@(G/w1)  TOP->CyclicRightShiftRegister_NegEdge_2Bit__DOT__clock -> VAR 0xaaaaab67f890 <e521> {c2al} @dt=0xaaaaab674f90@(G/w1)  CyclicRightShiftRegister_NegEdge_2Bit__DOT__clock [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67b210 <e612> {c3al} @dt=0xaaaaab674f90@(G/w1)  TOP->CyclicRightShiftRegister_NegEdge_2Bit__DOT__reset -> VAR 0xaaaaab67fa10 <e217> {c3al} @dt=0xaaaaab674f90@(G/w1)  CyclicRightShiftRegister_NegEdge_2Bit__DOT__reset [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67b330 <e615> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  TOP->CyclicRightShiftRegister_NegEdge_2Bit__DOT__D -> VAR 0xaaaaab67fb90 <e225> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  CyclicRightShiftRegister_NegEdge_2Bit__DOT__D [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67b450 <e618> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  TOP->CyclicRightShiftRegister_NegEdge_2Bit__DOT__Q -> VAR 0xaaaaab67fd10 <e334> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  CyclicRightShiftRegister_NegEdge_2Bit__DOT__Q [VSTATIC]  PORT
    1:2:2:2: ACTIVE 0xaaaaab68b1e0 <e668#> {c2al}  combo => SENTREE 0xaaaaab68b120 <e666#> {c2al}
    1:2:2:2:1: SENTREE 0xaaaaab68b120 <e666#> {c2al}
    1:2:2:2:1:1: SENITEM 0xaaaaab68b060 <e665#> {c2al} [COMBO]
    1:2:2:2:2: ASSIGNALIAS 0xaaaaab67a4f0 <e669#> {c2al} @dt=0xaaaaab674f90@(G/w1)
    1:2:2:2:2:1: VARREF 0xaaaaab67a5b0 <e489> {c2al} @dt=0xaaaaab674f90@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab67a170 <e594> {c2al} @dt=0xaaaaab674f90@(G/w1)  TOP->clock -> VAR 0xaaaaab6796f0 <e372> {c2al} @dt=0xaaaaab674f90@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0xaaaaab67a6d0 <e490> {c2al} @dt=0xaaaaab674f90@(G/w1)  CyclicRightShiftRegister_NegEdge_2Bit__DOT__clock [LV] => VARSCOPE 0xaaaaab67b0f0 <e609> {c2al} @dt=0xaaaaab674f90@(G/w1)  TOP->CyclicRightShiftRegister_NegEdge_2Bit__DOT__clock -> VAR 0xaaaaab67f890 <e521> {c2al} @dt=0xaaaaab674f90@(G/w1)  CyclicRightShiftRegister_NegEdge_2Bit__DOT__clock [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0xaaaaab67a7f0 <e671#> {c3al} @dt=0xaaaaab674f90@(G/w1)
    1:2:2:2:2:1: VARREF 0xaaaaab67a8b0 <e498> {c3al} @dt=0xaaaaab674f90@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab67a250 <e597> {c3al} @dt=0xaaaaab674f90@(G/w1)  TOP->reset -> VAR 0xaaaaab679a90 <e377> {c3al} @dt=0xaaaaab674f90@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0xaaaaab67a9d0 <e499> {c3al} @dt=0xaaaaab674f90@(G/w1)  CyclicRightShiftRegister_NegEdge_2Bit__DOT__reset [LV] => VARSCOPE 0xaaaaab67b210 <e612> {c3al} @dt=0xaaaaab674f90@(G/w1)  TOP->CyclicRightShiftRegister_NegEdge_2Bit__DOT__reset -> VAR 0xaaaaab67fa10 <e217> {c3al} @dt=0xaaaaab674f90@(G/w1)  CyclicRightShiftRegister_NegEdge_2Bit__DOT__reset [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0xaaaaab67aaf0 <e673#> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)
    1:2:2:2:2:1: VARREF 0xaaaaab67abb0 <e507> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  D [RV] <- VARSCOPE 0xaaaaab67a330 <e600> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  TOP->D -> VAR 0xaaaaab679e30 <e383> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0xaaaaab67acd0 <e508> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  CyclicRightShiftRegister_NegEdge_2Bit__DOT__D [LV] => VARSCOPE 0xaaaaab67b330 <e615> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  TOP->CyclicRightShiftRegister_NegEdge_2Bit__DOT__D -> VAR 0xaaaaab67fb90 <e225> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  CyclicRightShiftRegister_NegEdge_2Bit__DOT__D [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0xaaaaab67adf0 <e675#> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)
    1:2:2:2:2:1: VARREF 0xaaaaab67aeb0 <e516> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  Q [RV] <- VARSCOPE 0xaaaaab67a410 <e603> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  TOP->Q -> VAR 0xaaaaab67cde0 <e389> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0xaaaaab67afd0 <e517> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  CyclicRightShiftRegister_NegEdge_2Bit__DOT__Q [LV] => VARSCOPE 0xaaaaab67b450 <e618> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  TOP->CyclicRightShiftRegister_NegEdge_2Bit__DOT__Q -> VAR 0xaaaaab67fd10 <e334> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  CyclicRightShiftRegister_NegEdge_2Bit__DOT__Q [VSTATIC]  PORT
    1:2:2:2: ACTIVE 0xaaaaab68b570 <e677#> {c7af}  sequent => SENTREE 0xaaaaab68b2d0 <e149> {c7am}
    1:2:2:2:1: SENTREE 0xaaaaab68b2d0 <e149> {c7am}
    1:2:2:2:1:1: SENITEM 0xaaaaab68b390 <e74> {c7ao} [NEG]
    1:2:2:2:1:1:1: VARREF 0xaaaaab68b450 <e234> {c7aw} @dt=0xaaaaab674f90@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab67a170 <e594> {c2al} @dt=0xaaaaab674f90@(G/w1)  TOP->clock -> VAR 0xaaaaab6796f0 <e372> {c2al} @dt=0xaaaaab674f90@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0xaaaaab67b570 <e683#> {c7af}
    1:2:2:2:2:2: ASSIGNDLY 0xaaaaab67b8d0 <e419> {c10ap} @dt=0xaaaaab66c9f0@(G/w2)
    1:2:2:2:2:2:1: COND 0xaaaaab67b990 <e410> {c10as} @dt=0xaaaaab66c9f0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0xaaaaab67ba50 <e406> {c9an} @dt=0xaaaaab674f90@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab67a250 <e597> {c3al} @dt=0xaaaaab674f90@(G/w1)  TOP->reset -> VAR 0xaaaaab679a90 <e377> {c3al} @dt=0xaaaaab674f90@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: CONST 0xaaaaab67bb70 <e407> {c10as} @dt=0xaaaaab66c9f0@(G/w2)  2'h0
    1:2:2:2:2:2:1:3: CONCAT 0xaaaaab67bcb0 <e408> {c12ax} @dt=0xaaaaab66c9f0@(G/w2)
    1:2:2:2:2:2:1:3:1: SEL 0xaaaaab67bd70 <e347> {c12au} @dt=0xaaaaab674f90@(G/w1) decl[1:0]]
    1:2:2:2:2:2:1:3:1:1: VARREF 0xaaaaab67be40 <e249> {c12at} @dt=0xaaaaab66c9f0@(G/w2)  D [RV] <- VARSCOPE 0xaaaaab67a330 <e600> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  TOP->D -> VAR 0xaaaaab679e30 <e383> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:3:1:2: CONST 0xaaaaab67bf60 <e273> {c12av} @dt=0xaaaaab6753e0@(G/sw1)  1'h0
    1:2:2:2:2:2:1:3:1:3: CONST 0xaaaaab67c0a0 <e346> {c12au} @dt=0xaaaaab678c30@(G/w32)  32'h1
    1:2:2:2:2:2:1:3:2: SEL 0xaaaaab67c1e0 <e358> {c12ba} @dt=0xaaaaab674f90@(G/w1) decl[1:0]]
    1:2:2:2:2:2:1:3:2:1: VARREF 0xaaaaab67c2b0 <e286> {c12az} @dt=0xaaaaab66c9f0@(G/w2)  D [RV] <- VARSCOPE 0xaaaaab67a330 <e600> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  TOP->D -> VAR 0xaaaaab679e30 <e383> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:3:2:2: CONST 0xaaaaab67c3d0 <e314> {c12bd} @dt=0xaaaaab6753e0@(G/sw1)  1'h1
    1:2:2:2:2:2:1:3:2:3: CONST 0xaaaaab67c510 <e357> {c12bb} @dt=0xaaaaab678c30@(G/w32)  32'h1
    1:2:2:2:2:2:2: VARREF 0xaaaaab67c650 <e336> {c10an} @dt=0xaaaaab66c9f0@(G/w2)  Q [LV] => VARSCOPE 0xaaaaab67a410 <e603> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  TOP->Q -> VAR 0xaaaaab67cde0 <e389> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0xaaaaab65c620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab674f90 <e208> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab6753e0 <e264> {c12au} @dt=this@(G/sw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab66c9f0 <e224> {c4al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0xaaaaab678c30 <e341> {c12au} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab674f90 <e208> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab66c9f0 <e224> {c4al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab6753e0 <e264> {c12au} @dt=this@(G/sw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab678c30 <e341> {c12au} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0xaaaaab65c7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab65c960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab65caa0 <e664#> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab65c960]
