$date
	Tue Feb 17 12:48:15 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 2 # i [0:1] $end
$scope module uut $end
$var wire 1 " carry $end
$var wire 2 $ i [1:0] $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
0"
0!
$end
#10
1!
b1 #
b1 $
#20
b10 #
b10 $
#30
0!
1"
b11 #
b11 $
#40
