[2025-09-18 00:52:57] START suite=cs trace=nutch_phase1_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2533459 heartbeat IPC: 3.947 cumulative IPC: 3.947 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4923492 heartbeat IPC: 4.184 cumulative IPC: 4.062 (Simulation time: 00 hr 01 min 03 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4923492 cumulative IPC: 4.062 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4923492 cumulative IPC: 4.062 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 15105947 heartbeat IPC: 0.9821 cumulative IPC: 0.9821 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 28519397 heartbeat IPC: 0.7455 cumulative IPC: 0.8476 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 42409587 heartbeat IPC: 0.7199 cumulative IPC: 0.8003 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 55784344 heartbeat IPC: 0.7477 cumulative IPC: 0.7865 (Simulation time: 00 hr 06 min 08 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 70035953 heartbeat IPC: 0.7017 cumulative IPC: 0.7679 (Simulation time: 00 hr 07 min 30 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 86064856 heartbeat IPC: 0.6239 cumulative IPC: 0.7395 (Simulation time: 00 hr 08 min 58 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 102578785 heartbeat IPC: 0.6055 cumulative IPC: 0.7168 (Simulation time: 00 hr 10 min 31 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 117498168 heartbeat IPC: 0.6703 cumulative IPC: 0.7106 (Simulation time: 00 hr 12 min 00 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 131848572 heartbeat IPC: 0.6968 cumulative IPC: 0.7091 (Simulation time: 00 hr 13 min 25 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 141576822 cumulative IPC: 0.7063 (Simulation time: 00 hr 14 min 43 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 141576822 cumulative IPC: 0.7063 (Simulation time: 00 hr 14 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7063 instructions: 100000000 cycles: 141576822
CPU 0 Branch Prediction Accuracy: 96.75% MPKI: 0.3297 Average ROB Occupancy at Mispredict: 3068
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00854
BRANCH_INDIRECT: 0.3102
BRANCH_CONDITIONAL: 0.01091
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1044073
LQ_STALL: 49383
SQ_STALL: 603954


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 179.18315
REPLAY_LOAD: 124.00757
NON_REPLAY_LOAD: 11.358402

== Total ==
ADDR_TRANS: 293502
REPLAY_LOAD: 343997
NON_REPLAY_LOAD: 406574

== Counts ==
ADDR_TRANS: 1638
REPLAY_LOAD: 2774
NON_REPLAY_LOAD: 35795

cpu0->cpu0_STLB TOTAL        ACCESS:     207695 HIT:     197636 MISS:      10059 MSHR_MERGE:         10
cpu0->cpu0_STLB LOAD         ACCESS:     207695 HIT:     197636 MISS:      10059 MSHR_MERGE:         10
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 443.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1569005 HIT:    1017022 MISS:     551983 MSHR_MERGE:     134048
cpu0->cpu0_L2C LOAD         ACCESS:     775528 HIT:     545356 MISS:     230172 MSHR_MERGE:      18562
cpu0->cpu0_L2C RFO          ACCESS:      96119 HIT:      55794 MISS:      40325 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:     379308 HIT:     115215 MISS:     264093 MSHR_MERGE:     115484
cpu0->cpu0_L2C WRITE        ACCESS:     300286 HIT:     299653 MISS:        633 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      17764 HIT:       1004 MISS:      16760 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     251696 ISSUED:     251696 USEFUL:      57922 USELESS:      23754
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 98.54 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7914899 HIT:    7210624 MISS:     704275 MSHR_MERGE:     188794
cpu0->cpu0_L1I LOAD         ACCESS:    7914899 HIT:    7210624 MISS:     704275 MSHR_MERGE:     188794
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 20.53 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26301403 HIT:   25181057 MISS:    1120346 MSHR_MERGE:     618775
cpu0->cpu0_L1D LOAD         ACCESS:   15081564 HIT:   14671651 MISS:     409913 MSHR_MERGE:     149864
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1494729 HIT:    1267534 MISS:     227195 MSHR_MERGE:      99563
cpu0->cpu0_L1D WRITE        ACCESS:    9702747 HIT:    9237549 MISS:     465198 MSHR_MERGE:     369072
cpu0->cpu0_L1D TRANSLATION  ACCESS:      22363 HIT:       4323 MISS:      18040 MSHR_MERGE:        276
cpu0->cpu0_L1D PREFETCH REQUESTED:    1637906 ISSUED:    1494721 USEFUL:     106140 USELESS:      17581
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 74.52 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6615713 HIT:    6472821 MISS:     142892 MSHR_MERGE:      65654
cpu0->cpu0_ITLB LOAD         ACCESS:    6615713 HIT:    6472821 MISS:     142892 MSHR_MERGE:      65654
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.79 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24028477 HIT:   23837035 MISS:     191442 MSHR_MERGE:      60985
cpu0->cpu0_DTLB LOAD         ACCESS:   24028477 HIT:   23837035 MISS:     191442 MSHR_MERGE:      60985
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.42 cycles
cpu0->LLC TOTAL        ACCESS:     651039 HIT:     337389 MISS:     313650 MSHR_MERGE:        566
cpu0->LLC LOAD         ACCESS:     211610 HIT:      70912 MISS:     140698 MSHR_MERGE:          4
cpu0->LLC RFO          ACCESS:      40323 HIT:       7626 MISS:      32697 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     148609 HIT:      23467 MISS:     125142 MSHR_MERGE:        562
cpu0->LLC WRITE        ACCESS:     233737 HIT:     233640 MISS:         97 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      16760 HIT:       1744 MISS:      15016 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      24607
  ROW_BUFFER_MISS:     288369
  AVG DBUS CONGESTED CYCLE: 4.113
Channel 0 WQ ROW_BUFFER_HIT:      17672
  ROW_BUFFER_MISS:     205668
  FULL:          0
Channel 0 REFRESHES ISSUED:      11798

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       102611        18236         7769         8945
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           15          105          243         7261
  STLB miss resolved @ L2C                0           17           91          213         1087
  STLB miss resolved @ LLC                0           36          136          500         1201
  STLB miss resolved @ MEM                0           24          304          944        10562

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              26953         3517        80880         7342         3580
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8           60          135          520
  STLB miss resolved @ L2C                0            7           29          114          245
  STLB miss resolved @ LLC                1            5           51          298          267
  STLB miss resolved @ MEM                1           11           94          569         2614
[2025-09-18 01:07:41] END   suite=cs trace=nutch_phase1_core3 (rc=0)
