// Seed: 2837963727
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  assign module_1.id_11.id_10 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5
);
  struct packed {
    logic [-1 : -1 'b0] id_7;
    logic id_8;
    integer id_9;
    logic id_10;
  } id_11 = id_5;
  assign id_11.id_10 = -1;
  always begin : LABEL_0
    id_11.id_9 = -1'h0;
  end
  assign id_11.id_7 = id_5;
  assign id_11.id_7 = 1'd0 <-> 1;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
