{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671312344161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671312344161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 23:25:43 2022 " "Processing started: Sat Dec 17 23:25:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671312344161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1671312344161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off phase3_final -c phase3_final --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off phase3_final -c phase3_final --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1671312344162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1671312345934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1671312345935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sipo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sipo-rtl " "Found design unit 1: sipo-rtl" {  } { { "sipo.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/sipo.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371038 ""} { "Info" "ISGN_ENTITY_NAME" "1 sipo " "Found entity 1: sipo" {  } { { "sipo.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/sipo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671312371038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_2port-SYN " "Found design unit 1: ram_2port-SYN" {  } { { "RAM_2port.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/RAM_2port.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371045 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_2port " "Found entity 1: RAM_2port" {  } { { "RAM_2port.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/RAM_2port.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671312371045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qpsk_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qpsk_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QPSK_top-rtl " "Found design unit 1: QPSK_top-rtl" {  } { { "QPSK_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/QPSK_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371052 ""} { "Info" "ISGN_ENTITY_NAME" "1 QPSK_top " "Found entity 1: QPSK_top" {  } { { "QPSK_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/QPSK_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671312371052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prbs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prbs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prbs-prbs_arch " "Found design unit 1: prbs-prbs_arch" {  } { { "prbs.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/prbs.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371060 ""} { "Info" "ISGN_ENTITY_NAME" "1 prbs " "Found entity 1: prbs" {  } { { "prbs.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/prbs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671312371060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 piso-rtl " "Found design unit 1: piso-rtl" {  } { { "piso.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/piso.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371065 ""} { "Info" "ISGN_ENTITY_NAME" "1 piso " "Found entity 1: piso" {  } { { "piso.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/piso.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671312371065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulation-rtl " "Found design unit 1: modulation-rtl" {  } { { "modulation.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/modulation.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371079 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulation " "Found entity 1: modulation" {  } { { "modulation.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/modulation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671312371079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inter_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inter_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inter_top-rtl " "Found design unit 1: inter_top-rtl" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371089 ""} { "Info" "ISGN_ENTITY_NAME" "1 inter_top " "Found entity 1: inter_top" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671312371089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fec-moore_arch " "Found design unit 1: fec-moore_arch" {  } { { "fec.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/fec.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371094 ""} { "Info" "ISGN_ENTITY_NAME" "1 fec " "Found entity 1: fec" {  } { { "fec.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/fec.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671312371094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_100mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_100mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_100MHz-rtl " "Found design unit 1: Clock_100MHz-rtl" {  } { { "Clock_100MHz.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/Clock_100MHz.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371097 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_100MHz " "Found entity 1: Clock_100MHz" {  } { { "Clock_100MHz.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/Clock_100MHz.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671312371097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_100mhz/clock_100mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_100mhz/clock_100mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100MHz_0002 " "Found entity 1: Clock_100MHz_0002" {  } { { "Clock_100MHz/Clock_100MHz_0002.v" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/Clock_100MHz/Clock_100MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671312371102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "QPSK_top " "Elaborating entity \"QPSK_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1671312371519 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked_t QPSK_top.vhd(21) " "Verilog HDL or VHDL warning at QPSK_top.vhd(21): object \"locked_t\" assigned a value but never read" {  } { { "QPSK_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/QPSK_top.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1671312371520 "|QPSK_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100MHz Clock_100MHz:pll " "Elaborating entity \"Clock_100MHz\" for hierarchy \"Clock_100MHz:pll\"" {  } { { "QPSK_top.vhd" "pll" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/QPSK_top.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100MHz_0002 Clock_100MHz:pll\|Clock_100MHz_0002:clock_100mhz_inst " "Elaborating entity \"Clock_100MHz_0002\" for hierarchy \"Clock_100MHz:pll\|Clock_100MHz_0002:clock_100mhz_inst\"" {  } { { "Clock_100MHz.vhd" "clock_100mhz_inst" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/Clock_100MHz.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Clock_100MHz:pll\|Clock_100MHz_0002:clock_100mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Clock_100MHz:pll\|Clock_100MHz_0002:clock_100mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "Clock_100MHz/Clock_100MHz_0002.v" "altera_pll_i" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/Clock_100MHz/Clock_100MHz_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1671312371613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_100MHz:pll\|Clock_100MHz_0002:clock_100mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Clock_100MHz:pll\|Clock_100MHz_0002:clock_100mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "Clock_100MHz/Clock_100MHz_0002.v" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/Clock_100MHz/Clock_100MHz_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312371613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock_100MHz:pll\|Clock_100MHz_0002:clock_100mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Clock_100MHz:pll\|Clock_100MHz_0002:clock_100mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371614 ""}  } { { "Clock_100MHz/Clock_100MHz_0002.v" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/Clock_100MHz/Clock_100MHz_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1671312371614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prbs prbs:prbs_block " "Elaborating entity \"prbs\" for hierarchy \"prbs:prbs_block\"" {  } { { "QPSK_top.vhd" "prbs_block" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/QPSK_top.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fec fec:fec_block " "Elaborating entity \"fec\" for hierarchy \"fec:fec_block\"" {  } { { "QPSK_top.vhd" "fec_block" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/QPSK_top.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371628 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_reg fec.vhd(164) " "Inferred latch for \"data_in_reg\" at fec.vhd(164)" {  } { { "fec.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/fec.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371631 "|QPSK_phase3|QPSK_top:dut|fec:fec_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2port fec:fec_block\|RAM_2port:RAM_2portIns " "Elaborating entity \"RAM_2port\" for hierarchy \"fec:fec_block\|RAM_2port:RAM_2portIns\"" {  } { { "fec.vhd" "RAM_2portIns" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/fec.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fec:fec_block\|RAM_2port:RAM_2portIns\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fec:fec_block\|RAM_2port:RAM_2portIns\|altsyncram:altsyncram_component\"" {  } { { "RAM_2port.vhd" "altsyncram_component" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/RAM_2port.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fec:fec_block\|RAM_2port:RAM_2portIns\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fec:fec_block\|RAM_2port:RAM_2portIns\|altsyncram:altsyncram_component\"" {  } { { "RAM_2port.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/RAM_2port.vhd" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fec:fec_block\|RAM_2port:RAM_2portIns\|altsyncram:altsyncram_component " "Instantiated megafunction \"fec:fec_block\|RAM_2port:RAM_2portIns\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371798 ""}  } { { "RAM_2port.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/RAM_2port.vhd" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1671312371798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n504.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n504.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n504 " "Found entity 1: altsyncram_n504" {  } { { "db/altsyncram_n504.tdf" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/db/altsyncram_n504.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671312371912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671312371912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n504 fec:fec_block\|RAM_2port:RAM_2portIns\|altsyncram:altsyncram_component\|altsyncram_n504:auto_generated " "Elaborating entity \"altsyncram_n504\" for hierarchy \"fec:fec_block\|RAM_2port:RAM_2portIns\|altsyncram:altsyncram_component\|altsyncram_n504:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inter_top inter_top:inter_block " "Elaborating entity \"inter_top\" for hierarchy \"inter_top:inter_block\"" {  } { { "QPSK_top.vhd" "inter_block" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/QPSK_top.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371934 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inter_out inter_top.vhd(51) " "VHDL Process Statement warning at inter_top.vhd(51): inferring latch(es) for signal or variable \"inter_out\", which holds its previous value in one or more paths through the process" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1671312371937 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[0\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[0\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371937 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[1\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[1\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371937 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[2\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[2\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371937 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[3\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[3\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371937 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[4\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[4\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371937 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[5\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[5\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371937 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[6\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[6\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371937 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[7\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[7\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371937 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[8\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[8\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371937 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[9\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[9\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371938 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[10\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[10\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371938 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[11\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[11\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371938 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[12\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[12\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371938 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[13\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[13\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371938 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[14\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[14\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371938 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[15\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[15\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371938 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[16\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[16\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371938 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[17\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[17\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371938 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[18\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[18\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371938 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[19\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[19\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371938 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[20\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[20\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371938 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[21\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[21\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371938 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[22\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[22\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371938 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[23\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[23\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371939 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[24\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[24\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371939 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[25\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[25\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371939 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[26\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[26\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371939 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[27\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[27\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371939 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[28\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[28\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371939 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[29\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[29\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371939 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[30\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[30\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371939 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[31\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[31\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371939 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[32\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[32\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371939 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[33\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[33\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371939 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[34\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[34\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371939 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[35\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[35\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371939 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[36\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[36\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371940 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[37\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[37\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371940 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[38\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[38\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371940 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[39\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[39\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371940 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[40\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[40\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371940 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[41\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[41\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371940 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[42\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[42\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371940 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[43\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[43\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371940 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[44\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[44\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371940 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[45\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[45\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371940 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[46\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[46\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371940 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[47\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[47\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371940 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[48\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[48\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371940 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[49\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[49\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371941 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[50\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[50\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371941 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[51\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[51\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371941 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[52\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[52\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371941 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[53\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[53\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371941 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[54\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[54\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371941 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[55\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[55\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371941 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[56\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[56\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371941 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[57\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[57\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371941 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[58\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[58\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371941 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[59\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[59\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371941 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[60\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[60\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371941 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[61\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[61\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371941 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[62\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[62\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371941 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[63\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[63\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371942 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[64\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[64\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371942 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[65\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[65\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371942 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[66\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[66\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371942 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[67\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[67\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371942 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[68\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[68\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371943 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[69\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[69\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371943 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[70\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[70\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371943 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[71\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[71\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371943 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[72\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[72\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371943 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[73\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[73\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371943 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[74\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[74\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371943 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[75\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[75\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371943 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[76\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[76\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371943 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[77\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[77\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371943 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[78\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[78\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371943 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[79\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[79\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371943 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[80\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[80\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371943 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[81\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[81\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371944 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[82\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[82\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371944 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[83\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[83\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371944 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[84\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[84\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371944 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[85\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[85\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371944 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[86\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[86\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371944 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[87\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[87\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371944 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[88\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[88\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371944 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[89\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[89\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371944 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[90\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[90\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371944 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[91\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[91\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371944 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[92\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[92\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371944 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[93\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[93\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371944 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[94\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[94\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371945 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[95\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[95\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371945 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[96\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[96\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371945 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[97\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[97\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371945 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[98\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[98\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371945 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[99\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[99\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371945 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[100\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[100\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371945 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[101\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[101\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371945 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[102\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[102\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371945 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[103\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[103\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371945 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[104\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[104\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371945 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[105\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[105\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371945 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[106\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[106\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371945 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[107\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[107\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371946 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[108\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[108\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371946 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[109\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[109\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371946 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[110\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[110\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371946 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[111\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[111\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371946 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[112\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[112\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371947 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[113\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[113\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371947 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[114\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[114\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371947 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[115\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[115\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371947 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[116\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[116\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371948 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[117\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[117\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371948 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[118\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[118\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371948 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[119\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[119\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371948 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[120\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[120\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371948 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[121\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[121\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371948 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[122\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[122\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371948 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[123\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[123\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371948 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[124\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[124\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371948 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[125\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[125\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371948 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[126\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[126\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371948 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[127\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[127\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371948 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[128\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[128\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371949 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[129\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[129\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371949 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[130\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[130\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371949 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[131\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[131\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371949 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[132\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[132\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371949 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[133\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[133\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371949 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[134\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[134\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371949 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[135\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[135\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371949 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[136\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[136\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371949 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[137\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[137\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371949 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[138\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[138\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371949 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[139\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[139\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371949 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[140\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[140\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371949 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[141\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[141\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371949 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[142\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[142\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371949 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[143\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[143\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371949 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[144\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[144\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371949 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[145\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[145\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371949 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[146\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[146\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[147\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[147\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[148\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[148\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[149\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[149\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[150\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[150\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[151\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[151\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[152\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[152\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[153\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[153\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[154\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[154\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[155\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[155\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[156\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[156\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[157\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[157\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[158\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[158\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[159\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[159\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[160\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[160\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[161\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[161\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[162\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[162\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[163\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[163\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[164\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[164\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[165\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[165\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[166\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[166\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[167\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[167\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[168\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[168\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371950 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[169\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[169\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[170\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[170\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[171\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[171\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[172\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[172\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[173\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[173\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[174\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[174\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[175\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[175\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[176\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[176\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[177\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[177\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[178\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[178\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[179\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[179\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[180\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[180\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[181\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[181\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[182\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[182\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[183\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[183\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[184\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[184\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[185\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[185\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[186\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[186\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[187\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[187\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[188\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[188\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[189\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[189\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[190\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[190\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inter_out\[191\] inter_top.vhd(51) " "Inferred latch for \"inter_out\[191\]\" at inter_top.vhd(51)" {  } { { "inter_top.vhd" "" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671312371951 "|QPSK_phase3|QPSK_top:dut|inter_top:inter_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso inter_top:inter_block\|piso:piso_r " "Elaborating entity \"piso\" for hierarchy \"inter_top:inter_block\|piso:piso_r\"" {  } { { "inter_top.vhd" "piso_r" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sipo inter_top:inter_block\|sipo:sipo_r " "Elaborating entity \"sipo\" for hierarchy \"inter_top:inter_block\|sipo:sipo_r\"" {  } { { "inter_top.vhd" "sipo_r" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulation modulation:modulation_block " "Elaborating entity \"modulation\" for hierarchy \"modulation:modulation_block\"" {  } { { "QPSK_top.vhd" "modulation_block" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/QPSK_top.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671312371966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671312372418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 23:26:12 2022 " "Processing ended: Sat Dec 17 23:26:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671312372418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671312372418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671312372418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1671312372418 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1671312373140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671312374160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671312374181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 23:26:13 2022 " "Processing started: Sat Dec 17 23:26:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671312374181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1671312374181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim phase3_final phase3_final " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim phase3_final phase3_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1671312374181 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim phase3_final phase3_final " "Quartus(args): --rtl_sim phase3_final phase3_final" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1671312374181 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1671312374812 ""}
{ "Info" "0" "" "executing command line: ip-make-simscript --nativelink-mode --output-directory=phase3_final_iputf_input --spd=G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/Clock_100MHz.spd " {  } {  } 0 0 "executing command line: ip-make-simscript --nativelink-mode --output-directory=phase3_final_iputf_input --spd=G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/Clock_100MHz.spd " 0 0 "Shell" 0 0 1671312375037 ""}
{ "Error" "0" "" "Internal error: Failed to run ip-make-simscript: 2022.12.17.23:26:15 Error: Unrecognized switch <b>1</b>" {  } {  } 0 0 "Internal error: Failed to run ip-make-simscript: 2022.12.17.23:26:15 Error: Unrecognized switch <b>1</b>" 0 0 "Shell" 0 0 1671312375606 ""}
{ "Error" "0" "" "Internal error: Failed to run ip-make-simscript: 2022.12.17.23:26:15 Error: Unrecognized switch <b>1</b>" {  } {  } 0 0 "Internal error: Failed to run ip-make-simscript: 2022.12.17.23:26:15 Error: Unrecognized switch <b>1</b>" 0 0 "Shell" 0 0 1671312378962 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Shell" 0 0 1671312378962 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/simulation/modelsim/phase3_final_nativelink_simulation.rpt" {  } { { "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/simulation/modelsim/phase3_final_nativelink_simulation.rpt" "0" { Text "G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/simulation/modelsim/phase3_final_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/simulation/modelsim/phase3_final_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1671312378962 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1671312378963 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 4 s 0 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671312378963 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 17 23:26:18 2022 " "Processing ended: Sat Dec 17 23:26:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671312378963 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671312378963 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671312378963 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1671312378963 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 6 s 3 s " "Quartus Prime Flow was unsuccessful. 6 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1671312379649 ""}
