
##################################################################
###
###   blargg
###
##################################################################

blargg:

###   outdated tests
###   (we run the "-2" test instead)

mem_timing/

###   single-test roms

/rom_singles/
/individual/

###   failing tests

halt_bug.gb
interrupt_time.gb
oam_bug.gb



##################################################################
###
###   mooneye-gb
###
##################################################################

mooneye-gb:

###   non-test roms

utils/dump_boot_hwio.gb
utils/bootrom_dumper.gb

###   Gameboy hardware not supported by AGE

acceptance/boot_div2-S.gb            # SGB not supported
acceptance/boot_div-dmg0.gb          # DMG0 not supported
acceptance/boot_div-S.gb             # SGB not supported
acceptance/boot_hwio-dmg0.gb         # DMG0 not supported
acceptance/boot_hwio-S.gb            # SGB not supported
acceptance/boot_regs-dmg0.gb         # DMG0 not supported
acceptance/boot_regs-mgb.gb          # MGB not supported
acceptance/boot_regs-sgb.gb          # SGB not supported
acceptance/boot_regs-sgb2.gb         # SGB not supported
madness/mgb_oam_dma_halt_sprites.gb  # MGB not supported
misc/boot_div-A.gb                   # GBA not supported
misc/boot_regs-A.gb                  # GBA not supported

###   failing tests

acceptance/ppu/hblank_ly_scx_timing-GS.gb
acceptance/ppu/intr_2_0_timing.gb
acceptance/ppu/intr_2_mode0_timing.gb
acceptance/ppu/intr_2_mode0_timing_sprites.gb
acceptance/ppu/intr_2_mode3_timing.gb
acceptance/ppu/intr_2_oam_ok_timing.gb
acceptance/ppu/lcdon_timing-GS.gb
acceptance/ppu/lcdon_write_timing-GS.gb
acceptance/ppu/stat_lyc_onoff.gb
acceptance/ppu/vblank_stat_intr-GS.gb
emulator-only/mbc2/bits_ramg.gb
emulator-only/mbc2/bits_romb.gb
emulator-only/mbc2/ram.gb
manual-only/sprite_priority.gb
misc/boot_div-cgb0.gb
misc/boot_div-cgbABCDE.gb
misc/ppu/vblank_stat_intr-C.gb



##################################################################
###
###   gambatte
###
##################################################################

gambatte:

###   non-test roms

cgb_bgp_dumper.gbc
cgb_objp_dumper.gbc
fexx_ffxx_dumper.gbc
fexx_read_reset_set_dumper.gbc
ioregs_reset_dumper.gbc
jpadirq_1.gbc
jpadirq_2.gbc
sram.gbc
vram_dumper.gbc
wram_dumper.gbc

###   unknown or "x'd" test result

bgtiledata/bgtiledata_spx08_ds_1.gbc
bgtiledata/bgtiledata_spx08_ds_2.gbc
halt/ime_noie_nolcdirq_readstat_dmg08_cgb_blank.gb
halt/lycint_dmgpalette_during_m3_1.gb
halt/lycint_dmgpalette_during_m3_2.gb
halt/lycint_dmgpalette_during_m3_3.gb
halt/lycint_dmgpalette_during_m3_4.gb
halt/noime_noie_nolcdirq_readstat_dmg08_cgb_blank.gb
m0enable/lycdisable_ff45_ds_2_xout0.gbc
scx_during_m3/old/
scx_during_m3/scx_attrib_during_m3_spx0.gbc
scx_during_m3/scx_attrib_during_m3_spx1.gbc
sound/ch1_duty0_to_duty3_pos3_1_dmg08_cgb_xoutaudio1.gbc

###   failing tests

bgen/bgoff_bgon_sprite_below_window.gbc
cgbpal_m3/cgbpal_read_m3start_ds_lcdoffset1_2_cgb04c_outFF.gbc
cgbpal_m3/cgbpal_read_m3start_lcdoffset1_1_cgb04c_out00.gbc
cgbpal_m3/cgbpal_write_m3start_ds_lcdoffset1_2_cgb04c_out00.gbc
cgbpal_m3/cgbpal_write_m3start_lcdoffset1_1_cgb04c_out01.gbc
dma/hdma_ei_m3halt_m0unhalt_ly_2_cgb04c_out03.gbc
dma/hdma_late_ei_m3halt_m2unhalt_ly_scx1_2_cgb04c_out03.gbc
dma/hdma_late_ei_m3halt_m2unhalt_ly_scx1_4_cgb04c_out03.gbc
dma/hdma_late_enable_ds_lcdoffset1_2_cgb04c_out0.gbc
dma/hdma_late_enable_lcdoffset3_2_cgb04c_out0.gbc
dma/hdma_late_if_and_ie_halt_1_cgb04c_out00.gbc
dma/hdma_late_if_and_ie_halt_2_cgb04c_out02.gbc
dma/hdma_late_m0halt_1_cgb04c_out00.gbc
dma/hdma_late_m0halt_ds_1_cgb04c_out00.gbc
dma/hdma_late_m0halt_ds_lcdoffset1_1_cgb04c_out00.gbc
dma/hdma_late_m0halt_lcdoffset3_1_cgb04c_out00.gbc
dma/hdma_late_m0unhalt_1_cgb04c_out00.gbc
dma/hdma_late_m0unhalt_ds_1_cgb04c_out00.gbc
dma/hdma_late_m3halt_m2unhalt_inc_scx1_2_cgb04c_out02.gbc
dma/hdma_late_m3halt_m2unhalt_inc_scx2_2_cgb04c_out02.gbc
dma/hdma_late_m3halt_m2unhalt_ly_scx1_2_cgb04c_out03.gbc
dma/hdma_late_m3halt_m2unhalt_ly_scx1_4_cgb04c_out03.gbc
dma/hdma_late_m3halt_m2unhalt_ly_scx2_2_cgb04c_out03.gbc
dma/hdma_late_m3halt_m2unhalt_ly_scx2_4_cgb04c_out03.gbc
dma/hdma_late_m3halt_m2unhalt_scx1_1_cgb04c_out00.gbc
dma/hdma_late_m3halt_m2unhalt_scx2_1_cgb04c_out00.gbc
dma/hdma_late_m3speedchange_hdma5_scx1_1_cgb04c_out00.gbc
dma/hdma_late_m3speedchange_hdma5_scx1_2_cgb04c_out80.gbc
dma/hdma_late_m3speedchange_hdma5_scx1_ds_1_cgb04c_out00.gbc
dma/hdma_late_m3speedchange_hdma5_scx2_1_cgb04c_out00.gbc
dma/hdma_late_m3speedchange_hdma5_scx2_2_cgb04c_out80.gbc
dma/hdma_late_m3speedchange_hdma5_scx2_ds_1_cgb04c_out00.gbc
dma/hdma_late_m3speedchange_inc_scx1_1_cgb04c_out01.gbc
dma/hdma_late_m3speedchange_inc_scx1_3_cgb04c_out01.gbc
dma/hdma_late_m3speedchange_ly_scx1_1_cgb04c_out92.gbc
dma/hdma_late_m3speedchange_ly_scx1_2_cgb04c_out93.gbc
dma/hdma_late_m3speedchange_ly_scx1_3_cgb04c_out92.gbc
dma/hdma_late_m3speedchange_ly_scx1_4_cgb04c_out93.gbc
dma/hdma_late_m3speedchange_ly_scx1_5_cgb04c_out92.gbc
dma/hdma_late_m3speedchange_ly_scx1_6_cgb04c_out93.gbc
dma/hdma_late_m3speedchange_read_hdmadst00_scx1_ds_1_cgb04c_out00.gbc
dma/hdma_late_m3speedchange_read_hdmadst00_scx2_1_cgb04c_out00.gbc
dma/hdma_late_m3speedchange_read_hdmadst00_scx2_ds_1_cgb04c_out00.gbc
dma/hdma_late_m3speedchange_tima_scx1_ds_1_cgb04c_outF3.gbc
dma/hdma_late_m3speedchange_tima_scx1_ds_2_cgb04c_outF4.gbc
dma/hdma_late_m3speedchange_tima_scx1_ds_3_cgb04c_outF6.gbc
dma/hdma_late_m3speedchange_tima_scx1_ds_6_cgb04c_outF9.gbc
dma/hdma_late_speedchange_inc_scx1_ds_1_cgb04c_out01.gbc
dma/hdma_late_speedchange_inc_scx1_ds_3_cgb04c_out01.gbc
dma/hdma_m0halt_late_m3unhalt_scx1_2_cgb04c_out00.gbc
dma/hdma_m0speedchange_late_m3wakeup_scx1_1_cgb04c_outFF.gbc
dma/hdma_m0speedchange_late_m3wakeup_scx1_2_cgb04c_out00.gbc
dma/hdma_m0speedchange_late_m3wakeup_scx2_1_cgb04c_outFF.gbc
dma/hdma_m0speedchange_late_m3wakeup_scx2_2_cgb04c_out00.gbc
dma/hdma_m3halt_m0unhalt_ly_2_cgb04c_out03.gbc
dma/hdma_m3halt_m1unhalt_hdma5_cgb04c_out00.gbc
dma/hdma_m3speedchange_late_m0wakeup_1_cgb04c_outFF.gbc
dma/hdma_m3speedchange_late_m0wakeup_2_cgb04c_out00.gbc
dma/hdma_pc_7ffe_cgb04c_out02.gbc
dma/hdma_transition_7fffhalt_inc_m3unhalt_cgb04c_out01.gbc
dma/hdma_transition_ei_halt_late_unhalt_ldaaimm_hdma_scx1_1_cgb04c_out00.gbc
dma/hdma_transition_ei_halt_late_unhalt_ldaaimm_hdma_scx1_2_cgb04c_out02.gbc
dma/hdma_transition_ei_halt_late_unhalt_scx1_1_cgb04c_out00.gbc
dma/hdma_transition_halt_late_unhalt_ldaaimm_hdma_scx1_1_cgb04c_out00.gbc
dma/hdma_transition_halt_late_unhalt_ldaaimm_hdma_scx1_2_cgb04c_out02.gbc
dma/hdma_transition_halt_late_unhalt_scx1_1_cgb04c_out00.gbc
dma/hdma_transition_halt_m0unhalt_ldaaimm_scx1_cgb04c_out02.gbc
dma/hdma_transition_oamdma_1_cgb04c_out509E529C.gbc
dma/hdma_transition_oamdma_2_cgb04c_out67.gbc
dma/hdma_transition_speedchange_7fffstop_inc_cgb04c_out02.gbc
dma/hdma_transition_speedchange_hdmalen00_hdma5_scx1_cgb04c_out80.gbc
dma/hdma_transition_speedchange_hdmalen01_hdma5_scx1_cgb04c_out81.gbc
dma/hdma_transition_speedchange_hdmalen01_hdmadst10_scx1_cgb04c_out00.gbc
dma/hdma_transition_speedchange_hdmalen7f_hdma5_scx1_cgb04c_outFF.gbc
dma/hdma_transition_speedchange_hdmalen7f_hdmadst10_scx1_cgb04c_out00.gbc
dma/hdma_transition_speedchange_ldaaimm_scx1_cgb04c_outFF.gbc
dma/hdma_transition_speedchange_ldaaimm_scx1_ds_cgb04c_out03.gbc
dma/hdma_transition_speedchange_oamdma_cgb04c_out71.gbc
dma/late_gdma_pc_7ffe_1_cgb04c_out02.gbc
enable_display/enable_display_ly0_wemaster_1_dmg08_cgb04c_out3.gbc
enable_display/frame0_ly_count_ds_2_cgb04c_out9A.gbc
enable_display/frame0_m0irq_count_scx2_1_dmg08_cgb04c_out90.gbc
enable_display/frame0_m0irq_count_scx2_ds_2_cgb04c_out90.gbc
enable_display/frame0_m0irq_count_scx3_ds_2_cgb04c_out90.gbc
enable_display/frame0_m1stat_ds_2_cgb04c_out81.gbc
enable_display/frame0_m2irq_count_2_dmg08_cgb04c_out91.gbc
enable_display/frame0_m2irq_count_ds_2_cgb04c_out91.gbc
enable_display/frame0_m2stat_count_ds_2_cgb04c_out90.gbc
enable_display/frame0_m3stat_count_ds_2_cgb04c_out90.gbc
enable_display/frame1_ly_count_ds_2_cgb04c_out9A.gbc
enable_display/frame1_m0irq_count_scx2_ds_2_cgb04c_out90.gbc
enable_display/frame1_m0irq_count_scx3_ds_2_cgb04c_out90.gbc
enable_display/frame1_m1stat_ds_2_cgb04c_out81.gbc
enable_display/frame1_m2irq_count_2_dmg08_cgb04c_out91.gbc
enable_display/frame1_m2irq_count_ds_2_cgb04c_out91.gbc
enable_display/frame1_m2stat_count_ds_2_cgb04c_out90.gbc
enable_display/frame1_m3stat_count_ds_2_cgb04c_out90.gbc
enable_display/lcdcenable_lyc0irq_2_dmg08_cgb04c_out0.gbc
enable_display/ly0_late_cgbpr_1_cgb04c_out55.gbc
enable_display/ly0_late_cgbpw_1_cgb04c_outAA.gbc
enable_display/ly0_late_oamw_ds_2_cgb04c_out55.gbc
enable_display/ly0_late_scx7_m3stat_scx0_2_dmg08_out87_cgb04c_out84.gbc
enable_display/ly0_late_scx7_m3stat_scx1_1_dmg08_cgb04c_out87.gbc
enable_display/ly0_late_scx7_m3stat_scx3_1_dmg08_cgb04c_out87.gbc
enable_display/ly0_late_vramr_2_dmg08_outFF_cgb04c_out55.gbc
enable_display/ly0_late_vramw_2_dmg08_out55_cgb04c_outAA.gbc
enable_display/ly0_m0irq_scx1_1_dmg08_cgb04c_outE0.gbc
halt/ifandie_ei_halt_m2int_m0stat_1_dmg08_cgb04c_out0.gbc
halt/ifandie_ei_halt_sra_dmg08_cgb04c_out0A.gbc
halt/late_m0int_halt_m0stat_scx2_1b_dmg08_cgb04c_out2.gbc
halt/late_m0int_halt_m0stat_scx2_2b_dmg08_cgb04c_out2.gbc
halt/late_m0int_halt_m0stat_scx2_3a_dmg08_cgb04c_out0.gbc
halt/late_m0int_halt_m0stat_scx2_4b_dmg08_cgb04c_out2.gbc
halt/late_m0int_halt_m0stat_scx3_2b_dmg08_cgb04c_out2.gbc
halt/late_m0int_halt_m0stat_scx3_3a_dmg08_cgb04c_out0.gbc
halt/late_m0int_halt_m0stat_scx3_3b_dmg08_out0_cgb04c_out2.gbc
halt/late_m0irq_halt_dec_scx2_2_dmg08_cgb04c_out6.gbc
halt/late_m0irq_halt_dec_scx3_2_dmg08_cgb04c_out6.gbc
halt/late_m0irq_halt_m0stat_scx2_1b_dmg08_cgb04c_out2.gbc
halt/late_m0irq_halt_m0stat_scx2_2b_dmg08_cgb04c_out2.gbc
halt/late_m0irq_halt_m0stat_scx2_3b_dmg08_cgb04c_out2.gbc
halt/late_m0irq_halt_m0stat_scx2_4a_dmg08_cgb04c_out0.gbc
halt/late_m0irq_halt_m0stat_scx3_2b_dmg08_cgb04c_out2.gbc
halt/late_m0irq_halt_m0stat_scx3_3b_dmg08_cgb04c_out2.gbc
halt/late_m0irq_halt_m0stat_scx3_4a_dmg08_cgb04c_out0.gbc
halt/m0int_m0stat_scx2_2_dmg08_cgb04c_out2.gbc
halt/m0int_m0stat_scx5_2_dmg08_cgb04c_out2.gbc
halt/m0irq_m0stat_scx2_2_dmg08_cgb04c_out2.gbc
halt/m0irq_m0stat_scx5_2_dmg08_cgb04c_out2.gbc
halt/noime_ifandie_m2int_m0stat_1_dmg08_cgb04c_out0.gbc
halt/noime_m2irq_m0stat_2_dmg08_cgb04c_out2.gbc
irq_precedence/late_hdma_vs_tima_scx1_halt_1_cgb04c_out1234.gbc
irq_precedence/late_m0irq_retrigger_2_dmg08_cgb04c_outE0.gbc
irq_precedence/late_m0irq_retrigger_ds_2_cgb04c_outE0.gbc
irq_precedence/late_m0irq_retrigger_scx1_2_dmg08_cgb04c_outE0.gbc
irq_precedence/late_m0irq_retrigger_scx1_ds_2_cgb04c_outE0.gbc
irq_precedence/late_m0irq_vs_tima_scx2_1_dmg08_cgb04c_out4.gbc
irq_precedence/late_m0irq_vs_tima_scx2_halt_1_dmg08_cgb04c_out4.gbc
irq_precedence/late_m0irq_vs_tima_scx3_1_dmg08_cgb04c_out4.gbc
irq_precedence/late_m0irq_vs_tima_scx3_halt_1_dmg08_cgb04c_out4.gbc
lcd_offset/offset1_lyc8fint_m1stat_1_cgb04c_outC4.gbc
lcd_offset/offset1_lyc8fint_m1stat_ds_1_cgb04c_outC0.gbc
lcd_offset/offset1_lyc98int_ly_count_1_cgb04c_out99.gbc
lcd_offset/offset1_lyc98int_ly_count_2_cgb04c_out9A.gbc
lcd_offset/offset1_lyc98int_ly_count_ds_2_cgb04c_out9A.gbc
lcd_offset/offset1_lyc99int_m0irq_count_scx1_ds_2_cgb04c_out90.gbc
lcd_offset/offset1_lyc99int_m0stat_count_scx1_ds_2_cgb04c_out90.gbc
lcd_offset/offset1_lyc99int_m0stat_count_scx3_1_cgb04c_out90.gbc
lcd_offset/offset1_lyc99int_m2irq_count_1_cgb04c_out98.gbc
lcd_offset/offset1_lyc99int_m2irq_count_ds_2_cgb04c_out91.gbc
lcd_offset/offset1_lyc99int_m2stat_count_1_cgb04c_out91.gbc
lcd_offset/offset1_lyc99int_m2stat_count_ds_2_cgb04c_out90.gbc
lcd_offset/offset1_lyc99int_m3stat_count_ds_2_cgb04c_out90.gbc
lcd_offset/offset2_lyc8fint_m1stat_1_cgb04c_outC4.gbc
lcd_offset/offset2_lyc98int_ly_count_1_cgb04c_out99.gbc
lcd_offset/offset2_lyc98int_ly_count_2_cgb04c_out9A.gbc
lcd_offset/offset2_lyc98int_ly_count_3_cgb04c_out9A.gbc
lcd_offset/offset2_lyc99int_m0stat_count_scx2_1_cgb04c_out90.gbc
lcd_offset/offset2_lyc99int_m2irq_count_1_cgb04c_out98.gbc
lcd_offset/offset3_lyc99int_m0stat_count_scx0_2_cgb04c_out90.gbc
lcd_offset/offset3_lyc99int_m2irq_count_2_cgb04c_out91.gbc
lcd_offset/offset3_lyc99int_m2stat_count_2_cgb04c_out90.gbc
lcd_offset/offset3_lyc99int_m3stat_count_2_cgb04c_out90.gbc
lcdirq_precedence/lcdirqprecedence_lycirq_ly90_lcdstat68_dmg08_cgb04c_out1.gbc
ly0/lycint152_lyc0irq_late_retrigger_2_dmg08_cgb04c_outE0.gbc
ly0/lycint152_lyc0irq_late_retrigger_ds_2_cgb04c_outE0.gbc
ly0/lycint152_lyc153irq_late_retrigger_2_dmg08_cgb04c_outE0.gbc
ly0/lycint152_lyc153irq_late_retrigger_ds_2_cgb04c_outE0.gbc
lyc153int_m2irq/lyc153int_m2irq_late_retrigger_2_dmg08_cgb04c_out0.gbc
lyc153int_m2irq/lyc153int_m2irq_late_retrigger_ds_2_cgb04c_out0.gbc
lycEnable/ff45_enable_weirdpoint_ds_lcdoffset1_2_cgb04c_out0.gbc
lycEnable/ff45_enable_weirdpoint_ds_lcdoffset1_4_cgb04c_out2.gbc
lycEnable/ff45_enable_weirdpoint_lcdoffset1_1_cgb04c_out2.gbc
lycEnable/ff45_enable_weirdpoint_lcdoffset1_2_cgb04c_out0.gbc
lycEnable/late_ff41_enable_ds_lcdoffset1_2_cgb04c_out0.gbc
lycEnable/late_ff41_enable_lcdoffset1_1_cgb04c_out2.gbc
lycEnable/late_ff45_enable_ds_lcdoffset1_2_cgb04c_out0.gbc
lycEnable/late_ff45_enable_lcdoffset1_1_cgb04c_out2.gbc
lycEnable/lcdoff_lycirqen_1_dmg08_cgb04c_outE2.gbc
lycEnable/lcdoff_lycirqen_4_dmg08_outE2_cgb04c_outE0.gbc
lycEnable/lyc153_late_ff41_enable_ds_lcdoffset1_2_cgb04c_outE0.gbc
lycEnable/lyc153_late_ff41_enable_lcdoffset1_1_cgb04c_outE2.gbc
lycEnable/lyc153_late_ff45_enable_ds_lcdoffset1_2_cgb04c_outE0.gbc
lycEnable/lycwirq_trigger_ly00_stat50_ds_lcdoffset1_2_cgb04c_outE2.gbc
lycEnable/lycwirq_trigger_ly00_stat50_lcdoffset1_1_cgb04c_outE0.gbc
m0enable/late_enable_lcdoffset1_1_cgb04c_out2.gbc
m1/ly143_late_m0enable_ds_1_cgb04c_out3.gbc
m1/ly143_late_m0enable_lcdoffset1_1_cgb04c_out3.gbc
m1/ly143_late_m2enable_1_dmg08_cgb04c_out3.gbc
m1/ly143_late_m2enable_ds_1_cgb04c_out3.gbc
m1/ly143_late_m2enable_ds_lcdoffset1_1_cgb04c_out3.gbc
m1/lyc143_late_m2enable_lycdisable_1_dmg08_cgb04c_out3.gbc
m1/lyc143_late_m2enable_lycdisable_ds_1_cgb04c_out3.gbc
m1/lycint143_m1irq_late_retrigger_2_dmg08_cgb04c_out1.gbc
m1/lycint143_m1irq_late_retrigger_ds_2_cgb04c_out1.gbc
m1/lycint_vblankirq_late_retrigger_2_dmg08_cgb04c_out0.gbc
m1/lycint_vblankirq_late_retrigger_ds_2_cgb04c_out0.gbc
m1/m1irq_late_enable_ds_lcdoffset1_2_cgb04c_out0.gbc
m1/m1irq_late_enable_lcdoffset1_1_cgb04c_out2.gbc
m1/m1irq_m0enable_2_dmg08_cgb04c_out3.gbc
m1/m1irq_m0enable_ds_1_cgb04c_out3.gbc
m1/m1irq_m2disable_lycdisable_2_dmg08_out3_cgb04c_out1.gbc
m1/m1irq_m2disable_lycdisable_3_dmg08_cgb04c_out1.gbc
m1/m1irq_m2disable_lycdisable_ds_2_cgb04c_out1.gbc
m1/m1irq_m2enable_lyc_1_dmg08_cgb04c_out1.gbc
m1/m1irq_m2enable_lyc_2_dmg08_out1_cgb04c_out3.gbc
m1/m1irq_m2enable_lyc_ds_1_cgb04c_out1.gbc
m1/m2m1irq_ifw_2_dmg08_cgb04c_out1.gbc
m1/m2m1irq_ifw_ds_2_cgb04c_out1.gbc
m2enable/late_enable_ds_lcdoffset1_1_cgb04c_out2.gbc
m2enable/late_enable_ds_lcdoffset1_2_cgb04c_out0.gbc
m2enable/late_enable_ly0_ds_lcdoffset1_2_cgb04c_out0.gbc
m2enable/lyc0_late_m2enable_lycdisable_2_dmg08_out2_cgb04c_out0.gbc
m2enable/lyc0_late_m2enable_lycdisable_ds_2_cgb04c_out0.gbc
m2enable/lyc1_m2irq_late_lyc255_2_dmg08_out2_cgb04c_out0.gbc
m2enable/lyc1_m2irq_late_lyc255_ds_2_cgb04c_out0.gbc
m2int_m0irq/m2int_m0irq_scx3_ifw_2_dmg08_cgb04c_out0.gbc
m2int_m0irq/m2int_m0irq_scx3_ifw_4_dmg08_cgb04c_out0.gbc
m2int_m0irq/m2int_m0irq_scx3_ifw_ds_2_cgb04c_out0.gbc
m2int_m2irq/m2int_m2irq_late_retrigger_2_dmg08_cgb04c_out0.gbc
m2int_m2irq/m2int_m2irq_late_retrigger_ds_2_cgb04c_out0.gbc
miscmstatirq/lycstatwirq_trigger_ly00_10_50_ds_lcdoffset1_2_cgb04c_outE2.gbc
miscmstatirq/lycstatwirq_trigger_ly00_10_50_lcdoffset3_2_cgb04c_outE2.gbc
oam_access/midwrite_2_dmg08_out1_cgb04c_out0.gbc
oam_access/preread_ds_lcdoffset1_2_cgb04c_out3.gbc
oam_access/preread_lcdoffset1_1_cgb04c_out0.gbc
oam_access/prewrite_lcdoffset1_1_cgb04c_out1.gbc
oamdma/
serial/div_write_start_wait_read_if_1_dmg08_cgb04c_outE0.gbc
serial/div_write_start_wait_read_if_2_dmg08_cgb04c_outE8.gbc
serial/nopx1_div_write_start_wait_read_if_1_dmg08_cgb04c_outE0.gbc
serial/nopx1_div_write_start_wait_read_if_2_dmg08_cgb04c_outE8.gbc
serial/start83_late_div_write_wait_read_if_1b_cgb04c_outE8.gbc
serial/start83_late_div_write_wait_read_if_2b_cgb04c_outE8.gbc
serial/start_late_div_write_wait_read_if_1a_dmg08_cgb04c_outE0.gbc
serial/start_late_div_write_wait_read_if_2a_dmg08_cgb04c_outE0.gbc
serial/start_late_div_write_wait_read_if_2b_dmg08_cgb04c_outE8.gbc
serial/start_late_div_write_wait_read_if_3a_dmg08_cgb04c_outE0.gbc
serial/start_late_div_write_wait_read_if_4_dmg08_cgb04c_outE8.gbc
serial/start_wait_trigger_int8_read_if_2_dmg08_outE8_cgb04c_outE0.gbc
serial/start_wait_trigger_int8_read_if_3_dmg08_cgb04c_outE0.gbc
serial/start_wait_trigger_int8_read_if_ds_2_cgb04c_outE0.gbc
sound/ch1_div_write_reset_length_counter_timing_nr52_1_dmg08_cgb04c_outF1.gbc
sound/ch1_duty0_pos6_to_pos7_timing_ds_6_cgb04c_outaudio1.gbc
sound/ch1_late_div_write_nr52_1a_dmg08_cgb04c_outF1.gbc
sound/ch1_late_div_write_nr52_2a_dmg08_cgb04c_outF1.gbc
sound/ch1_late_div_write_nr52_2b_dmg08_cgb04c_outF0.gbc
sound/ch2_div_write_reset_length_counter_timing_nr52_1_dmg08_cgb04c_outF2.gbc
sound/ch2_late_div_write_nr52_1a_dmg08_cgb04c_outF2.gbc
sound/ch2_late_div_write_nr52_2a_dmg08_cgb04c_outF2.gbc
sound/ch2_late_div_write_nr52_2b_dmg08_cgb04c_outF0.gbc
sound/ch2_late_div_write_nr52_ds_1a_cgb04c_outF2.gbc
sound/ch2_late_div_write_nr52_ds_2a_cgb04c_outF2.gbc
sound/ch2_late_reset_nr52_1a_dmg08_cgb04c_out2.gbc
sound/ch2_late_reset_nr52_1b_dmg08_cgb04c_out0.gbc
sound/ch2_late_reset_nr52_2a_dmg08_cgb04c_out2.gbc
sound/ch2_late_reset_nr52_2b_dmg08_cgb04c_out0.gbc
sound/ch2_late_reset_nr52_ds_1b_cgb04c_out0.gbc
sound/ch2_late_reset_nr52_ds_2b_cgb04c_out0.gbc
sound/ch2_reset_length_counter_timing_nr52_ds_1_cgb04c_outF2.gbc
sound/ch3_div_write_reset_length_counter_timing_nr52_1_dmg08_cgb04c_outF4.gbc
sound/ch3_late_div_write_nr52_1a_dmg08_cgb04c_outF4.gbc
sound/ch3_late_div_write_nr52_2a_dmg08_cgb04c_outF4.gbc
sound/ch3_late_div_write_nr52_2b_dmg08_cgb04c_outF0.gbc
sound/ch4_div_write_reset_length_counter_timing_nr52_1_dmg08_cgb04c_outF8.gbc
sound/ch4_late_div_write_nr52_1a_dmg08_cgb04c_outF8.gbc
sound/ch4_late_div_write_nr52_2a_dmg08_cgb04c_outF8.gbc
sound/ch4_late_div_write_nr52_2b_dmg08_cgb04c_outF0.gbc
speedchange/
sprites/
tima/tc00_1stopstart_ff_tma_2_dmg08_cgb04c_out00.gbc
tima/tc00_1stopstart_ff_tma_3_dmg08_cgb04c_outFE.gbc
tima/tc00_1stopstart_offset1_ff_tma_2_dmg08_cgb04c_out00.gbc
tima/tc00_1stopstart_offset1_ff_tma_3_dmg08_cgb04c_outFE.gbc
tima/tc00_1stopstart_offset2_ff_tma_1_dmg08_cgb04c_outFF.gbc
tima/tc00_1stopstart_offset2_ff_tma_2_dmg08_cgb04c_out00.gbc
tima/tc00_1stopstart_offset2_ff_tma_3_dmg08_cgb04c_outFE.gbc
tima/tc00_fe_ff_2_dmg08_cgb04c_outFF.gbc
tima/tc00_ff_tma_2_dmg08_cgb04c_out00.gbc
tima/tc00_ff_tma_3_dmg08_cgb04c_outFE.gbc
tima/tc00_irq_2_dmg08_cgb04c_outE4.gbc
tima/tc00_irq_late_retrigger_2_dmg08_outE4_cgb04c_outE0.gbc
tima/tc00_irq_late_retrigger_3_dmg08_cgb04c_outE0.gbc
tima/tc00_irq_late_retrigger_ds_2_cgb04c_outE0.gbc
tima/tc00_late_div_write_4a_dmg08_cgb04c_outFE.gbc
tima/tc00_late_div_write_4b_dmg08_cgb04c_outFF.gbc
tima/tc00_late_stop_inc_2_dmg08_cgb04c_outFF.gbc
tima/tc00_late_stop_irq_2_dmg08_cgb04c_outE4.gbc
tima/tc00_late_stop_of_2_dmg08_cgb04c_outFE.gbc
tima/tc00_tc01_ff_tma_2_dmg08_cgb04c_out00.gbc
tima/tc00_tc01_ff_tma_3_dmg08_cgb04c_outF0.gbc
tima/tc00_tc01_late_tc00_of_2_dmg08_cgb04c_outF0.gbc
tima/tc01_1stopstart_ff_tma_2_dmg08_cgb04c_out00.gbc
tima/tc01_1stopstart_ff_tma_3_dmg08_cgb04c_outF0.gbc
tima/tc01_1stopstart_irq_2_dmg08_cgb04c_outE4.gbc
tima/tc01_1stopstart_offset1_ff_tma_1_dmg08_cgb04c_outFF.gbc
tima/tc01_1stopstart_offset1_ff_tma_2_dmg08_cgb04c_out00.gbc
tima/tc01_1stopstart_offset1_ff_tma_3_dmg08_cgb04c_outF0.gbc
tima/tc01_1stopstart_offset1_irq_2_dmg08_cgb04c_outE4.gbc
tima/tc01_1stopstart_offset2_ff_tma_1_dmg08_cgb04c_outFF.gbc
tima/tc01_1stopstart_offset2_ff_tma_2_dmg08_cgb04c_out00.gbc
tima/tc01_1stopstart_offset2_ff_tma_3_dmg08_cgb04c_outF0.gbc
tima/tc01_1stopstart_offset2_irq_1_dmg08_cgb04c_outE0.gbc
tima/tc01_1stopstart_offset3_ff_tma_2_dmg08_cgb04c_out00.gbc
tima/tc01_1stopstart_offset3_ff_tma_3_dmg08_cgb04c_outF0.gbc
tima/tc01_1stopstart_offset3_irq_2_dmg08_cgb04c_outE4.gbc
tima/tc01_fe_ff_2_dmg08_cgb04c_outFF.gbc
tima/tc01_ff_tma_2_dmg08_cgb04c_out00.gbc
tima/tc01_ff_tma_3_dmg08_cgb04c_outF0.gbc
tima/tc01_irq_2_dmg08_cgb04c_outE4.gbc
tima/tc01_late_div_write_4a_dmg08_cgb04c_outFE.gbc
tima/tc01_late_div_write_4b_dmg08_cgb04c_outFF.gbc
tima/tc01_late_stop_inc_2_dmg08_cgb04c_outFE.gbc
tima/tc01_late_stop_irq_2_dmg08_cgb04c_outE4.gbc
tima/tc01_late_stop_of_2_dmg08_cgb04c_outF0.gbc
tima/tc01_late_tima_inc_2_dmg08_cgb04c_out10.gbc
tima/tc01_late_tima_irq_2_dmg08_cgb04c_outE4.gbc
tima/tc01_late_tima_tma_1_dmg08_cgb04c_out11.gbc
tima/tc01_late_tima_tma_2_dmg08_cgb04c_outF1.gbc
tima/tc01_late_tima_tma_3_dmg08_cgb04c_out11.gbc
tima/tc01_late_tma_2_dmg08_cgb04c_outF1.gbc
tima/tc01_tma_next_2_dmg08_cgb04c_outF1.gbc
undef_ops/undef_op_d3_dmg08_cgb04c_out01.gbc
undef_ops/undef_op_db_dmg08_cgb04c_out01.gbc
undef_ops/undef_op_e3_dmg08_cgb04c_out01.gbc
undef_ops/undef_op_e4_dmg08_cgb04c_out01.gbc
undef_ops/undef_op_eb_dmg08_cgb04c_out01.gbc
undef_ops/undef_op_ec_dmg08_cgb04c_out01.gbc
undef_ops/undef_op_ed_dmg08_cgb04c_out01.gbc
undef_ops/undef_op_f4_dmg08_cgb04c_out01.gbc
undef_ops/undef_op_fc_dmg08_cgb04c_out01.gbc
undef_ops/undef_op_fd_dmg08_cgb04c_out01.gbc
vram_m3/10spritesprline_postread_1_dmg08_cgb04c_out3.gbc
vram_m3/preread_2_dmg08_out3_cgb04c_out0.gbc
vram_m3/preread_lcdoffset2_1_cgb04c_out0.gbc
vram_m3/prewrite_lcdoffset2_1_cgb04c_out1.gbc
window/
