{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 27 13:43:21 2023 " "Info: Processing started: Sun Aug 27 13:43:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off incubator -c incubator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off incubator -c incubator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cooler~reg0 register fan_rps\[3\]~reg0 473.71 MHz 2.111 ns Internal " "Info: Clock \"clk\" has Internal fmax of 473.71 MHz between source register \"cooler~reg0\" and destination register \"fan_rps\[3\]~reg0\" (period= 2.111 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.927 ns + Longest register register " "Info: + Longest register to register delay is 1.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cooler~reg0 1 REG LCFF_X25_Y20_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y20_N19; Fanout = 4; REG Node = 'cooler~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cooler~reg0 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.357 ns) 0.629 ns fan_rps\[1\]~25 2 COMB LCCOMB_X25_Y20_N6 1 " "Info: 2: + IC(0.272 ns) + CELL(0.357 ns) = 0.629 ns; Loc. = LCCOMB_X25_Y20_N6; Fanout = 1; COMB Node = 'fan_rps\[1\]~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { cooler~reg0 fan_rps[1]~25 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.154 ns) 1.001 ns fan_rps\[1\]~28 3 COMB LCCOMB_X25_Y20_N30 1 " "Info: 3: + IC(0.218 ns) + CELL(0.154 ns) = 1.001 ns; Loc. = LCCOMB_X25_Y20_N30; Fanout = 1; COMB Node = 'fan_rps\[1\]~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { fan_rps[1]~25 fan_rps[1]~28 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.228 ns) 1.469 ns fan_rps\[1\]~31 4 COMB LCCOMB_X25_Y20_N16 6 " "Info: 4: + IC(0.240 ns) + CELL(0.228 ns) = 1.469 ns; Loc. = LCCOMB_X25_Y20_N16; Fanout = 6; COMB Node = 'fan_rps\[1\]~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { fan_rps[1]~28 fan_rps[1]~31 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.053 ns) 1.772 ns fan_rps\[3\]~32 5 COMB LCCOMB_X25_Y20_N0 1 " "Info: 5: + IC(0.250 ns) + CELL(0.053 ns) = 1.772 ns; Loc. = LCCOMB_X25_Y20_N0; Fanout = 1; COMB Node = 'fan_rps\[3\]~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.303 ns" { fan_rps[1]~31 fan_rps[3]~32 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.927 ns fan_rps\[3\]~reg0 6 REG LCFF_X25_Y20_N1 5 " "Info: 6: + IC(0.000 ns) + CELL(0.155 ns) = 1.927 ns; Loc. = LCFF_X25_Y20_N1; Fanout = 5; REG Node = 'fan_rps\[3\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { fan_rps[3]~32 fan_rps[3]~reg0 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.947 ns ( 49.14 % ) " "Info: Total cell delay = 0.947 ns ( 49.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 50.86 % ) " "Info: Total interconnect delay = 0.980 ns ( 50.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { cooler~reg0 fan_rps[1]~25 fan_rps[1]~28 fan_rps[1]~31 fan_rps[3]~32 fan_rps[3]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.927 ns" { cooler~reg0 {} fan_rps[1]~25 {} fan_rps[1]~28 {} fan_rps[1]~31 {} fan_rps[3]~32 {} fan_rps[3]~reg0 {} } { 0.000ns 0.272ns 0.218ns 0.240ns 0.250ns 0.000ns } { 0.000ns 0.357ns 0.154ns 0.228ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.478 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns fan_rps\[3\]~reg0 3 REG LCFF_X25_Y20_N1 5 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X25_Y20_N1; Fanout = 5; REG Node = 'fan_rps\[3\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk~clkctrl fan_rps[3]~reg0 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl fan_rps[3]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} fan_rps[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.478 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns cooler~reg0 3 REG LCFF_X25_Y20_N19 4 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X25_Y20_N19; Fanout = 4; REG Node = 'cooler~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk~clkctrl cooler~reg0 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl cooler~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} cooler~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl fan_rps[3]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} fan_rps[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl cooler~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} cooler~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { cooler~reg0 fan_rps[1]~25 fan_rps[1]~28 fan_rps[1]~31 fan_rps[3]~32 fan_rps[3]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.927 ns" { cooler~reg0 {} fan_rps[1]~25 {} fan_rps[1]~28 {} fan_rps[1]~31 {} fan_rps[3]~32 {} fan_rps[3]~reg0 {} } { 0.000ns 0.272ns 0.218ns 0.240ns 0.250ns 0.000ns } { 0.000ns 0.357ns 0.154ns 0.228ns 0.053ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl fan_rps[3]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} fan_rps[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl cooler~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} cooler~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fan_rps\[3\]~reg0 sensor\[7\] clk 6.186 ns register " "Info: tsu for register \"fan_rps\[3\]~reg0\" (data pin = \"sensor\[7\]\", clock pin = \"clk\") is 6.186 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.574 ns + Longest pin register " "Info: + Longest pin to register delay is 8.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns sensor\[7\] 1 PIN PIN_V9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 2; PIN Node = 'sensor\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sensor[7] } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.719 ns) + CELL(0.272 ns) 5.790 ns fan_rps\[1\]~24 2 COMB LCCOMB_X26_Y20_N16 6 " "Info: 2: + IC(4.719 ns) + CELL(0.272 ns) = 5.790 ns; Loc. = LCCOMB_X26_Y20_N16; Fanout = 6; COMB Node = 'fan_rps\[1\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.991 ns" { sensor[7] fan_rps[1]~24 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.366 ns) 6.734 ns LessThan1~1 3 COMB LCCOMB_X25_Y20_N22 7 " "Info: 3: + IC(0.578 ns) + CELL(0.366 ns) = 6.734 ns; Loc. = LCCOMB_X25_Y20_N22; Fanout = 7; COMB Node = 'LessThan1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { fan_rps[1]~24 LessThan1~1 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.378 ns) 7.648 ns fan_rps\[1\]~28 4 COMB LCCOMB_X25_Y20_N30 1 " "Info: 4: + IC(0.536 ns) + CELL(0.378 ns) = 7.648 ns; Loc. = LCCOMB_X25_Y20_N30; Fanout = 1; COMB Node = 'fan_rps\[1\]~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { LessThan1~1 fan_rps[1]~28 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.228 ns) 8.116 ns fan_rps\[1\]~31 5 COMB LCCOMB_X25_Y20_N16 6 " "Info: 5: + IC(0.240 ns) + CELL(0.228 ns) = 8.116 ns; Loc. = LCCOMB_X25_Y20_N16; Fanout = 6; COMB Node = 'fan_rps\[1\]~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { fan_rps[1]~28 fan_rps[1]~31 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.053 ns) 8.419 ns fan_rps\[3\]~32 6 COMB LCCOMB_X25_Y20_N0 1 " "Info: 6: + IC(0.250 ns) + CELL(0.053 ns) = 8.419 ns; Loc. = LCCOMB_X25_Y20_N0; Fanout = 1; COMB Node = 'fan_rps\[3\]~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.303 ns" { fan_rps[1]~31 fan_rps[3]~32 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.574 ns fan_rps\[3\]~reg0 7 REG LCFF_X25_Y20_N1 5 " "Info: 7: + IC(0.000 ns) + CELL(0.155 ns) = 8.574 ns; Loc. = LCFF_X25_Y20_N1; Fanout = 5; REG Node = 'fan_rps\[3\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { fan_rps[3]~32 fan_rps[3]~reg0 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.251 ns ( 26.25 % ) " "Info: Total cell delay = 2.251 ns ( 26.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.323 ns ( 73.75 % ) " "Info: Total interconnect delay = 6.323 ns ( 73.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.574 ns" { sensor[7] fan_rps[1]~24 LessThan1~1 fan_rps[1]~28 fan_rps[1]~31 fan_rps[3]~32 fan_rps[3]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.574 ns" { sensor[7] {} sensor[7]~combout {} fan_rps[1]~24 {} LessThan1~1 {} fan_rps[1]~28 {} fan_rps[1]~31 {} fan_rps[3]~32 {} fan_rps[3]~reg0 {} } { 0.000ns 0.000ns 4.719ns 0.578ns 0.536ns 0.240ns 0.250ns 0.000ns } { 0.000ns 0.799ns 0.272ns 0.366ns 0.378ns 0.228ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.478 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns fan_rps\[3\]~reg0 3 REG LCFF_X25_Y20_N1 5 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X25_Y20_N1; Fanout = 5; REG Node = 'fan_rps\[3\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk~clkctrl fan_rps[3]~reg0 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl fan_rps[3]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} fan_rps[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.574 ns" { sensor[7] fan_rps[1]~24 LessThan1~1 fan_rps[1]~28 fan_rps[1]~31 fan_rps[3]~32 fan_rps[3]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.574 ns" { sensor[7] {} sensor[7]~combout {} fan_rps[1]~24 {} LessThan1~1 {} fan_rps[1]~28 {} fan_rps[1]~31 {} fan_rps[3]~32 {} fan_rps[3]~reg0 {} } { 0.000ns 0.000ns 4.719ns 0.578ns 0.536ns 0.240ns 0.250ns 0.000ns } { 0.000ns 0.799ns 0.272ns 0.366ns 0.378ns 0.228ns 0.053ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl fan_rps[3]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} fan_rps[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk cooler cooler~reg0 6.721 ns register " "Info: tco from clock \"clk\" to destination pin \"cooler\" through register \"cooler~reg0\" is 6.721 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.478 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns cooler~reg0 3 REG LCFF_X25_Y20_N19 4 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X25_Y20_N19; Fanout = 4; REG Node = 'cooler~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk~clkctrl cooler~reg0 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl cooler~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} cooler~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.149 ns + Longest register pin " "Info: + Longest register to pin delay is 4.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cooler~reg0 1 REG LCFF_X25_Y20_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y20_N19; Fanout = 4; REG Node = 'cooler~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cooler~reg0 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.005 ns) + CELL(2.144 ns) 4.149 ns cooler 2 PIN PIN_L21 0 " "Info: 2: + IC(2.005 ns) + CELL(2.144 ns) = 4.149 ns; Loc. = PIN_L21; Fanout = 0; PIN Node = 'cooler'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.149 ns" { cooler~reg0 cooler } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 51.68 % ) " "Info: Total cell delay = 2.144 ns ( 51.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.005 ns ( 48.32 % ) " "Info: Total interconnect delay = 2.005 ns ( 48.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.149 ns" { cooler~reg0 cooler } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.149 ns" { cooler~reg0 {} cooler {} } { 0.000ns 2.005ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl cooler~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} cooler~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.149 ns" { cooler~reg0 cooler } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.149 ns" { cooler~reg0 {} cooler {} } { 0.000ns 2.005ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cooler~reg0 sensor\[5\] clk -3.127 ns register " "Info: th for register \"cooler~reg0\" (data pin = \"sensor\[5\]\", clock pin = \"clk\") is -3.127 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.478 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns cooler~reg0 3 REG LCFF_X25_Y20_N19 4 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X25_Y20_N19; Fanout = 4; REG Node = 'cooler~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk~clkctrl cooler~reg0 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl cooler~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} cooler~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.754 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns sensor\[5\] 1 PIN PIN_K20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K20; Fanout = 7; PIN Node = 'sensor\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sensor[5] } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.561 ns) + CELL(0.228 ns) 5.599 ns Mux5~1 2 COMB LCCOMB_X25_Y20_N18 1 " "Info: 2: + IC(4.561 ns) + CELL(0.228 ns) = 5.599 ns; Loc. = LCCOMB_X25_Y20_N18; Fanout = 1; COMB Node = 'Mux5~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.789 ns" { sensor[5] Mux5~1 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.754 ns cooler~reg0 3 REG LCFF_X25_Y20_N19 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.754 ns; Loc. = LCFF_X25_Y20_N19; Fanout = 4; REG Node = 'cooler~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Mux5~1 cooler~reg0 } "NODE_NAME" } } { "incubator.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 6/Code/incubator.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.193 ns ( 20.73 % ) " "Info: Total cell delay = 1.193 ns ( 20.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.561 ns ( 79.27 % ) " "Info: Total interconnect delay = 4.561 ns ( 79.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.754 ns" { sensor[5] Mux5~1 cooler~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.754 ns" { sensor[5] {} sensor[5]~combout {} Mux5~1 {} cooler~reg0 {} } { 0.000ns 0.000ns 4.561ns 0.000ns } { 0.000ns 0.810ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl cooler~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} cooler~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.754 ns" { sensor[5] Mux5~1 cooler~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.754 ns" { sensor[5] {} sensor[5]~combout {} Mux5~1 {} cooler~reg0 {} } { 0.000ns 0.000ns 4.561ns 0.000ns } { 0.000ns 0.810ns 0.228ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 27 13:43:22 2023 " "Info: Processing ended: Sun Aug 27 13:43:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
