#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May  4 07:17:22 2022
# Process ID: 12232
# Current directory: E:/CUFE/Si-Vision/GP/22/vivadoRTL/resource_demapper/resource_demapper.runs/synth_1
# Command line: vivado.exe -log resource_demapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source resource_demapper.tcl
# Log file: E:/CUFE/Si-Vision/GP/22/vivadoRTL/resource_demapper/resource_demapper.runs/synth_1/resource_demapper.vds
# Journal file: E:/CUFE/Si-Vision/GP/22/vivadoRTL/resource_demapper/resource_demapper.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source resource_demapper.tcl -notrace
Command: synth_design -top resource_demapper -part xc7s100fgga676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4880 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 564.422 ; gain = 185.184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'resource_demapper' [E:/CUFE/Si-Vision/GP/22/vivadoRTL/resource_demapper/resource_demapper.srcs/sources_1/new/resource_demapper.v:24]
INFO: [Synth 8-6157] synthesizing module 'first_memory' [E:/CUFE/Si-Vision/GP/22/vivadoRTL/resource_demapper/resource_demapper.srcs/sources_1/new/first_memory.v:24]
WARNING: [Synth 8-5856] 3D RAM MEM1_REAL_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM MEM1_IMG_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'first_memory' (1#1) [E:/CUFE/Si-Vision/GP/22/vivadoRTL/resource_demapper/resource_demapper.srcs/sources_1/new/first_memory.v:24]
INFO: [Synth 8-6157] synthesizing module 'second_memory' [E:/CUFE/Si-Vision/GP/22/vivadoRTL/resource_demapper/resource_demapper.srcs/sources_1/new/second_memory.v:22]
WARNING: [Synth 8-5856] 3D RAM MEM2_REAL_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM MEM2_IMG_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'second_memory' (2#1) [E:/CUFE/Si-Vision/GP/22/vivadoRTL/resource_demapper/resource_demapper.srcs/sources_1/new/second_memory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'resource_demapper' (3#1) [E:/CUFE/Si-Vision/GP/22/vivadoRTL/resource_demapper/resource_demapper.srcs/sources_1/new/resource_demapper.v:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 669.797 ; gain = 290.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 669.797 ; gain = 290.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s100fgga676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 669.797 ; gain = 290.559
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s100fgga676-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 801.867 ; gain = 422.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |second_memory__GB0 |           1|     18648|
|2     |second_memory__GB1 |           1|     18560|
|3     |first_memory       |           1|     17304|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 696   
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 202   
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module first_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 360   
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 186   
	   3 Input      1 Bit        Muxes := 2     
Module second_memory 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 336   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1058.402 ; gain = 679.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |second_memory__GB0 |           1|     15935|
|2     |second_memory__GB1 |           1|     15873|
|3     |first_memory       |           1|     11519|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1058.402 ; gain = 679.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |second_memory__GB0 |           1|     15935|
|2     |second_memory__GB1 |           1|     15873|
|3     |first_memory       |           1|     11519|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 1058.402 ; gain = 679.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 1058.402 ; gain = 679.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 1058.402 ; gain = 679.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 1058.402 ; gain = 679.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 1058.402 ; gain = 679.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 1058.402 ; gain = 679.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 1058.402 ; gain = 679.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     3|
|4     |LUT3  |   770|
|5     |LUT4  |    35|
|6     |LUT5  |    22|
|7     |LUT6  |  9260|
|8     |MUXF7 |  2944|
|9     |MUXF8 |   384|
|10    |FDCE  | 10766|
|11    |FDRE  |   400|
|12    |IBUF  |    71|
|13    |OBUF  |   513|
+------+------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              | 25170|
|2     |  u_MEM1 |first_memory  |  8712|
|3     |  u_MEM2 |second_memory | 15873|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 1058.402 ; gain = 679.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 1058.402 ; gain = 679.164
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 1058.402 ; gain = 679.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3328 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1058.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 1058.402 ; gain = 703.051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1058.402 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/CUFE/Si-Vision/GP/22/vivadoRTL/resource_demapper/resource_demapper.runs/synth_1/resource_demapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file resource_demapper_utilization_synth.rpt -pb resource_demapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  4 07:18:39 2022...
