                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
lappend search_path /home/IC/Final_Project/Synthesis/RTL
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Final_Project/Synthesis/RTL
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
set fh [open system.lst r+]
file11
set rtl [read $fh]
/home/IC/Final_Project/Synthesis/RTL/UART_TX_FSM.v
/home/IC/Final_Project/Synthesis/RTL/UART_TX_Parity.v
/home/IC/Final_Project/Synthesis/RTL/UART_TX_Serializer.v
/home/IC/Final_Project/Synthesis/RTL/UART_TX_Top.v
/home/IC/Final_Project/Synthesis/RTL/UART_RX_deserializer.v
/home/IC/Final_Project/Synthesis/RTL/UART_RX_edge_counter.v
/home/IC/Final_Project/Synthesis/RTL/UART_RX_FSM.v
/home/IC/Final_Project/Synthesis/RTL/UART_RX_parity_check.v
/home/IC/Final_Project/Synthesis/RTL/UART_RX_sampler.v
/home/IC/Final_Project/Synthesis/RTL/UART_RX_start_check.v
/home/IC/Final_Project/Synthesis/RTL/UART_RX_stop_check.v
/home/IC/Final_Project/Synthesis/RTL/UART_RX_Top.v
/home/IC/Final_Project/Synthesis/RTL/UART_TOP.v
/home/IC/Final_Project/Synthesis/RTL/SYS_CTRL.v
/home/IC/Final_Project/Synthesis/RTL/ALU.v
/home/IC/Final_Project/Synthesis/RTL/RegFile.v
/home/IC/Final_Project/Synthesis/RTL/DATA_SYNC.v
/home/IC/Final_Project/Synthesis/RTL/PULSE_GEN.v
/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_BIT_SYNC.v
/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_MEM.v
/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_RD.v
/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_WR.v
/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_TOP.v
/home/IC/Final_Project/Synthesis/RTL/Clk_Divider.v
/home/IC/Final_Project/Synthesis/RTL/CLK_GATE.v
/home/IC/Final_Project/Synthesis/RTL/RST_SYNC.v
/home/IC/Final_Project/Synthesis/RTL/CLKDIV_MUX.v
/home/IC/Final_Project/Synthesis/RTL/SYS_TOP.v


set designs ""
regsub -all "\n" $rtl " " designs
29
analyze -format $file_format $designs
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/Synthesis/RTL/UART_TX_FSM.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/UART_TX_Parity.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/UART_TX_Serializer.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/UART_TX_Top.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/UART_RX_deserializer.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/UART_RX_edge_counter.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/UART_RX_FSM.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/UART_RX_parity_check.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/UART_RX_sampler.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/UART_RX_start_check.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/UART_RX_stop_check.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/UART_RX_Top.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/UART_TOP.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/SYS_CTRL.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/ALU.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/RegFile.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/DATA_SYNC.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/PULSE_GEN.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_BIT_SYNC.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_MEM.v
Warning:  /home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_BIT_SYNC.v:34: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Compiling source file /home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_RD.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_WR.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_TOP.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/Clk_Divider.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/CLK_GATE.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/RST_SYNC.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/CLKDIV_MUX.v
Compiling source file /home/IC/Final_Project/Synthesis/RTL/SYS_TOP.v
Presto compilation completed successfully.
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
elaborate -lib work $top_module
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP'.
Information: Building the design 'RST_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC_NUM_STAGES2 line 15 in file
		'/home/IC/Final_Project/Synthesis/RTL/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RST_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 35 in file
		'/home/IC/Final_Project/Synthesis/RTL/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_reg_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 48 in file
		'/home/IC/Final_Project/Synthesis/RTL/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 66 in file
		'/home/IC/Final_Project/Synthesis/RTL/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ASYNC_FIFO_TOP' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,DEPTH=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 13 in file
		'/home/IC/Final_Project/Synthesis/RTL/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    reg_SIG_0_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    reg_SIG_1_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Clk_Divider'. (HDL-193)

Inferred memory devices in process
	in routine Clk_Divider line 25 in file
		'/home/IC/Final_Project/Synthesis/RTL/Clk_Divider.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    CLK_FLAG_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLKDIV_MUX'. (HDL-193)

Statistics for case statements in always block at line 7 in file
	'/home/IC/Final_Project/Synthesis/RTL/CLKDIV_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            9             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'UART_TOP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'SYS_CTRL'. (HDL-193)

Statistics for case statements in always block at line 77 in file
	'/home/IC/Final_Project/Synthesis/RTL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            79            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 121 in file
	'/home/IC/Final_Project/Synthesis/RTL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           134            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL line 66 in file
		'/home/IC/Final_Project/Synthesis/RTL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Current_State_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 223 in file
		'/home/IC/Final_Project/Synthesis/RTL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    W_add_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 237 in file
		'/home/IC/Final_Project/Synthesis/RTL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  RX_P_DATA_reg_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegFile' instantiated from design 'SYS_TOP' with
	the parameters "DEPTH=16,WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine RegFile_DEPTH16_WIDTH8 line 33 in file
		'/home/IC/Final_Project/Synthesis/RTL/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    REG_FILE_reg     | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|    REG_FILE_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RegFile_DEPTH16_WIDTH8 line 56 in file
		'/home/IC/Final_Project/Synthesis/RTL/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RdValid_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| RegFile_DEPTH16_WIDTH8/51 |   16   |    8    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'ALU' instantiated from design 'SYS_TOP' with
	the parameters "WIDTH=8". (HDL-193)

Statistics for case statements in always block at line 34 in file
	'/home/IC/Final_Project/Synthesis/RTL/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            42            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_WIDTH8 line 22 in file
		'/home/IC/Final_Project/Synthesis/RTL/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ALU_WIDTH8 line 34 in file
		'/home/IC/Final_Project/Synthesis/RTL/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ASYNC_FIFO_MEM' instantiated from design 'ASYNC_FIFO_TOP_DATA_WIDTH8_DEPTH8' with
	the parameters "DATA_WIDTH=8,DEPTH=8". (HDL-193)

Inferred memory devices in process
	in routine ASYNC_FIFO_MEM_DATA_WIDTH8_DEPTH8 line 28 in file
		'/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_MEM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    FIFO_MEM_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================================
|           block name/line            | Inputs | Outputs | # sel inputs | MB |
===============================================================================
| ASYNC_FIFO_MEM_DATA_WIDTH8_DEPTH8/25 |   8    |    8    |      3       | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ASYNC_FIFO_BIT_SYNC' instantiated from design 'ASYNC_FIFO_TOP_DATA_WIDTH8_DEPTH8' with
	the parameters "B_WIDTH=3,STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine ASYNC_FIFO_BIT_SYNC_B_WIDTH3_STAGES2 line 13 in file
		'/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_BIT_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    SYNC_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ASYNC_FIFO_WR' instantiated from design 'ASYNC_FIFO_TOP_DATA_WIDTH8_DEPTH8' with
	the parameters "B_WIDTH=3". (HDL-193)

Inferred memory devices in process
	in routine ASYNC_FIFO_WR_B_WIDTH3 line 31 in file
		'/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   inter_addr_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ASYNC_FIFO_WR_B_WIDTH3 line 44 in file
		'/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     G_wptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ASYNC_FIFO_RD' instantiated from design 'ASYNC_FIFO_TOP_DATA_WIDTH8_DEPTH8' with
	the parameters "B_WIDTH=3". (HDL-193)

Inferred memory devices in process
	in routine ASYNC_FIFO_RD_B_WIDTH3 line 25 in file
		'/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   inter_addr_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ASYNC_FIFO_RD_B_WIDTH3 line 38 in file
		'/home/IC/Final_Project/Synthesis/RTL/ASYNC_FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     G_rptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_TX_Top'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_RX_Top'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_Parity'. (HDL-193)

Inferred memory devices in process
	in routine UART_Parity line 15 in file
		'/home/IC/Final_Project/Synthesis/RTL/UART_TX_Parity.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_FSM'. (HDL-193)

Statistics for case statements in always block at line 47 in file
	'/home/IC/Final_Project/Synthesis/RTL/UART_TX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 95 in file
	'/home/IC/Final_Project/Synthesis/RTL/UART_TX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           101            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_FSM line 32 in file
		'/home/IC/Final_Project/Synthesis/RTL/UART_TX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_Serializer'. (HDL-193)

Inferred memory devices in process
	in routine UART_Serializer line 18 in file
		'/home/IC/Final_Project/Synthesis/RTL/UART_TX_Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ser_data_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   P_DATA_reg_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_Serializer line 36 in file
		'/home/IC/Final_Project/Synthesis/RTL/UART_TX_Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ser_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_Serializer line 53 in file
		'/home/IC/Final_Project/Synthesis/RTL/UART_TX_Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================
|  block name/line   | Inputs | Outputs | # sel inputs | MB |
=============================================================
| UART_Serializer/31 |   8    |    1    |      3       | N  |
=============================================================
Presto compilation completed successfully.
Information: Building the design 'UART_RX_deserializer'. (HDL-193)

Inferred memory devices in process
	in routine UART_RX_deserializer line 18 in file
		'/home/IC/Final_Project/Synthesis/RTL/UART_RX_deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_RX_deserializer line 31 in file
		'/home/IC/Final_Project/Synthesis/RTL/UART_RX_deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   P_DATA_reg_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_RX_deserializer line 44 in file
		'/home/IC/Final_Project/Synthesis/RTL/UART_RX_deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_RX_edge_counter'. (HDL-193)

Inferred memory devices in process
	in routine UART_RX_edge_counter line 18 in file
		'/home/IC/Final_Project/Synthesis/RTL/UART_RX_edge_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    edge_cnt_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_RX_edge_counter line 39 in file
		'/home/IC/Final_Project/Synthesis/RTL/UART_RX_edge_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_RX_sampler'. (HDL-193)

Inferred memory devices in process
	in routine UART_RX_sampler line 36 in file
		'/home/IC/Final_Project/Synthesis/RTL/UART_RX_sampler.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_RX_sampler line 51 in file
		'/home/IC/Final_Project/Synthesis/RTL/UART_RX_sampler.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  sampled_data_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_RX_parity_check'. (HDL-193)

Inferred memory devices in process
	in routine UART_RX_parity_check line 20 in file
		'/home/IC/Final_Project/Synthesis/RTL/UART_RX_parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parity_error_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_RX_start_check'. (HDL-193)

Inferred memory devices in process
	in routine UART_RX_start_check line 10 in file
		'/home/IC/Final_Project/Synthesis/RTL/UART_RX_start_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  start_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_RX_stop_check'. (HDL-193)

Inferred memory devices in process
	in routine UART_RX_stop_check line 10 in file
		'/home/IC/Final_Project/Synthesis/RTL/UART_RX_stop_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   stop_error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_RX_FSM'. (HDL-193)

Statistics for case statements in always block at line 55 in file
	'/home/IC/Final_Project/Synthesis/RTL/UART_RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            57            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 143 in file
	'/home/IC/Final_Project/Synthesis/RTL/UART_RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           155            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_RX_FSM line 40 in file
		'/home/IC/Final_Project/Synthesis/RTL/UART_RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (28 designs)              /home/IC/Final_Project/Synthesis/Syn/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 26 05:57:13 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Shorted outputs (LINT-31)                                       1
    Constant outputs (LINT-52)                                      1

Cells                                                              29
    Cells do not drive (LINT-1)                                    24
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'Clk_Divider', cell 'C144' does not drive any nets. (LINT-1)
Warning: In design 'Clk_Divider', cell 'C153' does not drive any nets. (LINT-1)
Warning: In design 'ALU_WIDTH8', cell 'C378' does not drive any nets. (LINT-1)
Warning: In design 'ALU_WIDTH8', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'ALU_WIDTH8', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'ALU_WIDTH8', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'ALU_WIDTH8', cell 'C416' does not drive any nets. (LINT-1)
Warning: In design 'ALU_WIDTH8', cell 'C418' does not drive any nets. (LINT-1)
Warning: In design 'ALU_WIDTH8', cell 'C420' does not drive any nets. (LINT-1)
Warning: In design 'ASYNC_FIFO_WR_B_WIDTH3', cell 'C63' does not drive any nets. (LINT-1)
Warning: In design 'ASYNC_FIFO_RD_B_WIDTH3', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'UART_Serializer', cell 'C126' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_deserializer', cell 'C186' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_edge_counter', cell 'C93' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_edge_counter', cell 'C106' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_sampler', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', output port 'dat_samp_en' is connected directly to output port 'edge_en'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'U1_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U1_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U1_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U1_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'U1_ClkDiv'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]'.
Warning: In design 'SYS_CTRL', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -map_effort high 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 31 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLK_GATE'
  Processing 'ALU_WIDTH8'
  Processing 'RegFile_DEPTH16_WIDTH8'
  Processing 'SYS_CTRL'
  Processing 'UART_RX_FSM'
  Processing 'UART_RX_stop_check'
  Processing 'UART_RX_start_check'
  Processing 'UART_RX_parity_check'
  Processing 'UART_RX_sampler'
  Processing 'UART_RX_edge_counter'
  Processing 'UART_RX_deserializer'
  Processing 'UART_RX_Top'
  Processing 'UART_Serializer'
  Processing 'UART_FSM'
  Processing 'UART_Parity'
  Processing 'UART_TX_Top'
  Processing 'UART_TOP'
  Processing 'Clk_Divider_0'
  Processing 'CLKDIV_MUX'
  Processing 'PULSE_GEN_0'
  Processing 'ASYNC_FIFO_RD_B_WIDTH3'
  Processing 'ASYNC_FIFO_WR_B_WIDTH3'
  Processing 'ASYNC_FIFO_BIT_SYNC_B_WIDTH3_STAGES2_0'
  Processing 'ASYNC_FIFO_MEM_DATA_WIDTH8_DEPTH8'
  Processing 'ASYNC_FIFO_TOP_DATA_WIDTH8_DEPTH8'
  Processing 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'
  Processing 'RST_SYNC_NUM_STAGES2_0'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_WIDTH8_DW_div_uns_0'
  Processing 'ALU_WIDTH8_DW01_sub_0'
  Processing 'ALU_WIDTH8_DW01_add_0'
  Processing 'ALU_WIDTH8_DW01_cmp6_0'
  Processing 'UART_RX_FSM_DW01_cmp6_0'
  Processing 'UART_RX_FSM_DW01_dec_0'
  Processing 'UART_RX_FSM_DW01_cmp6_1'
  Processing 'UART_RX_FSM_DW01_sub_0'
  Processing 'UART_RX_FSM_DW01_cmp6_2'
  Processing 'UART_RX_FSM_DW01_dec_1'
  Processing 'UART_RX_edge_counter_DW01_inc_0'
  Processing 'UART_RX_edge_counter_DW01_cmp6_0'
  Processing 'UART_RX_edge_counter_DW01_dec_0'
  Processing 'Clk_Divider_1_DW01_inc_0'
  Processing 'Clk_Divider_1_DW01_cmp6_0'
  Processing 'Clk_Divider_1_DW01_cmp6_1'
  Processing 'Clk_Divider_1_DW01_dec_0'
  Processing 'Clk_Divider_0_DW01_inc_0'
  Processing 'Clk_Divider_0_DW01_cmp6_0'
  Processing 'Clk_Divider_0_DW01_cmp6_1'
  Processing 'Clk_Divider_0_DW01_dec_0'
  Processing 'ALU_WIDTH8_DW02_mult_0'
  Processing 'ALU_WIDTH8_DW01_add_1'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   45494.8      0.00       0.0       3.3                          
    0:00:06   45494.8      0.00       0.0       3.3                          
    0:00:06   45494.8      0.00       0.0       3.3                          
    0:00:06   45494.8      0.00       0.0       3.3                          
    0:00:06   45494.8      0.00       0.0       3.3                          
    0:00:07   22946.8      0.00       0.0       2.8                          
    0:00:07   22898.6      0.00       0.0       2.8                          
    0:00:07   22898.6      0.00       0.0       1.0                          
    0:00:07   22898.6      0.00       0.0       1.0                          
    0:00:07   22898.6      0.00       0.0       1.0                          
    0:00:07   22879.8      0.00       0.0       1.0                          
    0:00:07   22879.8      0.00       0.0       1.0                          
    0:00:07   22886.8      0.00       0.0       0.0                          
    0:00:07   22886.8      0.00       0.0       0.0                          
    0:00:07   22886.8      0.00       0.0       0.0                          
    0:00:07   22886.8      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   22886.8      0.00       0.0       0.0                          
    0:00:07   22886.8      0.00       0.0       0.0                          
    0:00:08   22886.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   22886.8      0.00       0.0       0.0                          
    0:00:08   22886.8      0.00       0.0       0.0                          
    0:00:08   22817.4      0.00       0.0       0.0                          
    0:00:08   22803.3      0.00       0.0       0.0                          
    0:00:08   22788.0      0.00       0.0       0.0                          
    0:00:08   22777.4      0.00       0.0       0.0                          
    0:00:08   22773.9      0.00       0.0       0.0                          
    0:00:08   22773.9      0.00       0.0       0.0                          
    0:00:08   22773.9      0.00       0.0       0.0                          
    0:00:08   22773.9      0.00       0.0       0.0                          
    0:00:08   22773.9      0.00       0.0       0.0                          
    0:00:08   22773.9      0.00       0.0       0.0                          
    0:00:08   22773.9      0.00       0.0       0.0                          
    0:00:08   22773.9      0.00       0.0       0.0                          
    0:00:08   22777.4      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#############################################################################
# Write out Design after initial compile
#############################################################################
write_file -format ddc     -hierarchy -output netlists/$top_module.ddc
Writing ddc file 'netlists/SYS_TOP.ddc'.
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Final_Project/Synthesis/Syn/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Changed instance name P_DATA_reg[5] to P_DATA_reg[5]_inst in module UART_RX_deserializer. Please use the change_names command to make the correct changes before invoking the verilog writer.   (VO-1)
Warning: Changed instance name P_DATA_reg[1] to P_DATA_reg[1]_inst in module UART_RX_deserializer. Please use the change_names command to make the correct changes before invoking the verilog writer.   (VO-1)
Warning: Changed instance name P_DATA_reg[4] to P_DATA_reg[4]_inst in module UART_RX_deserializer. Please use the change_names command to make the correct changes before invoking the verilog writer.   (VO-1)
Warning: Changed instance name P_DATA_reg[0] to P_DATA_reg[0]_inst in module UART_RX_deserializer. Please use the change_names command to make the correct changes before invoking the verilog writer.   (VO-1)
Warning: Changed instance name P_DATA_reg[7] to P_DATA_reg[7]_inst in module UART_RX_deserializer. Please use the change_names command to make the correct changes before invoking the verilog writer.   (VO-1)
Warning: Changed instance name P_DATA_reg[3] to P_DATA_reg[3]_inst in module UART_RX_deserializer. Please use the change_names command to make the correct changes before invoking the verilog writer.   (VO-1)
Warning: Changed instance name P_DATA_reg[6] to P_DATA_reg[6]_inst in module UART_RX_deserializer. Please use the change_names command to make the correct changes before invoking the verilog writer.   (VO-1)
Warning: Changed instance name P_DATA_reg[2] to P_DATA_reg[2]_inst in module UART_RX_deserializer. Please use the change_names command to make the correct changes before invoking the verilog writer.   (VO-1)
1
write_sdf                                          sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Final_Project/Synthesis/Syn/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit                                sdc/$top_module.sdc
1
################# reporting #######################
report_area  -hierarchy                                     > reports/area.rpt
report_power -hierarchy                                     > reports/power.rpt
report_timing -max_paths 100 -delay_type min -sort_by slack > reports/hold.rpt
report_timing -max_paths 100 -delay_type max -sort_by slack > reports/setup.rpt
report_clock -attributes                                    > reports/clocks.rpt
report_constraint -all_violators -nosplit                   > reports/constraints.rpt
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> sta[K[K[Kgui_start
dc_shell> Current design is 'SYS_TOP'.
Current design is 'SYS_TOP'.
dc_shell> Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/generic.sdb'
dc_shell> exot
Error: unknown command 'exot' (CMD-005)
dc_shell> exit

Memory usage for main task 325 Mbytes.
Memory usage for this session 325 Mbytes.
CPU usage for this session 7 seconds ( 0.00 hours ).

Thank you...
