[DEVICE]
Family = M4A5;
PartType = M4A5-128/64;
Package = 100TQFP;
PartNumber = M4A5-128/64-10VC;
Speed = -10;
Operating_condition = COM;
EN_Segment = No;
Pin_MC_1to1 = No;
EN_PinReserve_IO = Yes;
EN_PinReserve_BIDIR = Yes;
Voltage = 5.0;

[REVISION]
RCS = "$Revision: 1.2 $";
Parent = m4a5.lci;
SDS_File = m4a5.sds;
Design = 68030_tk.tt4;
DATE = 5/25/14;
TIME = 20:57:57;
Source_Format = Pure_VHDL;
Type = TT2;
Pre_Fit_Time = 1;

[IGNORE ASSIGNMENTS]
Pin_Assignments = No;
Pin_Keep_Block = No;
Pin_Keep_Segment = No;
Group_Assignments = No;
Macrocell_Assignments = No;
Macrocell_Keep_Block = No;
Macrocell_Keep_Segment = No;
Pin_Reservation = No;
Block_Reservation = No;
Segment_Reservation = No;
Timing_Constraints = No;

[CLEAR ASSIGNMENTS]
Pin_Assignments = No;
Pin_Keep_Block = No;
Pin_Keep_Segment = No;
Group_Assignments = No;
Macrocell_Assignments = No;
Macrocell_Keep_Block = No;
Macrocell_Keep_Segment = No;
Pin_Reservation = No;
Block_Reservation = No;
Segment_Reservation = No;
Timing_Constraints = No;

[BACKANNOTATE ASSIGNMENTS]
Pin_Block = No;
Pin_Macrocell_Block = No;
Routing = No;

[GLOBAL CONSTRAINTS]
Max_PTerm_Split = 16;
Max_PTerm_Collapse = 16;
Max_Pin_Percent = 100;
Max_Macrocell_Percent = 100;
Max_GLB_Input_Percent = 100;
Max_Seg_In_Percent = 100;
Logic_Reduction = Yes;
XOR_Synthesis = Yes;
DT_Synthesis = Yes;
Node_Collapse = Yes;
Run_Time = 0;
Set_Reset_Dont_Care = Yes;
Clock_Optimize = No;
In_Reg_Optimize = Yes;
Balanced_Partitioning = Yes;
Device_max_fanin = 33;
Device_max_pterms = 20;
Usercode = 0;
Usercode_Format = Hex;

[LOCATION ASSIGNMENTS]
Layer = OFF;
A_31_ = pin,4,-,B,-;
IPL_2_ = pin,68,-,G,-;
FC_1_ = pin,58,-,F,-;
A_30_ = pin,5,-,B,-;
A_29_ = pin,6,-,B,-;
A_28_ = pin,15,-,C,-;
A_27_ = pin,16,-,C,-;
A_26_ = pin,17,-,C,-;
nEXP_SPACE = pin,14,-,-,-;
A_25_ = pin,18,-,C,-;
BERR = pin,41,-,E,-;
A_24_ = pin,19,-,C,-;
BG_030 = pin,21,-,C,-;
A_23_ = pin,84,-,H,-;
A_22_ = pin,85,-,H,-;
A_21_ = pin,94,-,A,-;
BGACK_000 = pin,28,-,D,-;
A_20_ = pin,93,-,A,-;
CLK_030 = pin,64,-,-,-;
A_19_ = pin,97,-,A,-;
CLK_000 = pin,11,-,-,-;
A_18_ = pin,95,-,A,-;
CLK_OSZI = pin,61,-,-,-;
A_17_ = pin,59,-,F,-;
CLK_DIV_OUT = pin,65,-,G,-;
A_16_ = pin,96,-,A,-;
DTACK = pin,30,-,D,-;
IPL_1_ = pin,56,-,F,-;
AVEC = pin,92,-,A,-;
IPL_0_ = pin,67,-,G,-;
AVEC_EXP = pin,22,-,C,-;
DSACK_0_ = pin,80,-,H,-;
FC_0_ = pin,57,-,F,-;
VPA = pin,36,-,-,-;
RST = pin,86,-,-,-;
RW = pin,71,-,G,-;
AMIGA_BUS_DATA_DIR = pin,48,-,E,-;
AMIGA_BUS_ENABLE_LOW = pin,20,-,C,-;
CIIN = pin,47,-,E,-;
SIZE_1_ = pin,79,-,H,-;
IPL_030_2_ = pin,9,-,B,-;
DSACK_1_ = pin,81,-,H,-;
AS_030 = pin,82,-,H,-;
SIZE_0_ = pin,70,-,G,-;
AS_000 = pin,33,-,D,-;
DS_030 = pin,98,-,A,-;
UDS_000 = pin,32,-,D,-;
LDS_000 = pin,31,-,D,-;
A0 = pin,69,-,G,-;
BG_000 = pin,29,-,D,-;
BGACK_030 = pin,83,-,H,-;
CLK_EXP = pin,10,-,B,-;
IPL_030_1_ = pin,7,-,B,-;
FPU_CS = pin,78,-,H,-;
IPL_030_0_ = pin,8,-,B,-;
E = pin,66,-,G,-;
VMA = pin,35,-,D,-;
RESET = pin,3,-,B,-;
AMIGA_BUS_ENABLE = pin,34,-,D,-;
inst_AS_030_000_SYNC = node,-,-,F,1;
inst_DTACK_SYNC = node,-,-,B,9;
inst_VPA_SYNC = node,-,-,B,5;
inst_VPA_D = node,-,-,E,5;
inst_CLK_000_D0 = node,-,-,A,8;
inst_CLK_000_D1 = node,-,-,E,8;
inst_CLK_000_D2 = node,-,-,E,1;
inst_CLK_000_D6 = node,-,-,F,12;
inst_CLK_OUT_PRE = node,-,-,F,8;
inst_BGACK_030_INT_D = node,-,-,F,4;
CLK_CNT_P_0_ = node,-,-,F,5;
SM_AMIGA_5_ = node,-,-,G,12;
SM_AMIGA_7_ = node,-,-,C,8;
SM_AMIGA_1_ = node,-,-,F,0;
SM_AMIGA_0_ = node,-,-,C,9;
SM_AMIGA_6_ = node,-,-,C,4;
inst_CLK_000_D3 = node,-,-,G,9;
inst_CLK_000_D5 = node,-,-,G,5;
SM_AMIGA_3_ = node,-,-,C,5;
inst_CLK_000_D4 = node,-,-,E,9;
SM_AMIGA_4_ = node,-,-,A,5;
SM_AMIGA_2_ = node,-,-,C,1;
cpu_est_0_ = node,-,-,A,1;
cpu_est_1_ = node,-,-,A,12;
cpu_est_2_ = node,-,-,A,9;

[GROUP ASSIGNMENTS]
Layer = OFF;

[RESOURCE RESERVATIONS]
Layer = OFF;

[SLEWRATE]
Default = FAST;

[PULLUP]
Default = Up;

[NETLIST/DELAY FORMAT]
Delay_File = SDF;
Netlist = VHDL;

[OSM BYPASS]

[FITTER REPORT FORMAT]
Fitter_Options = Yes;
Pinout_Diagram = No;
Pinout_Listing = Yes;
Detailed_Block_Segment_Summary = Yes;
Input_Signal_List = Yes;
Output_Signal_List = Yes;
Bidir_Signal_List = Yes;
Node_Signal_List = Yes;
Signal_Fanout_List = Yes;
Block_Segment_Fanin_List = Yes;
Postfit_Eqn = Yes;
Prefit_Eqn = Yes;
Page_Break = Yes;

[POWER]
Powerlevel =  Low,High;
Default = High;
Type = GLB;

[SOURCE CONSTRAINT OPTION]

[TIMING ANALYZER]
Last_source=;
Last_source_type=Fmax;

