Determining the location of the ModelSim executable...

Using: d:/intelfpga_lite/17.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Lab2 -c Lab2 --vector_source="D:/repos/hse_SoC_labs/II/Lab2/Waveform.vwf" --testbench_file="D:/repos/hse_SoC_labs/II/Lab2/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Feb 17 13:58:00 2020
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Lab2 -c Lab2 --vector_source=D:/repos/hse_SoC_labs/II/Lab2/Waveform.vwf --testbench_file=D:/repos/hse_SoC_labs/II/Lab2/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="D:/repos/hse_SoC_labs/II/Lab2/simulation/qsim/" Lab2 -c Lab2

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Feb 17 13:58:02 2020
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=D:/repos/hse_SoC_labs/II/Lab2/simulation/qsim/ Lab2 -c Lab2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (10905): Generated the EDA functional simulation netlist because it is the only supported netlist type for this device.
Info (204019): Generated file Lab2.vo in folder "D:/repos/hse_SoC_labs/II/Lab2/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4652 megabytes
    Info: Processing ended: Mon Feb 17 13:58:04 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/repos/hse_SoC_labs/II/Lab2/simulation/qsim/Lab2.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

d:/intelfpga_lite/17.1/modelsim_ase/win32aloem//vsim -c -do Lab2.do

Reading D:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do Lab2.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:05 on Feb 17,2020
# vlog -work work Lab2.vo 
# -- Compiling module Lab2

# 
# Top level modules:
# 	Lab2
# End time: 13:58:05 on Feb 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:06 on Feb 17,2020
# vlog -work work Waveform.vwf.vt 

# -- Compiling module Lab2_vlg_vec_tst
# 
# Top level modules:
# 	Lab2_vlg_vec_tst
# End time: 13:58:06 on Feb 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Lab2_vlg_vec_tst 
# Start time: 13:58:06 on Feb 17,2020
# Loading work.Lab2_vlg_vec_tst
# Loading work.Lab2
# Loading altera_ver.dffeas
# ** Warning: (vsim-3017) Waveform.vwf.vt(49): [TFMPC] - Too few port connections. Expected 26, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /Lab2_vlg_vec_tst/i1 File: Lab2.vo
# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_lai_0_0'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_lai_0_1'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_lai_0_2'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_lai_0_3'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_lai_0_4'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_lai_0_5'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_lai_0_6'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_lai_0_7'.
# ** Warning: (vsim-3017) Lab2.vo(677): [TFMPC] - Too few port connections. Expected 20, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /Lab2_vlg_vec_tst/i1/altera_internal_jtag File: nofile
# ** Warning: (vsim-3722) Lab2.vo(677): [TFMPC] - Missing connection for port 'tdoutap'.
# ** Warning: (vsim-3722) Lab2.vo(677): [TFMPC] - Missing connection for port 'tmscore'.
# ** Warning: (vsim-3722) Lab2.vo(677): [TFMPC] - Missing connection for port 'tckcore'.
# ** Warning: (vsim-3722) Lab2.vo(677): [TFMPC] - Missing connection for port 'tdicore'.
# ** Warning: (vsim-3722) Lab2.vo(677): [TFMPC] - Missing connection for port 'corectl'.
# ** Warning: (vsim-3722) Lab2.vo(677): [TFMPC] - Missing connection for port 'ntdopinena'.
# ** Warning: (vsim-3722) Lab2.vo(677): [TFMPC] - Missing connection for port 'tdocore'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) Lab2.vo(4915): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Lab2_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: nofile
# ** Warning: (vsim-3722) Lab2.vo(4915): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-3017) Lab2.vo(4938): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Lab2_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC2~  File: nofile
# ** Warning: (vsim-3722) Lab2.vo(4938): [TFMPC] - Missing connection for port 'clk_dft'.
# after#25
# ** Note: $finish    : Waveform.vwf.vt(68)
#    Time: 1 us  Iteration: 0  Instance: /Lab2_vlg_vec_tst

# End time: 13:58:07 on Feb 17,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 25

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/repos/hse_SoC_labs/II/Lab2/Waveform.vwf...

Reading D:/repos/hse_SoC_labs/II/Lab2/simulation/qsim/Lab2.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/repos/hse_SoC_labs/II/Lab2/simulation/qsim/Lab2_20200217135807.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.