

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_8_4_5_3_0_config5_s'
================================================================
* Date:           Sat Sep 27 22:09:56 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.554 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    300|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|      0|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     56|    -|
|Register         |        -|    -|     345|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     345|    420|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_5s_11_3_0_U2  |mul_8s_5s_11_3_0  |        0|   1|  0|   0|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   1|  0|   0|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln813_10_fu_454_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln813_11_fu_343_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln813_12_fu_349_p2  |         +|   0|  0|  15|           8|           5|
    |add_ln813_13_fu_458_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln813_14_fu_477_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln813_4_fu_481_p2   |         +|   0|  0|  15|           8|           5|
    |add_ln813_5_fu_486_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln813_6_fu_448_p2   |         +|   0|  0|  15|           8|           5|
    |add_ln813_7_fu_473_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln813_8_fu_331_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln813_9_fu_337_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln813_fu_325_p2     |         +|   0|  0|  15|           8|           8|
    |r_V_10_fu_309_p2        |         +|   0|  0|  12|          11|          11|
    |r_V_3_fu_192_p2         |         +|   0|  0|  12|          11|          11|
    |r_V_4_fu_220_p2         |         +|   0|  0|  12|          11|          11|
    |r_V_7_fu_416_p2         |         +|   0|  0|  12|          11|          11|
    |r_V_8_fu_432_p2         |         +|   0|  0|  12|          11|          11|
    |r_V_5_fu_379_p2         |         -|   0|  0|  12|          11|          11|
    |r_V_6_fu_265_p2         |         -|   0|  0|  12|          11|          11|
    |r_V_9_fu_293_p2         |         -|   0|  0|  12|           1|          11|
    |r_V_fu_164_p2           |         -|   0|  0|  12|           1|          11|
    |sub_ln1273_fu_362_p2    |         -|   0|  0|  12|           1|          11|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 300|         176|         193|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|    8|         24|
    |ap_return_1  |  14|          3|    8|         24|
    |ap_return_2  |  14|          3|    8|         24|
    |ap_return_3  |  14|          3|    8|         24|
    +-------------+----+-----------+-----+-----------+
    |Total        |  56|         12|   32|         96|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln813_10_reg_564                |   8|   0|    8|          0|
    |add_ln813_11_reg_544                |   8|   0|    8|          0|
    |add_ln813_11_reg_544_pp0_iter1_reg  |   8|   0|    8|          0|
    |add_ln813_12_reg_549                |   8|   0|    8|          0|
    |add_ln813_13_reg_569                |   8|   0|    8|          0|
    |add_ln813_14_reg_584                |   8|   0|    8|          0|
    |add_ln813_14_reg_584_pp0_iter3_reg  |   8|   0|    8|          0|
    |add_ln813_4_reg_589                 |   8|   0|    8|          0|
    |add_ln813_6_reg_559                 |   8|   0|    8|          0|
    |add_ln813_7_reg_579                 |   8|   0|    8|          0|
    |add_ln813_7_reg_579_pp0_iter3_reg   |   8|   0|    8|          0|
    |add_ln813_8_reg_534                 |   8|   0|    8|          0|
    |add_ln813_9_reg_539                 |   8|   0|    8|          0|
    |add_ln813_reg_529                   |   8|   0|    8|          0|
    |ap_ce_reg                           |   1|   0|    1|          0|
    |ap_return_0_int_reg                 |   8|   0|    8|          0|
    |ap_return_1_int_reg                 |   8|   0|    8|          0|
    |ap_return_2_int_reg                 |   8|   0|    8|          0|
    |ap_return_3_int_reg                 |   8|   0|    8|          0|
    |p_read1_int_reg                     |   8|   0|    8|          0|
    |p_read27_reg_518                    |   8|   0|    8|          0|
    |p_read2_int_reg                     |   8|   0|    8|          0|
    |p_read3_int_reg                     |   8|   0|    8|          0|
    |p_read4_int_reg                     |   8|   0|    8|          0|
    |p_read_8_reg_511                    |   8|   0|    8|          0|
    |p_read_int_reg                      |   8|   0|    8|          0|
    |trunc_ln818_7_reg_554               |   8|   0|    8|          0|
    |trunc_ln818_8_reg_574               |   8|   0|    8|          0|
    |add_ln813_10_reg_564                |  64|  32|    8|          0|
    |add_ln813_reg_529                   |  64|  32|    8|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 345|  64|  233|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5>|  return value|
|ap_return_0  |  out|    8|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5>|  return value|
|ap_return_1  |  out|    8|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5>|  return value|
|ap_return_2  |  out|    8|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5>|  return value|
|ap_return_3  |  out|    8|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5>|  return value|
|p_read       |   in|    8|     ap_none|                                                                    p_read|        scalar|
|p_read1      |   in|    8|     ap_none|                                                                   p_read1|        scalar|
|p_read2      |   in|    8|     ap_none|                                                                   p_read2|        scalar|
|p_read3      |   in|    8|     ap_none|                                                                   p_read3|        scalar|
|p_read4      |   in|    8|     ap_none|                                                                   p_read4|        scalar|
+-------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read27 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read16 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_9, i3 0"   --->   Operation 11 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.63ns)   --->   "%r_V = sub i11 0, i11 %shl_ln"   --->   Operation 12 'sub' 'r_V' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %r_V, i32 3, i32 10"   --->   Operation 13 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln1273_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_9, i1 0"   --->   Operation 14 'bitconcatenate' 'shl_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i9 %shl_ln1273_5"   --->   Operation 15 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.63ns)   --->   "%r_V_3 = add i11 %shl_ln, i11 %sext_ln1273"   --->   Operation 16 'add' 'r_V_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln818_5 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %r_V_3, i32 3, i32 10"   --->   Operation 17 'partselect' 'trunc_ln818_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i8 %p_read16"   --->   Operation 18 'sext' 'sext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln1273_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read16, i3 0"   --->   Operation 19 'bitconcatenate' 'shl_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.63ns)   --->   "%r_V_4 = add i11 %shl_ln1273_6, i11 %sext_ln1273_2"   --->   Operation 20 'add' 'r_V_4' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln818_6 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %r_V_4, i32 3, i32 10"   --->   Operation 21 'partselect' 'trunc_ln818_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i8 %p_read27"   --->   Operation 22 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [3/3] (2.93ns)   --->   "%mul_ln1270 = mul i11 %sext_ln1270, i11 2035"   --->   Operation 23 'mul' 'mul_ln1270' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln1273 = trunc i8 %p_read_8"   --->   Operation 24 'trunc' 'trunc_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln1273_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln1273, i4 0"   --->   Operation 25 'bitconcatenate' 'shl_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_8, i2 0"   --->   Operation 26 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i10 %shl_ln1273_s"   --->   Operation 27 'sext' 'sext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.63ns)   --->   "%r_V_6 = sub i11 %sext_ln1273_5, i11 %shl_ln1273_9"   --->   Operation 28 'sub' 'r_V_6' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln818_9 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %r_V_6, i32 3, i32 10"   --->   Operation 29 'partselect' 'trunc_ln818_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1273_7 = sext i8 %p_read_7"   --->   Operation 30 'sext' 'sext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln1273_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_7, i3 0"   --->   Operation 31 'bitconcatenate' 'shl_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.63ns)   --->   "%r_V_9 = sub i11 0, i11 %shl_ln1273_3"   --->   Operation 32 'sub' 'r_V_9' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %r_V_9, i32 3, i32 10"   --->   Operation 33 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.63ns)   --->   "%r_V_10 = add i11 %shl_ln1273_3, i11 %sext_ln1273_7"   --->   Operation 34 'add' 'r_V_10' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln818_3 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %r_V_10, i32 3, i32 10"   --->   Operation 35 'partselect' 'trunc_ln818_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.91ns)   --->   "%add_ln813 = add i8 %trunc_ln818_5, i8 %trunc_ln818_6"   --->   Operation 36 'add' 'add_ln813' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.91ns)   --->   "%add_ln813_8 = add i8 %trunc_ln, i8 %trunc_ln818_9"   --->   Operation 37 'add' 'add_ln813_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.91ns)   --->   "%add_ln813_9 = add i8 %trunc_ln818_2, i8 10"   --->   Operation 38 'add' 'add_ln813_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.91ns)   --->   "%add_ln813_11 = add i8 %p_read_9, i8 %p_read16"   --->   Operation 39 'add' 'add_ln813_11' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.91ns)   --->   "%add_ln813_12 = add i8 %trunc_ln818_3, i8 246"   --->   Operation 40 'add' 'add_ln813_12' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.55>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln1273_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read27, i3 0"   --->   Operation 41 'bitconcatenate' 'shl_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.63ns)   --->   "%sub_ln1273 = sub i11 0, i11 %shl_ln1273_7"   --->   Operation 42 'sub' 'sub_ln1273' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln1273_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read27, i1 0"   --->   Operation 43 'bitconcatenate' 'shl_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i9 %shl_ln1273_8"   --->   Operation 44 'sext' 'sext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.63ns)   --->   "%r_V_5 = sub i11 %sub_ln1273, i11 %sext_ln1273_3"   --->   Operation 45 'sub' 'r_V_5' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln818_7 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %r_V_5, i32 3, i32 10"   --->   Operation 46 'partselect' 'trunc_ln818_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/3] (2.93ns)   --->   "%mul_ln1270 = mul i11 %sext_ln1270, i11 2035"   --->   Operation 47 'mul' 'mul_ln1270' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i8 %p_read_8"   --->   Operation 48 'sext' 'sext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln1273_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_8, i3 0"   --->   Operation 49 'bitconcatenate' 'shl_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln1273_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_8, i1 0"   --->   Operation 50 'bitconcatenate' 'shl_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1273_6 = sext i9 %shl_ln1273_2"   --->   Operation 51 'sext' 'sext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.63ns)   --->   "%r_V_7 = add i11 %shl_ln1273_1, i11 %sext_ln1273_6"   --->   Operation 52 'add' 'r_V_7' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %r_V_7, i32 3, i32 10"   --->   Operation 53 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.63ns)   --->   "%r_V_8 = add i11 %shl_ln1273_1, i11 %sext_ln1273_4"   --->   Operation 54 'add' 'r_V_8' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %r_V_8, i32 3, i32 10"   --->   Operation 55 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.91ns)   --->   "%add_ln813_6 = add i8 %trunc_ln818_s, i8 246"   --->   Operation 56 'add' 'add_ln813_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.91ns)   --->   "%add_ln813_10 = add i8 %add_ln813_9, i8 %add_ln813_8"   --->   Operation 57 'add' 'add_ln813_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.91ns)   --->   "%add_ln813_13 = add i8 %add_ln813_12, i8 %trunc_ln818_1"   --->   Operation 58 'add' 'add_ln813_13' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.93>
ST_3 : Operation 59 [1/3] (2.93ns)   --->   "%mul_ln1270 = mul i11 %sext_ln1270, i11 2035"   --->   Operation 59 'mul' 'mul_ln1270' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln818_8 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %mul_ln1270, i32 3, i32 10"   --->   Operation 60 'partselect' 'trunc_ln818_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.91ns)   --->   "%add_ln813_7 = add i8 %add_ln813_6, i8 %trunc_ln818_7"   --->   Operation 61 'add' 'add_ln813_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.91ns)   --->   "%add_ln813_14 = add i8 %add_ln813_13, i8 %add_ln813_11"   --->   Operation 62 'add' 'add_ln813_14' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 63 [1/1] (1.91ns)   --->   "%add_ln813_4 = add i8 %trunc_ln818_8, i8 246"   --->   Operation 63 'add' 'add_ln813_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 64 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 12, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 65 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.91ns)   --->   "%add_ln813_5 = add i8 %add_ln813_4, i8 %add_ln813"   --->   Operation 66 'add' 'add_ln813_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i8 %add_ln813_10" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 67 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i8 %add_ln813_7" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 68 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i32 %mrv_1, i8 %add_ln813_14" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 69 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i32 %mrv_2, i8 %add_ln813_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 70 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i32 %mrv_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 71 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_7               (read             ) [ 000000]
p_read_8               (read             ) [ 011000]
p_read27               (read             ) [ 011000]
p_read16               (read             ) [ 000000]
p_read_9               (read             ) [ 000000]
shl_ln                 (bitconcatenate   ) [ 000000]
r_V                    (sub              ) [ 000000]
trunc_ln               (partselect       ) [ 000000]
shl_ln1273_5           (bitconcatenate   ) [ 000000]
sext_ln1273            (sext             ) [ 000000]
r_V_3                  (add              ) [ 000000]
trunc_ln818_5          (partselect       ) [ 000000]
sext_ln1273_2          (sext             ) [ 000000]
shl_ln1273_6           (bitconcatenate   ) [ 000000]
r_V_4                  (add              ) [ 000000]
trunc_ln818_6          (partselect       ) [ 000000]
sext_ln1270            (sext             ) [ 011100]
trunc_ln1273           (trunc            ) [ 000000]
shl_ln1273_9           (bitconcatenate   ) [ 000000]
shl_ln1273_s           (bitconcatenate   ) [ 000000]
sext_ln1273_5          (sext             ) [ 000000]
r_V_6                  (sub              ) [ 000000]
trunc_ln818_9          (partselect       ) [ 000000]
sext_ln1273_7          (sext             ) [ 000000]
shl_ln1273_3           (bitconcatenate   ) [ 000000]
r_V_9                  (sub              ) [ 000000]
trunc_ln818_2          (partselect       ) [ 000000]
r_V_10                 (add              ) [ 000000]
trunc_ln818_3          (partselect       ) [ 000000]
add_ln813              (add              ) [ 011111]
add_ln813_8            (add              ) [ 011000]
add_ln813_9            (add              ) [ 011000]
add_ln813_11           (add              ) [ 011100]
add_ln813_12           (add              ) [ 011000]
shl_ln1273_7           (bitconcatenate   ) [ 000000]
sub_ln1273             (sub              ) [ 000000]
shl_ln1273_8           (bitconcatenate   ) [ 000000]
sext_ln1273_3          (sext             ) [ 000000]
r_V_5                  (sub              ) [ 000000]
trunc_ln818_7          (partselect       ) [ 010100]
sext_ln1273_4          (sext             ) [ 000000]
shl_ln1273_1           (bitconcatenate   ) [ 000000]
shl_ln1273_2           (bitconcatenate   ) [ 000000]
sext_ln1273_6          (sext             ) [ 000000]
r_V_7                  (add              ) [ 000000]
trunc_ln818_s          (partselect       ) [ 000000]
r_V_8                  (add              ) [ 000000]
trunc_ln818_1          (partselect       ) [ 000000]
add_ln813_6            (add              ) [ 010100]
add_ln813_10           (add              ) [ 010111]
add_ln813_13           (add              ) [ 010100]
mul_ln1270             (mul              ) [ 000000]
trunc_ln818_8          (partselect       ) [ 010010]
add_ln813_7            (add              ) [ 010011]
add_ln813_14           (add              ) [ 010011]
add_ln813_4            (add              ) [ 010001]
specpipeline_ln33      (specpipeline     ) [ 000000]
specresourcelimit_ln33 (specresourcelimit) [ 000000]
add_ln813_5            (add              ) [ 000000]
mrv                    (insertvalue      ) [ 000000]
mrv_1                  (insertvalue      ) [ 000000]
mrv_2                  (insertvalue      ) [ 000000]
mrv_3                  (insertvalue      ) [ 000000]
ret_ln68               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="p_read_7_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read_8_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read27_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read27/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read16_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read16/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read_9_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="5" slack="0"/>
<pin id="150" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="shl_ln_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="r_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="11" slack="0"/>
<pin id="167" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="trunc_ln_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="11" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="0" index="3" bw="5" slack="0"/>
<pin id="175" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="shl_ln1273_5_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="9" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_5/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln1273_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="r_V_3_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="0" index="1" bw="9" slack="0"/>
<pin id="195" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln818_5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="11" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="0" index="3" bw="5" slack="0"/>
<pin id="203" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_5/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln1273_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_2/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="shl_ln1273_6_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_6/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="r_V_4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln818_6_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="11" slack="0"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="0" index="3" bw="5" slack="0"/>
<pin id="231" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_6/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sext_ln1270_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln1273_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1273/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="shl_ln1273_9_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="7" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_9/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="shl_ln1273_s_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_s/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sext_ln1273_5_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_5/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="r_V_6_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="11" slack="0"/>
<pin id="268" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_6/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln818_9_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="11" slack="0"/>
<pin id="274" dir="0" index="2" bw="3" slack="0"/>
<pin id="275" dir="0" index="3" bw="5" slack="0"/>
<pin id="276" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_9/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sext_ln1273_7_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_7/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="shl_ln1273_3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_3/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="r_V_9_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="11" slack="0"/>
<pin id="296" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_9/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="trunc_ln818_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="11" slack="0"/>
<pin id="302" dir="0" index="2" bw="3" slack="0"/>
<pin id="303" dir="0" index="3" bw="5" slack="0"/>
<pin id="304" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_2/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="r_V_10_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_10/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln818_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="11" slack="0"/>
<pin id="318" dir="0" index="2" bw="3" slack="0"/>
<pin id="319" dir="0" index="3" bw="5" slack="0"/>
<pin id="320" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_3/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln813_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln813_8_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_8/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln813_9_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="5" slack="0"/>
<pin id="340" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_9/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln813_11_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="0"/>
<pin id="346" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_11/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln813_12_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="5" slack="0"/>
<pin id="352" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_12/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="shl_ln1273_7_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="1"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_7/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sub_ln1273_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="11" slack="0"/>
<pin id="365" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1273/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="shl_ln1273_8_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="1"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_8/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln1273_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="9" slack="0"/>
<pin id="377" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_3/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="r_V_5_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="11" slack="0"/>
<pin id="381" dir="0" index="1" bw="9" slack="0"/>
<pin id="382" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_5/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln818_7_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="11" slack="0"/>
<pin id="388" dir="0" index="2" bw="3" slack="0"/>
<pin id="389" dir="0" index="3" bw="5" slack="0"/>
<pin id="390" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_7/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sext_ln1273_4_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_4/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="shl_ln1273_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="11" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="1"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_1/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="shl_ln1273_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="9" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="1"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_2/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln1273_6_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="9" slack="0"/>
<pin id="414" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_6/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="r_V_7_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="11" slack="0"/>
<pin id="418" dir="0" index="1" bw="9" slack="0"/>
<pin id="419" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_7/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="trunc_ln818_s_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="11" slack="0"/>
<pin id="425" dir="0" index="2" bw="3" slack="0"/>
<pin id="426" dir="0" index="3" bw="5" slack="0"/>
<pin id="427" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_s/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="r_V_8_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="11" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="0"/>
<pin id="435" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_8/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln818_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="11" slack="0"/>
<pin id="441" dir="0" index="2" bw="3" slack="0"/>
<pin id="442" dir="0" index="3" bw="5" slack="0"/>
<pin id="443" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_1/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln813_6_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="5" slack="0"/>
<pin id="451" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_6/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln813_10_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="1"/>
<pin id="456" dir="0" index="1" bw="8" slack="1"/>
<pin id="457" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_10/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln813_13_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="1"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_13/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln818_8_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="11" slack="0"/>
<pin id="466" dir="0" index="2" bw="3" slack="0"/>
<pin id="467" dir="0" index="3" bw="5" slack="0"/>
<pin id="468" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_8/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln813_7_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="1"/>
<pin id="475" dir="0" index="1" bw="8" slack="1"/>
<pin id="476" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_7/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln813_14_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="1"/>
<pin id="479" dir="0" index="1" bw="8" slack="2"/>
<pin id="480" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_14/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln813_4_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="1"/>
<pin id="483" dir="0" index="1" bw="5" slack="0"/>
<pin id="484" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_4/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln813_5_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="1"/>
<pin id="488" dir="0" index="1" bw="8" slack="4"/>
<pin id="489" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_5/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="mrv_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="3"/>
<pin id="493" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="mrv_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="2"/>
<pin id="498" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="mrv_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="8" slack="2"/>
<pin id="503" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="mrv_3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="8" slack="0"/>
<pin id="508" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="511" class="1005" name="p_read_8_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="1"/>
<pin id="513" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="518" class="1005" name="p_read27_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="1"/>
<pin id="520" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read27 "/>
</bind>
</comp>

<comp id="524" class="1005" name="sext_ln1270_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="11" slack="1"/>
<pin id="526" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270 "/>
</bind>
</comp>

<comp id="529" class="1005" name="add_ln813_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="4"/>
<pin id="531" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="add_ln813 "/>
</bind>
</comp>

<comp id="534" class="1005" name="add_ln813_8_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="1"/>
<pin id="536" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_8 "/>
</bind>
</comp>

<comp id="539" class="1005" name="add_ln813_9_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="1"/>
<pin id="541" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_9 "/>
</bind>
</comp>

<comp id="544" class="1005" name="add_ln813_11_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="2"/>
<pin id="546" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln813_11 "/>
</bind>
</comp>

<comp id="549" class="1005" name="add_ln813_12_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="1"/>
<pin id="551" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_12 "/>
</bind>
</comp>

<comp id="554" class="1005" name="trunc_ln818_7_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="1"/>
<pin id="556" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln818_7 "/>
</bind>
</comp>

<comp id="559" class="1005" name="add_ln813_6_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="1"/>
<pin id="561" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_6 "/>
</bind>
</comp>

<comp id="564" class="1005" name="add_ln813_10_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="3"/>
<pin id="566" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="add_ln813_10 "/>
</bind>
</comp>

<comp id="569" class="1005" name="add_ln813_13_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="1"/>
<pin id="571" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_13 "/>
</bind>
</comp>

<comp id="574" class="1005" name="trunc_ln818_8_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="1"/>
<pin id="576" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln818_8 "/>
</bind>
</comp>

<comp id="579" class="1005" name="add_ln813_7_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="2"/>
<pin id="581" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln813_7 "/>
</bind>
</comp>

<comp id="584" class="1005" name="add_ln813_14_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="2"/>
<pin id="586" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln813_14 "/>
</bind>
</comp>

<comp id="589" class="1005" name="add_ln813_4_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="1"/>
<pin id="591" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="82" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="156" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="164" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="82" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="156" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="211"><net_src comp="76" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="76" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="208" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="18" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="239"><net_src comp="70" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="244"><net_src comp="64" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="64" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="245" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="18" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="265" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="20" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="22" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="284"><net_src comp="58" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="58" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="14" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="16" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="285" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="20" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="22" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="313"><net_src comp="285" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="281" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="18" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="309" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="20" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="22" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="329"><net_src comp="198" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="226" pin="4"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="170" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="271" pin="4"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="299" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="38" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="82" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="76" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="315" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="40" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="12" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="14" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="16" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="355" pin="3"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="24" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="26" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="378"><net_src comp="368" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="362" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="375" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="391"><net_src comp="18" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="20" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="22" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="403"><net_src comp="12" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="14" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="24" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="26" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="415"><net_src comp="405" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="398" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="428"><net_src comp="18" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="20" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="22" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="436"><net_src comp="398" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="395" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="18" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="432" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="20" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="22" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="452"><net_src comp="422" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="40" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="462"><net_src comp="438" pin="4"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="18" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="97" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="20" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="22" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="485"><net_src comp="40" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="494"><net_src comp="56" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="495" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="486" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="64" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="517"><net_src comp="511" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="521"><net_src comp="70" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="527"><net_src comp="236" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="532"><net_src comp="325" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="537"><net_src comp="331" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="542"><net_src comp="337" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="547"><net_src comp="343" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="552"><net_src comp="349" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="557"><net_src comp="385" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="562"><net_src comp="448" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="567"><net_src comp="454" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="572"><net_src comp="458" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="577"><net_src comp="463" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="582"><net_src comp="473" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="587"><net_src comp="477" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="592"><net_src comp="481" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="486" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: p_read3 | {}
	Port: p_read4 | {}
 - Input state : 
	Port: dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5> : p_read | {1 }
	Port: dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5> : p_read1 | {1 }
	Port: dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5> : p_read2 | {1 }
	Port: dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5> : p_read3 | {1 }
	Port: dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5> : p_read4 | {1 }
  - Chain level:
	State 1
		r_V : 1
		trunc_ln : 2
		sext_ln1273 : 1
		r_V_3 : 2
		trunc_ln818_5 : 3
		r_V_4 : 1
		trunc_ln818_6 : 2
		mul_ln1270 : 1
		shl_ln1273_9 : 1
		sext_ln1273_5 : 1
		r_V_6 : 2
		trunc_ln818_9 : 3
		r_V_9 : 1
		trunc_ln818_2 : 2
		r_V_10 : 1
		trunc_ln818_3 : 2
		add_ln813 : 4
		add_ln813_8 : 4
		add_ln813_9 : 3
		add_ln813_12 : 3
	State 2
		sub_ln1273 : 1
		sext_ln1273_3 : 1
		r_V_5 : 2
		trunc_ln818_7 : 3
		sext_ln1273_6 : 1
		r_V_7 : 2
		trunc_ln818_s : 3
		r_V_8 : 1
		trunc_ln818_1 : 2
		add_ln813_6 : 4
		add_ln813_13 : 3
	State 3
		trunc_ln818_8 : 1
	State 4
	State 5
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		ret_ln68 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |     r_V_3_fu_192     |    0    |    0    |    12   |
|          |     r_V_4_fu_220     |    0    |    0    |    12   |
|          |     r_V_10_fu_309    |    0    |    0    |    12   |
|          |   add_ln813_fu_325   |    0    |    0    |    15   |
|          |  add_ln813_8_fu_331  |    0    |    0    |    15   |
|          |  add_ln813_9_fu_337  |    0    |    0    |    15   |
|          |  add_ln813_11_fu_343 |    0    |    0    |    15   |
|          |  add_ln813_12_fu_349 |    0    |    0    |    15   |
|    add   |     r_V_7_fu_416     |    0    |    0    |    12   |
|          |     r_V_8_fu_432     |    0    |    0    |    12   |
|          |  add_ln813_6_fu_448  |    0    |    0    |    15   |
|          |  add_ln813_10_fu_454 |    0    |    0    |    15   |
|          |  add_ln813_13_fu_458 |    0    |    0    |    15   |
|          |  add_ln813_7_fu_473  |    0    |    0    |    15   |
|          |  add_ln813_14_fu_477 |    0    |    0    |    15   |
|          |  add_ln813_4_fu_481  |    0    |    0    |    15   |
|          |  add_ln813_5_fu_486  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |      r_V_fu_164      |    0    |    0    |    12   |
|          |     r_V_6_fu_265     |    0    |    0    |    12   |
|    sub   |     r_V_9_fu_293     |    0    |    0    |    12   |
|          |   sub_ln1273_fu_362  |    0    |    0    |    12   |
|          |     r_V_5_fu_379     |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|    mul   |       grp_fu_97      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_read_7_read_fu_58 |    0    |    0    |    0    |
|          |  p_read_8_read_fu_64 |    0    |    0    |    0    |
|   read   |  p_read27_read_fu_70 |    0    |    0    |    0    |
|          |  p_read16_read_fu_76 |    0    |    0    |    0    |
|          |  p_read_9_read_fu_82 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_156    |    0    |    0    |    0    |
|          |  shl_ln1273_5_fu_180 |    0    |    0    |    0    |
|          |  shl_ln1273_6_fu_212 |    0    |    0    |    0    |
|          |  shl_ln1273_9_fu_245 |    0    |    0    |    0    |
|bitconcatenate|  shl_ln1273_s_fu_253 |    0    |    0    |    0    |
|          |  shl_ln1273_3_fu_285 |    0    |    0    |    0    |
|          |  shl_ln1273_7_fu_355 |    0    |    0    |    0    |
|          |  shl_ln1273_8_fu_368 |    0    |    0    |    0    |
|          |  shl_ln1273_1_fu_398 |    0    |    0    |    0    |
|          |  shl_ln1273_2_fu_405 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    trunc_ln_fu_170   |    0    |    0    |    0    |
|          | trunc_ln818_5_fu_198 |    0    |    0    |    0    |
|          | trunc_ln818_6_fu_226 |    0    |    0    |    0    |
|          | trunc_ln818_9_fu_271 |    0    |    0    |    0    |
|partselect| trunc_ln818_2_fu_299 |    0    |    0    |    0    |
|          | trunc_ln818_3_fu_315 |    0    |    0    |    0    |
|          | trunc_ln818_7_fu_385 |    0    |    0    |    0    |
|          | trunc_ln818_s_fu_422 |    0    |    0    |    0    |
|          | trunc_ln818_1_fu_438 |    0    |    0    |    0    |
|          | trunc_ln818_8_fu_463 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1273_fu_188  |    0    |    0    |    0    |
|          | sext_ln1273_2_fu_208 |    0    |    0    |    0    |
|          |  sext_ln1270_fu_236  |    0    |    0    |    0    |
|   sext   | sext_ln1273_5_fu_261 |    0    |    0    |    0    |
|          | sext_ln1273_7_fu_281 |    0    |    0    |    0    |
|          | sext_ln1273_3_fu_375 |    0    |    0    |    0    |
|          | sext_ln1273_4_fu_395 |    0    |    0    |    0    |
|          | sext_ln1273_6_fu_412 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln1273_fu_241 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      mrv_fu_490      |    0    |    0    |    0    |
|insertvalue|     mrv_1_fu_495     |    0    |    0    |    0    |
|          |     mrv_2_fu_500     |    0    |    0    |    0    |
|          |     mrv_3_fu_505     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   300   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln813_10_reg_564|    8   |
| add_ln813_11_reg_544|    8   |
| add_ln813_12_reg_549|    8   |
| add_ln813_13_reg_569|    8   |
| add_ln813_14_reg_584|    8   |
| add_ln813_4_reg_589 |    8   |
| add_ln813_6_reg_559 |    8   |
| add_ln813_7_reg_579 |    8   |
| add_ln813_8_reg_534 |    8   |
| add_ln813_9_reg_539 |    8   |
|  add_ln813_reg_529  |    8   |
|   p_read27_reg_518  |    8   |
|   p_read_8_reg_511  |    8   |
| sext_ln1270_reg_524 |   11   |
|trunc_ln818_7_reg_554|    8   |
|trunc_ln818_8_reg_574|    8   |
+---------------------+--------+
|        Total        |   131  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_97 |  p0  |   2  |   8  |   16   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   16   ||  1.588  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   300  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   131  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   131  |   309  |
+-----------+--------+--------+--------+--------+
