--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/DIST/it/sw/amd64/xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/DIST/home/peters/nadja_cam_repo/VFBC_old/iseconfig/filter.filter -intstyle ise
-v 3 -s 1 -n 3 -fastpaths -xml System_tl.twx System_tl.ncd -o System_tl.twr
System_tl.pcf -ucf System_dma_tl.ucf

Design file:              System_tl.ncd
Physical constraint file: System_tl.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-01-07, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<2>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.539ns.
--------------------------------------------------------------------------------
Slack:                  1.461ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<2>
Report:    0.539ns delay meets   2.000ns timing constraint by 1.461ns
From                              To                                Delay(ns)
SLICE_X85Y123.BQ                  SLICE_X85Y122.CX                      0.491  
SLICE_X85Y123.BQ                  SLICE_X86Y123.B4                      0.539  
SLICE_X85Y123.BQ                  SLICE_X86Y124.D6                      0.473  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<3>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.856ns.
--------------------------------------------------------------------------------
Slack:                  1.144ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<3>
Report:    0.856ns delay meets   2.000ns timing constraint by 1.144ns
From                              To                                Delay(ns)
SLICE_X85Y123.DQ                  SLICE_X85Y122.DX                      0.319  
SLICE_X85Y123.DQ                  SLICE_X86Y123.B5                      0.573  
SLICE_X85Y123.DQ                  SLICE_X86Y124.D4                      0.856  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<2>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.498ns.
--------------------------------------------------------------------------------
Slack:                  1.502ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<2>
Report:    0.498ns delay meets   2.000ns timing constraint by 1.502ns
From                              To                                Delay(ns)
SLICE_X87Y123.BQ                  SLICE_X84Y124.D6                      0.481  
SLICE_X87Y123.BQ                  SLICE_X85Y124.D6                      0.461  
SLICE_X87Y123.BQ                  SLICE_X86Y123.CX                      0.498  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<3>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.727ns.
--------------------------------------------------------------------------------
Slack:                  1.273ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<3>
Report:    0.727ns delay meets   2.000ns timing constraint by 1.273ns
From                              To                                Delay(ns)
SLICE_X87Y123.DQ                  SLICE_X84Y124.D5                      0.727  
SLICE_X87Y123.DQ                  SLICE_X85Y124.D5                      0.703  
SLICE_X87Y123.DQ                  SLICE_X86Y123.DX                      0.334  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<1>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.559ns.
--------------------------------------------------------------------------------
Slack:                  1.441ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<1>
Report:    0.559ns delay meets   2.000ns timing constraint by 1.441ns
From                              To                                Delay(ns)
SLICE_X75Y112.AQ                  SLICE_X74Y113.B5                      0.559  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<6>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.599ns.
--------------------------------------------------------------------------------
Slack:                  1.401ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<6>
Report:    0.599ns delay meets   2.000ns timing constraint by 1.401ns
From                              To                                Delay(ns)
SLICE_X74Y112.CQ                  SLICE_X74Y113.B3                      0.599  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<3>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.765ns.
--------------------------------------------------------------------------------
Slack:                  1.235ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<3>
Report:    0.765ns delay meets   2.000ns timing constraint by 1.235ns
From                              To                                Delay(ns)
SLICE_X75Y112.CQ                  SLICE_X74Y113.B2                      0.765  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<2>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.509ns.
--------------------------------------------------------------------------------
Slack:                  1.491ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<2>
Report:    0.509ns delay meets   2.000ns timing constraint by 1.491ns
From                              To                                Delay(ns)
SLICE_X75Y112.BQ                  SLICE_X74Y113.B4                      0.509  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<0>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.047ns.
--------------------------------------------------------------------------------
Slack:                  0.953ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<0>
Report:    1.047ns delay meets   2.000ns timing constraint by 0.953ns
From                              To                                Delay(ns)
SLICE_X75Y112.DQ                  SLICE_X74Y113.B1                      1.047  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<6>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.895ns.
--------------------------------------------------------------------------------
Slack:                  1.105ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<6>
Report:    0.895ns delay meets   2.000ns timing constraint by 1.105ns
From                              To                                Delay(ns)
SLICE_X33Y138.CQ                  SLICE_X32Y133.CX                      0.521  
SLICE_X33Y138.CQ                  SLICE_X32Y137.B1                      0.895  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<7>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.753ns.
--------------------------------------------------------------------------------
Slack:                  1.247ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<7>
Report:    0.753ns delay meets   2.000ns timing constraint by 1.247ns
From                              To                                Delay(ns)
SLICE_X33Y138.DQ                  SLICE_X32Y133.DX                      0.523  
SLICE_X33Y138.DQ                  SLICE_X32Y137.B3                      0.753  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<1>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.524ns.
--------------------------------------------------------------------------------
Slack:                  1.476ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<1>
Report:    0.524ns delay meets   2.000ns timing constraint by 1.476ns
From                              To                                Delay(ns)
SLICE_X31Y134.AQ                  SLICE_X31Y133.B6                      0.290  
SLICE_X31Y134.AQ                  SLICE_X31Y138.BX                      0.524  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<6>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.708ns.
--------------------------------------------------------------------------------
Slack:                  1.292ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<6>
Report:    0.708ns delay meets   2.000ns timing constraint by 1.292ns
From                              To                                Delay(ns)
SLICE_X30Y134.CQ                  SLICE_X31Y133.B5                      0.377  
SLICE_X30Y134.CQ                  SLICE_X32Y139.CX                      0.708  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<4>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.523ns.
--------------------------------------------------------------------------------
Slack:                  1.477ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<4>
Report:    0.523ns delay meets   2.000ns timing constraint by 1.477ns
From                              To                                Delay(ns)
SLICE_X74Y112.AQ                  SLICE_X74Y113.A4                      0.523  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<5>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.383ns.
--------------------------------------------------------------------------------
Slack:                  1.617ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<5>
Report:    0.383ns delay meets   2.000ns timing constraint by 1.617ns
From                              To                                Delay(ns)
SLICE_X74Y112.BQ                  SLICE_X74Y113.A5                      0.383  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<7>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.438ns.
--------------------------------------------------------------------------------
Slack:                  1.562ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<7>
Report:    0.438ns delay meets   2.000ns timing constraint by 1.562ns
From                              To                                Delay(ns)
SLICE_X74Y112.DQ                  SLICE_X74Y113.A6                      0.438  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<3>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.663ns.
--------------------------------------------------------------------------------
Slack:                  1.337ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<3>
Report:    0.663ns delay meets   2.000ns timing constraint by 1.337ns
From                              To                                Delay(ns)
SLICE_X32Y140.CQ                  SLICE_X32Y137.A5                      0.538  
SLICE_X32Y140.CQ                  SLICE_X33Y132.DX                      0.663  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<2>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.656ns.
--------------------------------------------------------------------------------
Slack:                  1.344ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<2>
Report:    0.656ns delay meets   2.000ns timing constraint by 1.344ns
From                              To                                Delay(ns)
SLICE_X32Y140.BQ                  SLICE_X32Y137.A6                      0.469  
SLICE_X32Y140.BQ                  SLICE_X33Y132.CX                      0.656  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<0>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.945ns.
--------------------------------------------------------------------------------
Slack:                  1.055ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<0>
Report:    0.945ns delay meets   2.000ns timing constraint by 1.055ns
From                              To                                Delay(ns)
SLICE_X32Y140.DQ                  SLICE_X32Y137.A2                      0.945  
SLICE_X32Y140.DQ                  SLICE_X33Y132.AX                      0.840  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<4>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.857ns.
--------------------------------------------------------------------------------
Slack:                  1.143ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<4>
Report:    0.857ns delay meets   2.000ns timing constraint by 1.143ns
From                              To                                Delay(ns)
SLICE_X33Y138.AQ                  SLICE_X32Y133.AX                      0.508  
SLICE_X33Y138.AQ                  SLICE_X33Y137.A1                      0.857  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<5>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.694ns.
--------------------------------------------------------------------------------
Slack:                  1.306ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<5>
Report:    0.694ns delay meets   2.000ns timing constraint by 1.306ns
From                              To                                Delay(ns)
SLICE_X33Y138.BQ                  SLICE_X32Y133.BX                      0.694  
SLICE_X33Y138.BQ                  SLICE_X33Y137.A3                      0.593  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<1>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.714ns.
--------------------------------------------------------------------------------
Slack:                  1.286ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<1>
Report:    0.714ns delay meets   2.000ns timing constraint by 1.286ns
From                              To                                Delay(ns)
SLICE_X32Y140.AQ                  SLICE_X33Y132.BX                      0.714  
SLICE_X32Y140.AQ                  SLICE_X33Y137.A5                      0.539  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<3>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.554ns.
--------------------------------------------------------------------------------
Slack:                  1.446ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<3>
Report:    0.554ns delay meets   2.000ns timing constraint by 1.446ns
From                              To                                Delay(ns)
SLICE_X31Y134.CQ                  SLICE_X31Y133.A6                      0.461  
SLICE_X31Y134.CQ                  SLICE_X31Y138.DX                      0.554  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<2>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.738ns.
--------------------------------------------------------------------------------
Slack:                  1.262ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<2>
Report:    0.738ns delay meets   2.000ns timing constraint by 1.262ns
From                              To                                Delay(ns)
SLICE_X31Y134.BQ                  SLICE_X31Y133.A3                      0.575  
SLICE_X31Y134.BQ                  SLICE_X31Y138.CX                      0.738  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<0>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.541ns.
--------------------------------------------------------------------------------
Slack:                  1.459ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<0>
Report:    0.541ns delay meets   2.000ns timing constraint by 1.459ns
From                              To                                Delay(ns)
SLICE_X31Y134.DQ                  SLICE_X31Y133.A5                      0.541  
SLICE_X31Y134.DQ                  SLICE_X31Y138.AX                      0.465  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<4>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.672ns.
--------------------------------------------------------------------------------
Slack:                  1.328ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<4>
Report:    0.672ns delay meets   2.000ns timing constraint by 1.328ns
From                              To                                Delay(ns)
SLICE_X30Y134.AQ                  SLICE_X32Y134.A6                      0.504  
SLICE_X30Y134.AQ                  SLICE_X32Y139.AX                      0.672  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<5>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.566ns.
--------------------------------------------------------------------------------
Slack:                  1.434ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<5>
Report:    0.566ns delay meets   2.000ns timing constraint by 1.434ns
From                              To                                Delay(ns)
SLICE_X30Y134.BQ                  SLICE_X32Y134.A4                      0.566  
SLICE_X30Y134.BQ                  SLICE_X32Y139.BX                      0.539  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<7>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.827ns.
--------------------------------------------------------------------------------
Slack:                  1.173ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<7>
Report:    0.827ns delay meets   2.000ns timing constraint by 1.173ns
From                              To                                Delay(ns)
SLICE_X30Y134.DQ                  SLICE_X32Y134.A5                      0.611  
SLICE_X30Y134.DQ                  SLICE_X32Y139.DX                      0.827  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.493ns.
--------------------------------------------------------------------------------
Slack:                  1.507ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<0>
Report:    0.493ns delay meets   2.000ns timing constraint by 1.507ns
From                              To                                Delay(ns)
SLICE_X85Y123.CQ                  SLICE_X85Y122.AX                      0.493  
SLICE_X85Y123.CQ                  SLICE_X86Y123.A5                      0.399  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.308ns.
--------------------------------------------------------------------------------
Slack:                  1.692ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<1>
Report:    0.308ns delay meets   2.000ns timing constraint by 1.692ns
From                              To                                Delay(ns)
SLICE_X85Y123.AQ                  SLICE_X85Y122.BX                      0.308  
SLICE_X85Y123.AQ                  SLICE_X86Y123.A6                      0.301  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.520ns.
--------------------------------------------------------------------------------
Slack:                  1.480ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<0>
Report:    0.520ns delay meets   2.000ns timing constraint by 1.480ns
From                              To                                Delay(ns)
SLICE_X87Y123.CQ                  SLICE_X84Y124.C5                      0.395  
SLICE_X87Y123.CQ                  SLICE_X86Y123.AX                      0.520  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.445ns.
--------------------------------------------------------------------------------
Slack:                  1.555ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<1>
Report:    0.445ns delay meets   2.000ns timing constraint by 1.555ns
From                              To                                Delay(ns)
SLICE_X87Y123.AQ                  SLICE_X84Y124.C6                      0.445  
SLICE_X87Y123.AQ                  SLICE_X86Y123.BX                      0.191  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
rdfifo_reset_or_flush<0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.737ns.
--------------------------------------------------------------------------------
Slack:                  1.263ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_reset_or_flush<0>
Report:    0.737ns delay meets   2.000ns timing constraint by 1.263ns
From                              To                                Delay(ns)
SLICE_X55Y113.DQ                  SLICE_X64Y120.C6                      0.717  
SLICE_X55Y113.DQ                  SLICE_X71Y113.AX                      0.737  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
cmd_reset<0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.683ns.
--------------------------------------------------------------------------------
Slack:                  1.317ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_reset<0>
Report:    0.683ns delay meets   2.000ns timing constraint by 1.317ns
From                              To                                Delay(ns)
SLICE_X79Y120.DQ                  SLICE_X78Y120.CX                      0.174  
SLICE_X79Y120.DQ                  SLICE_X84Y124.SR                      0.671  
SLICE_X79Y120.DQ                  SLICE_X86Y125.BX                      0.683  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
wrfifo_reset_or_flush<1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.783ns.
--------------------------------------------------------------------------------
Slack:                  1.217ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/wrfifo_reset_or_flush<1>
Report:    0.783ns delay meets   2.000ns timing constraint by 1.217ns
From                              To                                Delay(ns)
SLICE_X34Y130.DQ                  SLICE_X32Y132.AX                      0.490  
SLICE_X34Y130.DQ                  SLICE_X33Y134.AX                      0.783  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<7>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<7>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y131.AQ                   IODELAY_X0Y262.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<6>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<6>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y130.AQ                   IODELAY_X0Y260.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<5>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<5>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y128.AQ                   IODELAY_X0Y256.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<4>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<4>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y51.AQ                    IODELAY_X0Y102.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<3>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<3>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y50.AQ                    IODELAY_X0Y100.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<2>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<2>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y31.AQ                    IODELAY_X0Y62.DATAIN                  0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<1>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.528ns.
--------------------------------------------------------------------------------
Slack:                  0.072ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<1>
Report:    0.528ns delay meets   0.600ns timing constraint by 0.072ns
From                              To                                Delay(ns)
SLICE_X0Y29.AQ                    IODELAY_X0Y58.DATAIN                  0.528  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<0>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<0>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y48.AQ                    IODELAY_X0Y96.DATAIN                  0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.SR                      0.803  
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.838  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y256.DATAOUT            ILOGIC_X0Y256.SR                      0.805  
IODELAY_X0Y256.DATAOUT            ILOGIC_X0Y256.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.SR                      0.803  
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.SR                      0.803  
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.SR                       0.803  
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.805  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y96.DATAOUT             ILOGIC_X0Y96.SR                       0.805  
IODELAY_X0Y96.DATAOUT             ILOGIC_X0Y96.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 970 paths analyzed, 275 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.652ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_0 (SLICE_X86Y123.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.962ns (Levels of Logic = 0)
  Clock Path Skew:      -3.686ns (1.775 - 5.461)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.178ns

  Clock Uncertainty:          0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.101ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y123.CQ     Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0
    SLICE_X86Y123.AX     net (fanout=2)        0.520   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<0>
    SLICE_X86Y123.CLK    Tdick                -0.008   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.962ns (0.442ns logic, 0.520ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_2 (SLICE_X86Y123.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.952ns (Levels of Logic = 0)
  Clock Path Skew:      -3.686ns (1.775 - 5.461)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.178ns

  Clock Uncertainty:          0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.101ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y123.BQ     Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2
    SLICE_X86Y123.CX     net (fanout=3)        0.498   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<2>
    SLICE_X86Y123.CLK    Tdick                 0.004   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (0.454ns logic, 0.498ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_3 (SLICE_X86Y123.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.786ns (Levels of Logic = 0)
  Clock Path Skew:      -3.686ns (1.775 - 5.461)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.178ns

  Clock Uncertainty:          0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.101ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y123.DQ     Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3
    SLICE_X86Y123.DX     net (fanout=3)        0.334   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<3>
    SLICE_X86Y123.CLK    Tdick                 0.002   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_3
    -------------------------------------------------  ---------------------------
    Total                                      0.786ns (0.452ns logic, 0.334ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_cam_control/i2cmaster_inst/z_FSM_FFd7 (SLICE_X36Y86.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_cam_control/i2cmaster_inst/z_FSM_FFd11 (FF)
  Destination:          Inst_cam_control/i2cmaster_inst/z_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.348ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.142 - 0.131)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_BUFGP rising at 10.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_cam_control/i2cmaster_inst/z_FSM_FFd11 to Inst_cam_control/i2cmaster_inst/z_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y86.BQ      Tcko                  0.414   Inst_cam_control/i2cmaster_inst/z_FSM_FFd10
                                                       Inst_cam_control/i2cmaster_inst/z_FSM_FFd11
    SLICE_X36Y86.AX      net (fanout=5)        0.170   Inst_cam_control/i2cmaster_inst/z_FSM_FFd11
    SLICE_X36Y86.CLK     Tckdi       (-Th)     0.236   Inst_cam_control/i2cmaster_inst/z_FSM_FFd8
                                                       Inst_cam_control/i2cmaster_inst/z_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      0.348ns (0.178ns logic, 0.170ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3 (SLICE_X85Y123.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_3 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.148 - 0.138)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_BUFGP rising at 10.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_3 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y123.CQ     Tcko                  0.433   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e<1>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_3
    SLICE_X85Y123.DX     net (fanout=3)        0.163   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e<3>
    SLICE_X85Y123.CLK    Tckdi       (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.214ns logic, 0.163ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SM_vfbc_control/Inst_edge_detector/rst_i_inv_shift2 (SLICE_X61Y88.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SM_vfbc_control/Inst_edge_detector/rst_i_inv_shift1 (FF)
  Destination:          Inst_SM_vfbc_control/Inst_edge_detector/rst_i_inv_shift2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_0_clk_1_sys_clk_pin_BUFGP rising at 10.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_SM_vfbc_control/Inst_edge_detector/rst_i_inv_shift1 to Inst_SM_vfbc_control/Inst_edge_detector/rst_i_inv_shift2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y88.AQ      Tcko                  0.414   Inst_SM_vfbc_control/Inst_edge_detector/rst_i_inv_shift4
                                                       Inst_SM_vfbc_control/Inst_edge_detector/rst_i_inv_shift1
    SLICE_X61Y88.BX      net (fanout=1)        0.285   Inst_SM_vfbc_control/Inst_edge_detector/rst_i_inv_shift1
    SLICE_X61Y88.CLK     Tckdi       (-Th)     0.231   Inst_SM_vfbc_control/Inst_edge_detector/rst_i_inv_shift4
                                                       Inst_SM_vfbc_control/Inst_edge_detector/rst_i_inv_shift2
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.183ns logic, 0.285ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1
  Logical resource: Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: Inst_MB/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2
  Logical resource: Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2
  Location pin: PLL_ADV_X0Y0.CLKOUT2
  Clock network: Inst_MB/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fpga_0_clk_1_sys_clk_pin_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 384 paths analyzed, 384 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.333ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_58 (SLICE_X3Y111.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.954ns (Levels of Logic = 1)
  Clock Path Skew:      -0.174ns (3.536 - 3.710)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.DQ       Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X1Y122.B4      net (fanout=32)       1.863   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
    SLICE_X1Y122.B       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X3Y111.CX      net (fanout=2)        1.543   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<58>
    SLICE_X3Y111.CLK     Tdick                 0.004   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1<59>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_58
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (0.548ns logic, 3.406ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_54 (SLICE_X3Y116.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_54 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 1)
  Clock Path Skew:      -0.154ns (3.556 - 3.710)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[6].u_ff_rd_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.CQ       Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X1Y125.A4      net (fanout=32)       2.158   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<6>
    SLICE_X1Y125.A       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/rd_data_rise1
    SLICE_X3Y116.CX      net (fanout=2)        1.194   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<54>
    SLICE_X3Y116.CLK     Tdick                 0.004   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1<55>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_54
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (0.548ns logic, 3.352ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_122 (SLICE_X5Y110.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_122 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.820ns (Levels of Logic = 1)
  Clock Path Skew:      -0.179ns (3.531 - 3.710)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_122
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.DQ       Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X1Y122.D4      net (fanout=32)       2.172   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
    SLICE_X1Y122.D       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/rd_data_fall1
    SLICE_X5Y110.CX      net (fanout=2)        1.100   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<122>
    SLICE_X5Y110.CLK     Tdick                 0.004   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1<123>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_122
    -------------------------------------------------  ---------------------------
    Total                                      3.820ns (0.548ns logic, 3.272ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_1 (SLICE_X7Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[0].u_ff_rd_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.676ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.303ns (3.824 - 3.521)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[0].u_ff_rd_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.AQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[0].u_ff_rd_data_sel
    SLICE_X7Y54.B5       net (fanout=32)       0.458   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<0>
    SLICE_X7Y54.CLK      Tah         (-Th)     0.196   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_1_mux00001
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.218ns logic, 0.458ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_0 (SLICE_X7Y54.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[0].u_ff_rd_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.678ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.303ns (3.824 - 3.521)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[0].u_ff_rd_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.AQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[0].u_ff_rd_data_sel
    SLICE_X7Y54.A5       net (fanout=32)       0.461   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<0>
    SLICE_X7Y54.CLK      Tah         (-Th)     0.197   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_0_mux00001
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.678ns (0.217ns logic, 0.461ns route)
                                                       (32.0% logic, 68.0% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_29 (SLICE_X6Y57.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.340ns (3.861 - 3.521)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.DQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel
    SLICE_X6Y57.B6       net (fanout=32)       0.537   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
    SLICE_X6Y57.CLK      Tah         (-Th)     0.196   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r<31>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_29_mux00001
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_29
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.218ns logic, 0.537ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 53 paths analyzed, 51 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.958ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt (OLOGIC_X0Y236.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.657ns (Levels of Logic = 2)
  Clock Path Skew:      -0.096ns (3.602 - 3.698)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y104.DQ     Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X9Y111.B6      net (fanout=27)       1.887   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X9Y111.B       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X9Y111.D5      net (fanout=3)        0.383   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X9Y111.CMUX    Topdc                 0.389   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and00002
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7
    OLOGIC_X0Y236.D1     net (fanout=2)        1.020   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000
    OLOGIC_X0Y236.CLK    Todck                 0.434   fpga_0_DDR2_SDRAM_DDR2_ODT_pin_1_OBUF
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      4.657ns (1.367ns logic, 3.290ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.844ns (Levels of Logic = 1)
  Clock Path Skew:      -0.096ns (3.602 - 3.698)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y104.DQ     Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X9Y111.CX      net (fanout=27)       1.610   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X9Y111.CMUX    Taxc                  0.330   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7
    OLOGIC_X0Y236.D1     net (fanout=2)        1.020   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000
    OLOGIC_X0Y236.CLK    Todck                 0.434   fpga_0_DDR2_SDRAM_DDR2_ODT_pin_1_OBUF
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (1.214ns logic, 2.630ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt (OLOGIC_X0Y233.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.504ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (3.599 - 3.698)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y104.DQ     Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X9Y111.B6      net (fanout=27)       1.887   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X9Y111.B       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X9Y111.D5      net (fanout=3)        0.383   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X9Y111.CMUX    Topdc                 0.389   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and00002
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7
    OLOGIC_X0Y233.D1     net (fanout=2)        0.867   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000
    OLOGIC_X0Y233.CLK    Todck                 0.434   fpga_0_DDR2_SDRAM_DDR2_ODT_pin_0_OBUF
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      4.504ns (1.367ns logic, 3.137ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.691ns (Levels of Logic = 1)
  Clock Path Skew:      -0.099ns (3.599 - 3.698)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y104.DQ     Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X9Y111.CX      net (fanout=27)       1.610   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X9Y111.CMUX    Taxc                  0.330   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7
    OLOGIC_X0Y233.D1     net (fanout=2)        0.867   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000
    OLOGIC_X0Y233.CLK    Todck                 0.434   fpga_0_DDR2_SDRAM_DDR2_ODT_pin_0_OBUF
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      3.691ns (1.214ns logic, 2.477ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (SLICE_X6Y97.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.430ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (3.488 - 3.698)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 falling at 3.750ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y104.DQ     Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X9Y111.B6      net (fanout=27)       1.887   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X9Y111.B       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X6Y97.AX       net (fanout=3)        1.002   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X6Y97.CLK      Tdick                -0.003   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    -------------------------------------------------  ---------------------------
    Total                                      3.430ns (0.541ns logic, 2.889ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1 (SLICE_X19Y93.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.294ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.241ns (3.681 - 3.440)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y104.DQ     Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X19Y93.D6      net (fanout=27)       1.075   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X19Y93.CLK     Tah         (-Th)     0.195   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00041
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
    -------------------------------------------------  ---------------------------
    Total                                      1.294ns (0.219ns logic, 1.075ns route)
                                                       (16.9% logic, 83.1% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_9 (SLICE_X19Y109.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.623ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.307ns (3.747 - 3.440)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y104.DQ     Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X19Y109.B5     net (fanout=27)       1.405   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X19Y109.CLK    Tah         (-Th)     0.196   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux<11>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000<9>1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_9
    -------------------------------------------------  ---------------------------
    Total                                      1.623ns (0.218ns logic, 1.405ns route)
                                                       (13.4% logic, 86.6% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_8 (SLICE_X19Y109.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.625ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.307ns (3.747 - 3.440)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y104.DQ     Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X19Y109.A5     net (fanout=27)       1.408   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X19Y109.CLK    Tah         (-Th)     0.197   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux<11>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000<8>1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_8
    -------------------------------------------------  ---------------------------
    Total                                      1.625ns (0.217ns logic, 1.408ns route)
                                                       (13.4% logic, 86.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.473ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff (SLICE_X0Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.053ns (Levels of Logic = 1)
  Clock Path Skew:      -0.215ns (3.553 - 3.768)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y97.AQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<27>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly
    SLICE_X0Y51.A6       net (fanout=1)        2.575   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<24>
    SLICE_X0Y51.CLK      Tas                   0.007   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<4>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_gate_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      3.053ns (0.478ns logic, 2.575ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (SLICE_X0Y128.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.116ns (Levels of Logic = 1)
  Clock Path Skew:      -0.145ns (3.623 - 3.768)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y97.BQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<27>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly
    SLICE_X0Y128.A2      net (fanout=1)        2.638   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<25>
    SLICE_X0Y128.CLK     Tas                   0.007   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<5>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      3.116ns (0.478ns logic, 2.638ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (SLICE_X0Y128.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[27].u_ff_gate_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.849ns (Levels of Logic = 1)
  Clock Path Skew:      -0.145ns (3.623 - 3.768)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[27].u_ff_gate_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y97.DQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<27>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[27].u_ff_gate_dly
    SLICE_X0Y128.A4      net (fanout=1)        2.371   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<27>
    SLICE_X0Y128.CLK     Tas                   0.007   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<5>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.849ns (0.478ns logic, 2.371ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff (SLICE_X0Y50.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[19].u_ff_gate_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.657ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.247ns (3.810 - 3.563)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[19].u_ff_gate_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.DQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<19>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[19].u_ff_gate_dly
    SLICE_X0Y50.A6       net (fanout=1)        0.462   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<19>
    SLICE_X0Y50.CLK      Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.657ns (0.195ns logic, 0.462ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff (SLICE_X0Y51.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[23].u_ff_gate_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.713ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.279ns (3.820 - 3.541)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[23].u_ff_gate_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y51.DQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<23>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[23].u_ff_gate_dly
    SLICE_X0Y51.A5       net (fanout=1)        0.518   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<23>
    SLICE_X0Y51.CLK      Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<4>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_gate_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.713ns (0.195ns logic, 0.518ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff (SLICE_X0Y48.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[3].u_ff_gate_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.697ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.262ns (3.819 - 3.557)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[3].u_ff_gate_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y50.DQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[3].u_ff_gate_dly
    SLICE_X0Y48.A5       net (fanout=1)        0.502   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<3>
    SLICE_X0Y48.CLK      Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.697ns (0.195ns logic, 0.502ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.862ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X24Y78.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.443ns (Levels of Logic = 1)
  Clock Path Skew:      -0.214ns (3.437 - 3.651)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y75.BQ      Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X24Y78.A3      net (fanout=1)        0.965   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<1>
    SLICE_X24Y78.CLK     Tas                   0.007   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.443ns (0.478ns logic, 0.965ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X24Y78.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Skew:      -0.214ns (3.437 - 3.651)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y75.AQ      Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly
    SLICE_X24Y78.A2      net (fanout=1)        0.933   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<0>
    SLICE_X24Y78.CLK     Tas                   0.007   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (0.478ns logic, 0.933ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X24Y78.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.184ns (Levels of Logic = 1)
  Clock Path Skew:      -0.214ns (3.437 - 3.651)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y75.DQ      Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X24Y78.A5      net (fanout=1)        0.706   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
    SLICE_X24Y78.CLK     Tas                   0.007   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.184ns (0.478ns logic, 0.706ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X24Y78.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.295ns (3.695 - 3.400)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y77.AQ      Tcko                  0.433   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<4>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly
    SLICE_X24Y78.A6      net (fanout=1)        0.423   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<4>
    SLICE_X24Y78.CLK     Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.214ns logic, 0.423ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X24Y78.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.299ns (3.695 - 3.396)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y75.CQ      Tcko                  0.433   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X24Y78.A4      net (fanout=1)        0.490   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<2>
    SLICE_X24Y78.CLK     Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.214ns logic, 0.490ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X24Y78.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.863ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.299ns (3.695 - 3.396)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y75.DQ      Tcko                  0.433   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X24Y78.A5      net (fanout=1)        0.649   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
    SLICE_X24Y78.CLK     Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.863ns (0.214ns logic, 0.649ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.960ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X0Y82.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.454ns (Levels of Logic = 1)
  Clock Path Skew:      -0.301ns (3.464 - 3.765)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.AQ       Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly
    SLICE_X0Y82.A2       net (fanout=1)        0.997   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<0>
    SLICE_X0Y82.CLK      Tas                   0.007   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.454ns (0.457ns logic, 0.997ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X0Y82.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.151ns (Levels of Logic = 1)
  Clock Path Skew:      -0.301ns (3.464 - 3.765)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.CQ       Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    SLICE_X0Y82.A4       net (fanout=1)        0.694   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<2>
    SLICE_X0Y82.CLK      Tas                   0.007   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.151ns (0.457ns logic, 0.694ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X0Y82.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.062ns (Levels of Logic = 1)
  Clock Path Skew:      -0.301ns (3.464 - 3.765)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.BQ       Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    SLICE_X0Y82.A3       net (fanout=1)        0.605   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<1>
    SLICE_X0Y82.CLK      Tas                   0.007   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.062ns (0.457ns logic, 0.605ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X0Y82.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.249ns (3.725 - 3.476)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y82.AQ       Tcko                  0.433   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<4>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X0Y82.A6       net (fanout=1)        0.283   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<4>
    SLICE_X0Y82.CLK      Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.214ns logic, 0.283ns route)
                                                       (43.1% logic, 56.9% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X0Y82.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.713ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.223ns (3.725 - 3.502)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.DQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X0Y82.A5       net (fanout=1)        0.518   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
    SLICE_X0Y82.CLK      Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.713ns (0.195ns logic, 0.518ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X0Y82.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.223ns (3.725 - 3.502)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.BQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    SLICE_X0Y82.A3       net (fanout=1)        0.557   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<1>
    SLICE_X0Y82.CLK      Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.195ns logic, 0.557ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         1.9 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.676ns.
 Maximum delay is   1.862ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y241.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.905ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y241.CE1    net (fanout=8)        0.807   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y241.CLK    Tice1ck               0.581   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (1.098ns logic, 0.807ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y241.CE1    net (fanout=8)        0.807   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y241.CLKB   Tice1ck               0.557   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (1.074ns logic, 0.807ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y240.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.905ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y240.CE1    net (fanout=8)        0.807   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y240.CLK    Tice1ck               0.581   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (1.098ns logic, 0.807ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y240.CE1    net (fanout=8)        0.807   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y240.CLKB   Tice1ck               0.557   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (1.074ns logic, 0.807ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y117.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.885ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.787   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
    ILOGIC_X0Y117.CLK    Tice1ck               0.581   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (1.098ns logic, 0.787ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.861ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.787   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
    ILOGIC_X0Y117.CLKB   Tice1ck               0.557   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.861ns (1.074ns logic, 0.787ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         1.9 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.998ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.079ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.342   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>
    ILOGIC_X0Y107.CLKB   Tickce1     (-Th)    -0.261   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (0.737ns logic, 0.342ns route)
                                                       (68.3% logic, 31.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.105ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.342   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>
    ILOGIC_X0Y107.CLK    Tickce1     (-Th)    -0.287   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.763ns logic, 0.342ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.348   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y267.CLKB   Tickce1     (-Th)    -0.261   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.348   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y267.CLK    Tickce1     (-Th)    -0.287   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.348   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y266.CLKB   Tickce1     (-Th)    -0.261   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.348   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y266.CLK    Tickce1     (-Th)    -0.287   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/Mshreg_tft_on_reg_bram_d2 (SLICE_X68Y39.AI), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.957ns (data path - clock path skew + uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/Mshreg_tft_on_reg_bram_d2 (FF)
  Data Path Delay:      2.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.736ns (4.223 - 3.487)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 30.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/Mshreg_tft_on_reg_bram_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y63.DQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg
    SLICE_X68Y39.AI      net (fanout=3)        1.682   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg
    SLICE_X68Y39.CLK     Tds                   0.335   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/Mshreg_tft_on_reg_bram_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.467ns (0.785ns logic, 1.682ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/Mshreg_tft_on_reg_bram_d2 (SLICE_X68Y39.AI), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.320ns (datapath - clock path skew - uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/Mshreg_tft_on_reg_bram_d2 (FF)
  Data Path Delay:      1.853ns (Levels of Logic = 0)
  Clock Path Skew:      1.307ns (4.550 - 3.243)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 40.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/Mshreg_tft_on_reg_bram_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y63.DQ      Tcko                  0.414   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg
    SLICE_X68Y39.AI      net (fanout=3)        1.547   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg
    SLICE_X68Y39.CLK     Tdh         (-Th)     0.108   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/Mshreg_tft_on_reg_bram_d2
    -------------------------------------------------  ---------------------------
    Total                                      1.853ns (0.306ns logic, 1.547ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_MPLB2TFT_xps_tft_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1 (SLICE_X82Y41.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.017ns (data path - clock path skew + uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/FD_PLB_RST6 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1 (FF)
  Data Path Delay:      1.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.538ns (4.254 - 3.716)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 30.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/FD_PLB_RST6 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y41.DQ      Tcko                  0.471   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/plb_rst_d6
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/FD_PLB_RST6
    SLICE_X82Y41.SR      net (fanout=1)        0.311   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/plb_rst_d6
    SLICE_X82Y41.CLK     Tsrck                 0.547   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (1.018ns logic, 0.311ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_MPLB2TFT_xps_tft_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1 (SLICE_X82Y41.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.426ns (datapath - clock path skew - uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/FD_PLB_RST6 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1 (FF)
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      1.127ns (4.583 - 3.456)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 40.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/FD_PLB_RST6 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y41.DQ      Tcko                  0.433   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/plb_rst_d6
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/FD_PLB_RST6
    SLICE_X82Y41.SR      net (fanout=1)        0.286   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/plb_rst_d6
    SLICE_X82Y41.CLK     Tcksr       (-Th)    -0.208   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.641ns logic, 0.286ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d1 (SLICE_X67Y45.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.355ns (data path - clock path skew + uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d1 (FF)
  Data Path Delay:      1.847ns (Levels of Logic = 0)
  Clock Path Skew:      -1.282ns (3.365 - 4.647)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y35.AQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc
    SLICE_X67Y45.CX      net (fanout=4)        1.393   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc
    SLICE_X67Y45.CLK     Tdick                 0.004   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d1
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (0.454ns logic, 1.393ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d2 (SLICE_X78Y30.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.370ns (data path - clock path skew + uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d2 (FF)
  Data Path Delay:      1.011ns (Levels of Logic = 0)
  Clock Path Skew:      -1.133ns (3.501 - 4.634)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y30.AQ      Tcko                  0.471   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1
    SLICE_X78Y30.AX      net (fanout=1)        0.548   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1
    SLICE_X78Y30.CLK     Tdick                -0.008   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d3
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d2
    -------------------------------------------------  ---------------------------
    Total                                      1.011ns (0.463ns logic, 0.548ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d1 (SLICE_X82Y31.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.324ns (data path - clock path skew + uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d1 (FF)
  Data Path Delay:      0.989ns (Levels of Logic = 0)
  Clock Path Skew:      -1.109ns (3.532 - 4.641)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y31.AQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc
    SLICE_X82Y31.AX      net (fanout=3)        0.547   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc
    SLICE_X82Y31.CLK     Tdick                -0.008   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.989ns (0.442ns logic, 0.547ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d1 (SLICE_X82Y31.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.974ns (datapath - clock path skew - uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d1 (FF)
  Data Path Delay:      0.689ns (Levels of Logic = 0)
  Clock Path Skew:      -0.511ns (3.797 - 4.308)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y31.AQ      Tcko                  0.414   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc
    SLICE_X82Y31.AX      net (fanout=3)        0.504   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc
    SLICE_X82Y31.CLK     Tckdi       (-Th)     0.229   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.185ns logic, 0.504ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d2 (SLICE_X78Y30.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.019ns (datapath - clock path skew - uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d2 (FF)
  Data Path Delay:      0.708ns (Levels of Logic = 0)
  Clock Path Skew:      -0.537ns (3.764 - 4.301)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y30.AQ      Tcko                  0.433   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1
    SLICE_X78Y30.AX      net (fanout=1)        0.504   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1
    SLICE_X78Y30.CLK     Tckdi       (-Th)     0.229   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d3
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.708ns (0.204ns logic, 0.504ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d1 (SLICE_X67Y45.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.947ns (datapath - clock path skew - uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d1 (FF)
  Data Path Delay:      1.478ns (Levels of Logic = 0)
  Clock Path Skew:      -0.695ns (3.618 - 4.313)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y35.AQ      Tcko                  0.414   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc
    SLICE_X67Y45.CX      net (fanout=4)        1.282   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc
    SLICE_X67Y45.CLK     Tckdi       (-Th)     0.218   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d1
    -------------------------------------------------  ---------------------------
    Total                                      1.478ns (0.196ns logic, 1.282ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_MPLB2TFT1_xps_tft_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1 (SLICE_X82Y41.B1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.197ns (data path - clock path skew + uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1 (FF)
  Data Path Delay:      1.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.547ns (4.254 - 3.707)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 30.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y44.AQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done
    SLICE_X82Y41.B1      net (fanout=1)        1.041   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done
    SLICE_X82Y41.CLK     Tas                   0.027   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1_or000011_INV_0
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      1.518ns (0.477ns logic, 1.041ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_MPLB2TFT1_xps_tft_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1 (SLICE_X82Y41.B1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.187ns (datapath - clock path skew - uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1 (FF)
  Data Path Delay:      1.175ns (Levels of Logic = 1)
  Clock Path Skew:      1.136ns (4.583 - 3.447)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 40.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y44.AQ      Tcko                  0.414   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done
    SLICE_X82Y41.B1      net (fanout=1)        0.957   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done
    SLICE_X82Y41.CLK     Tah         (-Th)     0.196   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1_or000011_INV_0
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      1.175ns (0.218ns logic, 0.957ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD        
 TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"         
TS_sys_clk_pin HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 539163 paths analyzed, 27010 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.658ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5 (SLICE_X14Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.353ns (Levels of Logic = 1)
  Clock Path Skew:      -0.271ns (3.453 - 3.724)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y78.AQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_DP_RdFIFO_Push
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X17Y97.C6      net (fanout=216)      2.574   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X17Y97.C       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X14Y95.SR      net (fanout=3)        0.667   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X14Y95.CLK     Tsrck                 0.547   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r<7>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5
    -------------------------------------------------  ---------------------------
    Total                                      4.353ns (1.112ns logic, 3.241ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.433ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.660 - 0.699)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.CQ      Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
    SLICE_X17Y97.C5      net (fanout=3)        0.675   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
    SLICE_X17Y97.C       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X14Y95.SR      net (fanout=3)        0.667   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X14Y95.CLK     Tsrck                 0.547   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r<7>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.433ns (1.091ns logic, 1.342ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6 (SLICE_X14Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.353ns (Levels of Logic = 1)
  Clock Path Skew:      -0.271ns (3.453 - 3.724)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y78.AQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_DP_RdFIFO_Push
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X17Y97.C6      net (fanout=216)      2.574   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X17Y97.C       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X14Y95.SR      net (fanout=3)        0.667   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X14Y95.CLK     Tsrck                 0.547   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r<7>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6
    -------------------------------------------------  ---------------------------
    Total                                      4.353ns (1.112ns logic, 3.241ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.433ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.660 - 0.699)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.CQ      Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
    SLICE_X17Y97.C5      net (fanout=3)        0.675   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
    SLICE_X17Y97.C       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X14Y95.SR      net (fanout=3)        0.667   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X14Y95.CLK     Tsrck                 0.547   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r<7>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6
    -------------------------------------------------  ---------------------------
    Total                                      2.433ns (1.091ns logic, 1.342ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7 (SLICE_X14Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.353ns (Levels of Logic = 1)
  Clock Path Skew:      -0.271ns (3.453 - 3.724)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y78.AQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_DP_RdFIFO_Push
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X17Y97.C6      net (fanout=216)      2.574   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X17Y97.C       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X14Y95.SR      net (fanout=3)        0.667   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X14Y95.CLK     Tsrck                 0.547   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r<7>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7
    -------------------------------------------------  ---------------------------
    Total                                      4.353ns (1.112ns logic, 3.241ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.433ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.660 - 0.699)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.CQ      Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
    SLICE_X17Y97.C5      net (fanout=3)        0.675   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
    SLICE_X17Y97.C       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X14Y95.SR      net (fanout=3)        0.667   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X14Y95.CLK     Tsrck                 0.547   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r<7>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7
    -------------------------------------------------  ---------------------------
    Total                                      2.433ns (1.091ns logic, 1.342ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_5 (SLICE_X42Y68.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.656ns (Levels of Logic = 1)
  Clock Path Skew:      0.299ns (3.561 - 3.262)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 10.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y69.AQ      Tcko                  0.433   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i
    SLICE_X42Y68.B5      net (fanout=20)       0.419   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i
    SLICE_X42Y68.CLK     Tah         (-Th)     0.196   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE<7>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_be_cmb<5>1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_5
    -------------------------------------------------  ---------------------------
    Total                                      0.656ns (0.237ns logic, 0.419ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_4 (SLICE_X42Y68.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.299ns (3.561 - 3.262)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 10.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y69.AQ      Tcko                  0.433   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i
    SLICE_X42Y68.A5      net (fanout=20)       0.424   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i
    SLICE_X42Y68.CLK     Tah         (-Th)     0.197   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE<7>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_be_cmb<4>1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_4
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.236ns logic, 0.424ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r1_4 (SLICE_X6Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_32 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.684ns (Levels of Logic = 0)
  Clock Path Skew:      0.314ns (3.750 - 3.436)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 10.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_32 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y69.AQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1<35>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_32
    SLICE_X6Y74.AX       net (fanout=2)        0.499   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1<32>
    SLICE_X6Y74.CLK      Tckdi       (-Th)     0.229   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r1<7>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.684ns (0.185ns logic, 0.499ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y275.C
  Clock network: Inst_MB/clk_100_0000MHzPLL0
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y58.C
  Clock network: Inst_MB/clk_100_0000MHzPLL0
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C
  Logical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y57.C
  Clock network: Inst_MB/clk_100_0000MHzPLL0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD        
 TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1"         
TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 898 paths analyzed, 764 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.716ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (SLICE_X6Y97.AX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.068ns (Levels of Logic = 1)
  Clock Path Skew:      -0.273ns (3.488 - 3.761)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 falling at 3.750ns
  Clock Uncertainty:    0.196ns

  Clock Uncertainty:          0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y103.BQ     Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X9Y111.B2      net (fanout=5)        1.525   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X9Y111.B       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X6Y97.AX       net (fanout=3)        1.002   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X6Y97.CLK      Tdick                -0.003   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    -------------------------------------------------  ---------------------------
    Total                                      3.068ns (0.541ns logic, 2.527ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_2 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.530ns (Levels of Logic = 1)
  Clock Path Skew:      -0.311ns (3.488 - 3.799)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 falling at 3.750ns
  Clock Uncertainty:    0.196ns

  Clock Uncertainty:          0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_2 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.BQ      Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<2>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_2
    SLICE_X9Y111.B3      net (fanout=2)        0.987   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<2>
    SLICE_X9Y111.B       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X6Y97.AX       net (fanout=3)        1.002   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X6Y97.CLK      Tdick                -0.003   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (0.541ns logic, 1.989ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.468ns (Levels of Logic = 1)
  Clock Path Skew:      -0.311ns (3.488 - 3.799)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 falling at 3.750ns
  Clock Uncertainty:    0.196ns

  Clock Uncertainty:          0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y103.AQ      Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<2>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_1
    SLICE_X9Y111.B4      net (fanout=3)        0.925   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<1>
    SLICE_X9Y111.B       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X6Y97.AX       net (fanout=3)        1.002   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X6Y97.CLK      Tdick                -0.003   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    -------------------------------------------------  ---------------------------
    Total                                      2.468ns (0.541ns logic, 1.927ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (SLICE_X8Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.743ns (Levels of Logic = 1)
  Clock Path Skew:      -0.346ns (3.415 - 3.761)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 falling at 3.750ns
  Clock Uncertainty:    0.196ns

  Clock Uncertainty:          0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y103.BQ     Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X9Y94.B4       net (fanout=5)        1.106   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X9Y94.B        Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_113
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X8Y90.SR       net (fanout=4)        0.545   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
    SLICE_X8Y90.CLK      Tsrck                 0.548   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    -------------------------------------------------  ---------------------------
    Total                                      2.743ns (1.092ns logic, 1.651ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.534ns (Levels of Logic = 1)
  Clock Path Skew:      -0.374ns (3.415 - 3.789)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 falling at 3.750ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y100.AQ     Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
    SLICE_X9Y94.B5       net (fanout=2)        0.897   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
    SLICE_X9Y94.B        Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_tml_pipeline.gen_noecc.DP_PhyIF_DQ_O_i1a_113
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X8Y90.SR       net (fanout=4)        0.545   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
    SLICE_X8Y90.CLK      Tsrck                 0.548   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    -------------------------------------------------  ---------------------------
    Total                                      2.534ns (1.092ns logic, 1.442ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_44 (SLICE_X8Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.418ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (1.410 - 1.433)
  Source Clock:         Inst_MB/clk_200_0000MHz90PLL0 rising at 1.250ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 rising at 6.250ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y84.AQ       Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r<1>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0
    SLICE_X7Y81.A6       net (fanout=1)        0.694   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r<0>
    SLICE_X7Y81.A        Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_bit1_r1<7>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X8Y112.SR      net (fanout=15)       2.635   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3
    SLICE_X8Y112.CLK     Tsrck                 0.545   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<44>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_44
    -------------------------------------------------  ---------------------------
    Total                                      4.418ns (1.089ns logic, 3.329ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.318ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (1.410 - 1.458)
  Source Clock:         Inst_MB/clk_200_0000MHz90PLL0 rising at 1.250ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 rising at 6.250ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y82.AQ       Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X7Y81.A5       net (fanout=135)      0.594   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X7Y81.A        Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_bit1_r1<7>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X8Y112.SR      net (fanout=15)       2.635   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3
    SLICE_X8Y112.CLK     Tsrck                 0.545   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<44>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_44
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (1.089ns logic, 3.229ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1"
        TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0 (SLICE_X4Y81.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.515ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.718 - 0.667)
  Source Clock:         Inst_MB/clk_200_0000MHz90PLL0 rising at 6.250ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y82.AQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X4Y81.B6       net (fanout=135)      0.323   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X4Y81.CLK      Tah         (-Th)     0.222   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n<1>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_mux0000<0>1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0
    -------------------------------------------------  ---------------------------
    Total                                      0.515ns (0.192ns logic, 0.323ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0 (SLICE_X8Y85.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.689 - 0.662)
  Source Clock:         Inst_MB/clk_200_0000MHz90PLL0 rising at 6.250ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y85.BQ      Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1
    SLICE_X8Y85.A6       net (fanout=7)        0.305   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r<1>
    SLICE_X8Y85.CLK      Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_mux0000<11>1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.195ns logic, 0.305ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce (SLICE_X7Y97.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_MB/clk_200_0000MHz90PLL0 falling at 8.750ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 falling at 8.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y97.BQ       Tcko                  0.409   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270
    SLICE_X7Y97.A6       net (fanout=2)        0.260   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270
    SLICE_X7Y97.CLK      Tah         (-Th)     0.192   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_mux00001
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.217ns logic, 0.260ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1"
        TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/dq_out/SR
  Logical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y84.SR
  Clock network: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/dq_out/SR
  Logical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y86.SR
  Clock network: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/dq_out/SR
  Logical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y91.SR
  Clock network: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD        
 TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"         
TS_sys_clk_pin * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31449 paths analyzed, 12605 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (0 setup errors, 4 hold errors, 0 component switching limit errors)
 Minimum period is   4.938ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAMB36_X1Y12.WEBU0), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.569ns (Levels of Logic = 1)
  Clock Path Skew:      -0.164ns (3.534 - 3.698)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y104.DQ        Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X26Y89.D6         net (fanout=27)       1.648   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X26Y89.D          Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    RAMB36_X1Y12.WEBU0      net (fanout=34)       1.753   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    RAMB36_X1Y12.CLKBWRCLKU Trcck_WEB             0.624   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ----------------------------------------------------  ---------------------------
    Total                                         4.569ns (1.168ns logic, 3.401ns route)
                                                          (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.678ns (Levels of Logic = 1)
  Clock Path Skew:      -0.069ns (1.430 - 1.499)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X23Y103.BQ        Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X26Y89.D5         net (fanout=5)        1.757   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X26Y89.D          Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    RAMB36_X1Y12.WEBU0      net (fanout=34)       1.753   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    RAMB36_X1Y12.CLKBWRCLKU Trcck_WEB             0.624   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ----------------------------------------------------  ---------------------------
    Total                                         4.678ns (1.168ns logic, 3.510ns route)
                                                          (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.920ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (1.430 - 1.327)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X33Y85.CQ         Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1<2>
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1
    SLICE_X26Y89.D4         net (fanout=2)        0.999   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1<1>
    SLICE_X26Y89.D          Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    RAMB36_X1Y12.WEBU0      net (fanout=34)       1.753   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    RAMB36_X1Y12.CLKBWRCLKU Trcck_WEB             0.624   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ----------------------------------------------------  ---------------------------
    Total                                         3.920ns (1.168ns logic, 2.752ns route)
                                                          (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAMB36_X1Y12.WEBU1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.569ns (Levels of Logic = 1)
  Clock Path Skew:      -0.164ns (3.534 - 3.698)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y104.DQ        Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X26Y89.D6         net (fanout=27)       1.648   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X26Y89.D          Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    RAMB36_X1Y12.WEBU1      net (fanout=34)       1.753   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    RAMB36_X1Y12.CLKBWRCLKU Trcck_WEB             0.624   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ----------------------------------------------------  ---------------------------
    Total                                         4.569ns (1.168ns logic, 3.401ns route)
                                                          (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.678ns (Levels of Logic = 1)
  Clock Path Skew:      -0.069ns (1.430 - 1.499)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X23Y103.BQ        Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X26Y89.D5         net (fanout=5)        1.757   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X26Y89.D          Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    RAMB36_X1Y12.WEBU1      net (fanout=34)       1.753   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    RAMB36_X1Y12.CLKBWRCLKU Trcck_WEB             0.624   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ----------------------------------------------------  ---------------------------
    Total                                         4.678ns (1.168ns logic, 3.510ns route)
                                                          (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.920ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (1.430 - 1.327)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X33Y85.CQ         Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1<2>
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1
    SLICE_X26Y89.D4         net (fanout=2)        0.999   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1<1>
    SLICE_X26Y89.D          Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    RAMB36_X1Y12.WEBU1      net (fanout=34)       1.753   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    RAMB36_X1Y12.CLKBWRCLKU Trcck_WEB             0.624   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ----------------------------------------------------  ---------------------------
    Total                                         3.920ns (1.168ns logic, 2.752ns route)
                                                          (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAMB36_X1Y12.WEBU2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.569ns (Levels of Logic = 1)
  Clock Path Skew:      -0.164ns (3.534 - 3.698)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y104.DQ        Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X26Y89.D6         net (fanout=27)       1.648   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X26Y89.D          Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    RAMB36_X1Y12.WEBU2      net (fanout=34)       1.753   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    RAMB36_X1Y12.CLKBWRCLKU Trcck_WEB             0.624   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ----------------------------------------------------  ---------------------------
    Total                                         4.569ns (1.168ns logic, 3.401ns route)
                                                          (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.678ns (Levels of Logic = 1)
  Clock Path Skew:      -0.069ns (1.430 - 1.499)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X23Y103.BQ        Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X26Y89.D5         net (fanout=5)        1.757   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X26Y89.D          Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    RAMB36_X1Y12.WEBU2      net (fanout=34)       1.753   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    RAMB36_X1Y12.CLKBWRCLKU Trcck_WEB             0.624   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ----------------------------------------------------  ---------------------------
    Total                                         4.678ns (1.168ns logic, 3.510ns route)
                                                          (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.920ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (1.430 - 1.327)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X33Y85.CQ         Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1<2>
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1
    SLICE_X26Y89.D4         net (fanout=2)        0.999   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1<1>
    SLICE_X26Y89.D          Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    RAMB36_X1Y12.WEBU2      net (fanout=34)       1.753   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    RAMB36_X1Y12.CLKBWRCLKU Trcck_WEB             0.624   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram
    ----------------------------------------------------  ---------------------------
    Total                                         3.920ns (1.168ns logic, 2.752ns route)
                                                          (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_1 (SLICE_X85Y122.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Clock Path Skew:      3.717ns (5.461 - 1.744)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_BUFGP rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.178ns

  Clock Uncertainty:          0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.101ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y123.AQ     Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_1
    SLICE_X85Y122.BX     net (fanout=2)        0.284   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<1>
    SLICE_X85Y122.CLK    Tckdi       (-Th)     0.231   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons<0><3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.183ns logic, 0.284ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_3 (SLICE_X85Y122.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      3.717ns (5.461 - 1.744)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_BUFGP rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.178ns

  Clock Uncertainty:          0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.101ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y123.DQ     Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3
    SLICE_X85Y122.DX     net (fanout=3)        0.294   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<3>
    SLICE_X85Y122.CLK    Tckdi       (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons<0><3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_3
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.195ns logic, 0.294ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_0 (SLICE_X85Y122.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 0)
  Clock Path Skew:      3.717ns (5.461 - 1.744)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_BUFGP rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.178ns

  Clock Uncertainty:          0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.101ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y123.CQ     Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0
    SLICE_X85Y122.AX     net (fanout=2)        0.453   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<0>
    SLICE_X85Y122.CLK    Tckdi       (-Th)     0.229   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons<0><3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.185ns logic, 0.453ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_0_OBUF/REV
  Logical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[0].gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y231.REV
  Clock network: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_1_OBUF/REV
  Logical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[1].gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y234.REV
  Clock network: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR
  Logical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y96.SR
  Clock network: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD        
 TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4"         
TS_sys_clk_pin * 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1027 paths analyzed, 468 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.336ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[8].ODDR_TFT_DATA (OLOGIC_X2Y76.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[8].ODDR_TFT_DATA (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.174ns (0.688 - 0.514)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[8].ODDR_TFT_DATA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y39.AQ      Tcko                  0.471   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
    SLICE_X97Y34.A1      net (fanout=11)       2.710   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
    SLICE_X97Y34.A       Tilo                  0.094   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or00001
    OLOGIC_X2Y76.SR      net (fanout=12)       0.709   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
    OLOGIC_X2Y76.CLK     Tosrck                1.252   xps_tft_0_TFT_DVI_DATA_pin_8_OBUF
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[8].ODDR_TFT_DATA
    -------------------------------------------------  ---------------------------
    Total                                      5.236ns (1.817ns logic, 3.419ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[8].ODDR_TFT_DATA (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (1.538 - 1.443)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[8].ODDR_TFT_DATA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y41.AQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2
    SLICE_X97Y34.A4      net (fanout=11)       1.179   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2
    SLICE_X97Y34.A       Tilo                  0.094   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or00001
    OLOGIC_X2Y76.SR      net (fanout=12)       0.709   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
    OLOGIC_X2Y76.CLK     Tosrck                1.252   xps_tft_0_TFT_DVI_DATA_pin_8_OBUF
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[8].ODDR_TFT_DATA
    -------------------------------------------------  ---------------------------
    Total                                      3.684ns (1.796ns logic, 1.888ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/VSYNC_cs_FSM_FFd2 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[8].ODDR_TFT_DATA (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.688 - 0.616)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/VSYNC_cs_FSM_FFd2 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[8].ODDR_TFT_DATA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y33.BQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/VSYNC_cs_FSM_FFd4
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/VSYNC_cs_FSM_FFd2
    SLICE_X97Y34.A3      net (fanout=9)        0.914   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/VSYNC_cs_FSM_FFd2
    SLICE_X97Y34.A       Tilo                  0.094   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or00001
    OLOGIC_X2Y76.SR      net (fanout=12)       0.709   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
    OLOGIC_X2Y76.CLK     Tosrck                1.252   xps_tft_0_TFT_DVI_DATA_pin_8_OBUF
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[8].ODDR_TFT_DATA
    -------------------------------------------------  ---------------------------
    Total                                      3.419ns (1.796ns logic, 1.623ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[9].ODDR_TFT_DATA (OLOGIC_X2Y77.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[9].ODDR_TFT_DATA (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.174ns (0.688 - 0.514)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[9].ODDR_TFT_DATA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y39.AQ      Tcko                  0.471   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
    SLICE_X97Y34.A1      net (fanout=11)       2.710   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
    SLICE_X97Y34.A       Tilo                  0.094   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or00001
    OLOGIC_X2Y77.SR      net (fanout=12)       0.709   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
    OLOGIC_X2Y77.CLK     Tosrck                1.252   xps_tft_0_TFT_DVI_DATA_pin_9_OBUF
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[9].ODDR_TFT_DATA
    -------------------------------------------------  ---------------------------
    Total                                      5.236ns (1.817ns logic, 3.419ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[9].ODDR_TFT_DATA (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (1.538 - 1.443)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[9].ODDR_TFT_DATA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y41.AQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2
    SLICE_X97Y34.A4      net (fanout=11)       1.179   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2
    SLICE_X97Y34.A       Tilo                  0.094   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or00001
    OLOGIC_X2Y77.SR      net (fanout=12)       0.709   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
    OLOGIC_X2Y77.CLK     Tosrck                1.252   xps_tft_0_TFT_DVI_DATA_pin_9_OBUF
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[9].ODDR_TFT_DATA
    -------------------------------------------------  ---------------------------
    Total                                      3.684ns (1.796ns logic, 1.888ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/VSYNC_cs_FSM_FFd2 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[9].ODDR_TFT_DATA (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.688 - 0.616)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/VSYNC_cs_FSM_FFd2 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[9].ODDR_TFT_DATA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y33.BQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/VSYNC_cs_FSM_FFd4
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/VSYNC_cs_FSM_FFd2
    SLICE_X97Y34.A3      net (fanout=9)        0.914   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/VSYNC_cs_FSM_FFd2
    SLICE_X97Y34.A       Tilo                  0.094   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or00001
    OLOGIC_X2Y77.SR      net (fanout=12)       0.709   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
    OLOGIC_X2Y77.CLK     Tosrck                1.252   xps_tft_0_TFT_DVI_DATA_pin_9_OBUF
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[9].ODDR_TFT_DATA
    -------------------------------------------------  ---------------------------
    Total                                      3.419ns (1.796ns logic, 1.623ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA (OLOGIC_X2Y72.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.224ns (Levels of Logic = 1)
  Clock Path Skew:      0.171ns (0.685 - 0.514)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y39.AQ      Tcko                  0.471   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
    SLICE_X97Y34.A1      net (fanout=11)       2.710   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
    SLICE_X97Y34.A       Tilo                  0.094   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or00001
    OLOGIC_X2Y72.SR      net (fanout=12)       0.697   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
    OLOGIC_X2Y72.CLK     Tosrck                1.252   xps_tft_0_TFT_DVI_DATA_pin_4_OBUF
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA
    -------------------------------------------------  ---------------------------
    Total                                      5.224ns (1.817ns logic, 3.407ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.672ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (1.535 - 1.443)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y41.AQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2
    SLICE_X97Y34.A4      net (fanout=11)       1.179   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2
    SLICE_X97Y34.A       Tilo                  0.094   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or00001
    OLOGIC_X2Y72.SR      net (fanout=12)       0.697   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
    OLOGIC_X2Y72.CLK     Tosrck                1.252   xps_tft_0_TFT_DVI_DATA_pin_4_OBUF
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (1.796ns logic, 1.876ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/VSYNC_cs_FSM_FFd2 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.685 - 0.616)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/VSYNC_cs_FSM_FFd2 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y33.BQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/VSYNC_cs_FSM_FFd4
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/VSYNC_cs_FSM_FFd2
    SLICE_X97Y34.A3      net (fanout=9)        0.914   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/VSYNC_cs_FSM_FFd2
    SLICE_X97Y34.A       Tilo                  0.094   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or00001
    OLOGIC_X2Y72.SR      net (fanout=12)       0.697   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
    OLOGIC_X2Y72.CLK     Tosrck                1.252   xps_tft_0_TFT_DVI_DATA_pin_4_OBUF
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA
    -------------------------------------------------  ---------------------------
    Total                                      3.407ns (1.796ns logic, 1.611ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD
        TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4"
        TS_sys_clk_pin * 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/clk_stb_d1 (SLICE_X90Y34.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd4 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/clk_stb_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.174 - 0.136)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd4 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/clk_stb_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y34.BQ      Tcko                  0.414   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd4
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd4
    SLICE_X90Y34.AX      net (fanout=7)        0.206   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd4
    SLICE_X90Y34.CLK     Tckdi       (-Th)     0.229   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/clk_stb_d1
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/clk_stb_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.185ns logic, 0.206ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER (RAMB36_X3Y5.ADDRAL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/BRAM_TFT_addr_3 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.643ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.761 - 0.555)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/BRAM_TFT_addr_3 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X84Y27.CQ        Tcko                  0.433   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/BRAM_TFT_addr<2>
                                                         Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/BRAM_TFT_addr_3
    RAMB36_X3Y5.ADDRAL10   net (fanout=4)        0.504   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/BRAM_TFT_addr<3>
    RAMB36_X3Y5.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER
                                                         Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER
    ---------------------------------------------------  ---------------------------
    Total                                        0.643ns (0.139ns logic, 0.504ns route)
                                                         (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER (RAMB36_X3Y5.ADDRAL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/BRAM_TFT_addr_0 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 0)
  Clock Path Skew:      0.211ns (0.761 - 0.550)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/BRAM_TFT_addr_0 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X84Y28.BQ        Tcko                  0.433   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/BRAM_TFT_addr<0>
                                                         Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/BRAM_TFT_addr_0
    RAMB36_X3Y5.ADDRAL13   net (fanout=4)        0.510   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/BRAM_TFT_addr<0>
    RAMB36_X3Y5.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER
                                                         Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER
    ---------------------------------------------------  ---------------------------
    Total                                        0.649ns (0.139ns logic, 0.510ns route)
                                                         (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD
        TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4"
        TS_sys_clk_pin * 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: xps_tft_0_TFT_DVI_DATA_pin_10_OBUF/SR
  Logical resource: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[10].ODDR_TFT_DATA/SR
  Location pin: OLOGIC_X2Y78.SR
  Clock network: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: xps_tft_0_TFT_DVI_DATA_pin_11_OBUF/SR
  Logical resource: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[11].ODDR_TFT_DATA/SR
  Location pin: OLOGIC_X2Y79.SR
  Clock network: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: xps_tft_0_TFT_DVI_DATA_pin_0_OBUF/SR
  Logical resource: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[0].ODDR_TFT_DATA/SR
  Location pin: OLOGIC_X2Y68.SR
  Clock network: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      9.652ns|      9.916ns|            0|            4|          970|       573024|
| TS_MC_RD_DATA_SEL             |      5.000ns|      4.333ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      4.958ns|          N/A|            0|            0|           53|            0|
| TS_MC_GATE_DLY                |      5.000ns|      3.473ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |      5.000ns|      1.862ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |      5.000ns|      1.960ns|          N/A|            0|            0|            5|            0|
| TS_Inst_MB_clock_generator_0_c|     10.000ns|      9.658ns|          N/A|            0|            0|       539163|            0|
| lock_generator_0_SIG_PLL0_CLKO|             |             |             |             |             |             |             |
| UT0                           |             |             |             |             |             |             |             |
| TS_Inst_MB_clock_generator_0_c|      5.000ns|      4.716ns|          N/A|            0|            0|          898|            0|
| lock_generator_0_SIG_PLL0_CLKO|             |             |             |             |             |             |             |
| UT1                           |             |             |             |             |             |             |             |
| TS_Inst_MB_clock_generator_0_c|      5.000ns|      4.938ns|          N/A|            4|            0|        31449|            0|
| lock_generator_0_SIG_PLL0_CLKO|             |             |             |             |             |             |             |
| UT2                           |             |             |             |             |             |             |             |
| TS_Inst_MB_clock_generator_0_c|     40.000ns|     10.336ns|          N/A|            0|            0|         1027|            0|
| lock_generator_0_SIG_PLL0_CLKO|             |             |             |             |             |             |             |
| UT4                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0>|         |    1.797|         |    1.821|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>  |         |    1.797|         |    1.821|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>|         |    1.764|         |    1.788|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>  |         |    1.764|         |    1.788|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>|         |    1.822|         |    1.846|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>  |         |    1.822|         |    1.846|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3>|         |    1.772|         |    1.796|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>  |         |    1.772|         |    1.796|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4>|         |    1.823|         |    1.847|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>  |         |    1.823|         |    1.847|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5>|         |    1.838|         |    1.862|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>  |         |    1.838|         |    1.862|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6>|         |    1.792|         |    1.816|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>  |         |    1.792|         |    1.816|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>|         |    1.817|         |    1.841|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>  |         |    1.817|         |    1.841|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0>|         |    1.797|         |    1.821|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>  |         |    1.797|         |    1.821|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>|         |    1.764|         |    1.788|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>  |         |    1.764|         |    1.788|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>|         |    1.822|         |    1.846|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>  |         |    1.822|         |    1.846|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3>|         |    1.772|         |    1.796|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>  |         |    1.772|         |    1.796|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4>|         |    1.823|         |    1.847|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>  |         |    1.823|         |    1.847|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5>|         |    1.838|         |    1.862|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>  |         |    1.838|         |    1.862|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6>|         |    1.792|         |    1.816|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>  |         |    1.792|         |    1.816|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>|         |    1.817|         |    1.841|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>  |         |    1.817|         |    1.841|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|    9.220|    2.601|    5.168|    3.661|
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 4  Score: 13339  (Setup/Max: 0, Hold: 13339)

Constraints cover 574128 paths, 51 nets, and 49498 connections

Design statistics:
   Minimum period:  10.336ns{1}   (Maximum frequency:  96.749MHz)
   Maximum path delay from/to any node:   4.958ns
   Maximum net delay:   1.047ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 26 17:26:00 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 821 MB



