
<!DOCTYPE html>
<html>
<head>
    <title>Physical Design Engineer</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>Manthan Data Solutions LLC is looking for Physical Design Engineer!</h1>
            <h2>Contract W2, 6 months+ | San Diego, CA</h2>
            <h2>physical design, cadence, Synopsys ICC2, PrimetimeSi, Calibre, verification, "timing closure", "macro placement", STA</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>One of our Fortune 100 customer in San Diego is looking for a Physical Design Engineer for hardware design group. This is a 1 year time temp position with possibility of extension or rollover to permanent position. Experience: 5+ years of hands on Physical design related industry experience in advanced technology nodes ( 7nm,10nm,14nm,16nm, 20nm,28nm,45nm) Education: Min: Bachelors of Engineering (Computer Sc/EE etc), Preferred: Masters Tools: EDA Physical design tools experience ( Examples: Cadence Innovas, Synopsys ICC2, Primetime Si/Calibre/ etc)Skills: Physical design implementation expertize in latest technology nodes in one of the below domains or all of these. Floorplanning at Full chip level or Macro or Block Level Macro placement, power grid implementation, power routing, special routing like analog signals etc Power collapse/Low power implementation flow P&R: Place and route at chip level or block level, perform placement, timing closure in P&R mode, perform clock tree synthesis , routing etc Timing closure/STAPerform STA using primetime Si or Tempus or any industry standard STA engine, timing closure, ECO generation, timing correlation Deep understanding of timing skills to perform correlation, timing fixes , corner/voltage definetions etc Clock Tree Synthesis:Perform custom or regular clock tree implementation at block level or top level. Clock tree balance of complicated tree, clock power reduction techniques etc Low Power Implementation Power collapse/power gaing techniques/implementation UPF/CPF flow knowledge CLP/FVPhysical Verification Using Calibre Running all the PV checks (DRc/LVS/ERC/Softcheck ) and deep understanding of all the rules and fixes Perl/Python/Shell script experience is also preferred to help with automatio<br>Responsibilities:• <br>Qualifications:• n</p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    