// Seed: 2440654065
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wand id_3;
  wire id_4;
  assign id_3 = -1'b0;
  wire id_5, id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = id_4;
  reg id_10, id_11;
  bit id_12 = id_10;
  always id_8 <= id_12;
  always @(id_1) id_10 <= (1);
  module_0 modCall_1 (
      id_5,
      id_4
  );
  wire id_13;
endmodule
