;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <402
	SUB #0, -40
	SUB 300, -5
	ADD 14, @880
	SUB -207, @-120
	SPL <147, 800
	JMN -412, #11
	ADD 30, 9
	ADD 30, 9
	SUB @127, 106
	CMP -207, @-120
	SLT 1, 100
	JMZ <207, #610
	SPL <127, @800
	SPL @12, #300
	SPL 0, <402
	SUB -207, @-120
	SPL <147, 800
	SUB 207, <-620
	SPL 0, <402
	SUB @-117, 500
	CMP 300, -5
	SUB @-117, 500
	SUB @-117, 500
	SUB 30, 200
	JMP 100, -600
	SUB @-127, 100
	ADD 30, 9
	ADD 30, 9
	CMP 300, -5
	SUB 7, @-620
	SUB #12, @300
	SPL 0
	SPL 300, 90
	ADD 270, 60
	SUB -12, @10
	JMP 100, -600
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
	SPL 0, <402
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
