// Seed: 867557457
module module_0;
  generate
    assign id_1 = id_1;
  endgenerate
  id_2(
      id_1, 1, 1 - -1 & -1, id_1 + 1'b0, -1, -1'b0, id_1
  );
  assign id_1 = -1 * -1'b0;
endmodule
module module_1 (
    output tri  id_0,
    output tri1 id_1,
    input  wor  id_2,
    input  tri  id_3
);
  assign id_0 = id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_5;
  assign id_0 = 1;
  assign id_1 = -1;
endmodule
module module_2 (
    output supply1 id_0,
    output supply0 id_1,
    input logic id_2,
    output logic id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wand id_7,
    input wire id_8,
    input logic id_9,
    output logic id_10,
    input logic id_11,
    input tri id_12,
    output logic id_13,
    input wire id_14,
    output wand id_15,
    input supply1 id_16
);
  always begin : LABEL_0
    id_13 <= id_9;
    if (1) begin : LABEL_0
      id_3 = -1;
      if (id_7) id_3 <= id_2.id_11;
      id_13 <= -1 ^ id_12;
    end
    id_10 <= -1;
    id_1 = id_12;
  end
  module_0 modCall_1 ();
endmodule
