
---------- Begin Simulation Statistics ----------
final_tick                                 3165062000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 113602                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726128                       # Number of bytes of host memory used
host_op_rate                                   220105                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    42.30                       # Real time elapsed on the host
host_tick_rate                               74829663                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4804991                       # Number of instructions simulated
sim_ops                                       9309773                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003165                       # Number of seconds simulated
sim_ticks                                  3165062000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   6519935                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4727351                       # number of cc regfile writes
system.cpu.committedInsts                     4804991                       # Number of Instructions Simulated
system.cpu.committedOps                       9309773                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.317406                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.317406                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    179591                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   113521                       # number of floating regfile writes
system.cpu.idleCycles                          250616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                88351                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1234309                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.844532                       # Inst execution rate
system.cpu.iew.exec_refs                      1701908                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     454425                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  886272                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1431249                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                247                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6732                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               598043                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13411656                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1247483                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            174369                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11676117                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5648                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                193384                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  85106                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                214104                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            253                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        50010                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          38341                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  19108545                       # num instructions consuming a value
system.cpu.iew.wb_count                      11590762                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.477008                       # average fanout of values written-back
system.cpu.iew.wb_producers                   9114922                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.831048                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11629320                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 20598777                       # number of integer regfile reads
system.cpu.int_regfile_writes                12435195                       # number of integer regfile writes
system.cpu.ipc                               0.759067                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.759067                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            313643      2.65%      2.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8392930     70.82%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                44541      0.38%     73.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1311847     11.07%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 491      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 16      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6574      0.06%     84.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26828      0.23%     85.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     85.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 9957      0.08%     85.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3384      0.03%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              32      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             192      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              22      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             32      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1217082     10.27%     95.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              435717      3.68%     99.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           54984      0.46%     99.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          30976      0.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11850486                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  163958                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              319041                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       143416                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             248182                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       68958                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005819                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   54501     79.04%     79.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    176      0.26%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     60      0.09%     79.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   160      0.23%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2248      3.26%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1463      2.12%     84.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              6906     10.01%     95.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3444      4.99%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11441843                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           29535268                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11447346                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          17265573                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13409346                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11850486                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2310                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4101877                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4870                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2079                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6419469                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6079509                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.949251                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.067414                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2273253     37.39%     37.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              831847     13.68%     51.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              882180     14.51%     65.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              675847     11.12%     76.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              554060      9.11%     85.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              391313      6.44%     92.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              280570      4.62%     96.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              152999      2.52%     99.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               37440      0.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6079509                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.872078                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            244079                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           172806                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1431249                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              598043                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3826712                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     64                       # number of misc regfile writes
system.cpu.numCycles                          6330125                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            4708                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    83                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6272                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14660                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        51387                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       103287                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2224                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4942                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2599                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3673                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3446                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3446                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4942                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        23048                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        23048                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  23048                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       703168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       703168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  703168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8388                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8388    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8388                       # Request fanout histogram
system.membus.reqLayer2.occupancy            27101500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           44603000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3165062000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             36138                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        38918                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7529                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13245                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15761                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15761                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7787                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        28352                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        23097                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       132085                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                155182                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       979840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5147648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6127488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            8311                       # Total snoops (count)
system.tol2bus.snoopTraffic                    166656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            60207                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.037371                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.189671                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  57957     96.26%     96.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2250      3.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              60207                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           95491500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          66170499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11679998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3165062000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 5165                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38340                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43505                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5165                       # number of overall hits
system.l2.overall_hits::.cpu.data               38340                       # number of overall hits
system.l2.overall_hits::total                   43505                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2617                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5773                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8390                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2617                       # number of overall misses
system.l2.overall_misses::.cpu.data              5773                       # number of overall misses
system.l2.overall_misses::total                  8390                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    216781000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    456157500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        672938500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    216781000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    456157500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       672938500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7782                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            44113                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                51895                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7782                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           44113                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               51895                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.336289                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.130868                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.161673                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.336289                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.130868                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.161673                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82835.689721                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79015.676425                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80207.210965                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82835.689721                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79015.676425                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80207.210965                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2599                       # number of writebacks
system.l2.writebacks::total                      2599                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8389                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8389                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    190621000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    398377000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    588998000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    190621000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    398377000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    588998000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.336289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.130846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.161653                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.336289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.130846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.161653                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72839.510890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69018.884269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70210.752175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72839.510890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69018.884269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70210.752175                       # average overall mshr miss latency
system.l2.replacements                           8306                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36319                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36319                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36319                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36319                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7521                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7521                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7521                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7521                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          190                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           190                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             12315                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12315                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3446                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3446                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    266818000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     266818000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         15761                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15761                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.218641                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.218641                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77428.322693                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77428.322693                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    232358000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    232358000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.218641                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.218641                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67428.322693                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67428.322693                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5165                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5165                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2617                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2617                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    216781000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    216781000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7782                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7782                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.336289                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.336289                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82835.689721                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82835.689721                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2617                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2617                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    190621000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    190621000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.336289                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.336289                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72839.510890                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72839.510890                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         26025                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26025                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2327                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2327                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    189339500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    189339500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        28352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         28352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.082075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81366.351526                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81366.351526                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2326                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2326                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    166019000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    166019000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.082040                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082040                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71375.322442                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71375.322442                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3165062000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1934.369637                       # Cycle average of tags in use
system.l2.tags.total_refs                      103081                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10354                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.955669                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     181.088963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       293.707605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1459.573069                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.088422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.143412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.712682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.944516                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1796                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    216900                       # Number of tag accesses
system.l2.tags.data_accesses                   216900                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3165062000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002883580750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          149                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          149                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19327                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2349                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8388                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2599                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8388                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2599                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    221                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    83                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.45                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8388                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2599                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.791946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.600072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    192.110198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            139     93.29%     93.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            5      3.36%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      1.34%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.67%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.67%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           149                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.765101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.726215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.176282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              100     67.11%     67.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.34%     68.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               34     22.82%     91.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      6.04%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      2.01%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           149                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   14144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  536832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               166336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    169.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3164973500                       # Total gap between requests
system.mem_ctrls.avgGap                     288065.30                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       167424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       355264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       159872                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 52897541.975481048226                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 112245510.514485970140                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 50511490.770165003836                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2616                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5772                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2599                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     82926250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    163457500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  75536057750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31699.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28319.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  29063508.18                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       167424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       369408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        536832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       167424                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       167424                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       166336                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       166336                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2616                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5772                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8388                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2599                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2599                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     52897542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    116714301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        169611843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     52897542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     52897542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     52553789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        52553789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     52553789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     52897542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    116714301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       222165632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 8167                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2498                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          764                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          541                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          798                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          804                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          241                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          437                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          685                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          204                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          287                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           75                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          103                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          227                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          146                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                93252500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              40835000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          246383750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11418.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30168.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5965                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1997                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.04                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.94                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2688                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   253.047619                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   163.220926                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   264.124968                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          993     36.94%     36.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          767     28.53%     65.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          309     11.50%     76.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          203      7.55%     84.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          115      4.28%     88.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           77      2.86%     91.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           48      1.79%     93.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           30      1.12%     94.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          146      5.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2688                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                522688                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             159872                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              165.143052                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               50.511491                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.68                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         8410920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4443945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       25118520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5199120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 249543840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    675122250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    646860000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1614698595                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   510.163338                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1675281000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    105560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1384221000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        10888500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5757015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       33193860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       7840440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 249543840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    729272250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    601260000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1637755905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   517.448285                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1556136000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    105560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1503366000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3165062000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3165062000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  85106                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1242651                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1267892                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3760                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1759877                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1720223                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               14018135                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1268                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1103321                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  62451                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 425704                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           29964                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            20774549                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    39039074                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 25375595                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    211862                       # Number of floating rename lookups
system.cpu.rename.committedMaps              14323745                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6450798                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      57                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  57                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3028397                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3165062000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3165062000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1006930                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1006930                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1006930                       # number of overall hits
system.cpu.icache.overall_hits::total         1006930                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8965                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8965                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8965                       # number of overall misses
system.cpu.icache.overall_misses::total          8965                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    348782000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    348782000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    348782000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    348782000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1015895                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1015895                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1015895                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1015895                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008825                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008825                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008825                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008825                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38904.852203                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38904.852203                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38904.852203                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38904.852203                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1997                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    95.095238                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7529                       # number of writebacks
system.cpu.icache.writebacks::total              7529                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1178                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1178                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1178                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1178                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         7787                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7787                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7787                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7787                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    283561000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    283561000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    283561000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    283561000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007665                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007665                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007665                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007665                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36414.665468                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36414.665468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36414.665468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36414.665468                       # average overall mshr miss latency
system.cpu.icache.replacements                   7529                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1006930                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1006930                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8965                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8965                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    348782000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    348782000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1015895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1015895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008825                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008825                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38904.852203                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38904.852203                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1178                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1178                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7787                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7787                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    283561000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    283561000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007665                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007665                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36414.665468                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36414.665468                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3165062000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.836487                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1014716                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7786                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            130.325713                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.836487                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995455                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995455                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2039576                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2039576                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3165062000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       79300                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  483368                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  976                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 253                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 229634                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  194                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    324                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1247944                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      455109                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           226                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           276                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3165062000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3165062000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3165062000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1016477                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           739                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3165062000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   998263                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2961172                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1381156                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                653812                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  85106                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               924700                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2235                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               14345664                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9363                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         18422498                       # The number of ROB reads
system.cpu.rob.writes                        27283195                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1468415                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1468415                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1470713                       # number of overall hits
system.cpu.dcache.overall_hits::total         1470713                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        65790                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65790                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        66456                       # number of overall misses
system.cpu.dcache.overall_misses::total         66456                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1330651997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1330651997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1330651997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1330651997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1534205                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1534205                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1537169                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1537169                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042882                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042882                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.043233                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043233                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20225.748548                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20225.748548                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20023.052802                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20023.052802                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8756                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           13                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               403                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.727047                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     6.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36319                       # number of writebacks
system.cpu.dcache.writebacks::total             36319                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22103                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22103                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22103                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22103                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        43687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        43687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        44114                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44114                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    917699998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    917699998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    928725498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    928725498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028475                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028698                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028698                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21006.248953                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21006.248953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21052.851657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21052.851657                       # average overall mshr miss latency
system.cpu.dcache.replacements                  43857                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1115096                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1115096                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        50023                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         50023                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    893156500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    893156500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1165119                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1165119                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.042934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17854.916738                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17854.916738                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22098                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22098                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        27925                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        27925                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    496229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    496229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17770.080573                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17770.080573                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       353319                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         353319                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        15767                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15767                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    437495497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    437495497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       369086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       369086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042719                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042719                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 27747.542145                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27747.542145                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15762                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15762                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    421470498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    421470498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042705                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042705                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26739.658546                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26739.658546                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2298                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2298                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          666                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          666                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2964                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2964                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.224696                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.224696                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          427                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          427                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11025500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11025500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.144062                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.144062                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25820.843091                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25820.843091                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3165062000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.547600                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1514827                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44113                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.339696                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.547600                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990420                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990420                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3118451                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3118451                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3165062000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3165062000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1724535                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1475790                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             85148                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               985240                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  981742                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.644960                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   51269                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            9552                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               6313                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3239                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          415                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4051977                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             231                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             83488                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      5521909                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.685970                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.341461                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2308164     41.80%     41.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1392744     25.22%     67.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          516019      9.34%     76.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          457024      8.28%     84.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          222449      4.03%     88.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           56425      1.02%     89.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           84213      1.53%     91.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           42248      0.77%     91.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          442623      8.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      5521909                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              4804991                       # Number of instructions committed
system.cpu.commit.opsCommitted                9309773                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1316290                       # Number of memory references committed
system.cpu.commit.loads                        947881                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1052037                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     114124                       # Number of committed floating point instructions.
system.cpu.commit.integer                     8953328                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 40336                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       282341      3.03%      3.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      6370836     68.43%     71.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        44299      0.48%     71.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv      1247613     13.40%     85.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          360      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult           16      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     85.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         6570      0.07%     85.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26702      0.29%     85.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     85.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         9912      0.11%     85.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         3338      0.04%     85.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           32      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          185      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           19      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           32      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       920405      9.89%     95.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       348608      3.74%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27476      0.30%     99.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19801      0.21%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      9309773                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        442623                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   4804991                       # Number of Instructions committed
system.cpu.thread0.numOps                     9309773                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1239384                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        8329400                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1724535                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1039324                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       4748545                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  174562                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                          8                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                  590                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3554                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          145                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1015897                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 28640                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            6079509                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.499585                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.344075                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  3591577     59.08%     59.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   147348      2.42%     61.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    91692      1.51%     63.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   208224      3.43%     66.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   191625      3.15%     69.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   270697      4.45%     74.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   161678      2.66%     76.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   182550      3.00%     79.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1234118     20.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              6079509                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.272433                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.315835                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
