INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanh/fpga/iclab/lab1/lab1.srcs/sources_1/new/CC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CC
WARNING: [VRFC 10-3248] data object 'signed_avg' is already declared [C:/Users/ryanh/fpga/iclab/lab1/lab1.srcs/sources_1/new/CC.v:74]
WARNING: [VRFC 10-9364] second declaration of 'signed_avg' is ignored [C:/Users/ryanh/fpga/iclab/lab1/lab1.srcs/sources_1/new/CC.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanh/fpga/iclab/lab1/lab1.srcs/sources_1/new/compare_and_swap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_and_swap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanh/fpga/iclab/lab1/lab1.srcs/sources_1/new/min_size_sorting_network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module min_size_sorting_network
