;redcode
;assert 1
	SPL 0, -80
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP -207, <-120
	SUB -1, <-20
	MOV -1, <-20
	SUB @121, 100
	ADD 0, @800
	ADD 0, @800
	SUB @0, @2
	SUB 12, @10
	SUB @126, <-100
	SUB 100, 9
	SUB -207, <-120
	SUB #72, @200
	SLT -1, <-20
	SUB @121, 100
	SUB @121, 100
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB @121, 106
	SUB @121, 103
	SUB @121, 103
	SUB @0, @2
	SUB -1, <-20
	DJN -1, @-20
	SPL 0, -80
	SPL 0, -80
	SUB 10, 0
	DJN -1, @-20
	SUB @121, 100
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, <-20
	JMP @12, #200
	SUB #12, @200
	SUB #12, @200
	ADD 0, @800
	SUB @-127, 100
	SUB #12, @200
	JMP @12, #200
	SUB #12, @200
	SUB #12, @200
	CMP -207, <-120
	CMP -207, <-120
	ADD #271, <8
	SUB 12, @10
	SUB 12, @10
	SUB @121, 106
