//--------------------------------------------------------------------------------
// Auto-generated by Migen (0d0e17a) & LiteX (02bfda5e) on 2020-01-30 16:49:18
//--------------------------------------------------------------------------------
#ifndef __GENERATED_SOC_H
#define __GENERATED_SOC_H
#define SPIFLASH_PAGE_SIZE 256
static inline int spiflash_page_size_read(void) {
	return 256;
}
#define SPIFLASH_SECTOR_SIZE 65536
static inline int spiflash_sector_size_read(void) {
	return 65536;
}
#define FLASH_BOOT_ADDRESS 539000832
static inline int flash_boot_address_read(void) {
	return 539000832;
}
#define HDMI_IN0_DESCRIPTION "  The *third* HDMI port from the left.\r\n  Labeled J5 and HDMI In 1.\r\n"
static inline const char * hdmi_in0_description_read(void) {
	return "  The *third* HDMI port from the left.\r\n  Labeled J5 and HDMI In 1.\r\n";
}
#define HDMI_IN0_MNEMONIC "RX1"
static inline const char * hdmi_in0_mnemonic_read(void) {
	return "RX1";
}
#define HDMI_IN1_DESCRIPTION "  The *fourth* HDMI port from the left. (Closest to the USB.)\r\n  Labeled J4 and HDMI In 2.\r\n"
static inline const char * hdmi_in1_description_read(void) {
	return "  The *fourth* HDMI port from the left. (Closest to the USB.)\r\n  Labeled J4 and HDMI In 2.\r\n";
}
#define HDMI_IN1_MNEMONIC "RX2"
static inline const char * hdmi_in1_mnemonic_read(void) {
	return "RX2";
}
#define HDMI_OUT0_DESCRIPTION "  The *first* HDMI port from the left.\r\n  Labeled J3 and HDMI Out 1.\r\n"
static inline const char * hdmi_out0_description_read(void) {
	return "  The *first* HDMI port from the left.\r\n  Labeled J3 and HDMI Out 1.\r\n";
}
#define HDMI_OUT0_MNEMONIC "TX1"
static inline const char * hdmi_out0_mnemonic_read(void) {
	return "TX1";
}
#define HDMI_OUT1_DESCRIPTION "  The *second* HDMI port from the left.\r\n  Labeled J2 and HDMI Out 2.\r\n"
static inline const char * hdmi_out1_description_read(void) {
	return "  The *second* HDMI port from the left.\r\n  Labeled J2 and HDMI Out 2.\r\n";
}
#define HDMI_OUT1_MNEMONIC "TX2"
static inline const char * hdmi_out1_mnemonic_read(void) {
	return "TX2";
}
#define LOCALIP1 192
static inline int localip1_read(void) {
	return 192;
}
#define LOCALIP2 168
static inline int localip2_read(void) {
	return 168;
}
#define LOCALIP3 100
static inline int localip3_read(void) {
	return 100;
}
#define LOCALIP4 50
static inline int localip4_read(void) {
	return 50;
}
#define REMOTEIP1 192
static inline int remoteip1_read(void) {
	return 192;
}
#define REMOTEIP2 168
static inline int remoteip2_read(void) {
	return 168;
}
#define REMOTEIP3 100
static inline int remoteip3_read(void) {
	return 100;
}
#define REMOTEIP4 100
static inline int remoteip4_read(void) {
	return 100;
}
#define ETHMAC_RX_SLOTS 2
static inline int ethmac_rx_slots_read(void) {
	return 2;
}
#define ETHMAC_TX_SLOTS 2
static inline int ethmac_tx_slots_read(void) {
	return 2;
}
#define ETHMAC_SLOT_SIZE 2048
static inline int ethmac_slot_size_read(void) {
	return 2048;
}
#define HDMI_OUT0_DRIVER_CLOCKING_MAX_PIX_CLK 100000000
static inline int hdmi_out0_driver_clocking_max_pix_clk_read(void) {
	return 100000000;
}
#define HDMI_OUT0_DRIVER_CLOCKING_CLKFX_MD_MAX_1000 2000
static inline int hdmi_out0_driver_clocking_clkfx_md_max_1000_read(void) {
	return 2000;
}
#define CONFIG_CLOCK_FREQUENCY 50000000
static inline int config_clock_frequency_read(void) {
	return 50000000;
}
#define CONFIG_CPU_RESET_ADDR 0
static inline int config_cpu_reset_addr_read(void) {
	return 0;
}
#define CONFIG_CPU_TYPE "LM32"
static inline const char * config_cpu_type_read(void) {
	return "LM32";
}
#define CONFIG_CPU_TYPE_LM32
#define CONFIG_CSR_ALIGNMENT 32
static inline int config_csr_alignment_read(void) {
	return 32;
}
#define CONFIG_CSR_DATA_WIDTH 8
static inline int config_csr_data_width_read(void) {
	return 8;
}
#define CONFIG_L2_SIZE 8192
static inline int config_l2_size_read(void) {
	return 8192;
}
#define CONFIG_SHADOW_BASE 2147483648
static inline int config_shadow_base_read(void) {
	return 2147483648;
}
#define ETHMAC_INTERRUPT 2
static inline int ethmac_interrupt_read(void) {
	return 2;
}
#define HDMI_IN0_INTERRUPT 3
static inline int hdmi_in0_interrupt_read(void) {
	return 3;
}
#define HDMI_IN1_INTERRUPT 4
static inline int hdmi_in1_interrupt_read(void) {
	return 4;
}
#define TIMER0_INTERRUPT 0
static inline int timer0_interrupt_read(void) {
	return 0;
}
#define UART_INTERRUPT 1
static inline int uart_interrupt_read(void) {
	return 1;
}

#endif
